IDT
Integrated Device Technology

4 Channel 5Gbps PCIe®
Signal Repeater

POWER MANAGEMENT | ANALOG & RF | **INTERFACE & CONNECTIVITY** | CLOCKS & TIMING | MEMORY & LOGIC | TOUCH & USER INTERFACE | VIDEO & DISPLAY | AUDIO

FEATURES

- Compensates for cable and PCB trace attenuation and ISI jitter
- Programmable receiver equalization up to 30db
- Programmable de-emphasis up to -8.5dB
- Recovers data stream even when the differential signal eye is completely closed due to trace attenuation and ISI jitter
- Full PCIe protocol support
- Configurable via external pins, while extended programming ranges are available via I²C interface
- Supports automatic download of configuration from external EEPROM with a single or multiple repeaters on I²C bus
- Leading edge power minimization in active and shutdown modes
- No external bias resistors or reference clocks required
- Channel mux mode, demux mode, 1 to 2 channels multicast, and Z-switch function mode
- Packages available:
  – Option A Package: 100-ball FPBGA (9x9mm)
  – Option B Package: 36-QFN (4x7.5mm)

Benefits

- Extends maximum cable length to over 10 meters and trace length over 65 inches in PCIe applications
- Speeds up design time by eliminating signal integrity issues
- Minimizes BER, improving system performance and reliability

Applications

- Blade servers, rack servers
- PCIe instrumentation
- Storage systems
- Cabled PCIe devices

Device Overview

The IDT 89HP0504P is a 5Gbps PCIe® Repeater device featuring IDT EyeBoost™ technology that compensates for cable and board trace attenuations and ISI jitter, thereby extending connection reach. The device is optimized for PCIe Gen1 and Gen2 high speed serial data streams and contains four data channels, each able to process 5Gbps transmission rates. Each channel consists of an input equalizer and amplifier, signal detection with glitch filter, as well as programmable output swing, slew rate, and de-emphasis with delay control. Since all of these features are user programmable, they allow for application specific optimization.

Besides the per channel programmable features, the 89HP0504P provides global programmable settings - termination resistance values and transfer modes.

The 89HP0504P, with its many programmable receiver and transmitter features, is ideal for PCIe applications using any combination of cables and board trace materials.

All modes of active data transfer are designed with minimized power consumption. Also, a wide selection of power reducing modes allows the user to eliminate power of unused blocks. In full shutdown mode, the part consumes less than 40mW in worst case environmental conditions.

89HP0504P PCIe Compliance

The device was designed to provide end users with features needed to comply with PCIe system application requirements:
  – Receiver Detection Support, PCIe Beacon Support
  – Receiver supports high impedance mode for PCIe
  – Jitter, eye opening, and all other AC and DC specifications

89HP0504P Package Options

The 89HP0504P is offered with two package options as shown in the following diagram. The 100-pin BGA package provides extensive pin configuration input and status output features in addition to I²C configuration. The 36-QFN package option requires the I²C slave or local EEPROM for optimized configuration and status reporting.

4 Channel 5Gbps PCIe® Signal Repeater

POWER MANAGEMENT | ANALOG & RF | **INTERFACE & CONNECTIVITY** | CLOCKS & TIMING | MEMORY & LOGIC | TOUCH & USER INTERFACE | VIDEO & DISPLAY | AUDIO

89HP0504P Block Diagram

The 89HP0504P contains four high speed channels. Each channel can be routed to different outputs. Depending on user configuration via mode selections, input traffic can be muxed, demuxed, or looped back. To facilitate buffering of system clocks, the repeater provides 1:2 clock buffer as shown in the diagram below. Powerdown (PDB), Receiver Detection Reset (RSTB), and channel enable input pins (A0EN, etc.) are provided for easy state and channel control. Status output pins are available for monitoring critical states, such as the detection of high speed input signals (A0SIGDET, etc.) and the far-end receiver detection (ARXDETSTAT, etc.).

Each channel's configuration and performance can be optimized via programming pins or via the I²C interface (SCL, SDA, A0-A2). The programming option allows the user to optimize the repeater's performance in a wide range of applications, making it an ideal solution for most applications requiring cancellation of trace or cable attenuation and ISI jitter.

89HP0504P Block Diagram

Discover what IDT know-how can do for you: **www.IDT.com/go/SIP**