

Note: This is the ballmap when looking through the top of the package. This ballmap represents the PCB footprint for the Ts578.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26		
A	NO_BALL	VSS	VSS	VSS	VSS	VSS	SP14_TD,P	VSS	SP14_TC,N	VSS	SP14_TB,P	VSS	SP14_TA,N	VSS	SP6_TD,P	VSS	SP6_TC,N	VSS	SP6_TB,P	VSS	SP6_TA,N	VSS	VSS	VSS	VSS	VSS		
B	VSS	SP_VDD	VSS	VSS	VSS	VSS	SP14_TD,N	VSS	SP14_TC,P	SP_VDD	SP14_TB,N	VSS	SP14_TA,P	SP_VDD	SP6_TD,N	VSS	SP6_TC,P	SP_VDD	SP6_TB,N	VSS	SP6_TA,P	SP_VDD	VSS	S_CLK,P	S_CLK,N	VSS		
C	SP0_TA,N	SP0_TA,P	SP_VDD	SP0_RA,N	SP0_RA,P	SP_VDD	SP_VDD	VSS	SP_VDD	VSS	SP_VDD	VSS	SP_VDD	VSS	SP_VDD	VSS	SP_VDD	VSS	SP_VDD	VSS	SP_VDD	VSS	VSS	VSS	REF_AVDD	VSS	REF_AVDD	
D	VSS	VSS	VSS	VSS	SP_VDD	VSS	SP14_RD,N	VSS	SP14_RC,N	SP14_REXT	SP14_RB,N	VSS	SP14_RA,P	VSS	SP6_RD,N	VSS	SP6_RC,P	SP6_REXT	SP6_RB,N	VSS	SP6_RA,P	VSS	VSS	VSS	VSS	VSS	VSS	
E	SP0_TB,P	SP0_TB,N	SP_VDD	SP0_RB,N	SP0_RB,P	SP_VDD	SP14_RD,P	SP14_AVDD	SP14_RC,N	SP14_AVDD	SP14_RB,P	SP_VDD	SP14_RA,N	VSS	SP6_RD,P	SP6_AVDD	SP6_RC,N	SP6_AVDD	SP6_RB,P	SP_VDD	SP6_RA,N	VSS	VSS	VSS	VSS	VSS	VSS	
F	VSS	SP_VDD	VSS	SP0_REXT	SP0_AVDD	VSS	SP_VDD	VSS	SP_VDD	VSS	SP_VDD	VSS	SP_VDD	VSS	SP_VDD	VSS	SP_VDD	VSS	SP_VDD	VSS	SP_VDD	VSS	VSS	VSS	VSS	VSS	VSS	
G	SP0_TC,N	SP0_TC,P	SP_VDD	SP0_RC,N	SP0_RC,P	SP_VDD	VSS	SP_VDD	VSS	SP_VDD	VSS	SP_VDD	VSS	SP_VDD	VSS	SP_VDD	VSS	SP_VDD	VSS	SP_VDD	VSS	SP_VDD	SP12_RD,N	SP12_RD,P	SP_VDD	SP12_TD,N	SP12_TD,P	
H	VSS	VSS	VSS	VSS	SP0_AVDD	VSS	SP_VDD	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	SP12_AVDD	VSS	VSS	VSS	VSS	
J	SP0_TD,P	SP0_TD,N	SP_VDD	SP0_RD,N	SP0_RD,P	SP_VDD	VSS	VSS	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VSS	SP_VDD	SP12_RC,N	SP12_RC,P	SP_VDD	SP12_TC,P	SP12_TC,N		
K	VSS	SP_VDD	VSS	VSS	VSS	VSS	SP_VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VSS	SP_VDD	VSS	SP12_AVDD	SP12_REXT	VSS	SP_VDD	VSS		
L	SP8_TA,N	SP8_TA,P	SP_VDD	SP8_RA,N	SP8_RA,P	SP_VDD	VSS	VSS	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VSS	SP_VDD	SP12_RB,N	SP_VDD	SP12_TB,N	SP12_TB,P	VSS		
M	VSS	VSS	VSS	VSS	SP_VDD	VSS	SP_VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VSS	SP_VDD	VSS	SP_VDD	VSS	VSS	VSS	VSS		
N	SP8_TB,P	SP8_TB,N	SP_VDD	SP8_RB,N	SP8_RB,P	SP_VDD	VSS	VSS	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VSS	SP_VDD	SP12_RA,N	SP12_RA,P	SP_VDD	SP12_TA,P	SP12_TA,N		
P	VSS	SP_VDD	VSS	SP8_REXT	SP8_AVDD	VSS	SP_VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VSS	SP_VDD	VSS	VSS	VSS	VSS	SP_VDD	VSS		
R	SP4_TC,N	SP4_TC,P	SP_VDD	SP4_RC,N	SP4_RC,P	SP_VDD	VSS	VSS	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VSS	SP_VDD	SP4_RD,N	SP4_RD,P	SP_VDD	SP4_TD,N	SP4_TD,P		
T	VSS	VSS	VSS	VSS	SP8_AVDD	VSS	SP_VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VSS	SP_VDD	VSS	SP4_AVDD	VSS	VSS	VSS	VSS		
U	SP8_TD,P	SP8_TD,N	SP_VDD	SP8_RD,N	SP8_RD,P	SP_VDD	VSS	VSS	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VSS	SP_VDD	SP4_RC,N	SP4_RC,P	SP_VDD	SP4_TC,P	SP4_TC,N		
V	VSS	VDD_IO	VSS_IO	VSS	VSS_IO	VDD_IO	SP_VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VSS	SP_VDD	VSS	SP4_AVDD	SP4_REXT	VSS	SP_VDD	VSS		
W	VSS_IO	SP4_PWRDN	SP5_PWRDN	VDD_IO	SP4_PWRDN	SP7_PWRDN	SP14_PWRDN	VSS_IO	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	SP4_TB,N	SP4_TB,P		
Y	SP1_PWRDN	VDD_IO	SP3_PWRDN	SP10_PWRDN	VSS_IO	SP11_PWRDN	VDD_IO	SP13_PWRDN	SP_VDD	VSS	SP_VDD	VSS	SP_VDD	VSS	SP_VDD	VSS	SP_VDD	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS		
AA	VSS_IO	SP12_PWRDN	SP13_PWRDN	VDD_IO	VSS	SP_VDD	VSS	SP_VDD	VSS	SP_VDD	VSS	SP_VDD	VSS	SP_VDD	VSS	SP_VDD	VSS	SP_VDD	VSS	SP_VDD	VSS	SP_VDD	SP_VDD	SP4_RA,N	SP4_RA,P	SP_VDD	SP4_TA,P	SP4_TA,N
AB	SP4_MODES_EL	VDD_IO	SP8_MODES_EL	SP8_MODES_EL	VSS_IO	SP2_RA,N	SP_VDD	SP2_RB,N	SP2_AVDD	SP2_RC,N	SP2_AVDD	SP2_RD,P	VSS	SP10_RA,N	SP_VDD	SP10_RB,N	SP10_AVDD	SP10_RC,N	SP10_AVDD	SP10_RD,P	VSS	VSS	VSS	VSS	SP_VDD	VSS	VSS	
AC	VSS_IO	INT_B	SP10_MODE_SEL	VDD_IO	VSS	SP2_RA,P	VSS	SP2_RB,N	SP2_REXT	SP2_RC,P	VSS	SP2_RD,N	VSS	SP10_RA,P	VSS	SP10_RB,N	SP10_REXT	SP10_RC,P	VSS	SP10_RD,N	VSS	SP_IO_SP_EED[0]	SP_IO_SP_EED[1]	OC_DISAB_E	VDD_IO	TMS		
AD	NC	VDD_IO	SW_RST_I	NC	VSS_IO	SP_VDD	VSS	SP_VDD	VSS	SP_VDD	VSS	SP_VDD	VSS	SP_VDD	VSS	SP_VDD	VSS	SP_VDD	VSS	SP_VDD	VSS	VSS	SP0_MCD_ESEL	SP2_MODES_EL	MCES	TDD	TDI	
AE	VSS_IO	NC	VSS	VDD_IO	SP_VDD	SP2_TA,P	VSS	SP2_TB,N	SP_VDD	SP2_TC,P	VSS	SP2_TD,N	SP_VDD	SP10_TA,P	VSS	SP10_TB,N	SP_VDD	SP10_TC,P	VSS	SP10_TD,N	VSS	OC_MA	SP2_PWRDN	OC_SD	VDD_IO	TRST_B		
AF	P_CLK	SP4_RST_N	SP12_MODE_SEL	SP14_MODE_SEL	VSS	SP2_TA,N	VSS	SP2_TB,P	VSS	SP2_TC,N	VSS	SP2_TD,P	VSS	SP10_TA,N	VSS	SP10_TB,P	VSS	SP10_TC,N	VSS	SP10_TD,P	VSS	VSS	SP1_PWRDN	SP3_PWRDN	VSS_IO	OC_SCLK	TCK	

**Legend**

- VSS and VSS\_IO
- VDD and VDD\_IO
- Miscellaneous
- No Ball and No Connect
- JTAG
- SP\_VDD and SPx\_AVDD
- S\_CLK\_x
- Serial RapidIO Interface 0
- Serial RapidIO Interface 2
- Serial RapidIO Interface 4
- Serial RapidIO Interface 6
- Serial RapidIO Interface 8
- Serial RapidIO Interface 10
- Serial RapidIO Interface 12
- Serial RapidIO Interface 14

Copyright © August 2009 Integratec Device Technology (IDT). All rights reserved. Published in Canada.

Disclaimer: IDT assumes no responsibility for the accuracy or completeness of the information presented, which is subject to change without notice. In no event will IDT be liable for any direct, indirect, special, incidental or consequential damages, including lost profits, lost business or lost data, resulting from the use of or reliance upon the information, whether or not IDT has been advised of the possibility of such damages. Mention of non-IDT products or services is for information purposes only and constitutes neither an endorsement nor a recommendation.

**Revision History**

August 2009, 808803A\_PN003\_04 -- No technical changes. Formatting was changed to reflect IDT