

Integrated Device Technology, Inc. 6024 Silver Creek Valley Road, San Jose, CA 95138

# **PRODUCT/PROCESS CHANGE NOTICE (PCN)**

PCN #: K1 Product Affer Date Effectiv		Refer Attachm 14-Apr-2011	DATE: <b>14</b> - ent 1	Jan-2011	MEANS C ■ Produc □ Back M □ Date C □ Other	t Mark Iark	GUISHING ( New orderin	CHANGED DEVICES: g Part#
		-						
Contact: Title: Phone #:		Paul et Quality Assur 674-6419	ance		Attachmen	t:	Yes	D No
Fax #: E-mail:	. ,	284-8362 Paul@idt.com			Samples:	Contact yo sample rec		ples representative for
DESCRIPTI	ION AN	D PURPOSE	OF CHANG	E:				
<ul> <li>Die Techr</li> <li>Wafer Fat</li> <li>Assembly</li> <li>Equipmen</li> <li>Material</li> <li>Testing</li> <li>Manufactt</li> <li>Data Shee</li> <li>Other - Di</li> </ul>	brication Process nt uring Sit		g Part#)	and 932SQ customers s	420DKLF to the	o enhance j e new parts	product perfo due to the pe	oducing the 932SQ420DGLF ormance. IDT requests that erformance enhancement. t 2 for characterization data.
	-	ALIFICATIO			/ performan	ce.		
IDT records to grant appr it will be ass IDT reserves	indicate roval or sumed the s the right	request addition at this change is	e written not al informatio acceptable. version man	ification of thi on. If IDT doe	s not receiv	e acknowle	dgement with	gement below or E-Mail nin 30 days of this notice ntil the inventory
Customer:				_	]Approva	l for ship	ments prio	or to effective date.
Name/Date:	Name/Date:   E-Mail Address:							
Title:				Pl	none # /Fax	#:		
CUSTOME	R COM	MENTS:						
IDT ACKNO	OWLEE	OGMENT OF	RECEIPT:					
RECD. BY:					DATE:			
IDT FRA-15	09-01 R	REV. 01 06/22/	09					REFER TO QCA-1795



Integrated Device Technology, Inc. 6024 Silver Creek Valley Road, San Jose, CA 95138

# **PRODUCT/PROCESS CHANGE NOTICE (PCN)**

# **ATTACHMENT 1 - PCN #: K1101-01**

PCN Type:	Die revision - New ordering Part#
Data Sheet Change:	Yes. New ordering Part#.

# **Detail Of Change:**

IDT is advising our customers that we are introducing the 932SQ420DGLF and 932SQ420DKLF to enhance product performance. IDT requests that customers switch to the new parts due to the performance enhancement.

Please note that there is a change in ordering part# and data sheets for new part #s have been released. Please contact your local IDT sales representative for sample and data sheet. Changes in part# are detailed as below:

Existing Part#	New Part#
932SQ420BGLF	932SQ420DGLF
932SQ420BGLFT	932SQ420DGLFT
932SQ420BKLF	932SQ420DKLF
932SQ420BKLFT	932SQ420DKLFT
932SQ420CGLF	932SQ420DGLF
932SQ420CGLFT	932SQ420DGLFT
932SQ420CKLF	932SQ420DKLF
932SQ420CKLFT	932SQ420DKLFT

# Affected Part#

Char 932SQ420D-498, Rev B

### 932SQ420DGLF - 498 Char Report

Board conditions: Xtal 25M, X1, X2 loads: 30pF Perfomance check: 85ohms Dedicated 64 TSSOP, SN 631 RREF = 412ohms, Diff: 2pF, Rs=27 ohms, Rp to GND= 43.2ohms, SE: 39 ohms, 5pF (PCI\_2X, 48\_2X) and 43 ohms, 5pF (REF 3X)

#### **Electrical Characteristics - Absolute Maximum Ratings**

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
3.3V Core Supply Voltage	VDDA				4.6	V	1,2
3.3V Logic Supply Voltage	VDD				4.6	V	1,2
Input Low Voltage	VIL		GND-0.5			V	1
Input High Voltage	V <sub>IH</sub>	Except for SMBus interface			V <sub>DD</sub> +0.5V	V	1
Input High Voltage	VIHSMB	SMBus clock and data pins			5.5V	V	1
Storage Temperature	Ts		-65		150	°C	1
Junction Temperature	Tj				125	°C	1
Input ESD protection	ESD prot	Human Body Model	2000			V	1

 MEASURED
 NOTES

 MIN
 TYP
 MAX

 85Ω board unless otherwise noted. 100Ω board is similar.

 Guaranteed by Design

 (GBD)

nput spec

<sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

<sup>2</sup> Operation under these conditions is neither implied nor guaranteed.

#### Electrical Characteristics - Input/Supply/Common Parameters

TA = T<sub>COM</sub>: Supply Voltage VDD = 3.3 V +/-5%

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES	MIN	TYP	MAX
Ambient Operating Temperature	T <sub>COM</sub>	Commmercial range	0		70	°C	1	-10		85
Input High Voltage	V <sub>IH</sub>	Single-ended inputs, except SMBus, low threshold and tri- level inputs	2		V <sub>DD</sub> + 0.3	V	1			
Input Low Voltage	V <sub>IL</sub>	Single-ended inputs, except SMBus, low threshold and tri- level inputs	GND - 0.3		0.8	v	1			
	l <sub>in</sub>	Single-ended inputs, $V_{IN}$ = GND, $V_{IN}$ = VDD	-5		5	uA	1		GBD	
Input Current	I <sub>INP</sub>	Single-ended inputs. V <sub>IN</sub> = 0 V; Inputs with internal pull- up resistors V <sub>IN</sub> = VDD; Inputs with internal pull-down resistors	-200		200	uA	1			
Low Threshold Input- High Voltage	V <sub>IH_FS</sub>	3.3 V +/-5%	0.7		V <sub>DD</sub> + 0.3	V	1	0.7		V <sub>DD</sub>
Low Threshold Input- Low Voltage	$V_{IL\_FS}$	3.3 V +/-5%	V <sub>SS</sub> - 0.3		0.35	V	1	0		0.3
Input Frequency	Fi			25.00		MHz	2		25.00	
Pin Inductance	$L_{pin}$				7	nH	1			
	CIN	Logic Inputs			5	pF	1		GBD	
Capacitance	C <sub>OUT</sub>	Output pin capacitance			5	pF	1		GBD	
	CINX	X1 & X2 pins			5	pF	1			
Clk Stabilization	T <sub>STAB</sub>	From V <sub>DD</sub> Power-Up and after input clock stabilization or de- assertion of PD# to 1st clock			1.8	ms	1,2			1.3
SS Modulation Frequency	f <sub>MODIN</sub>	Allowable Frequency (Triangular Modulation)	30	31.300	33	kHz	1	31.12	31.300	31.65
Tdrive_PD#	t <sub>DRVPD</sub>	Differential output enable after PD# de-assertion			300	us	1,3			200
Tfall	t <sub>F</sub>	Fall time of control inputs			5	ns	1,2			10

# 

## 932SQ420DGLF -498 Char Report

#### **Board conditions:**

Xtal 25M, X1, X2 loads: 30pF

#### Perfomance check: 85ohms Dedicated 64 TSSOP, SN 631

RREF = 412ohms, Diff: 2pF, Rs=27 ohms, Rp to GND= 43.2ohms, SE: 39 ohms, 5pF (PCI\_2X, 48\_2X) and 43 ohms, 5pF (REF 3X)

Trise	t <sub>R</sub>	Rise time of control inputs		5	ns	1,2			
SMBus Input Low Voltage	VILSMB			0.8	V	1		000	
SMBus Input High Voltage	VIHSMB		2.1	V <sub>DDSMB</sub>	V	1		GBD	
SMBus Output Low Voltage	V <sub>OLSMB</sub>	@ I <sub>PULLUP</sub>		0.4	V	1			
SMBus Sink Current	I <sub>PULLUP</sub>	@ V <sub>OL</sub>	4		mA	1	5		
Nominal Bus Voltage	V <sub>DDSMB</sub>	3V to 5V +/- 10%	2.7	5.5	V	1			
SCLK/SDATA Rise Time	t <sub>RSMB</sub>	(Max VIL - 0.15) to (Min VIH + 0.15)		1000	ns	1		GBD	
SCLK/SDATA Fall Time	t <sub>FSMB</sub>	(Min VIH + 0.15) to (Max VIL - 0.15)		300	ns	1			
SMBus Operating Frequency	f <sub>MAXSMB</sub>	Maximum SMBus operating frequency		100	kHz	1			

		10	Input spec
	GBD		
		0.3	
5			
	GBD		
		400	

<sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

 $^{2}\mbox{Control}$  input must be monotonic from 20% to 80% of input swing.

<sup>3</sup>Time from deassertion until outputs are >200 mV

#### **Electrical Characteristics - Current Consumption**

#### TA = T<sub>COM</sub>; Supply Voltage VDD = 3.3 V +/-5%

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Operating Supply Current	I <sub>DD3.3OP</sub>	All outputs active @100MHz, C <sub>L</sub> = Full load;		385	400	mA	1
Powerdown Current	DD3.3PDZ	All differential pairs tri-stated		16	20	mA	1

#### **DC Electrical Characteristics - Differential Current Mode Outputs**

T<sub>A</sub> = T<sub>COM</sub>; Supply Voltage VDD = 3.3 V +/-5%

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Slew rate	Trf	Scope averaging on	1	2.4	4	V/ns	1, 2, 3
Slew rate matching	∆Trf	Slew rate matching, Scope averaging on		9	20	%	1, 2, 4
Voltage High	VHigh	Statistical measurement on single- ended signal using oscilloscope	660	772	850	mV	1
Voltage Low	VLow	math function. (Scope averaging on)	-150	9	150	mv	1
Max Voltage	Vmax	Measurement on single ended		810	1150	mV	1, 7
Min Voltage	Vmin	signal using absolute value.	-300	-17		mv	1, 7
Vswing	Vswing	Scope averaging off	300			mV	1, 2
Crossing Voltage (abs)	Vcross_abs	Scope averaging off	250	351	550	mV	1, 5
Crossing Voltage (var)	∆-Vcross	Scope averaging off		24	140	mV	1, 6

<sup>-1</sup> Guaranteed by design and characterization, not 100% tested in production. IREF = VDD/(3xR <sub>R</sub> ). For R <sub>R</sub> = 412 $\Omega$ (1%), I <sub>REF</sub> = 2.32mA
$I_{OH}$ = 6 x $I_{REF}$ and $V_{OH}$ = 0.7V @ $Z_{O}$ =50 $\Omega$ (85 $\Omega$ differential impedance).

<sup>2</sup> Measured from differential waveform

<sup>3</sup> Slew rate is measured through the Vswing voltage range centered around differential 0V. This results in a +/-150mV window around differential 0V.

<sup>4</sup> Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a +/-75mV window centered on the average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage t

MEASURED

TYP

MAX 385 16

MIN

Matching applies to rising edge rate for Clock and falling edge rate for Clock#.



## 932SQ420DGLF - 498 Char Report

#### Board conditions:

Xtal 25M, X1, X2 loads: 30pF

Perfomance check: 85ohms Dedicated 64 TSSOP, SN 631

RREF = 412ohms, Diff: 2pF, Rs=27 ohms, Rp to GND= 43.2ohms, SE: 39 ohms, 5pF (PCI\_2X, 48\_2X) and 43 ohms, 5pF (REF 3X)

<sup>5</sup> Vcross is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock# falling).

<sup>6</sup> The total variation of all Vcross measurements in any particular system. Note that this is a subset of V\_cross\_min/max (V\_cross absolute) allowed. The intent is to limit Vcross induced modulation by setting V\_cross\_delta to be smaller than V\_cross absol<sup>7</sup> Includes overshoot and undershoot.

#### AC Electrical Characteristics - Differential Current Mode Outputs

TA = T<sub>COM:</sub> Supply Voltage VDD = 3.3 V +/-5%

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Duty Cycle	t <sub>DC</sub>	Measured differentially, PLL Mode	45	50.1	55	%	1
Skew, Output to Output	t <sub>sk3SRC</sub>	Across all SRC outputs, $V_T = 50\%$		13.5	50	ps	1
Skew, Output to Output	t <sub>sk3CPU</sub>	Across all CPU outputs, $V_T = 50\%$		43	50	ps	1
Jitter, Cycle to cycle	t.	CPU, SRC, NS_SAS outputs		35	50	ps	1,3
	ljcyc-cyc	DOT96 output		75	250	ps	1,3

MEASURED						
MIN	TYP	MAX				
49.0%	50.1%	51.9%				
13	13.5	14				
38	43	48				
27.3	35.1	47.7				
62	75	88				

<sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

 $^{2}$  I<sub>REF</sub> = V<sub>DD</sub>/(3xR<sub>R</sub>). For R<sub>R</sub> = 412Ω (1%), I<sub>REF</sub> = 2.32mA. I<sub>OH</sub> = 6 x I<sub>REF</sub> and V<sub>OH</sub> = 0.7V @ Z<sub>O</sub>=50Ω.

<sup>3</sup> Measured from differential waveform

#### **Electrical Characteristics - Phase Jitter Parameters**

 $T_A = 0 - 70^{\circ}C$ ; Supply Voltage  $V_{DD/}V_{DDA} = 3.3 V + -5\%$ ,

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	Notes
	t <sub>jphPCleG1</sub>	PCIe Gen 1		28	86	ps (p-p)	1,2,3,6
	t	PCIe Gen 2 Lo Band 10kHz < f < 1.5MHz		0.9	3	ps (rms)	1,2,6
	t <sub>jph</sub> PCleG2	PCle Gen 2 High Band 1.5MHz < f < Nyquist (50MHz)		1.7	3.1	ps (rms)	1,2,6
	t <sub>jphPCIeG3</sub>	PCIe Gen 3 (PLL BW of 2-4MHz, CDR = 10MHz)		0.4	1	ps (rms)	1,2,4,
		QPI & SMI (100MHz or 133MHz, 4.8Gb/s, 6.4Gb/s 12UI)		0.15	0.5	ps (rms)	1,5,7
	t <sub>jphQPI_SMI</sub>	QPI & SMI (100MHz, 8.0Gb/s, 12UI)		0.13	0.3	ps (rms)	1,5,
		QPI & SMI (100MHz, 9.6Gb/s, 12UI)		0.11	0.2	ps (rms)	1,5,7
	$t_{\rm jphSAS12G}$	SAS6G (Filtered REFCLK Jitter 20KHz to 20MHz.)		0.34	0.4	ps (rms)	1,8
	t <sub>jphSAS12G</sub>	SAS 6G/12G		0.70	1.3	ps (rms)	1,5

	MEASURED	)	
MIN	TYP	MAX	
20.2	27.9	36.5	SRC, spread on and off
0.7	0.9	1.0	SRC, spread on and off
1.6	1.7	1.8	SRC, spread on and off
0.32	0.37	0.42	PcieG3, 3.4 and 3.5MSRC outputs
0.10	0.15	0.24	QPI 6.4GB, 7.8GB, CPU100, SRC and NS outputs
0.09	0.13	0.16	CPU100, SRC and NS outputs
0.07	0.11	0.16	CPU100, SRC and NS outputs
	0.30	0.34	
0.56	0.58	0.61	CPU spread off
0.56	0.70	0.87	CPU Spread on

<sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.

<sup>2</sup> See http://www.pcisig.com for complete specs

<sup>3</sup> Sample size of at least 100K cycles. This figures extrapolates to 108ps pk-pk @ 1M cycles for a BER of 1-12.

# 

## 932SQ420DGLF - 498 Char Report

Board conditions:

Xtal 25M, X1, X2 loads: 30pF Perfomance check: 85ohms Dedicated 64 TSSOP, SN 631

RREF = 412ohms, Diff: 2pF, Rs=27 ohms, Rp to GND= 43.2ohms, SE: 39 ohms, 5pF (PCI\_2X, 48\_2X) and 43 ohms, 5pF (REF 3X)

<sup>4</sup> Subject to final radification by PCI SIG.

<sup>5</sup> Calculated from Intel-supplied Clock Jitter Tool v 1.6.3

<sup>6</sup> Applied to SRC outputs

<sup>7</sup> Applies to CPU outputs

<sup>8</sup> Intel calculation from raw phase noise data

#### **Electrical Characteristics - PCI**

 $T_{A}$  = 0 - 70°C; Supply Voltage  $V_{DD/}V_{DDA}$  = 3.3 V +/-5%,

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Output Impedance	R <sub>DSP</sub>	$V_{O} = V_{DD}^{*}(0.5)$	12		55	Ω	1
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -1 mA	2.4			V	1
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 1 mA			0.55	V	1
Output High Current		MIN @V <sub>OH</sub> = 1.0 V	-33			mA	1
	он	MAX @V <sub>OH</sub> = 3.135 V			-33	mA	1
Output Low Current		MIN @V <sub>OL</sub> = 1.95 V	30			mA	1
Output Low Current	I <sub>OL</sub>	MAX @ V <sub>OL</sub> = 0.4 V			38	mA	1
Clock High Time	T <sub>HIGH</sub>	1.5V	12			ns	1
Clock Low Time	T <sub>LOW</sub>	1.5V	12			ns	1
Edge Rate	t <sub>slewr/f</sub>	Rising/Falling edge rate	1	1.8	4	V/ns	1,2
Duty Cycle	d <sub>t1</sub>	V <sub>T</sub> = 1.5 V	45	50.5	55	%	1
Group Skew	t <sub>skew</sub>	V <sub>T</sub> = 1.5 V		294	500	ps	1
Jitter, Cycle to cycle	t <sub>jcyc-cyc</sub>	V <sub>T</sub> = 1.5 V		108	500	ps	1

MEASURED						
MIN	TYP	MAX				
	GBD					
3						
		0.4				
GBD						
duty cycle,	ameters are PPM and cy r specs are r	cle to cycle				
1.5	1.8	2.1				
50.5%	50.5%	50.6%				
282	294	306				
86	108	173				

See "Single-ended Test Loads Page" for termination circuits

<sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

<sup>2</sup> Measured between 0.8V and 2.0V

#### Electrical Characteristics - 48MHz

 $T_A = 0 - 70^{\circ}C$ ; Supply Voltage  $V_{DD/}V_{DDA} = 3.3 V + -5\%$ ,

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Output Impedance	R <sub>DSP</sub>	$V_{\rm O} = V_{\rm DD}^{*}(0.5)$	20		60	Ω	1
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -1 mA	2.4			V	1
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 1 mA			0.55	V	1
Output High Current		MIN @V <sub>OH</sub> = 1.0 V	-29			mA	1
	I <sub>он</sub>	MAX @V <sub>OH</sub> = 3.135 V			-33	mA	1
Output Low Current		MIN @V <sub>OL</sub> = 1.95 V	29			mA	1
Output Low Current	I <sub>OL</sub>	MAX @ V <sub>OL</sub> = 0.4 V			27	mA	1
Clock High Time	T <sub>HIGH</sub>	1.5V	8.094		10.036	ns	1
Clock Low Time	T <sub>LOW</sub>	1.5V	7.694		9.836	ns	1
Edge Rate	t <sub>slewr/f_USB</sub>	Rising/Falling edge rate	1	1.5	2	V/ns	1,2
Duty Cycle	d <sub>t1</sub>	V <sub>T</sub> = 1.5 V	45	51	55	%	1
Jitter, Cycle to cycle	t <sub>jcyc-cyc</sub>	V <sub>T</sub> = 1.5 V		109	350	ps	1

MEASURED						
MIN	TYP	MAX				
	GBD					
3						
		0.4				
	GBD					
duty cycle,	ameters are PPM and cy r specs are r	cle to cycle				
1.3	1.5	1.7				
50.9%	51.0%	51.1%				
91	109	122				

See "Single-ended Test Loads Page" for termination circuits

<sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

<sup>2</sup> Measured between 0.8V and 2.0V



### 932SQ420DGLF -498 Char Report

Board conditions:

Xtal 25M, X1, X2 loads: 30pF Perfomance check: 85ohms Dedicated 64 TSSOP, SN 631

RREF = 412ohms, Diff: 2pF, Rs=27 ohms, Rp to GND= 43.2ohms, SE: 39 ohms, 5pF (PCI\_2X, 48\_2X) and 43 ohms, 5pF (REF 3X)

#### **Electrical Characteristics - REF**

 $T_A = 0 - 70^{\circ}C$ ; Supply Voltage  $V_{DD/}V_{DDA} = 3.3 V + -5\%$ ,

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	Notes
Output Impedance	R <sub>DSP</sub>	$V_{O} = V_{DD}^{*}(0.5)$	12		55	Ω	1
Output High Voltage	V <sub>OH</sub>	I <sub>ОН</sub> = -1 mА	2.4			V	1
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 1 mA			0.55	V	1
Output High Current		MIN @V <sub>OH</sub> = 1.0 V	-33			mA	1
	I <sub>он</sub>	MAX @V <sub>OH</sub> = 3.135 V			-33	mA	1
Output Low Current		MIN @V <sub>OL</sub> = 1.95 V	30			mA	1
	I <sub>OL</sub>	MAX @ V <sub>OL</sub> = 0.4 V			38	mA	1
Clock High Time	T <sub>HIGH</sub>	1.5V	27.5			ns	1
Clock Low Time	T <sub>LOW</sub>	1.5V	27.5			ns	1
Edge Rate	t <sub>slewr/f</sub>	Rising/Falling edge rate	1	1.9	4	V/ns	1,2
Duty Cycle	d <sub>t1</sub>	V <sub>T</sub> = 1.5 V	45	50.5	55	%	1
Jitter, Cycle to cycle	t <sub>jcyc-cyc</sub>	V <sub>T</sub> = 1.5 V		75	1000	ps	1

	MEASURED						
MIN	TYP	MAX					
	GBD						
3							
		0.4					
	GBD						
duty cycle,	These parameters are met when duty cycle, PPM and cycle to cycle jitter specs are met.						
1.6	1.9	2.2					
50.5%	50.5%	50.5%					
68	75	82					

See "Single-ended Test Loads Page" for termination circuits

<sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

<sup>2</sup> Measured between 0.8V and 2.0V

#### **Revision History**

Rev.	Issue Date	Who	Description	Page #
A	9/16/2010	RDW	Initial Release	-
В	9/22/2010	RDW	Updated SAS phase jitter spec and results	Various