

To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: “Standard”, “High Quality”, and “Specific”. The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as “Specific” or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is “Standard” unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - “Standard”: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - “High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - “Specific”: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.

TTL

General Information

1. Outline

A decrease of storage time-by SBD and a progress of process technology have made a great improvement in the figure of merit (product of speed and power dissipation) of TTL's. The HD74LS series has the same speed as the standard TTL, and the power dissipation of this series has been reduced to improve the figure of merit. As a result the propagation delay time is 10 ns per gate, and the power dissipation is 2 mW. Figure 1 shows a basic gate circuit for HD74LS series. Most of inputs are provided not with the multiemitter structure but with the diode structure by SBD. The diode structure provides over twice the breakdown voltage compared with the multiemitter structure, so that unused terminal can be connected directly to V_{CC} terminal. When the number of inputs becomes larger, the speed (especially t_{PLH}) sometimes decreases because the capacities in substrate on anode side of diode increase. (For the internal gate in MSI's, the multiemitter structure is used)

A low power dissipation, however, requires a large resistance, which occupies a large area in an usual IC technology. The HD74LS series employs the ion implantation technology by which an efficient resistance/area rate can be achieved at the large resistance part, resulting in a higher degree of integration. Thus, low power shotky TTL's will give full performance in MSI and LSI uses.




Figure 1 Basic gate

2. Features

The low power dissipation SBD TTL HD74LS series features as follows.

- Wide operating temperature range: -20 to $+75^{\circ}\text{C}$
- High reliability
- Both ceramic and plastic packages available
- Both packages provide the same characteristics.
- Compatibility:
HD74LS series are fully compatible with SN74LS series on pin assignment, functions and characteristics.

3. Symbol, Terms, and Definitions

3.1 Explanation of Electrical Characteristics and Recommended Operating Conditions

(1) DC Characteristics

Symbols	Terms	Definitions
V_{IH}	High-level input voltage	An input voltage within the more positive (less negative) of the two ranges of values used to represent the binary variables.
V_{OH}	High-level output voltage	The voltage at an output terminal with input conditions applied that according to the product specification will establish a high level at the output.
V_{IK}	Input clamp voltage	An input voltage in a region of relatively low differential resistance that serves to limit the input voltage swing.
V_{IL}	Low-level input voltage	An input voltage within the less positive (more negative) of the two ranges of values used to represent the binary variables.
V_{OL}	Low-level output voltage	The voltage at an output terminal with input conditions applied that according to the product specification will establish a low level at the output.
V_T^-	Negative-going threshold voltage	The voltage level at a transition-operated input that causes operation of the logic element according to specification as the input voltage falls from a level above the positive-going threshold voltage, V_T^+
$V_{O(off)}$	Off-state output voltage	The voltage at an output terminal with input conditions applied that according to the product specification will cause the output switching element to be in the off state.
$V_{O(on)}$	On-state output voltage	The voltage at an output terminal with input conditions applied that according to the product specification will cause the outputs switching element to be in the on state.
V^+	Positive-going threshold voltage	The voltage level at a transition-operated input that causes operation of the logic element according to specification as the input voltage rises from a level below the negative-going threshold voltage, V_T^-
I_{IH}	High-level input current	The current into an input when a high-level voltage is applied to that input.
I_{OH}	High-level output current	The current into an output with input conditions applied that according to the product specifications will establish a high level at the output.
I_{IL}	Low-level input current	The current into an input when a low-level voltage is applied to that input.
I_{OL}	Low-level output current	The current into an output with input conditions applied that according to the product specifications will establish a low level at the output.
$I_{O(off)}$	Off-state output current	The current flowing into an output with input conditions applied that according to the product specification will cause the output switching element to be in the off state.
I_{OZ}	Off-state (high-impedance-state) output current (of a three-state output)	The current into an output having three-state capability with input conditions applied that according to the product specification will establish the high-impedance state at the output.

(1) DC Characteristics (cont)

Symbols	Terms	Definitions
I_{OS}	Short-circuit output current	The current into an output when that output is short-circuited to ground (or other specified potential) with input conditions applied to establish the output logic level farthest from potential (or other specified potential)
I_{CC}	Supply current	The current into the V_{CC} supply terminal of an integrated circuit.



(2) AC Characteristics

Symbols	Terms	Definitions
f_{max}	Maximum clock frequency	The highest rate at which the clock input of a bistable circuit can be drive through its required sequence while maintaining stable transition of logic level at the output with input conditions established that should cause changes of output logic level in accordance with the specification.
t_{TLH}	Transition time, low-to-high-level	The time between a specified low-level voltage and a specified high-level voltage on a waveform that is changing from the defined low level to the defined high level.
t_{THL}	Transition time, high-to-low-level	The time between a specified high-level voltage and a specified low-level voltage on a waveform that is changing from the defined high level to the defined low level.
t_{PLH}	Propagation delay time, low-to-high-level	The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined low level to the defined high level.
t_{PHL}	Propagation delay time, high-to-low-level	The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined high level to the defined low level.
t_{ZH}	Output enable time (of a three-state output) to high level	The propagation delay time between the specified reference points on the input and output voltage waveforms with the three-state output changing from a high-impedance (off) state to the defined high level.
t_{ZL}	Output enable time (of a three-state output) to low level	The propagation delay time between the specified reference points on the input and output voltage waveforms with the three-state output changing from a high-impedance (off) state to the defined low level.
t_{HZ}	Output disable time (of a three-state output) to high level	The propagation delay time between the specified reference points on the input and output voltage waveforms with the three-state output changing from the defined high-level to a high-impedance (off) state.
t_{LZ}	Output disable time (of a three-state output) to low level	The propagation delay time between the specified reference points on the input and output voltage waveforms with the three-state output changing from the defined low-level to a high-impedance (off) state.
t_w	Pulse width	The time interval between specified reference points on the leading and trailing edges of the pulse waveform.
t_h	Hold time	The interval during which a signal is retained at a specified input terminal after an active transition occurs at another specified input terminal.
t_{su}	Setup time	The time interval between the application of a signal that is maintained at a specified input terminal and a consecutive active transition at another specified input terminal..

(2) AC Characteristics (cont)

Symbols	Terms	Definitions
t_{release}	Release time	The time interval between the releases from a specified input terminal of data intended to be recognized and the occurrence of an active transition at another specified input terminal..

3.2 Definitions of Symbol

Symbols	Definitions
H	High level (steady state)
L	Low level (steady state)
↑	Transition from low to high level
↓	Transition from high to low level
×	Irrelevant (any input, including transitions)
Z	Off (high-impedance) state of a 3-state output
a.....h	The level of steady-state inputs at inputs A through H respectively
Q_0	Level of Q before the indicated steady-state input conditions are established
$\overline{Q_0}$	Complement of Q_0 or level of Q before the indicated steady-state input conditions are established.
Q_n	Level of Q before the most recent active transition indicated ↑ or ↓
	One high-level pulse
	One low-level pulse
TOGGLE	Each output changes to the complement of its previous level on each active transition indicated by ↑ or ↓

Revision Record

Rev.	Date	Description	
		Page	Summary
1.00	Jul.09.04	—	First edition issued

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (<http://www.renesas.com>).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.