



# Tsi108™/Tsi109™ Schematic Review Checklist

80B5000\_AN005\_04

October 30, 2009

6024 Silver Creek Valley Road San Jose, California 95138

Telephone: (408) 284-8200 • FAX: (408) 284-3572

Printed in U.S.A.

©2009 Integrated Device Technology, Inc.

---

---

#### GENERAL DISCLAIMER

Integrated Device Technology, Inc. ("IDT") reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance. IDT does not assume responsibility for use of any circuitry described herein other than the circuitry embodied in an IDT product. Disclosure of the information herein does not convey a license or any other right, by implication or otherwise, in any patent, trademark, or other intellectual property right of IDT. IDT products may contain errata which can affect product performance to a minor or immaterial degree. Current characterized errata will be made available upon request. Items identified herein as "reserved" or "undefined" are reserved for future definition. IDT does not assume responsibility for conflicts or incompatibilities arising from the future definition of such items. IDT products have not been designed, tested, or manufactured for use in, and thus are not warranted for, applications where the failure, malfunction, or any inaccuracy in the application carries a risk of death, serious bodily injury, or damage to tangible property. Code examples provided herein by IDT are for illustrative purposes only and should not be relied upon for developing applications. Any use of such code examples shall be at the user's sole risk.

Copyright © 2009 Integrated Device Technology, Inc.  
All Rights Reserved.

The IDT logo is registered to Integrated Device Technology, Inc. IDT is a trademark of Integrated Device Technology, Inc.

---

---

## About this Document

This document offers design and termination recommendations for Tsi108 and Tsi109 applications. It is intended for designers who are in the process of completing their Tsi108 or Tsi109 board schematics. The signal order chosen for this document matches the order of the signal descriptions described in the “Signal Description” section of the *Tsi108/Tsi109 User Manual*. IDT suggests using this document in conjunction with the Signal Description section. For this reason, it is beneficial to review the contents of the checklist information in this document as you develop your Tsi108/Tsi109-based schematic.

This document discusses the following topics:

- “Processor Interface Signals” on page 5
- “Memory Controller Signals” on page 9
- “PCI/X Interface Signals” on page 12
- “Ethernet Controller Signals” on page 14
- “Interrupt Controller Signals” on page 17
- “I<sup>2</sup>C Interface Signals” on page 17
- “HLP Interface Signals” on page 17
- “GPIO Interface Signals” on page 20
- “UART Interface Signals” on page 20
- “JTAG Interface and Test Signals” on page 20
- “Clock Generator Signals” on page 21
- “Switch Fabric Signals” on page 22
- “PLL Power Signals” on page 22
- “Power Supply Signals” on page 22
- “Power-up Configuration Signals” on page 22
- “DMA/Print Engine Signals” on page 22

## Related Information

The following information and tools are useful for reference purposes when using this document:

- *Tsi108/Tsi109 User Manual*
- *Tsi108/Tsi109 Hardware Manual*
- *Tsi108 Device Errata*
- *Tsi108 Design Notes*
- *Tsi109 Device Errata*
- *Tsi109 Design Notes*
- IBM750GX and Tsi108 Reference Design
- Freescale PPCDEV-HPC-7448 platform

## Revision History

### **80B5000\_AN005\_04, Formal, October 2009**

This version of the document was rebranded as IDT. It does not include any technical changes.

### **80B5000\_AN005\_03, Formal, November 2005**

The following changes were made to this version:

- Added a note on how pull-up and pull-down resistors should be used with PB\_DTI[3:0] (see Note 8 following [Table 1 on page 5](#)).
- Changed all references to Tsi108A to Tsi109, Tsi108x to Tsi108/Tsi108, and Tsi108 Family to Tsi108/Tsi109.

### **80B5000\_AN005\_02, Formal, September 2005**

This version of the document was up-issued to change the note references for the E\_0\_RXCLK, E\_0\_TXCLK, E\_1\_RXCLK, E\_0\_RXCLK and SD\_I2C\_SD signals (see [Table 4 on page 14](#)).

### **80B5000\_AN005\_01, Formal, September 2005**

This is the first release of the *Tsi108/Tsi109 Schematic Review Checklist*.

---

# 1. Processor Interface Signals

The Processor Interface provides the signals necessary to connect the Tsi108/Tsi109 to a PowerPC processor. In general, there should be a one-to-one connection between the Tsi108/Tsi109 and a PowerPC processor(s), unless otherwise noted.

**Table 1: Processor Interface Connections**

Tsi108/Tsi109 Pin	Freescale (MPC7447A, MPC7448, MPC7457) signal connections	IBM (PowerPC 750CXr, 750GX, 750FX) signal connections	Additional Information
PB_A[0:35]	A[0:35]	A[0:31] to PB_A[4:35], Pull-down (4.7K) PB_A[0:3]	-
PB_AACKn	AACKn	AACK#	See Note 1
PB_AP[0:4]	AP[0:4]	AP[0:3] to PB_AP[1:4], Pull-up (4.7K to VDD_PB) PB_AP[0]	See Note 2
PB_ARTRYn	ARTRYn	ARTRY#	See Note 1
PB_BGn[0:1]	Single Processor: BGn to PB_BGn[0], PB_BGn[1] no connect. Dual Processor: BGn of 1st processor to PB_BGn[0], BGn of 2nd processor to PB_BGn[1].	Single Processor: BG# to PB_BGn[0], PB_BGn[1] no connect. Dual Processor: BG# of 1st processor to PB_BGn[0], BG# of 2nd processor to PB_BGn[1].	See Note 1
PB_BRn[0:1]	Single Processor: BRn to PB_BRn[0], PB_BRn[1] is a no connect. Dual Processor: BRn of 1st processor to PB_BRn[0], BRn of 2nd processor to PB_BRn[1].	Single Processor: BR# to PB_BRn[0], PB_BRn[1] is a no connect. Dual Processor: BR# of 1st processor to PB_BRn[0], BR# of 2nd processor to PB_BRn[1].	See Note 1
PB_D[0:63]	D[0:63]	DH[0:31] to PB_D[0:31], DL[0:31] to PB_D[32:63]	-
PB_DBGn[0:1]	Single Processor: DBGn to PB_DBGn[0], PB_DBGn[1] is a no connect. Dual Processor: DBGn of 1st processor to PB_DBGn[0], DBGn of 2nd processor to PB_DBGn[1].	Single Processor: DBG# to PB_DBGn[0], PB_DBGn[1] is a no connect. Dual Processor: DBG# of 1st processor to PB_DBGn[0], DBG# of 2nd processor to PB_DBGn[1].	See Note 1
PB_DP[0:7]	DP[0:7]	DP[0:7]	See Note 2
PB_DRDYn[0:1]	Single Processor: DRDYn to PB_DRDYn[0], PB_DRDYn[1] is a no connect. Dual Processor: DRDYn of 1st processor to PB_DRDYn[0], DRDYn of 2nd processor to PB_DRDYn[1].	PB_DRDYn[0:1] are no connects.	See Note 1

**Table 1: Processor Interface Connections (Continued)**

Tsi108/Tsi109 Pin	Freescale (MPC7447A, MPC7448, MPC7457) signal connections	IBM (PowerPC 750Cxr, 750GX, 750FX) signal connections	Additional Information
PB_DTI[0:2]	DTI[1:3] (MPX mode only)	DBWO# to PB_DTI[0], PB_DTI[1:2] are no connects.	See Note 8
PB_GBLn	GBLn	GBL#	See Note 1
PB_HITn[0:1]	Single Processor: HITn to PB_HITn[0], PB_HITn[1] is a no connect. Dual Processor: HITn of 1st processor to PB_HITn[0], HITn of 2nd processor to PB_HITn[1].	PB_HITn[0:1] are no connects.	MPX Mode only. See Note 1
PB_INTn[0:3]	Single Processor: INTn to PB_INTn[0], MCPn to PB_INTn[1], PB_INTn[2:3] are no connects. Dual Processor: INTn of 1st processor to PB_INTn[0], INTn of 2nd processor to PB_INTn[1], MCPn of 1st processor to PB_INTn[2], MCPn of 2nd processor to PB_INTn[3].	Single Processor: Connect INT# to PB_INTn[0], connect MCP# to PB_INTn[1], connect SMI# to PB_INTn[2], PB_INTn[3] is a no connect. Dual Processor: Some external logic is required for interrupt routing for designs that need all three interrupts for each processor.	See Note 1 See Note 2 See Note 7
PB_QREQn[0:1]	Single Processor: QREQn to PB_QREQn[0], PB_QREQn[1] is a no connect. Dual Processor: QREQn of 1st processor to PB_QREQn[0], QREQn of 2nd processor to PB_QREQn[1].	Single Processor: QREQ# to PB_QREQn[0], PB_QREQn[1] is a no connect. Dual Processor: QREQ# of 1st processor to PB_QREQn[0], QREQ# of 2nd processor to PB_QREQn[1].	See Note 1 See Note 3
PB_QACKn[0:1]	Single Processor: QACKn to PB_QACKn[0], PB_QACKn[1] is a no connect. Dual Processor: QACKn of 1st processor to PB_QACKn[0], QACKn of 2nd processor to PB_QACKn[1].	Single Processor: QACK# to PB_QACKn[0], PB_QACKn[1] is a no connect. Dual Processor: QACK# of 1st processor to PB_QACKn[0], QACK# of 2nd processor to PB_QACKn[1].	See Note 1 See Note 3
PB_RSTn	HRESETn	HRESET# and DRTRY#.	Pull-up (4.7K to VDD_PB), See Note 4 See Note 2
PB_RSTOD	-	-	See Note 4
PB_SYSClk	CG_PB_CLKO[0]	CG_PB_CLK0[0]	See Note 5
PB_TAn	TAn	TA#	See Note 1

**Table 1: Processor Interface Connections (Continued)**

Tsi108/Tsi109 Pin	Freescale (MPC7447A, MPC7448, MPC7457) signal connections	IBM (PowerPC 750CXr, 750GX, 750FX) signal connections	Additional Information
PB_TEA <sub>n</sub>	TEA <sub>n</sub>	TEA#	See Note 1
PB_TBST <sub>n</sub>	TBST <sub>n</sub>	TBST#	See Note 1
PB_TSn	TS <sub>n</sub>	TS#	See Note 1
PB_TSIz[0:2]	TSIZ[0:2]	TSIZ[0:2]	-
PB_TT[0:4]	TT[0:4]	TT[0:4]	-
PB_SENSE	-	-	See Note 6

**Note 1:** There is an internal pull-up on this signal provided by the Tsi108/Tsi109 if the power-up configuration, PWRUP\_PB\_PUEN, is sampled high at power-up. If the Tsi108/Tsi109 internal pull-ups are not enabled, IDT recommends a pull-up (4.7K to VDD\_PB) on this signal.

**Note 2:** For Tsi108/Tsi109 designs that use the IBM 750CXr processor, PB\_DP[0:7] and PB\_AP[0:4] should have pull-ups on them (4.7K to VDD\_PB). The 750CXr does not have the SMIn input so PB\_INTn[2] will be a no-connect. PB\_RSTn will be connected to HRESET# of the 750CXr only as the 750CXr does not have the DRTRY# input.

**Note 3:** External logic must be placed on the board to control the assertion/de-assertion of QACKn to the processor because the Tsi108/Tsi109 does not respond to QREQn. The Tsi109 design fixes this and the connection to the processor is direct. For IBM design information, see IDT document 60B5000\_FS003. For information on QACKn functionality in order to generate external logic for Freescale designs, see Freescale Semiconductor document AN2077.

**Note 4:** Reset schemes are application-specific. The connection information in this document is based on the design of the IDT evaluation boards. For applications where the Tsi108/Tsi109 is the only device driving the PPC HRESETn input, PB\_RSTn should be a totem-pole output (Pull-down 1K on PB\_RSTOD). For applications where the Tsi108/Tsi109 will not be the only driver of the PPC HRESETn input, PB\_RSTn should be an open-drain output (Pull-up 4.7k to VDD\_PB on PB\_RSTOD).

**Note 5:** This connection assumes the Tsi108/Tsi109 Clock Generator provides the clocks for the system. CG\_PB\_CLKO[2:0] are Tsi108/Tsi109 clock outputs and are used to clock the Tsi108/Tsi109 and processor(s) when the Tsi108/Tsi109 Clock Generator is enabled. If the Clock Generator is not used, the PB\_SYSCLK input must be provided such that it is synchronous with the clock(s) provided to the processor(s) on the 60x/MPX bus.

**Note 6:** Connect this pin through a resistor to ground. For single-processor systems, use a 200-210 Ohm resistor. For dual-processor systems, use a 150-160 Ohm resistor.

**Note 7:** Interrupt routing schemes are application-specific. The connection information in this document is based on how IDT designed the Tsi108/Tsi109 evaluation boards.

**Note 8:** There is an internal pull-up on this signal provided by the Tsi108/Tsi109 if the power-up configuration, PWRUP\_PB\_PUEN, is sampled high at power-up. The pull-up is only enabled in 60x mode.

If the Tsi108/Tsi109 internal pull-ups are not enabled, IDT recommends a pull-up (4.7K to VDD\_PB) on this signal when the processor is operating in 60x mode. When the Tsi108/Tsi109 is configured to operate in MPX mode, the internal pull-ups are not activated. These signals should be connected to the processor as in the previous table, and also have weak pull-downs populated as recommended by Freescale.

## 2. Memory Controller Signals

The Memory Controller provides the signals necessary to connect the Tsi108/Tsi109 to external memory devices. The Memory Controller supports direct connection DDR2 SDRAM implemented either as soldered-down devices, or as DIMMs. Since there are many possibilities when designing in soldered-down devices, this section covers the most common use of the Memory Controller: connections to DIMM and SODIMM connectors. For an example of a connection to a DDR2 DIMM, see the IBM750GX and Tsi108 Reference Design schematics.

**Table 2: Memory Controller Connections**

Tsi108/Tsi109 Pin	DIMM (Slot 0)	DIMM (Slot 1)	SODIMM (Slot 0)	SODIMM (Slot1)	Additional Information
SD_SYSCLK	-	-	-	-	See Note 9
SD_A[15:0]	A[15:0]	A[15:0]	A[15:0]	A[15:0]	See Note 8
SD_BA[2:0]	BA[2:0]	BA[2:0]	BA[2:0]	BA[2:0]	See Note 8
SD_CASn	CAS#	CAS#	CAS#	CAS#	See Note 8
SD_CLK_P[5:0]	CK[2:0] to SD_CLK_P[2:0]	CK[2:0] to SD_CLK_P[5:3]	CK[1:0] to SD_CLK_P[1:0]	CK[1:0] to SD_CLK_P[4:3]	See Note 1 See Note 2 See Note 10
SD_CLK_N[5:0]	CK[2:0]N to SD_CLK_N[2:0]	CK[2:0]N to SD_CLK_N[5:3]	CK[1:0]N to SD_CLK_N[1:0]	CK[1:0]N to SD_CLK_N[4:3]	See Note 1 See Note 2 See Note 10
SD_CLKEN[1:0]	CKE[1:0]	CKE[1:0]	CKE[1:0]	CKE[1:0]	See Note 3 See Note 8
SD_CLKFBI_P	-	-	-	-	See Note 4
SD_CLKFBI_N	-	-	-	-	See Note 4
SD_CLKFBO_P	-	-	-	-	See Note 4
SD_CLKFBO_N	-	-	-	-	See Note 4
SD_CS[3:0]	S[1:0]N to SD_CS[1:0]	S[1:0]N to SD_CS[3:2]	S[1:0]N to SD_CS[1:0]	S[1:0]N to SD_CS[3:2]	See Note 1 See Note 3 See Note 8 See Note 10
SD_DQ[63:0]	DQ[63:0]	DQ[63:0]	DQ[63:0]	DQ[63:0]	-

**Table 2: Memory Controller Connections (Continued)**

Tsi108/Tsi109 Pin	DIMM (Slot 0)	DIMM (Slot 1)	SODIMM (Slot 0)	SODIMM (Slot1)	Additional Information
SD_DQS_P[17:0]	DQS[17:0]	DQS[17:0]	DQS[7:0] to SD_DQS_P[7:0] DM[7:0] to SD_DQS_P[16:9]	DQS[7:0] to SD_DQS_P[7:0] DM[7:0] to SD_DQS_P[16:9]	See Note 5
SD_DQS_N[17:0]	DQS[17:0]N	DQS[17:0]N	DQS[7:0]N to SD_DQS_N[7:0]	DQS[7:0]N to SD_DQS_N[7:0]	See Note 5
SD_CB[7:0]	CB[7:0]	CB[7:0]	-	-	See Note 5
SD_I2C_CLK	SCL	SCL	SCL	SCL	See Note 6
SD_I2C_SD	SDA	SDA	SDA	SDA	See Note 6
SD_RASn	RAS#	RAS#	RAS#	RAS#	See Note 8
SD_VREF[1:0]	-	-	-	-	See Note 7
SD_WEn	WE#	WE#	WE#	WE#	See Note 8
SD_ODT[3:0]	ODT[1:0] to SD_ODT[1:0]	ODT[1:0] to SD_ODT[3:2]	ODT[1:0] to SD_ODT[1:0]	ODT[1:0] to SD_ODT[3:2]	See Note 1 See Note 3 See Note 8 See Note 10
SD_DLL_TEST[1:0]	-	-	-	-	Leave unconnected

**Note 1:** When designs require only a single DIMM or SODIMM, the unused Tsi108/Tsi109 outputs can be left unconnected.

**Note 2:** For DIMMs, place a compensation capacitor (5pf) between the positive and negative lines of the clock signal near the input of the DIMM. SODIMM designs do not require compensation capacitors. For more information, see “Board Layout Guidelines” in the *Tsi108/Tsi109 Hardware Manual*, and the IBM750GX and Tsi108 Reference Design.

**Note 3:** For DIMMs, place 5.1 ohm resistors in series from the Tsi108/Tsi109 pin to the DIMM connector pin (SODIMM designs do not require these resistors). For more information, see the IBM750GX and Tsi108 Reference Design.

**Note 4:** Connect SD\_CLKFBI\_N to SD\_CLKFBO\_N through a 22-ohm series resistor. Connect SD\_CLKFBI\_P to SD\_CLKFBO\_P through a 22-ohm series resistor. For more information about routing these signals, see “Board Layout Guidelines” in the *Tsi108/Tsi109 Hardware Manual*.

**Note 5:** For SODIMMs, all unused Tsi108/Tsi109 SD\_DQS\_P, SD\_DQS\_N and the SD\_CB signals should be left unconnected.

---

**Note 6:** Place a pull-up (10K) to VDD\_PC (3.3V) on this signal.

**Note 7:** For information on connection and de-coupling, see “Board Layout Guidelines” in the *Tsi108/Tsi109 Hardware Manual*, and the IBM750GX and Tsi108 Reference Design.

**Note 8:** For DIMMs and SODIMMs, these signals require a Stub termination resistor (47 ohm). For information on routing these signals, see “Board Layout Guidelines” in the *Tsi108/Tsi109 Hardware Manual*.

**Note 9:** SD\_SYSCLK should be pulled up (4.7K) to VDD\_PB if the Clock Generator is used. For more information, see “Board Layout Guidelines” in the *Tsi108/Tsi109 Hardware Manual*.

**Note 10:** These signals do not have to be connected exactly as described. For example, the SD\_CLK\_P and SD\_CLK\_N outputs do not have to be connected exactly as indicated; the only restriction is that the connection is made point to point. The connection information in this document is based on how IDT designed the Tsi108 evaluation boards.

### 3. PCI/X Interface Signals

The PCI/X Interface provides the signals necessary to connect the Tsi108/Tsi109 to a PCI/X bus.

**Table 3: PCI/X Interface Connections**

Tsi108/Tsi109 Pin	PCI/X Bus Signal Connections	Additional Design Information
PCI_ACK64n	ACK64n	Pull-up (8.2K) to 3.3V (See Note 1)
PCI_AD[63:0]	AD[63:0]	Pull-up (8.2K) to 3.3V on PCI_AD[63:32] (See Note 1)
PCI_CBE <sub>n</sub> [7:0]	C/BE[7:0]#	Pull-up (8.2K) to 3.3V on PCI_CBE <sub>n</sub> [7:4] (See Note 1)
PCI_CLK	CLK	Point to Point to individual low-skew driver
PCI_DEVSEL <sub>n</sub>	DEVSEL#	Pull-up (8.2K) to 3.3V (See Note 1)
PCI_FRAME <sub>n</sub>	FRAME#	Pull-up (8.2K) to 3.3V (See Note 1)
PCI_GNT <sub>n</sub> [7:1]	-	Pull-up (8.2K) to 3.3V, If the Tsi108/Tsi109 internal arbiter is enabled, these signals are Tsi108/Tsi109 outputs used to grant access to the PCI/X bus. If an external arbiter is used, PCI_GNT <sub>n</sub> [1] is an input to the Tsi108/Tsi109.
PCI_IDSEL	IDSEL	Resistively coupled (2K) to AD line, Please refer to PCI/X Interface (IO and Configuration Operations) section of the <i>Tsi108/Tsi109 User Manual</i> (I/O and configuration operations) for additional detail.
PCI_INTA <sub>n</sub>	INTA#	Pull-up (8.2K) to 3.3V (See Note 2)
PCI_INTB <sub>n</sub>	INTB#	Pull-up (8.2K) to 3.3V (See Note 2)
PCI_INTC <sub>n</sub>	INTC#	Pull-up (8.2K) to 3.3V (See Note 2)
PCI_INTD <sub>n</sub>	INTD#	Pull-up (8.2K) to 3.3V (See Note 2)
PCI_IRDY <sub>n</sub>	IRDY#	Pull-up (8.2K) to 3.3V (See Note 1)
PCI_M66EN	M66EN	-
PCI_PAR	PAR	-
PCI_PAR64	PAR64	Pull-up (8.2K) to 3.3V (See Note 1)
PCI_PCIXCAP[1:0]	-	If the system includes slots for add-in cards, a circuit must be provided such that the PCIXCAP pin for all add-in cards be sampled. This logic must translate the PCIXCAP level into the 2 bit PCI_PCIXCAP[1:0] signals which latch on the rising edge of PCI_RST <sub>n</sub> . Fully embedded systems can simply strap these signals to the desired PCI/X mode.
PCI_PERR <sub>n</sub>	PERR#	Pull-up (8.2K) to 3.3V (See Note 1)

**Table 3: PCI/X Interface Connections (Continued)**

Tsi108/Tsi109 Pin	PCI/X Bus Signal Connections	Additional Design Information
PCI_PME <sub>n</sub>	PME#	Pull-up (8.2K) to 3.3V (See Note 1)
PCI_REQ <sub>n</sub> [7:1]	-	Pull-up (8.2K) to 3.3V, If the Tsi108/Tsi109 internal arbiter is enabled these signals are Tsi108/Tsi109 inputs used by external masters to request access to the PCI/X bus. If an external arbiter is used, PCI_REQ <sub>n</sub> [1] is an output used by the Tsi108/Tsi109 to request access to the PCI/X bus.
PCI_REQ64 <sub>n</sub>	REQ64#	Pull-up (8.2K) to 3.3V (See Note 1)
PCI_RST <sub>n</sub>	RST#	Pull-up (8.2K) to 3.3V
PCI_RSTDIR	-	Sets the Host/Agent status of the Tsi108/Tsi109. For more information, see the <i>Tsi108/Tsi109 User Manual</i> .
PCI_SERR <sub>n</sub>	SERR#	Pull-up (8.2K) to 3.3V (See Note 1)
PCI_STOP <sub>n</sub>	STOP#	Pull-up (8.2K) to 3.3V (See Note 1)
PCI_TRDY <sub>n</sub>	TRDY#	Pull-up (8.2K) to 3.3V (See Note 1)
PCI_ENUM <sub>n</sub>	ENUM#	Pull-up (8.2K) to 3.3V
PCI_ES	SWITCH	Pull-down (8.2K)
PCI_HEALTHY <sub>n</sub>	HEALTHY#	Pull-down (1K)
PCI_HS64EN <sub>n</sub>	64EN#	Pull-up (8.2K) to 3.3V
PCI_LED <sub>n</sub>	LED#	Pull-up (8.2K) to 3.3V
PCI_SENSE	-	Pull-down (150ohm)

**Note 1:** These pull-ups must exist somewhere in the system; usually an add-in card can rely on the motherboard to provide these terminations.

**Note 2:** When PCI interrupts are configured as outputs, the interrupt outputs of the Tsi108/Tsi109 Interrupt Controller are driven to both the PCI\_INT<sub>n</sub> and PB\_INT<sub>n</sub> outputs of the Tsi108/Tsi109. Both the local processor connected to PB\_INT<sub>n</sub> and an external PCI master connected to PCI\_INT<sub>n</sub> should not handle the same interrupt. In systems that use the PCI\_INT<sub>n</sub> outputs, the corresponding PB\_INT<sub>n</sub> outputs should be left unconnected.

## 4. Ethernet Controller Signals

The Ethernet Controller provides the signals necessary to connect the Tsi108/Tsi109 to external PHY devices through two independent Gigabit Ethernet ports, E0 and E1. The Ethernet Controller supports direct connection to external PHYs operating in MII/GMII and TBI modes. For an example of a connection to an external PHY operating in GMII mode, see the IBM750GX and Tsi108 Reference Design schematics.



Designs using only one of the Tsi108/Tsi109 Ethernet ports, E0, must make sure all Tsi108/Tsi109 inputs for the unused port, E1, are connected on the board through (1K) pull-down resistors.

**Table 4: Ethernet Controller Connections**

Tsi108/Tsi109 Pin	MII Connection	GMII Connection	TBI Connection	Additional Information
E_0_TCG[9:0]	TXD[3:0] to E_0_TCG[3:0], TXEN to E_0_TCG[8], TXER to E_0_TCG[9]	TXD[7:0] to E_0_TCG[7:0], TXEN to E_0_TCG[8], TXER to E_0_TCG[9]	TXD[9:0]	See Note 1 See Note 2
E_0_RCG[9:0]	RXD[3:0] to E_0_RCG[3:0], RXDV to E_0_RCG[8], RXER to E_0_RCG[9]	RXD[7:0] to E_0_RCG[7:0], RXDV to E_0_RCG[8], RXER to E_0_RCG[9]	RXD[9:0]	See Note 3 See Note 4
E_0_PCRS_SDET	CRS	CRS	SDET	See Note 4
E_0_PCOL_RBCM	COL	COL	MODES See Note 5	See Note 1 See Note 4
E_0_ECMDT	-	-	EN_CDET	See Note 1 See Note 2
E_0_EWRAP	-	-	EWRAP	See Note 1 See Note 2
E_0_PRBSEN	-	-	PRBS_EN See Note 6	See Note 1 See Note 2
E_0_PRBS_PASS	-	-	PRBS_PASS See Note 6	See Note 3 See Note 4
E_0_RXCLK	RXC	RXC	PMA_RX_CLK[0] See Note 7	See Note 3
E_0_TXCLK	TXC	TXC	PMA_RX_CLK[1] See Note 7	See Note 3

**Table 4: Ethernet Controller Connections (Continued)**

Tsi108/Tsi109 Pin	MII Connection	GMII Connection	TBI Connection	Additional Information
E_1_TCG[9:0]	TXD[3:0] to E_1_TCG[3:0], TXEN to E_1_TCG[8], TXER to E_1_TCG[9]	TXD[7:0] to E_1_TCG[7:0], TXEN to E_1_TCG[8], TXER to E_1_TCG[9]	TXD[9:0]	See Note 1 See Note 2
E_1_RCG[9:0]	RXD[3:0] to E_1_RCG[3:0], RXDV to E_1_RCG[8], RXER to E_1_RCG[9]	RXD[7:0] to E_1_RCG[7:0], RXDV to E_1_RCG[8], RXER to E_1_RCG[9]	RXD[9:0]	See Note 3 See Note 4
E_1_PCRS_SDET	CRS	CRS	SDET	See Note 4
E_1_PCOL_RBCM	COL	COL	MODES See Note 5	See Note 1 See Note 4
E_1_ECMDT	-	-	EN_CDET	See Note 1 See Note 2
E_1_EWRAP	-	-	EWRAP	See Note 1 See Note 2
E_1_PRBSEN	-	-	PRBS_EN See Note 6	See Note 1 See Note 2
E_1_PRBS_PASS	-	-	PRBS_PASS See Note 6	See Note 3 See Note 4
E_1_RXCLK	RXC	RXC	PMA_RX_CLK[0] See Note 7	See Note 3
E_1_TXCLK	TXC	TXC	PMA_RX_CLK[1] See Note 7	See Note 3
E_MDC	MDC	MDC	MDC	See Note 1
E_MDIO	MDIO	MDIO	MDIO	See Note 1 See Note 8
E_REF125	CLK125	CLK125	CLK125	See Note 4
E_GTXCLK[1:0]	GTX_CLK for PHY0 to E_GTXCLK[0], GTX_CLK for PHY1 to E_GTXCLK[1]	GTX_CLK for PHY0 to E_GTXCLK[0], GTX_CLK for PHY1 to E_GTXCLK[1]	PMA_TX_CLK for PMA0 to E_GTXCLK[0], PMA_TX_CLK for PMA1 to E_GTXCLK[1]	See Note 1

**Note 1:** For G/MII, place 33-ohm resistors in series from the Tsi108/Tsi109 pin to the PHY pin. For more information, see the IBM750GX and Tsi108 Reference Design. For TBI, place 33-ohm resistors in series from the Tsi108/Tsi109 pin to the PMA.

**Note 2:** Unused Tsi108/Tsi109 outputs can be left unconnected.

**Note 3:** Unused Tsi108/Tsi109 inputs should have pull-downs on them (1K).

**Note 4:** To determine if a source termination resistor is required, see to the PHY vender specification.

**Note 5:** Some TBI PMAs allow for an external input to determine how the output clocks are driven. The Tsi108/Tsi109 drives the RBCM output based on a software setting. This output can be connected to PMAs that support this feature to determine whether it drives only the PMA\_RX\_CLK0 at 125MHz, or both PMA\_RX\_CLK0 and PMA\_PX\_CLK1 at 62.5MHz and 180 degrees out of phase. If the PMA does not support this feature this signal can be left unconnected.

**Note 6:** Some TBI PMAs contain an internal test mode that can be enabled by the Tsi108/Tsi109 through the E\_x\_PRBSEN output. When enabled, the PMA returns a status to the Tsi108/Tsi109 through the E\_x\_PRBS\_PASS input. If the external PMA does not support this feature, E\_x\_PRBSEN should be left unconnected and E\_x\_PRBS\_PASS should be pulled up (4.7K)to 3.3V.

**Note 7:** For TBI mode, E\_x\_RXCLK is connected to PMA\_RX\_CLK[0] and operates at either 125MHz or 62.5MHz depending on how the PMA is generating the clocks. E\_x\_TXCLK connects to PMA\_RX\_CLK[1].

**Note 8:** E\_MDIO requires a pull-up to 3.3V; the resistor value is normally recommended by the PHY vendor. For more information, see the IBM750GX and Tsi108 Reference Design.

## 5. Interrupt Controller Signals

The Tsi108/Tsi109 provides four external interrupt request inputs.

**Table 5: Interrupt Controller Connections**

Tsi108/Tsi109 Pin	Additional Information
INT[3:0]	Pull-up (4.7K) unused inputs to 3.3V

## 6. I<sup>2</sup>C Interface Signals

The I<sup>2</sup>C Interface provides the signals necessary to connect the Tsi108/Tsi109 to an EEPROM for initializing device registers at power-up.

**Table 6: I<sup>2</sup>C Interface Connections**

Tsi108/Tsi109 Pin	EEPROM	Additional Information
I2C_SCLK	SCL	Pull-up (10K) to 3.3V
I2C_SD	SDA	Pull-up (10K) to 3.3V

## 7. HLP Interface Signals


The HLP Interface provides the signals necessary to connect the Tsi108/Tsi109 to external peripherals, such as ROM, EEPROM, FLASH, SRAM, or SRAM/ROM-like devices, or more sophisticated peripherals that use the “READY” style handshake. The HLP Interface can be connected to 8-, 16-, and 32-bit devices with no, or minimal, discrete glue logic. Because there are many configuration options this interface is not discussed on a complete per pin basis.

Figures 1 and 2 show the basic connections for the HLP Interface’s most common usage: connection of Flash/ROMs in Latch and Non-Latch mode. For specific examples including connection to 8- and 32-bit memory devices, see the IBM750GX and Tsi108 Reference Design schematics.


**Table 7: HLP Interface Connections**

Tsi108/Tsi109 Pin	Additional Information
HLP_AD[31:0]	Many of these signals are multiplexed with power-up configuration signals (for more information, see <a href="#">Section 15 on page 22</a> ).
HLP_LE	If the HLP Interface is used in Non-latch mode, this signal can be left unconnected.
HLP_RDY	Pull-up (4.7K) to 3.3V

**Figure 1: Connection of Flash/ROMs to the HLP Interface for Latch Mode**



**Figure 2: Connection of Flash/ROMs to HLP Interface for Non-Latch Mode**



## 7.1 HLP Interface Address and Data Bus Mapping

The HLP Interface maps the address and data onto the HLP\_AD pins for three data path width options. Tables 8 to 10 indicate how the address and data is presented over the HLP\_AD pins for the various modes supported.

**Table 8: HLP — 8-bit mode<sup>a</sup>**

HLP_AD	31 - 24	23 - 16	15 - 8	7 - 4	3 - 0
Address Phase (Latch Mode only)	A27 - A20	A19 - A12	A11 - A4	A3 - A0	A23 - A20
Data Phase (Latch/Non-latch mode)	D7 - D0	A19 - A12	A11 - A4	A3 - A0	A23 - A20

a. "Ax - Ay" indicate address bits, "Dx - Dy" indicate data bits.

**Table 9: HLP — 16-bit mode<sup>a</sup>**

HLP_AD	31 - 24	23 - 16	15 - 8	7 - 5	4	3	2	1 - 0
Address Phase (Latch Mode only)	A27 - A20	A19 - A12	A11 - A4	A3 - A1	X	X	X	B1 - B0
Data Phase (Latch/Non-latch mode)	D15 - D8	D7 - D0	A11 - A4	A3 - A1	X	X	X	B1 - B0

a. "Ax - Ay" indicate address bits, "Dx - Dy" indicate data bits, "Bx" indicate byte enable bits, and "X" indicate undefined entries.

**Table 10: HLP — 32-bit mode<sup>a</sup>**

HLP_AD	31 - 24	23 - 16	15 - 8	7 - 6	5	4	3 - 0
Address Phase (Latch Mode only)	A27 - A20	A19 - A12	A11 - A4	A3 - A2	X	X	B3 - B0
Data Phase (Latch/Non-latch mode)	D31 - D24	D23 - D16	D15 - D8	D7 - D0			

a. "Ax - Ay" indicate address bits, "Dx - Dy" indicate data bits, "Bx" indicate byte enable bits, and "X" indicate undefined entries.

## 8. GPIO Interface Signals

The Tsi108/Tsi109 provides 16 general purpose input/outputs.

**Table 11: GPIO Interface Connections**

Tsi108/Tsi109 Pin	Additional Information
GPIO[15:0]	These signals can be configured as input, output and open-drain under program control. For more information, see the <i>Tsi108/Tsi109 User Manual</i> .

## 9. UART Interface Signals

The UART Interface contains two UARTS that can convert data from the Host processor to serial data for serial devices.

**Table 12: UART Interface Connections**

Tsi108/Tsi109 Pin	Serial Device	Additional Information
U_0_RX	To output of Serial device	Unused U_x_RX inputs should be pulled up (4.7K) to 3.3V.
U_0_TX	To input of Serial device	Unused U_x_TX outputs can be left unconnected.
U_1_RX	To output of Serial device	Unused U_x_RX inputs should be pulled up (4.7K) to 3.3V.
U_1_TX	To input of Serial device	Unused U_x_TX outputs can be left unconnected.

## 10. JTAG Interface and Test Signals

The JTAG Interface includes dedicated user-accessible test logic that is compliant with the IEEE1149.1 standard.

**Table 13: JTAG Interface and Test Connections**

Tsi108/Tsi109 Pin	IEEE1149.1 Connection	Additional Information
JTAG_TCK	TCK	Pull-up (10K) to 3.3V
JTAG_TMS	TMS	Pull-up (10K) to 3.3V
JTAG_TDI	TDI	Pull-up (10K) to 3.3V
JTAG_TDO	TDO	Pull-up (10K) to 3.3V
JTAG_TRSTn	TRSTn	Pull-down (2K)

**Table 13: JTAG Interface and Test Connections (Continued)**

Tsi108/Tsi109 Pin	IEEE1149.1 Connection	Additional Information
TEST_ON	-	Pull-down (4.7K)
TEST_BIDR_CTL	-	Pull-down (4.7K)
TEST_TM[3:0]	-	Pull-down (4.7K)

## 11. Clock Generator Signals

The Clock Generator circuitry includes PLLs and dividers that can generate independent clocks for the Processor Interface, Memory Controller, PCI/X Interface, and internal logic.

**Table 14: Clock Generator Connections**

Tsi108/Tsi109 Pin	Additional Information
CG_REF	1.8V, 33.3MHz reference clock, Crystal Oscillators or PLL-based programmable clock devices can be used as the clock source.
CG_PB_CLK0[2:0]	See Note 1, Unused Tsi108/Tsi109 outputs can be left unconnected.
CG_PCI_CLK0[3:0]	See Note 1, Unused Tsi108/Tsi109 outputs can be left unconnected.
CG_PB_SELECT[2:0]	These Tsi108/Tsi109 inputs should have both pull-ups (4.7K) to VDD_PB and switches to ground implemented on the board (for more information, see the IBM750GX and Tsi108 Reference Design).
CG_SD_SELECT[2:0]	These Tsi108/Tsi109 inputs should have both pull-ups (4.7K) to VDD_PB and switches to ground implemented on the board (for more information, see the IBM750GX and Tsi108 Reference Design).

**Note 1:** Place 33-ohm resistors in series from the Tsi108/Tsi109 pin to the clock input pin. For more information, see the IBM750GX and Tsi108 Reference Design.

## 12. Switch Fabric Signals

The Tsi108/Tsi109 provides an asynchronous active-low reset for the Switch Fabric and the Tsi108/Tsi109.

**Table 15: Switch Fabric Connections**

Tsi108/Tsi109 Pin	Additional Design Requirements
OCN_RSTn	This signal should have a pull-up (4.7K) to 3.3V; however, some designs use an FPGA to control the resets. If this is the case, a pull-down on this signal can be used so that the reset is held active while the FPGA is being programmed. For more information about the functionality of this signal, see the <i>Tsi108/Tsi109 User Manual</i> .

## 13. PLL Power Signals

For recommended filtering information, see the *Tsi108/Tsi109 Hardware Manual*.

## 14. Power Supply Signals

For power supply sequencing requirements, see the *Tsi108/Tsi109 Hardware Manual*.

## 15. Power-up Configuration Signals

The Tsi108/Tsi109 provides a number of power-up options that are latched during a device reset. The Tsi108/Tsi109 HLP address/data lines are used as shared signals for these power-up options. IDT recommends placing both pull-up (4.7K to 3.3V) and pull-down (4.7K) resistors on the board, and populating one or the other based on the chosen power-up configuration.

## 16. DMA/Print Engine Signals

The DMA/Print Engine signals are not used by the Tsi108/Tsi109x.

**Table 16: DMA/Print Engine Connections**

Tsi108/Tsi109 Pin	Additional Design Information
DMAPE_DATA[7:0]	Pull-up (4.7K) to VDD_PB
DMAPE_CLK	Pull-up (4.7K) to VDD_PB
DMAPE_CLKO[1:0]	Pull-up (4.7K) to VDD_PB
DMAPE_ACK[1:0]	Pull-up (4.7K) to VDD_PB
DMAPE_EOD	Pull-up (4.7K) to VDD_PB



**CORPORATE HEADQUARTERS**  
6024 Silver Creek Valley Road  
San Jose, CA 95138

**for SALES:**  
800-345-7015 or 408-284-8200  
fax: 408-284-2775  
www.idt.com

**for Tech Support:**  
email: EHBhelp@idt.com  
phone: 408-360-1538  
document: 80B5000\_AN005\_04