Abstract

This document provides a checklist of important items and common pitfalls to go over during the layout of computing power regulators. The checklist should be used in conjunction with an internal design review as well as Intersil FAE and applications support to ensure an optimal layout before the tape out of a PCB in an attempt to minimize performance issues in the end application.

Sensitive/quiet/small signals include feedback, compensation, VCC sense, VSS sense, and anything else defined as such in the product datasheet.

Noisy and power signals include VIN, PHASE, PWM, upper gate, lower gate, boot, any communication lines such as SVID, and other signals called out as such in the datasheet.

Table of Contents

Abstract .......................................................... 1
General .......................................................... 2
Power Layout – See Appendix A and B .......................... 2
Signal Layout – See Appendix A and C ......................... 2
Appendix A – Example Power Path Layout .................. 3
Appendix B – PVCC/AVCC Decoupling ....................... 4
Appendix C - Signal Routing Example ........................ 5

List of Figures

FIGURE 1. Appendix A – Example Power Path Layout ......................................................... 3
FIGURE 2. Incorrect Decoupling ........................................................... 4
FIGURE 3. Correct Decoupling ........................................................... 4
FIGURE 4. Incorrect Routing ........................................................... 5
FIGURE 5. Correct Routing ........................................................... 6
General

- All special requirements from the datasheet have been implemented
- Adequate physical clearance for components
- Adequate number of vias in power planes
- Separate AGND and PGND if required
- Multi-phase parts: Each PHASE node is laid out identically
- Integrated FET parts: VIN, PHASE, and GND should be on multiple layers for optimal thermal performance
- Multiple layers of copper also reduce parasitic resistance which, increases FET gate resistance (RDS(ON)) and reduces efficiency
- Integrated FET parts: Inductor(s) should be located close to the IC to aid with heatsinking

Power Layout – See Appendix A and B

- VIN is properly decoupled with the shortest possible power path
- PVCC/AVCC are decoupled according to the datasheet recommendation
- Adequate PHASE copper to handle max current and minimize parasitic resistance and inductance
- PHASE is not routed near sensitive analog signals and shielded through the use of ground pours and/or planes.
- Power path area (VIN, PHASE, VOUT, GND) is minimized to reduce parasitic resistance, inductance, and capacitance
- Upper and lower gate traces kept to a minimum length and sized appropriately (20mm to 25mm typically)
- Thermal pad on IC adequately connected to appropriate node if applicable
- Inductor current sense resistor node has sufficient copper to ensure proper thermal performance if using resistor sensing instead of DCR sensing
- Snubber components placed close to the inductor in the power path with a short path to GND

Signal Layout – See Appendix A and C

- Isolation of quiet signals from noisy ones
  - Quiet signals should be routed on a separate layer from noisy ones or shielded by GND copper
  - Avoid long parallel runs of sensitive and noisy signals
- All NTC are placed properly and close to their respective components
  - The DCR NTC should be in parallel with the appropriate inductor
  - The NTC on the NTC pin should be placed near the FETs
- Extra component hooks are in place in case they are needed during validation
- SVID lines are routed according to Intel’s guidelines and shielded from any sensitive analog traces
Appendix A – Example Power Path Layout

- Loop area kept to a minimum
- Snubber located in the main power loop
- NTC placed close to inductor for optimal droop performance over temperature

FIGURE 1. APPENDIX A – EXAMPLE POWER PATH LAYOUT
Appendix B – PVCC/AVCC Decoupling

- AVCC connected directly to PVCC
- One decoupling cap for both pins
- Possible noise injection from PVCC to AVCC

FIGURE 2. INCORRECT DECOUPLING

- Separate caps for each pin on the top and bottom of the PCB
- Avoids noise injection from PVCC to AVCC
- AVCC not directly connected to PVCC without a decoupling cap

FIGURE 3. CORRECT DECOUPLING
Appendix C - Signal Routing Example

- Clock and data routed parallel with sensitive feedback trace
- No extra compensation component hooks on feedback if needed during validation

FIGURE 4. INCORRECT ROUTING
Feedback shielded from clock and data as much as possible using GND traces

Extra compensation components in place on feedback for tuning during validation

FIGURE 5. CORRECT ROUTING
Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.

2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.

3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.

4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.

5. Renesas Electronics products are classified according to the following two quality grades: “Standard” and “High Quality”. The intended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below.

   “Standard”: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment, industrial robots, etc.

   “High Quality”: Transportation equipment (automobiles, trains, ships, etc.), traffic control (traffic lights), large-scale communication equipment, key financial terminal systems, safety control equipment, etc.

   Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implants, etc.), or may cause serious property damage (space system; underwater repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user’s manual or other Renesas Electronics document.

6. When using Renesas Electronics products, refer to the latest product information (data sheets, user’s manuals, application notes, “General Notes for Handling and Using Semiconductor Devices” in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.

7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to, redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.

8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.

9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.

10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.

11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.

12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Rev A.0-1 November 2017)