Abstract
This document discusses the signal gain and noise gain for the non-inverting and inverting amplifier configurations and explains the various input referred error voltages.

Contents
1. Signal Gain and Noise Gain of the Non-inverting Amplifier ................................................................. 2
2. Signal Gain and Noise Gain of the Inverting Amplifier ............................................................................... 2
3. Input Referred Errors .................................................................................................................................. 3
4. Input Offset Voltage (VOS) ......................................................................................................................... 3
5. Input Bias Current (IB) ............................................................................................................................... 4
6. Finite Open-Loop Gain (AOL) .................................................................................................................. 6
7. Common-Mode Rejection Ratio (CMRR) .................................................................................................... 6
8. Power-Supply Rejection Ratio (PSRR) ....................................................................................................... 8
9. Conclusion .................................................................................................................................................. 8
10. Revision History .................................................................................................................................... 8

List of Figures
Figure 1. Non-inverting Amplifier Model ........................................................................................................ 2
Figure 2. Non-inverting Amplifier with Error Voltage .................................................................................. 2
Figure 3. Inverting Amplifier Model ............................................................................................................. 2
Figure 4. Inverting Amplifier with Error Voltage ......................................................................................... 2
Figure 5. Mismatch in Transistor Parameters Causes VOS.............................................................................. 3
Figure 6. Grounding Both Inputs Still Produces VO............................................................................................ 3
Figure 7. Adjusting VEXT until VO = 0V Makes VEXT = -VOS.................................................................................. 3
Figure 8. VOS Model of Practical Op-amp ...................................................................................................... 3
Figure 9. Input Stage with IB+ and IB- ............................................................................................................ 4
Figure 10. Uncompensated Error Due to IB- Flowing through RF and RG .................................................... 4
Figure 11. Compensated Error Due to RP Reducing the Potential at VP............................................................... 4
Figure 12. Uncompensated Case of the Non-inverting Amplifier ....................................................................... 5
Figure 13. Compensated Case of the Non-inverting Amplifier ......................................................................... 5
Figure 14. Uncompensated Case of the Inverting Amplifier .............................................................................. 5
Figure 15. Compensated Case of the Inverting Amplifier ................................................................................. 5
Figure 16. Input Error Due to Finite AOL ....................................................................................................... 6
Figure 17. Changes in VCM Cause Changes in VO ......................................................................................... 6
Figure 18. VCM Alters Operating Points of Q1 and Q2 .................................................................................... 6
Figure 19. Op-amp Transfer Characteristic with VCM ....................................................................................... 6
Figure 20. CMRR over Frequency ................................................................................................................... 7
Figure 21. Non-inverting Amplifier with Common-mode Error: $E_i = V_i / CMRR$ ............................................. 7
Figure 22. Inverting Amplifier with no Common-mode Error ......................................................................... 7
Figure 23. Changes in VS Cause Changes in VO ............................................................................................. 8
Figure 24. $\Delta V_S$ Alters Operating Points of Q1 and Q2 ................................................................................. 8
Figure 25. Input Error Due to Supply Changes, $\Delta V_S$ .................................................................................... 8
Figure 26. PSRR over Frequency .................................................................................................................... 8
1. Signal Gain and Noise Gain of the Non-inverting Amplifier

The standard form of the amplifier output voltage, \( V_O = V_i \frac{A_{OL}}{1 + A_{OL}} \), derived in TB514, Operational Amplifier Basics, does not reveal by how much the amplifier’s differential input voltage, \( V_{id} \), is amplified towards the output. However, this input voltage is the sum of all input referred error voltages, which are due to noise, finite open-loop gain, or common-mode and power-supply rejection. Therefore, it is good to know how much output error to expect that is due to the input referred errors being amplified by the circuit gain.

**Figure 1** shows the model for the non-inverting amplifier. The following loop equation shows the input voltage as the sum of the feedback and the differential input voltage, \( V_i = V_{id} + V_O \). Then solving for \( V_O \) gives:

\[
V_O = \frac{1}{\beta} V_i - \frac{1}{\beta} V_{id} = \frac{1}{\beta} (V_i - V_{id})
\]

This shows that for the non-inverting amplifier, the signal input and the differential input are equally amplified by the circuit gain, \( 1/\beta \), with \( V_{id} \) having the opposite polarity of \( V_i \). Presenting \( V_{id} \) as an input error, \( E_i \), then leads to the circuit diagram in **Figure 2**.

![Non-inverting Amplifier Model](image1.png)

![Non-inverting Amplifier with Error Voltage](image2.png)

2. Signal Gain and Noise Gain of the Inverting Amplifier

For the inverting amplifier configuration, the voltage at the inverting op-amp input is the sum of the signal input voltage attenuated by \( \alpha = R_F / (R_G + R_F) \) and the output voltage attenuated by \( \beta = R_G / (R_G + R_F) \). This makes \( \alpha = 1 - \beta \).

Writing the loop equation for the inverting amplifier with \( 0 = V_{id} + V_i (1 - \beta) + V_O \beta \) and solving for \( V_O \) results in:

\[
V_O = -V_i \left( \frac{1}{\beta - 1} \right) - \frac{1}{\beta} V_{id}
\]

**Equation 2** confirms the fact that the signal gain of the inverting amplifier is 1V/V less than the 1/\( \beta \) of the non-inverting amplifier, and the negative sign in front of \( V_i \) indicates the 180° phase inversion. However, \( V_{id} \) is amplified by the non-inverting gain, 1/\( \beta \), and therefore assigned to the non-inverting input. Then, replacing \( V_{id} \) through \( E_i \) results in the circuit diagram in **Figure 4**.

Comparing **Equation 1** and **Equation 2** shows that independent of the amplifier configuration, the input error, or input noise, is amplified by the non-inverting gain, 1/\( \beta \), which is also known as noise gain.
3. Input Referred Errors
As mentioned earlier in this document, the differential input voltage is the sum of all the following:

- Input referred noise or error voltages including the input offset voltage
- Offset voltage due to bias current flowing through the biasing resistors
- Internal noise voltage
- Signal error due to finite open-loop gain
- Input errors due to common-mode and power-supply rejection.

\[ V_{id} = V_{OS} + I_{S} \cdot R_{S} - I_{O} \cdot R_{O} + V_{n} + \frac{V_{D}}{A_{OL}} + \frac{\Delta V_{CM}}{CMRR} + \frac{\Delta V_{S}}{PSRR} \]

4. Input Offset Voltage (V_{OS})
When both op-amp inputs have the same input potential, the output of an ideal op-amp should be 0V. For a practical op-amp (OPA) however, this is usually not the case. Here, the parameter mismatch of the input transistors causes a slight difference in bias voltage (see Figure 5), making \( V_{O} \neq 0V \) (see Figure 6). This difference is known as the offset voltage, \( V_{OS} \). To measure \( V_{OS} \), an external voltage \( (V_{EXT}) \) is applied to the non-inverting input and adjusted until \( V_{O} = 0V \). At this moment \( V_{EXT} = -V_{OS} \) (see Figure 7).

Therefore, a practical op-amp can be modeled as an ideal op-amp (IOA) with an offset voltage in series to its non-inverting input (see Figure 8). The input offset is also known as DC noise.
5. Input Bias Current (I_B)

Input bias currents are necessary because they determine the operating point of the input of the op-amp input stage transistors (see Figure 9). For NPN transistors these currents flow into the device; for PNP transistors they flow out of the device. In fact, both inputs must see a DC current path to ground for the bias currents to flow; otherwise, the op-amp does not work.

Due to the mismatch of the transistor current gains, the bias current into the non-inverting input, I_B+, differs from the bias current into the inverting input, I_B-. Datasheets usually do not specify the bias currents individually but instead provide an average bias, I_B, and an offset current, I_OS. Their definitions are listed in Equation 3 and Equation 4.

(EQ. 3) \[ I_B = \frac{I_{B+} + I_{B-}}{2} \]

(EQ. 4) \[ I_{OS} = I_B - I_{B-} \]

Note: I_{OS} is usually a magnitude smaller than I_B.

Through mathematical manipulation of Equation 3 and Equation 4, the individual bias currents are identified as:

(EQ. 5) \[ I_{B+} = \frac{I_B + I_{OS}}{2} \]

(EQ. 6) \[ I_{B-} = \frac{I_B - I_{OS}}{2} \]

The signal error caused by bias currents is due to the voltage drops they cause across the feedback and gain resistors. However, a simple error-compensation technique can be used to minimize this error. The following section discusses the signal error for the uncompensated and compensated case.

To determine V_O due to bias current flow, we define I_{B-} as the sum of the two individual currents flowing into the v_n node, and then solve for v_n.

\[ I_{B-} = \frac{-V_n}{R_G} + \frac{V_O - V_n}{R_F} \]

\[ v_n = \frac{V_O}{1 + \frac{R_F}{R_G}} - I_{B-} R_G \frac{1}{R_F} \]
Due to op-amp action, \( v_n = v_p \), we define \( v_p \) for the uncompensated and the compensated case and solve for \( V_O \).

In the uncompensated case \( v_p = 0V \), thus:

\[
0 = \frac{V_O}{1 + \frac{R_F}{R_G}} \cdot I_{B-} \cdot R_G \cdot R_F
\]

And solving for \( V_O \) gives:

\[
V_O = (1 + \frac{R_F}{R_G}) \cdot (R_F \cdot R_G) \cdot I_{B-}
\]

Finally substituting \( I_{B+} \) with Equation 6 results:

\[
V_O = (1 + \frac{R_F}{R_G}) \cdot (R_F \cdot R_G) \cdot (-I_{B+} - I_{LOS}/2)
\]

with the input error, \( E_I \), being:

\[
E_I = (R_F \cdot R_G) \cdot (-I_{LOS}/2)
\]

In both cases the input error is amplified by the non-inverting gain and therefore placed in series with the non-inverting input. As both amplifier inputs have been grounded for error analysis, the above models apply equally to the non-inverting and inverting amplifier configurations. Figure 12 to Figure 15 show the respective schematics.

In the compensated case \( v_p = -I_{B+} (R_F \cdot R_G) \), thus

\[
-V_{I} = \frac{V_O}{1 + \frac{R_F}{R_G}} \cdot -I_{B+} \cdot R_G \cdot R_F
\]

And solving for \( V_O \) gives:

\[
V_O = (1 + \frac{R_F}{R_G}) \cdot (R_F \cdot R_G) \cdot (I_{B+} - I_{B-})
\]

Finally substituting \(-I_{B+} - I_{B-}\) with Equation 4 results:

\[
V_O = (1 + \frac{R_F}{R_G}) \cdot (R_F \cdot R_G) \cdot (-I_{LOS})
\]

with the input error, \( E_I \), being:

\[
E_I = (R_F \cdot R_G) \cdot (-I_{LOS})
\]
6. Finite Open-Loop Gain ($A_{OL}$)

As already shown in Figure 1 and Figure 3, even a noiseless op-amp requires a minimum differential input, $V_{ID-min}$, to sustain the desired output voltage. This $V_{ID-min}$ is the ratio of the output voltage divided by the finite open-loop gain, and thereafter, represents an input error in itself: $E_i = V_o/A_{OL}$ (see Figure 16).

![Figure 16. Input Error Due to Finite A<sub>OL</sub>](image)

Entering this input error into Equations 1 and 2 and solving for $V_O/V_I$ confirms the closed loop gains, $A_{CL(non)}$ and $A_{CL(inv)}$ for the non-inverting and inverting amplifier, respectively.

$$V_O = \frac{1}{\beta} V_I - \frac{1}{\beta} V_{id-min} = \frac{1}{\beta} V_I - \frac{1}{\beta} \frac{V_O}{A_{OL}} \Rightarrow \frac{V_O}{V_I} = \left(\frac{1}{\beta} - 1\right) \frac{1}{1 + \frac{1}{A_{OL}\beta}} = A_{CL(inv)}$$

$$V_O = -V_I \left(\frac{1}{\beta} - 1\right) - \frac{1}{\beta} V_d = -V_I \left(\frac{1}{\beta} - 1\right) - \frac{1}{\beta} \frac{V_O}{A_{OL}} \Rightarrow \frac{V_O}{V_I} = \frac{1}{\beta} \frac{1}{1 + \frac{1}{A_{OL}\beta}} = A_{CL(min)}$$

7. Common-Mode Rejection Ratio (CMRR)

In the absence of input offset, an op-amp should respond only to the voltage difference between its inputs, so that $V_O = A_{DM}(v_p - v_n)$ However, a practical op-amp is also somewhat sensitive to changes in the common-mode input voltage (see Figure 17). This is because a change in $V_{CM}$ changes the operating point of the input transistors (see Figure 18). The op-amp’s transfer characteristic is therefore:

(EQ. 7) \[ V_O = A_{DM}(v_p - v_n) + A_{CM} \cdot \Delta V_{CM} \]

where $A_{DM}$ is the differential-mode open-loop gain, $A_{OL}$, and $A_{CM}$ is the common-mode gain.

![Figure 17. Changes in VCM Cause Changes in V_O](image)

![Figure 18. VCM Alters Operating Points of Q1 and Q2](image)

![Figure 19. Op-amp Transfer Characteristic with VCM](image)
Because the impact of common-mode voltage is undesired, an op-amps capability to reject common-mode signals is specified by its common-mode rejection ratio, CMRR, which is the ratio of differential-mode gain to common-mode gain: \( CMRR = \frac{A_{DM}}{A_{CM}} \). Using this ratio to express the output voltage, we rewrite Equation 7 in the form: 

\[
V_O = A_{DM} \left[ v_p - v_n + \left( \frac{A_{CM}}{A_{DM}} \right) \Delta V_{CM} \right],
\]

and substitute the term \( \frac{A_{DM}}{A_{CM}} \) through \( 1/CMRR \), so that:

(EQ. 8)

\[
V_O = A_{DM} \left( v_p + \frac{\Delta V_{CM}}{CMRR} - v_n \right)
\]

Thus, the ratio \( \Delta V_{CM}/CMRR \) represents an input error voltage, \( E_I \), that is in series with the non-inverting input, \( v_p \), and therefore amplified with the non-inverting gain: \( E_I = \Delta V_{CM}/CMRR \).

The input error due to \( V_{CM} \) differs from the input errors due to \( V_{OS} \) and \( I_B \) in two points:

1. \( \Delta V_{CM}/CMRR \) is frequency dependent because CMRR is frequency dependent. At low frequencies, CMRR can reach high values in the range of 80 to 140dB, depending on the type of op-amp. At high frequencies, CMRR rolls off at a rate of 20db/decade (see Figure 20).

![Figure 20. CMRR over Frequency](image)

2. \( \Delta V_{CM}/CMRR \) differs between the non-inverting and inverting amplifier configurations due to the difference in \( \Delta V_{CM} \) between the two.

Because op-amp action ensures that \( v_p = v_n \), \( v_p \) becomes the common-mode input voltage for the op-amp. For the non-inverting amplifier this means that \( \Delta v_p = \Delta V_I = \Delta V_{CM} \) and the input error becomes rather large. However, for the inverting amplifier, \( v_p \) is connected to a constant reference potential. This makes \( \Delta v_p = \Delta V_{CM} = 0V \) and the input error equals zero. Therefore, applications with large input signal swings can apply the inverting configuration to eliminate common-mode error.

![Figure 21. Non-inverting Amplifier with Common-mode Error: \( E_I = V_I / CMRR \)](image)

![Figure 22. Inverting Amplifier with no Common-mode Error](image)
8. Power-Supply Rejection Ratio (PSRR)

Like the common-mode phenomenon, changes in the op-amp the power supply causes changes in the output voltage (see Figure 23). This is because a change in $V_S$ alters the operating point of the input transistors (see Figure 24). An op-amp's capability to reject supply changes is expressed through its power supply rejection ratio, or PSRR (see Figure 25).

![Figure 23. Changes in VS Cause Changes in VO](image1)

![Figure 24. ΔVS Alters Operating Points of Q1 and Q2](image2)

![Figure 25. Input Error Due to Supply Changes, ΔVS](image3)

In analogy to the CMRR, the PSRR can be modeled as an input error, $E_I = \Delta V_S/PSRR$, which is in series with the non-inverting input and is amplified with the non-inverting gain (see Figure 25). Like CMRR, the PSRR is frequency dependent with high values at low frequencies and a 20dB/decade roll-off at high frequencies (see Figure 26).

![Figure 26. PSRR over Frequency](image4)

Unlike the input error due to CMRR, the input error due to PSRR affects the non-inverting and inverting amplifier configurations equally.

9. Conclusion

The op-amp input referred errors can be modeled as input error voltages assigned to the non-inverting op-amp input. Apart from the CMRR induced error, all other error voltages are amplified by the non-inverting gain (such as noise gain, independent of the amplifier configuration). The CMRR induced error, $\Delta V_{CM}/CMRR$, does not exist in the inverting amplifier; it is only present in the non-inverting amplifier.

10. Revision History

<table>
<thead>
<tr>
<th>Rev.</th>
<th>Date</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.00</td>
<td>Oct 2.19</td>
<td>Initial release</td>
</tr>
</tbody>
</table>
Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.

2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.

3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.

4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.

5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
   * "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
   * "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.

7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.

8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.

9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.

10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.

11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.

12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.4.0-1 November 2017)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

© 2019 Renesas Electronics Corporation. All rights reserved.