Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
 of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
 No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
 of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.

"Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.

- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

USER'S MANUAL



µSXXXXAS17103 DEVICE FILE PC-9800 SERIES(MS-DOS™)BASED IBM PC/AT™(PC DOS™)BASED

VERSION V6.2

AS17103(V6)

AS17104(V6)

AS17107(V3)

AS17108(V3)

AS17103L(V1)

AS17104L(V1)

AS17107L(V1)

AS17108L(V1)

Document No. EEU-1442 (0. D. No. EEU-879) Date Published April 1993 P Printed in Japan

USER'S MANUAL



µS×××AS17103 DEVICE FILE PC-9800 SERIES(MS-DOS™)BASED IBM PC/AT™(PC DOS™)BASED

VERSION V6.2

AS17103(V6)

AS17104(V6)

AS17107(V3)

AS17108(V3)

AS17103L(V1)

AS17104L(V1)

AS17107L(V1)

AS17108L(V1)

 MS-DOS^{TM} is a Trademark of Microsoft Corporation. PC DOS^{TM} and PC/AT TM are Trademarks of IBM Corporation.

The information in this document is subject to change without notice. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document. NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising

from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights

or other intellectual property rights of NEC Corporation or of others.



PREFACE

AS17103, AS17104, AS17107, AS17108, AS17103L, AS17104L, AS17107L, and AS17108L are device files for assembling uPD1710x programs. It is used together with the AS17K assembler.

These device files contain information on the uPD1710x which is necessary in assembling, such as program memory capacity, data memory capacity, instructions, reserved symbols, and mask option information.

See AS17K Assembler User's Manual (EEU-603) for the operation of the AS17K assembler and uPD1710x device file.

CONTENTS

CHAPTER 1 DEVICE INFORMATION	1
CHAPTER 2 uPD170x INSTRUCTION SET	3
2.1 Overview of the Instruction Set	3
2.2 Legend	4
2.3 Instruction List	5
2.4 Macro Instructions Included in the Assembler	
(AS17K)	7
CHAPTER 3 RESERVED SYMBOLS	8
3.1 Port Registers and System Registers	9
3.2 Reserved Words (In Alphabetical Order)	11
3.2.1 Instructions and pseudo instructions	1 1
3.2.2 Registers and flags	12
CHAPTER 4 MASK OPTION DEFINITION PSEUDO INSTRUCTIONS	13
4.1 OPTION and ENDOP Pseudo Instructions	14
4.2 Mask Option Definition Pseudo Instructions	15
CHAPTER 5 FORMATS OF LOAD MODULE FILES	18

LIST OF FIGURES

Figure						Title	
5-1	Format	o f	the	ICE	File		20
5-2	Format	o f	the	PRO	File		22

LIST OF TABLES

Table	Title	Page
1-1	Correspondence between Device Files and Device and SE Board Numbers	2
3-1	Reserved Symbols (for uPD17103, uPD17107, uPD17103L, and uPD17107L)	9
3-2	Reserved Symbols (for uPD17104, uPD17108, uPD17104L, and uPD17108L)	10
4-1	Mask Option Definition Pseudo Instructions (for uPD17103, uPD17107, uPD17103L, and uPD17107L)	15
4-2	Mask Option Definition Pseudo Instructions (for uPD17104, uPD17108, uPD17104L, and uPD17108L)	16
5-1	Data Items Which May Differ between the ICE and PRO Files Even If the Source File Does Not Change	23

CHAPTER 1 DEVICE INFORMATION

Device files (AS17103, AS17104, AS17107, AS17108, AS17103L, AS17104L, AS17107L, and AS17108L) provide the following information about the uPD1710x in assembling.

(1) Program memory

512 x 16 bits (0000H-01FFH)

(2) Data memory (RAM) capacity

16 x 4 bits

(3) Instructions

See Chapter 2.

(4) Information about read/write for port registers and system registers

See Chapter 3.

(5) Reserved symbols

See Chapter 3.

(6) Device numbers and SE board numbers

Each device file has the number of the device and the number of a SE board which is the most suitable for developing programs for the device. These numbers are also output to the ICE and PRO files by the AS17K assembler. The incircuit emulator uses these numbers when checking the device development environment and mask products to be ordered.

Table 1-1 Correspondence between Device Files and Device and SE Board Numbers

Device file (version)	Device	Device number	SE board number	SE board	
AS17103 (V6)	uPD17103	05		CE 171001	
AS17103L (V1)	uPD17103L	25	05	SE-17103L	
AS17104 (V6)	uPD17104	06	05	CF 171041	
AS17104L (V1)	uPD17104L	26		SE-17104L	
AS17107 (V3)	uPD17107	11	1 1	05 17107	
AS17107L (V1)	uPD17107L	12	11	SE-17107	
AS17108 (V3)	uPD17108	27	12	CF . 17109	
AS17108L (V1)	uPD17108L	28	12	SE-17108	

CHAPTER 2 uPD1710x INSTRUCTION SET

2.1 Overview of the Instruction Set

b14-b11	b15		0		1
BIN	HEX				
0000	0	ADD	r, m	ADD	m, #i
0 0 0 1	1	SUB	r, m	SUB	m, #i
0 0 1 0	2	ADDC	r, m	ADDC	m, #i
0 0 1 1	3	SUBC	r, m	SUBC	m, #i
0 1 0 0	4	AND	r, m	AND	m, #i
0 1 0 1	5	XOR	r, m	XOR	m, #i
0 1 1 0	6	OR	r, m	OR	m, #i
0 1 1 1	7	RET RETSK RORC STOP HALT NOP	r s h		
1000	8	LD	r, m	ST	m, r
1 0 0 1	9	SKE	m, #i	SKGE	m, #i
1 0 1 0	Α				
1 0 1 1	В	SKNE	m, #i	SKLT	m, #i
1 1 0 0	С	BR	addr	CALL	addr
1 1 0 1	D			MOV	m, #i
1 1 1 0	Е			SKT	m, #n
1 1 1 1	F			SKF	m, #n

2.2 Legend

Program memory address (11 bits, upper two bits addr: always set to 0) Program memory address high (3 bits, upper two bits always set to 0) Program memory address middle (four bits) a_M: Program memory address low (four bits) a₁: CMP: Compare flag CY: Carry flag h: Halt release condition i : Immediate data M: Data memory address Data memory address excluding bank m: $m = [m_{H}, m_{I}]$ Data memory row address (three bits) m_H: Data memory column address (four bits) m_1 : Bit position (four bits) n: PC: Program counter R: General register address R = [(RP), r]General register column address r: Bit n of the general register R(n): General register pointer (always set to 0) RP: s: Stop release condition SP: Stack pointer STACK: Value of the stack pointed to by the stack

Data memory or register address

Data memory or register value

pointer

[]:

():

2.3 Instruction List

rc-					Ма	chine	code	
Instru tion s	monic erand		Function	Operation	Op code	3 bits	4 bits	4 bits
	ADD	r.m	Add memory to register	(R) ← (R) + (M)	00000	шH	mΣ	r
		m,#i	Add immediate data to memory	(M) ← (M) + i	10000	mH	wſ	i
PPV	ADDC	r,m	Add memory to register with carry	(R) ← (R) + (M) + (CY)	00010	₩H	шГ	r
		m,#i	Add immediate data to memory with carry	(R) ← (M) + i + (CY)	10010	шH	πĹ	i
	SUB	r.m	Subtract memory from register	(R) ← (R) - (M)	00001	₽H	шГ	r
c t		m,#i	Subtract immediate data from memory	(M) ← (M) - i	10001	ωH	ωĹ	i
Subtract	SUBC	r, m	Subtract memory from register with borrow	(R) ← (R) - (M) - (CY)	00011	₩H	æΓ	r
		m,#i	Subtract immediate data from memory with borrow	(M) ← (M) - i - (CY)	10011	™H	wſ	i
	SKE	m,#i	Skip if memory equal to immediate data	(M) - i, skip if zero	01001	₩H	ալ	i
are	SKGE	m,#I	Skip if memory greater than or equal to immediate data	(M) - i, skip if not borrow	11001	ΨH	шГ	i
Сомраге	SKLT	m,#i	Skip if memory less than immediate data	(M) - i, skip if borrow	11011	ωH	mΓ	Ī
	SKNE	m,‡i	Skip if memory not equal to immediate data	(M) - i, skip if not zero	01011	ωH	mι	i
	AND	m,#i	Logical AND of memory and immediate data	(M) ← (M) AND i	10100	ωH	۳L	i
no		r,m	Logical AND of register and memory	(R) ← (R) AND (M)	00100	шH	mΓ	r
Logical operation	OR	m,#i	Logical OR of memory and immediate data	(M) ← (M) OR i	10110	mН	տլ	-
		r,m	Logical OR of register and memory	(R) ← (R) OR (M)	00110	™H	wſ	r
Log	XOR	m,#i	Logical XOR of memory and immediate data	(M) ← (M) XOR i	10101	₩H	wſ	i
		r,m	Logical XOR of register and memory	(R) ← (R) XOR (M)	00101	≖H	mL	г

(to be continued)

uc- set	34	0-			Ма	chine	code	
instr tion	Mne- Op-		Function	Operation	Op code	3 bits	4 bits	4 bits
	LD	r.m	Load memory of register	(R) ← (M)	01000	.wH	ωſ	r
Transfer	ST	m,r	Store register to memory	(M) ← (R)	11000	шH	шГ	r
Ţ	MOV	m,#i	Move immediate data to memory	(M) ← i	11101	шH	mΓ	i
st	SKT	m,#n	Test memory bits, then skip if all bits specified are true	$CMP \leftarrow 0$, skip if $M_n = all "1"$	11110	mН	шГ	n
Te	SKF m,#n Test memory bit then skip if a		Test memory bits, then skip if all bits specified are false	CMP ← 0, skip if M _n = all "0"	11111	mH.	шĹ	n
Branch	BR	addr	Jump to the address (PC) \leftarrow addr		01100	aН	⁸ M	aL
Rotation Branch	RORC	r	Rotate register right with carry		00111	000	0111	r
пе	CALL	addr	Call subroutine	SP ← (SP) - 1, (STACK) ← ((PC) + 1), (PC) ← addr	11100	аН	аМ	аL
Subroutine	RET		Return to main routine from subroutine	(PC) ← (STACK), (SP) ← (SP) + 1	00111	000	1110	0000
Su	RETSK		Return to main routine from subroutine, then skip unconditionally	(PC) ← (STACK), (SP) ← (SP) + 1 and skip	00111	001	1110	0000
	STOP	s	Stop clock	Stop	00111	010	1111	s
Others	HALT	ከ	Halt the CPU, restart by condition h	Halt .	00111	011	1111	h
	NOP		No operation	No operation	00111	100	1111	0000

2.4 Macro Instructions Included in the Assembler (AS17K)

Legend

flag:

Any one from flag1 to flagn

flagl-flagn: Reserved words for flag names

n:

Number

< >: Optional

Mnemonics	Operand	n	Operation
SKTn	flagl,flagn	1 <u>≤</u> n <u>≤</u> 4	if (flag1)-(flagn) = all "1", then skip
SKFn	flagl,flagn	1 <u>≤</u> n <u>≤</u> 4	if (flag1)-(flagn) = all "O", then skip
SETn	flagl,flagn	1 <u>≤</u> n <u>≤</u> 4	(flag1)-(flagn) ← 1
CLRn	flagl,flagn	1 <u>≤</u> n <u>≤</u> 4	(flag1)-(flagn) ← O
NOTn	flagl,flagn	1 <u>≤</u> n <u>≤</u> 4	if (flag) = "O", then (flag) ← 1 if (flag) = "1", then (flag) ← O
INITFLG	<not> flag1, <not> flag4</not></not>		if description = NOT flag, then (flag) ← O if description = flag, then (flag) ← 1

CHAPTER 3 RESERVED SYMBOLS

The port registers and system registers are defined with reserved symbols in device files (AS17103, AS17104, AS17107, AS17108, AS17103L, AS17104L, AS17107L, and AS17108L).

3.1 Port Registers and System Registers

Table 3-1 Reserved Symbols (for uPD17103, uPD17107, uPD17103L, and uPD17107L)

Name	Attribute	Value	Read/write	Description
P0B0	FLG	0.71H.0	Read/write	Bit O of port OB
P0B1	FLG	0.71H.1	Read/write	Bit 1 of port OB
POB2	FLG	0.71H.2	Read/write	Bit 2 of port OB
POB3 (*)	FLG	0.71H.3	Read	Always set to O
POCO	FLG .	0.72H.0	Read/write	Bit O of port OC
POC1	FLG	0.72H.1	Read/write	Bit 1 of port OC
POC2	FLG	0.72H.2	Read/write	Bit 2 of port OC
POC3	FLG	0.72H.3	Read/write	Bit 3 of port OC
POD0	FLG	0.73H.0	Read/write	Bit O of port OD
POD1	FLG	0.73H.1	Read/write	Bit 1 of port OD
POD2	FLG	0.73H.2	Read/write	Bit 2 of port OD
POD3	FLG	0.73H.3	Read/write	Bit 3 of port OD
BCD	FLG	0.7EH.0	Read/write	BCD arithmetic flag
PSW	мем	0.7FH	Read/write	Program status word
Z	_: FLG	0.7FH.1	Read/write	Zero flag
CY	FLG	0.7FH.2	Read/write	Carry flag
СМР	FLG	0.7FH.3	Read/write	Compare flag

^{*} Although a pin corresponding to POB3 does not exist in the uPD17103, uPD17107, uPD17103L, and uPD17107L, it is defined as a read-only flag so that it is treated as a dummy bit when a built-in macro is used.

Table 3-2 Reserved Symbols (for uPD17104, uPD17108, uPD17104L, and uPD17108L)

Name	Attribute	Value	Read/write	Description
P0A0	FLG	0.70H.0	Read/write	Bit O of port OA
P0A1	FLG	0.70H.1	Read/write	Bit 1 of port OA
P0A2	FLG	0.70H.2	Read/write	Bit 2 of port OA
P0A3	FLG	0.70H.3	Read/write	Bit 3 of port OA
P0B0	FLG	0.71H.0	Read/write	Bit O of port OB
POB1	FLG	0.71H.1	Read/write	Bit 1 of port OB
P0B2	FLG	0.71H.2	Read/write	Bit 2 of port OB
P0B3	FLG	0.71H.3	Read/write	Bit 3 of port OB
POCO	FLG	0.72H.0	Read/write	Bit O of port OC
POC1	FLG	0.72H.1	Read/write	Bit 1 of port OC
POC2	FLG	0.72H.2	Read/write	Bit 2 of port OC
POC3	FLG	0.72H.3	Read/write	Bit 3 of port OC
POD0	FLG	0.73H.O	Read/write	Bit O of port OD
POD1	FLG	0.73H.1	Read/write	Bit 1 of port OD
POD2	FLG	0.73H.2	Read/write	Bit 2 of port OD
POD3	FLG	0.73H.3	Read/write	Bit 3 of port OD
BCD	FLG	0.7EH.0	Read/write	BCD arithmetic flag
PSW	мем	0.7FH	Read/write	Program status word
Z	FLG	0.7FH.1	Read/write	Zero flag
CY	FLG	0.7FH.2	Read/write	Carry flag
СМР	FLG	0.7FH.3	Read/write	Compare flag

3.2 Reserved Words (In Alphabetical Order)

3.2.1 Instructions and pseudo instructions

ADD	EXITR	NIBBLE6	SET3
ADDC	EXTRN	NIBBLE6V	SET4
AND	FLG	NIBBLE7	SFCOND
BELOW	GLOBAL	NIBBLE7V	SKE
BR	HALT	NIBBLE8	SKF
C14344	IF	NIBBLE8V	SKF1
C4444	IFCHAR	NOBMAC	SKF2
CALL	IFNCHAR	NOLIST	SKF3
CASE	INCLUDE	NOMAC	SKF4
CLR1	INITFLG	NOP	SKGE
CLR2	IRP	NOT 1	SKLT
CLR3	LAB	NOT2	SKNE
CLR4	LBMAC	NOT3	SKT
CSEG	LD	NOT4	SKT1
DAT	LFCOND	OBMAC	SKT2
DB	LIST	OMAC	SKT3
DW	LITERAL	OPTION	SKT4
EJECT	LMAC	OR	SMAC
ELSE	MACRO	ORG	ST
END	MEM	OTHER	STOP
ENDCASE	NIBBLE	PUBLIC	SUB
ENDIF	NIBBLE1	PURGE	SUBC
ENDIFC	NIBBLE2	REPT	SUMMARY
ENDIFNC	NIBBLE2V	RET	TAG
ENDM	NIBBLE3	RETSK	TITLE
ENDOP	NIBBLE3V	RORC	XOR
ENDP	NIBBLE4	SBMAC	ZZZERROR
ENDR	NIBBLE4V	SET	ZZZMCHK
EOF	NIBBLE5	SET1	ZZZMSG
EXIT	NIBBLE5V	SET2	ZZZOPT

3.2.2 Registers and flags

(1) AS17103, AS17103L, AS17107, and AS17107L

BCD	POC2	ZZZ1	ZZZLSARG
CMP	POC3	ZZZ2	ZZZPRINT
CY	PODO	ZZZ3	ZZZSKIP
OPEN	POD1	ZZZ4	ZZZSYDOC
POBO	POD2	ZZZ5	ZZZALBMAC
POB1	POD3	ZZZ6	ZZZALMAC
POB2	PSW	ZZZ7	ZZZARGC
POBPLUP	RESPLUP	ZZZ8	ZZZLINE
POCO	Z	ZZZ9	
POC1	ZZZO	ZZZDEVID	

(2) AS17104, AS17104L, AS17108, and AS17108L

BCD	POB3	RESPLUP	ZZZ9
CMP	POBPLUP	Z	ZZZDEVID
CY	POCO	ZZZO	ZZZLSARG
OPEN	POC1	ZZZ1	ZZZPRINT
POAO	POC2	ZZZZ	ZZZSKIP
POA1	POC3	ZZZ3	ZZZSYDOC
POA2	PODO	ZZZ4	ZZZALBMAC
POA3	POD1	ZZZ5	ZZZALMAC
POB0	POD2	ZZZ6	ZZZARGC
POB1	POD3	ZZZ7	ZZZLINE
POB2	PSW	ZZZ8	

CHAPTER 4 MASK OPTION DEFINITION PSEUDO INSTRUCTIONS

To create programs for uPD1710x products, it is necessary to specify mask options in source programs to be assembled using mask option definition pseudo instructions.

The uSxxxxAS1710x contains the device file (D1710x.DEV) and option file (D1710x.OPT), which correspond to the uPD1710x product. If these device and option files are registered in the same current directory, the device and option files are automatically loaded, and assembling is performed by specifying a device file name in a sequential file in assembling or specifying a device file name when starting the assembling.

To specify mask options, register the device file (D1710x.DEV) and option file (D1710x.OPT) in the same current directory before assembly. For uPD17103, for instance, register the D17103.DEV and D17103.OPT files in the same current directory.

Specify mask options for the following pins:

[For uPD17103, uPD17107, uPD17103L, and uPD17107L]

- . Port OB (POB_0 , POB_1 , POB_2)
- . RESET pin

[For uPD17104, uPD17108, uPD17104L, and uPD17108L]

- . Port OB (POB_0 , POB_1 , POB_2 , POB_3)
- . RESET pin

4.1 OPTION and ENDOP Pseudo Instructions

The block from the OPTION pseudo instruction to the ENDOP pseudo instruction is defined as the mask option definition block.

The format for the mask option definition block is shown below. Only the two pseudo instructions listed in Table 4-1 and Table 4-2 can be described in this block.

[Format]

Symbol	Mnemonic	Operand	Comment
[label:]	OPTION : : : ENDOP		[;comment]

4.2 Mask Option Definition Pseudo Instructions

(1) For uPD17103, uPD17107, uPD17103L, and uPD17107L

Table 4-1 lists the pseudo instructions which define the mask options for each pin.

Table 4-1 Mask Option Definition Pseudo Instructions (for uPD17103, uPD17107, uPD17103L, and uPD17107L)

Pin :	Mask option pseudo instruction	Number of operands	Operand name
P0B-P0B ₀	ОРТРОВ	3	POBPLUP (with pull-up resistor) OPEN (without pull-up resistor)
RESET	OPTRES	1	RESPLUP (with pull-up resistor) OPEN (without pull-up resistor)

The OPTPOB format is shown below. Specify the mask options in the operand field starting at the first operand in the order of POB_2 , POB_1 , and POB_0 .

Symbol	Mnemonic	Operand	Comment
			
[label]	OPTPOB	(POB ₂),(POB ₁),(POB ₀)	[:comment]

The OPTRES format is shown below. Specify the $\overline{\text{RESET}}$ mask option in the operand field.

Symbol	Mnemonic	Operand	Comment
			
[label]	OPTRES	(RESET)	[:comment]

Example of specifying mask options

Specify the following mask options in a source file to be assembled for the uPD17103.

. POB₂: Pull-up, POB₁: Open, POB₀: Open

. RESET pin: Pull-up

Symbol	Mnemonic	Operand	Comment
;uPD17103 Setting mask options:	OPTION		
	OPTPOB	POBPLUP, OPEN, OPEN	
	OPTRES	RESPLUP	
	ENDOP		

(2) For uPD17104, uPD17108, uPD17104L, and uPD17108L

Table 4-2 lists the pseudo instructions which define the mask options for each pin.

Table 4-2 Mask Option Definition Pseudo Instructions (for uPD17104, uPD17108, uPD17104L, and uPD17108L)

Pin	Mask option pseudo instruction	Number of operands	Operand name
P0B3-P0B0	ОРТРОВ	4	POBPLUP (with pull-up resistor) OPEN (without pull-up resistor)
RESET	OPTRES	1	RESPLUP (with pull-up resistor) OPEN (without pull-up resistor)

The OPTPOB format is shown below. Specify the mask options in the operand field starting at the first operand in the order of POB_3 , POB_2 , POB_1 , and POB_0 .

Symbo!	Mnemonic	Operand	Comment
[label]	OPTPOB	$(POB_3), (POB_2), (POB_1), (POB_0)$	[;comment]

The OPTRES format is shown below. Specify the $\overline{\text{RESET}}$ mask option in the operand field.

Symbol	Mnemonic	Operand	Comment
			
[label]	OPTRES	(RESET)	[:comment]

Example of specifying mask options

Specify the following mask options in a source file to be assembled for the uPD17104.

. POB3: Pull-up, POB2: Pull-up, POB1: Open,

POB_O: Open

. RESET pin: Pull-up

Symbol	Mnemonic	Operand	Comment
;uPD17104			İ
Setting mask options:	OPTION		
	OPTPOB	POBPLUP, POBPLUP, OPEN, OPEN	
	OPTRES	RESPLUP	
	ENDOP		

CHAPTER 5 FORMATS OF LOAD MODULE FILES


Hexadecimal load module files to be output by the AS17K assembler are classified into two output format types: an ICE file and a PRO file.

The ICE and PRO files must be used according to their applications. These files contain their user program areas, assembling environment information areas, and in-circuit emulator operating environment information areas.

(1) Format of a hexadecimal load module file

The assembler outputs data in hexadecimal load module files in the following sample format:

[Example of the format of a hexadecimal load module file]



(1) Record mark

Start of a record

(2) Number of codes (two digits)

Number of codes (data items in bytes) stored in a record. The number is represented in hexadecimal up to 10H (corresponding to 16 codes). The number is 00H for the last record.

(3) Address (four digits)

Start address of codes in a record. 0000H, which is used for the last record, is not related to the address.

(4) Record type (two digits)

Record type OOH indicates that the record is a data record. Record type O1H indicates that the record is the last record.

(5) Code (up to 32 digits (16 bytes))

Data of up to 16 bytes is output to this field byte by byte.

6 Checksum (two digits)

The byte data is output to field 6 so that the lowest-order byte of the sum of the data items in 2, 3, 4, 5, and 6 in bytes is OOH (even parity).


(2) ICE file

The ICE file contains hexadecimal data to be output by the AS17K assembler. The data is used for an in-circuit emulator (IE-17K or IE-17K-ET) only. Figure 5-1 shows the output format of the file data assembled using the uSxxxxAS17103.

This file consists of two subfiles. The first subfile contains a program area which consists of a user program area and patch area. The patch area is allocated only when patching is performed in the in-circuit emulator. The second subfile contains an in-circuit emulator operating environment information area, an assembling environment information area, and an SE board environment information area. Various data items specifying the operation of the in-circuit emulator are contained in these areas.

Fig. 5-1 Format of the ICE File

First subfile: Program area



* 8000 to 855FH for the in-circuit emulator

(to be continued)

Fig. 5-1 Format of the ICE File (Cont'd)

Second subfile: In-circuit emulator operating environment information area and assembling environment information area


0560H	In-circuit emulator operating environment information area (Patch information)
05E2H 06E3H	In-circuit emulator operating environment information area (2) (RAM map)
06E4H 07FBH	Assembling environment information area (including data on the version of the assembler, errors, and mask options)
07FCH	SE board environment information area (information on the basic performance of the LSI chip for operating the SE board that includes operating clock data)
	END RECODE (:00000001FF)

(3) PRO file

The PRO file contains hexadecimal data to be output by the AS17K assembler. The data is used only for mask products to be ordered, PROM products to be evaluated with a single SE board, and one-time PROM products (uPD17P10x). To output the PRO file data, /PRO must be specified with an assemble option during assembly. Figure 5-2 shows the output format of the file data assembled using the uSxxxxAS17103.

The PRO file contains only one file. It consists of a user program area, an assembling environment information area, and an SE board environment information area.

Fig. 5-2 Format of the PRO File



- Remarks 1. The assembling environment information area also contains mask option information for LSI chip masking. Documents on mask options are unnecessary when mask products are ordered.
 - 2. Addresses 0518H to 07FBH are not assigned to the PRO file.

(4) Comparison between load module files: ICE and PRO files

Even when no source files are changed, the ICE and PRO files may differ in the assembler output results; namely, the contents of the assembling environment information areas in these files may be different. This is because these areas contain information on the dates when their source files were created.

Table 5-1 Data Items Which May Differ between the ICE and PRO Files Even If the Source File Does Not Change

D-1	Address		
Data item	ICE file	PRO file	
Program name (character string of up to 64K bytes which is specified with an assemble option (/' PROG='))	06E4H - 0723H	0400H - 043FH	
Data on mask options	0724H, 0725H	0440H, 0441H	
Information for a simple host	07ADH	04C9H	
Information of whether an error has occurred or whether a warning has been issued	07B0H	04CCH	
Time, day, month, and year source file was created (米)	07BEH - 07C7H	04DAH - 04E3H	
Version of a device file	07DCH, 07DDH	04F8H, 04F9H	
Version of the assembler	07DEH, 07E1H	04FAH, 04FDH	

^{*} If a source file is divided into multiple modules and the modules are updated, time, day, month, and year are also updated.

Caution: Do not change a load module directly. To change a load module, change and reassemble the source file. If a load module is directly changed, the history of the load module file does not agree with those of other files, causing a software bug.

