

To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: “Standard”, “High Quality”, and “Specific”. The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as “Specific” or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is “Standard” unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - “Standard”: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - “High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - “Specific”: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.



User's Manual

μPD789046 Subseries

8-Bit Single-Chip Microcontrollers

μPD789046

μPD78F9046

Document No. U13600EJ2V0UMJ1 (2nd edition)

Date Published October 2000 N CP(K)

© NEC Corporation 1998, 1999

Printed in Japan

[MEMO]

SUMMARY OF CONTENTS

CHAPTER 1	GENERAL	23
CHAPTER 2	PIN FUNCTIONS.....	29
CHAPTER 3	CPU ARCHITECTURE.....	37
CHAPTER 4	PORT FUNCTIONS.....	59
CHAPTER 5	CLOCK GENERATION CIRCUIT	75
CHAPTER 6	16-BIT TIMER	85
CHAPTER 7	8-BIT TIMER/EVENT COUNTER.....	101
CHAPTER 8	WATCH TIMER	113
CHAPTER 9	WATCHDOG TIMER.....	119
CHAPTER 10	SERIAL INTERFACE 20.....	125
CHAPTER 11	INTERRUPT FUNCTIONS	159
CHAPTER 12	STANDBY FUNCTION.....	175
CHAPTER 13	RESET FUNCTION	183
CHAPTER 14	μ PD78F9046	187
CHAPTER 15	INSTRUCTION SET	193
APPENDIX A	DEVELOPMENT TOOLS	203
APPENDIX B	EMBEDDED SOFTWARE.....	211
APPENDIX C	REGISTER INDEX	213
APPENDIX D	REVISION HISTORY	217

① **PRECAUTION AGAINST ESD FOR SEMICONDUCTORS**

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

② **HANDLING OF UNUSED INPUT PINS FOR CMOS**

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to V_{DD} or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ **STATUS BEFORE INITIALIZATION OF MOS DEVICES**

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

EEPROM is a trademark of NEC Corporation.

Windows and Windows NT are either registered trademarks or trademarks of Microsoft Corporation in the United States and/or other countries.

PC/AT is a trademark of International Business Machines Corporation.

HP9000 series 700 and HP-UX are trademarks of Hewlett-Packard Company.

SPARCstation is a trademark of SPARC International, Inc.

Solaris and SunOS are trademarks of Sun-Microsystems, Inc.

OSF/Motif is a trademark of Open Software Foundation, Inc.

NEWS and NEWS-OS are trademarks of Sony Corporation.

TRON is an abbreviation of The Realtime Operating system Nucleus.

ITRON is an abbreviation of Industrial TRON.

The export of these products from Japan is regulated by the Japanese government. The export of some or all of these products may be prohibited without governmental license. To export or re-export some or all of these products from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

License not needed: μ PD78F9046

The customer must judge the need for license: μ PD789046

- **The information in this document is current as of October, 1999. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.**
 - No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
 - NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
 - Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
 - While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC semiconductor products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment, and anti-failure features.
 - NEC semiconductor products are classified into the following three quality grades:
"Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
"Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
"Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
"Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.
- The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.
- (Note)
- (1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
 - (2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).

M8E 00.4

Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.)

Santa Clara, California
Tel: 408-588-6000
800-366-9782
Fax: 408-588-6130
800-729-9288

NEC Electronics (Germany) GmbH

Duesseldorf, Germany
Tel: 0211-65 03 02
Fax: 0211-65 03 490

NEC Electronics (UK) Ltd.

Milton Keynes, UK
Tel: 01908-691-133
Fax: 01908-670-290

NEC Electronics Italiana s.r.l.

Milano, Italy
Tel: 02-66 75 41
Fax: 02-66 75 42 99

NEC Electronics (Germany) GmbH

Benelux Office
Eindhoven, The Netherlands
Tel: 040-2445845
Fax: 040-2444580

NEC Electronics (France) S.A.

Velizy-Villacoublay, France
Tel: 01-30-67 58 00
Fax: 01-30-67 58 99

NEC Electronics (France) S.A.

Madrid Office
Madrid, Spain
Tel: 91-504-2787
Fax: 91-504-2860

NEC Electronics (Germany) GmbH

Scandinavia Office
Taebby, Sweden
Tel: 08-63 80 820
Fax: 08-63 80 388

NEC Electronics Hong Kong Ltd.

Hong Kong
Tel: 2886-9318
Fax: 2886-9022/9044

NEC Electronics Hong Kong Ltd.

Seoul Branch
Seoul, Korea
Tel: 02-528-0303
Fax: 02-528-4411

NEC Electronics Singapore Pte. Ltd.

United Square, Singapore
Tel: 65-253-8311
Fax: 65-250-3583

NEC Electronics Taiwan Ltd.

Taipei, Taiwan
Tel: 02-2719-2377
Fax: 02-2719-5951

NEC do Brasil S.A.

Electron Devices Division
Guarulhos-SP Brasil
Tel: 55-11-6462-6810
Fax: 55-11-6462-6829

J00.7

Major Revision in This Edition

Page	Description
Throughout	Completion of development of μ PD789046 and μ PD78F9046
p.34	Change of recommended connection of unused pins in Table 2-1
p.86	Correction of Figure 6-1
p.92	Addition of cautions on rewriting CR90 to Section 6.4.1
p.98	Addition of cautions on 16-bit timer to Section 6.5
p.102	Addition of cautions on rewriting CR80 to Section 7.2 (1)
p.105	Addition of description of operation to Section 7.4.1
p.107	Addition of description of operation to Section 7.4.2
p.108	Addition of description of operation to Section 7.4.3
p.110	Addition of description of operation to Section 7.4.4
p.188	Correction of pins used in pseudo 3-wire mode in Table 14-2
p.190	Change of connection of P01 and P02 pins in Figure 14-4
p.191	Addition of setting example to Section 14.1.4
p.206	Correction of product name of flash memory writing adapter in Section A.2
	Addition of NP-44GB-TQ as emulation probe to Section A.3.1
p.210	Addition of package drawing to Section A.5
p.211	Addition of part number of MX78K0S to Appendix B

The mark ★ shows the major revised points.

[MEMO]

INTRODUCTION

Readers This manual is intended for user engineers who understand the functions of the μ PD789046 Subseries to design and develop its application systems and programs.
Target products:

- μ PD789046 Subseries: μ PD789046 and μ PD78F9046

Purpose This manual is intended for users to understand the functions described in the Organization below.

Organization Two manuals are available for the μ PD789046 Subseries: this manual and Instruction Manual (common to the 78K/0S Series).

μ PD789046 Subseries User's Manual	78K/0S Series User's Manual — Instruction
<ul style="list-style-type: none">• Pin functions• Internal block functions• Interrupt• Other internal peripheral functions	<ul style="list-style-type: none">• CPU function• Instruction set• Instruction description

How to Read This Manual It is assumed that the readers of this manual have general knowledge on electric engineering, logic circuits, and microcontrollers.

- ◇ To understand the overall functions of the μ PD789046 Subseries
→ Read this manual in the order of the **TABLE OF CONTENTS**.
- ◇ How to read register formats
→ The name of a bit whose number is enclosed with <> is reserved for the assembler and is defined for the C compiler by the header file **sfrbit.h**.
- ◇ To learn the detailed functions of a register whose register name is known
→ See **Appendix C**.
- ◇ To learn the details of the instruction functions of the 78K/0S Series
→ Refer to **78K/0S Series User's Manual — Instruction (U11047E)** separately available.

Legend	Data significance	: Left: higher digit, right: lower digit
	Active low	: $\overline{\text{xxx}}$ (top bar over pin or signal name)
	Note	: Footnote
	Caution	: Important information
	Remark	: Supplement
	Numerical representation	: Binary ... xxxx or xxxxB Decimal ... xxxx Hexadecimal ... xxxxH

Related Documents

The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

Documents Related to Devices

Document Name	Document No.	
	English	Japanese
μPD789046 Data Sheet	U13380E	U13380J
μPD78F9046 Preliminary Product Information	U13546E	U13546J
μPD789046 Subseries User's Manual	This manual	U13600J
78K/0S Series User's Manual — Instruction	U11047E	U11047J

Documents Related to Development Tools (User's Manual)

Document Name		Document No.	
		English	Japanese
RA78K0S Assembler Package	Operation	U11622E	U11622J
	Assembly Language	U11599E	U11599J
	Structured Assembly Language	U11623E	U11623J
CC78K0S C Compiler	Operation	U11816E	U11816J
	Language	U11817E	U11817J
SM78K0S System Simulator Windows™ Based	Reference	U11489E	U11489J
SM78K Series System Simulator	External Parts User Open Interface Specifications	U10092E	U10092J
ID78K0S-NS Integrated Debugger Windows Based	Reference	U12901E	U12901J

Documents for Embedded Software (User's Manual)

Document Name		Document No.	
		English	Japanese
78K/0S Series OS MX78K0S	Basics	U12938E	U12938J

Caution The related documents listed above are subject to change without notice. Be sure to use the latest documents for designing, etc.

Other Related Documents

Document Name	Document No.	
	English	Japanese
SEMICONDUCTORS SELECTION GUIDE Products & Package	X13769X	
Semiconductor Device Mounting Technology Manual	C10535E	C10535J
Quality Grades on NEC Semiconductor Device	C11531E	C11531J
NEC Semiconductor Device Reliability/Quality Control System	C10983E	C10983J
Guide to Prevent Damage for Semiconductor Devices by Electrostatic Discharge (ESD)	C11892E	C11892J
Semiconductor Device Quality Control/Reliability Handbook	–	C12769J
Guide for Products Related to Micro-Computer: Other Companies	–	U11416J

Caution The related documents listed above are subject to change without notice. Be sure to use the latest documents for designing, etc.

[MEMO]

TABLE OF CONTENTS

CHAPTER 1 GENERAL	23
1.1 Features	23
1.2 Applications	23
1.3 Ordering Information	23
1.4 Pin Configuration (Top View)	24
1.5 78K/0S Series Development	25
1.6 Block Diagram	27
1.7 Functions	28
CHAPTER 2 PIN FUNCTIONS	29
2.1 Pin Function List	29
2.2 Description of Pin Functions	31
2.2.1 P00 to P07 (Port 0)	31
2.2.2 P10 to P17 (Port 1)	31
2.2.3 P20 to P27 (Port 2)	31
2.2.4 P30, P31 (Port 3)	32
2.2.5 P40 to P47 (Port 4)	32
2.2.6 RESET	33
2.2.7 X1, X2	33
2.2.8 XT1, XT2	33
2.2.9 VDD0, VDD1	33
2.2.10 VSS0, VSS1	33
2.2.11 VPP (μ PD78F9046 only)	33
2.2.12 IC0 (masked ROM version only)	33
2.3 Pin Input/Output Circuits and Handling of Unused Pins	34
CHAPTER 3 CPU ARCHITECTURE	37
3.1 Memory Space	37
3.1.1 Internal program memory space	39
3.1.2 Internal data memory (internal high-speed RAM) space	39
3.1.3 Special function register (SFR) area	39
3.1.4 Data memory addressing	40
3.2 Processor Registers	42
3.2.1 Control registers	42
3.2.2 General-purpose registers	45
3.2.3 Special function register (SFR)	46
3.3 Instruction Address Addressing	49
3.3.1 Relative addressing	49
3.3.2 Immediate addressing	50

3.3.3	Table indirect addressing	51
3.3.4	Register addressing	51
3.4	Operand Address Addressing	52
3.4.1	Direct addressing	52
3.4.2	Short direct addressing	53
3.4.3	Special function register (SFR) addressing	54
3.4.4	Register addressing	55
3.4.5	Register indirect addressing	56
3.4.6	Based addressing	57
3.4.7	Stack addressing	57
CHAPTER 4	PORT FUNCTIONS	59
4.1	Port Functions	59
4.2	Port Configuration	61
4.2.1	Port 0	61
4.2.2	Port 1	62
4.2.3	Port 2	63
4.2.4	Port 3	68
4.2.5	Port 4	69
4.3	Port Function Control Registers	70
4.4	Operation of Port Functions	73
4.4.1	Writing to I/O port	73
4.4.2	Reading from I/O port	73
4.4.3	Arithmetic operation of I/O port	73
CHAPTER 5	CLOCK GENERATION CIRCUIT	75
5.1	Clock Generation Circuit Functions	75
5.2	Clock Generation Circuit Configuration	75
5.3	Registers Controlling Clock Generation Circuit	77
5.4	System Clock Oscillators	79
5.4.1	Main system clock oscillator	79
5.4.2	Subsystem clock oscillator	79
5.4.3	Scaler	81
5.4.4	When no subsystem clocks are used	81
5.5	Clock Generation Circuit Operation	82
5.6	Changing Setting of System Clock and CPU Clock	83
5.6.1	Time required for switching between system clock and CPU clock	83
5.6.2	Switching between system clock and CPU clock	84
CHAPTER 6	16-BIT TIMER	85
6.1	16-Bit Timer Functions	85
6.2	16-Bit Timer Configuration	85
6.3	Registers Controlling 16-Bit Timer	88
6.4	16-Bit Timer Operation	92

6.4.1	Operation as timer interrupt.....	92
6.4.2	Operation as timer output.....	94
6.4.3	Capture operation.....	95
6.4.4	16-bit timer counter 90 readout	96
6.4.5	Buzzer output operation	97
★ 6.5	Notes on 16-Bit Timer	98
CHAPTER 7 8-BIT TIMER/EVENT COUNTER		101
7.1	Functions of 8-Bit Timer/Event Counter	101
7.2	8-Bit Timer/Event Counter Configuration	102
7.3	8-Bit Timer/Event Counter Control Registers.....	103
7.4	Operation of 8-Bit Timer/Event Counter	105
7.4.1	Operation as interval timer	105
7.4.2	Operation as external event counter	107
7.4.3	Operation as square wave output.....	108
7.4.4	PWM output operation.....	110
7.5	Notes on Using 8-Bit Timer/Event Counter	111
CHAPTER 8 WATCH TIMER.....		113
8.1	Watch Timer Functions	113
8.2	Watch Timer Configuration	114
8.3	Watch Timer Control Register	115
8.4	Watch Timer Operation.....	116
8.4.1	Operation as watch timer.....	116
8.4.2	Operation as interval timer	116
CHAPTER 9 WATCHDOG TIMER.....		119
9.1	Watchdog Timer Functions.....	119
9.2	Watchdog Timer Configuration	120
9.3	Watchdog Timer Control Registers.....	121
9.4	Watchdog Timer Operation	123
9.4.1	Operation as watchdog timer.....	123
9.4.2	Operation as interval timer	124
CHAPTER 10 SERIAL INTERFACE 20.....		125
10.1	Serial Interface 20 Functions	125
10.2	Serial Interface 20 Configuration	125
10.3	Serial Interface 20 Control Registers	129
10.4	Serial Interface 20 Operation.....	136
10.4.1	Operation stop mode	136
10.4.2	Asynchronous serial interface (UART) mode	137
10.4.3	3-wire serial I/O mode	149
CHAPTER 11 INTERRUPT FUNCTIONS.....		159

11.1	Interrupt Function Types.....	159
11.2	Interrupt Sources and Configuration	159
11.3	Interrupt Function Control Registers.....	162
11.4	Interrupt Processing Operation	168
11.4.1	Non-maskable interrupt request acceptance operation.....	168
11.4.2	Maskable interrupt request acceptance operation	170
11.4.3	Multiplexed interrupt processing.....	172
11.4.4	Interrupt request reserve	174
CHAPTER 12 STANDBY FUNCTION		175
12.1	Standby Function and Configuration.....	175
12.1.1	Standby function.....	175
12.1.2	Standby function control register	176
12.2	Operation of Standby Function	177
12.2.1	HALT mode	177
12.2.2	STOP mode.....	180
CHAPTER 13 RESET FUNCTION.....		183
CHAPTER 14 μPD78F9046		187
14.1	Flash Memory Programming.....	188
14.1.1	Selecting communication mode.....	188
14.1.2	Function of flash memory programming.....	189
14.1.3	Flashpro III connection	189
★ 14.1.4	Setting Example with Flashpro III (PG-FP3).....	191
CHAPTER 15 INSTRUCTION SET.....		193
15.1	Operation	193
15.1.1	Operand identifiers and description methods	193
15.1.2	Description of "Operation" column.....	194
15.1.3	Description of "Flag" column	194
15.2	Operation List.....	195
15.3	Instructions Listed by Addressing Type	200
APPENDIX A DEVELOPMENT TOOLS.....		203
A.1	Language Processing Software.....	205
A.2	Flash Memory Writing Tools.....	206
A.3	Debugging Tools.....	206
A.3.1	Hardware	206
A.3.2	Software	207
A.4	Conversion Socket (EV-9200G-44) Drawing and Recommended Footprint.....	208
★ A.5	Conversion Adapter (TGB-044SAP) Drawing.....	210

APPENDIX B EMBEDDED SOFTWARE.....	211
APPENDIX C REGISTER INDEX	213
C.1 Register Name Index (Alphabetic Order)	213
C.2 Register Symbol Index (Alphabetic Order).....	215
APPENDIX D REVISION HISTORY.....	217

LIST OF FIGURES (1/3)

Figure No.	Title	Page
2-1	Pin Input/Output Circuits	35
3-1	Memory Map (μ PD789046)	37
3-2	Memory Map (μ PD78F9046)	38
3-3	Data Memory Addressing Modes (μ PD789046)	40
3-4	Data Memory Addressing Modes (μ PD78F9046)	41
3-5	Program Counter Configuration	42
3-6	Program Status Word Configuration	42
3-7	Stack Pointer Configuration	44
3-8	Data to be Saved to Stack Memory	44
3-9	Data to be Restored from Stack Memory	44
3-10	General-Purpose Register Configuration	45
4-1	Port Types	59
4-2	Block Diagram of P00 to P07	61
4-3	Block Diagram of P10 to P17	62
4-4	Block Diagram of P20	63
4-5	Block Diagram of P21	64
4-6	Block Diagram of P22 and P24 to P26	65
4-7	Block Diagram of P23	66
4-8	Block Diagram of P27	67
4-9	Block Diagram of P30 and P31	68
4-10	Block Diagram of P40 to P47	69
4-11	Format of Port Mode Register	71
4-12	Format of Pull-Up Resistor Option Register 0	71
4-13	Format of Pull-Up Resistor Option Register B2	72
5-1	Block Diagram of Clock Generation Circuit	76
5-2	Format of Processor Clock Control Register	77
5-3	Format of Suboscillation Mode Register	78
5-4	Format of Subclock Control Register	78
5-5	External Circuit of Main System Clock Oscillator	79
5-6	External Circuit of Subsystem Clock Oscillator	79
5-7	Unacceptable Resonator Connections	80
5-8	Switching between System Clock and CPU Clock	84
6-1	Block Diagram of 16-Bit Timer	86
6-2	Format of 16-Bit Timer Mode Control Register 90	89
6-3	Format of Buzzer Output Control Register 90	90
6-4	Format of Port Mode Register 3	91
6-5	Settings of 16-Bit Timer Mode Control Register 90 for Timer Interrupt Operation	92
6-6	Timing of Timer Interrupt Operation	93

LIST OF FIGURES (2/3)

Figure No.	Title	Page
6-7	Settings of 16-Bit Timer Mode Control Register 90 for Timer Output Operation	94
6-8	Timer Output Timing	94
6-9	Settings of 16-Bit Timer Mode Control Register 90 for Capture Operation	95
6-10	Capture Operation Timing (Both Edges of CPT90 Pin Are Specified)	95
6-11	16-Bit Timer Counter 90 Readout Timing.....	96
6-12	Settings of Buzzer Output Control Register 90 for Buzzer Output Operation	97
7-1	Block Diagram of 8-Bit Timer/Event Counter	102
7-2	Format of 8-Bit Timer Mode Control Register 80	103
7-3	Format of Port Mode Register 2	104
7-4	Interval Timer Operation Timing.....	106
7-5	External Event Counter Operation Timing (with Rising Edge Specified).....	107
7-6	Square Wave Output Timing	109
7-7	PWM Output Timing	110
7-8	Start Timing of 8-Bit Timer Counter 80.....	111
7-9	External Event Counter Operation Timing	111
8-1	Block Diagram of Watch Timer	113
8-2	Format of Watch Timer Mode Control Register.....	115
8-3	Watch Timer/Interval Timer Operation Timing	117
9-1	Block Diagram of Watchdog Timer	120
9-2	Format of Timer Clock Selection Register 2	121
9-3	Format of Watchdog Timer Mode Register	122
10-1	Block Diagram of Serial Interface 20.....	126
10-2	Block Diagram of Baud Rate Generator 20.....	127
10-3	Format of Serial Operation Mode Register 20.....	129
10-4	Format of Asynchronous Serial Interface Mode Register 20	130
10-5	Format of Asynchronous Serial Interface Status Register 20	132
10-6	Format of Baud Rate Generator Control Register 20.....	133
10-7	Asynchronous Serial Interface Transmit/Receive Data Format	143
10-8	Asynchronous Serial Interface Transmission Completion Interrupt Timing	145
10-9	Asynchronous Serial Interface Reception Completion Interrupt Timing.....	146
10-10	Receive Error Timing	147
10-11	3-Wire Serial I/O Mode Timing.....	152
11-1	Basic Configuration of Interrupt Function	161
11-2	Format of Interrupt Request Flag Register.....	163
11-3	Format of Interrupt Mask Flag Register	164
11-4	Format of External Interrupt Mode Register 0	165
11-5	Program Status Word Configuration	166

LIST OF FIGURES (3/3)

Figure No.	Title	Page
11-6	Format of Key Return Mode Register 00	167
11-7	Block Diagram of Falling Edge Detection Circuit	167
11-8	Flowchart from Non-Maskable Interrupt Request Generation to Acceptance	169
11-9	Timing of Non-Maskable Interrupt Request Acceptance.....	169
11-10	Accepting Non-Maskable Interrupt Request	169
11-11	Interrupt Request Acceptance Processing Algorithm.....	171
11-12	Interrupt Request Acceptance Timing (Example of MOV A,r).....	172
11-13	Interrupt Request Acceptance Timing (When Interrupt Request Flag Is Set at the Last Clock During Instruction Execution).....	172
11-14	Example of Multiple Interrupt	173
12-1	Format of Oscillation Settling Time Selection Register	176
12-2	Releasing HALT Mode by Interrupt.....	178
12-3	Releasing HALT Mode by $\overline{\text{RESET}}$ Input	179
12-4	Releasing STOP Mode by Interrupt	181
12-5	Releasing STOP Mode by $\overline{\text{RESET}}$ Input.....	181
13-1	Block Diagram of Reset Function.....	183
13-2	Reset Timing by $\overline{\text{RESET}}$ Input	184
13-3	Reset Timing by Overflow in Watchdog Timer.....	184
13-4	Reset Timing by $\overline{\text{RESET}}$ Input in STOP Mode.....	184
14-1	Format of Communication Mode Selection	188
14-2	Flashpro III Connection Example in 3-Wire Serial I/O Mode.....	189
14-3	Flashpro III Connection Example in UART Mode	190
14-4	Flashpro III Connection Example in Pseudo 3-Wire Mode (When P0 Is Used)	190
A-1	Development Tools	204
A-2	EV-9200G-44 Package Drawing (Reference) (unit: mm).....	208
A-3	EV-9200G-44 Footprints (Reference) (unit: mm)	209
A-4	TGB-044SAP Package Drawing (Reference) (unit: mm)	210

LIST OF TABLES (1/2)

Table No.	Title	Page
2-1	Type of Input/Output Circuit for Each Pin and Handling of Unused Pins	34
3-1	Internal ROM Capacity	39
3-2	Vector Table.....	39
3-3	Special Function Registers	47
4-1	Port Functions	60
4-2	Configuration of Port	61
4-3	Port Mode Register and Output Latch Settings for Using Alternate Functions	70
5-1	Configuration of Clock Generation Circuit.....	75
5-2	Maximum Time Required for Switching CPU Clock	83
6-1	Configuration of 16-Bit Timer	85
6-2	Interval Time of 16-Bit Timer.....	92
6-3	Settings of Capture Edge	95
6-4	Buzzer Frequency of 16-Bit Timer	97
6-5	Operating Status of 16-Bit Timer under Each Condition	98
7-1	Interval Time of 8-Bit Timer/Event Counter.....	101
7-2	Square Wave Output Range of 8-Bit Timer/Event Counter.....	101
7-3	8-Bit Timer/Event Counter Configuration	102
7-4	Interval Time of 8-Bit Timer/Event Counter.....	105
7-5	Square Wave Output Range of 8-Bit Timer/Event Counter.....	108
8-1	Interval Generated Using Interval Timer	114
8-2	Watch Timer Configuration	114
8-3	Interval Generated Using Interval Timer	116
9-1	Inadvertent Loop Detection Time of Watchdog Timer.....	119
9-2	Interval Time	119
9-3	Configuration of Watchdog Timer	120
9-4	Inadvertent Loop Detection Time of Watchdog Timer.....	123
9-5	Interval Generated Using Interval Timer	124
10-1	Configuration of Serial Interface 20.....	125
10-2	Serial Interface 20 Operating Mode Settings	131
10-3	Example of Relationships between System Clock and Baud Rate	134
10-4	Relationships between ASCK20 Pin Input Frequency and Baud Rate (When BRGC20 Is Set to 80H)	135
10-5	Example of Relationships between System Clock and Baud Rate	142

LIST OF TABLES (2/2)

Table No.	Title	Page
10-6	Relationships between ASCK20 Pin Input Frequency and Baud Rate (When BRGC20 Is Set to 80H)	142
10-7	Receive Error Causes	147
11-1	Interrupt Sources	160
11-2	Interrupt Request Signals and Corresponding Flags	162
11-3	Time from Generation of Maskable Interrupt Request to Processing	170
12-1	Operation Statuses in HALT Mode	177
12-2	Operation after Release of HALT Mode	179
12-3	Operation Statuses in STOP Mode	180
12-4	Operation after Release of STOP Mode	181
13-1	State of the Hardware after a Reset	185
14-1	Differences between Flash Memory and Masked ROM Versions	187
14-2	Communication Mode	188
14-3	Major Functions of Flash Memory Programming	189
14-4	Setting Example with PG-FP3	191
15-1	Operand Identifiers and Description Methods	193

CHAPTER 1 GENERAL

1.1 Features

- ROM and RAM capacity

Product Name \ Item	Program Memory		Data Memory (Internal High-Speed RAM)
μ PD789046	Masked ROM	16 Kbytes	512 bytes
μ PD78F9046	Flash memory	16 Kbytes	

- Minimum instruction execution time changeable from high-speed (0.4 μ s: Main system clock 5.0-MHz operation) to ultra-low speed (122 μ s: Subsystem clock 32.768-kHz operation)
- I/O port: 34 lines
- Serial interface: 1 channel
3-wire serial I/O mode/UART mode selectable
- Timer: 4 channels
 - 16-bit timer counter : 1 channel
 - 8-bit timer/event counter : 1 channel
 - Watch timer : 1 channel
 - Watchdog timer : 1 channel
- Vectored interrupt source: 12
- Supply voltage: $V_{DD} = 1.8$ to 5.5 V
- Operating ambient temperature: $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$

1.2 Applications

Cordless telephones, etc.

1.3 Ordering Information

Part Number	Package	Internal ROM
μ PD789046GB-xxx-8ES	44-pin plastic LQFP (10 × 10 mm)	Mask ROM
μ PD78F9046GB-8ES	44-pin plastic LQFP (10 × 10 mm)	Flash memory


Remark xxx indicates ROM code suffix.

1.4 Pin Configuration (Top View)

- 44-pin plastic LQFP (10 × 10 mm)

μPD789046GB-xxx-8ES

μPD78F9046GB-8ES





Caution Connect the IC0 (internally connected) pin directly to the VSS0 or VSS1 pin.

Remark Pin connections in parentheses are intended for the μPD78F9046.

ASCK20	: Asynchronous Serial Input	RxD20	: Receive Data
BZO90	: Buzzer Output	SCK20	: Serial Clock
CPT90	: Capture Trigger Input	SI20	: Serial Input
IC0	: Internally Connected	SO20	: Serial Output
INTP0 to INTP2	: Interrupt from Peripherals	SS20	: Chip Select Input
KR00 to KR07	: Key Return	TI80	: Timer Input
P00 to P07	: Port 0	TO80, TO90	: Timer Output
P10 to P17	: Port 1	TxD20	: Transmit Data
P20 to P27	: Port 2	VDD0, VDD1	: Power Supply
P30, P31	: Port 3	VPP	: Programming Power Supply
P40 to P47	: Port 4	VSS0, VSS1	: Ground
RESET	: Reset	X1, X2	: Crystal (Main System Clock)
		XT1, XT2	: Crystal (Subsystem Clock)

★ 1.5 78K/0S Series Development


The 78K/0S Series products are shown below. Subseries names are indicated in frames.



The following table lists the major differences in functions between the subseries.

Subseries	Function	ROM Size	Timer				8-Bit A/D	10-Bit A/D	Serial Interface	I/O	Minimum V _{DD} Value	Remarks
			8-Bit	16-Bit	Watch	WDT						
Small-scale, general- purpose applications	μPD789046	16 K	1 ch	1 ch	1 ch	1 ch	—	—	1 ch (UART: 1 ch)	34 pins	1.8 V	—
	μPD789026	4 K to 16 K			—							
	μPD789014	2 K to 4 K	2 ch	—						22 pins		
Small-scale, general- purpose applications and A/D function	μPD789217AY	16 K to 24 K	3 ch	1 ch	1 ch	1 ch	—	8 ch	2 ch [UART : 1 ch SMB : 1 ch]	31 pins	1.8 V	RC-oscillator version, on-chip EEPROM
	μPD789197AY											On-chip EEPROM
	μPD789177								1 ch (UART: 1 ch)			—
	μPD789167						8 ch	—				
	μPD789156	8 K to 16 K	1 ch		—		—	4 ch		20 pins		On-chip EEPROM
	μPD789146						4 ch	—				
	μPD789134A	2 K to 8 K					—	4 ch				RC-oscillator version
	μPD789124A						4 ch	—				
	μPD789114A						—	4 ch				—
	μPD789104A						4 ch	—				
Inverter control	μPD789842	8 K to 16 K	3 ch	Note	1 ch	1 ch	8 ch	—	1 ch (UART: 1 ch)	30 pins	4.0 V	—
LCD driving	μPD789830	24 K	1 ch	1 ch	1 ch	1 ch	—	—	1 ch (UART: 1 ch)	30 pins	2.7 V	—
	μPD789417A	12 K to 24 K	3 ch					7 ch		43 pins	1.8 V	
	μPD789407A							7 ch	—	25 pins		
	μPD789457	16 K to 24 K	2 ch				—	4 ch	2 ch (UART: 1 ch)			RC-oscillator version
	μPD789447						4 ch	—				
	μPD789437						—	4 ch				—
	μPD789427						4 ch	—				
	μPD789316	8 K to 16 K					—			23 pins		RC-oscillator version
	μPD789306											—
ASSP	μPD789800	8 K	2 ch	1 ch	—	1 ch	—	—	2 ch (USB: 1 ch)	31 pins	4.0 V	—
	μPD789840						4 ch		1 ch	29 pins	2.8 V	
	μPD789861	4 K		—			—		—	14 pins	1.8 V	RC-oscillator version
	μPD789860											—
IC card	μPD789810	6 K	—	—	—	1 ch	—	—	—	1 pin	2.7 V	On-chip EEPROM

1.6 Block Diagram



Remark Pin connections in parentheses are intended for the μ PD78F9046.

1.7 Functions

Product		μ PD789046	μ PD78F9046
Item			
Internal memory	ROM structure	Masked ROM	Flash memory
	ROM capacity	16 Kbytes	
	High-speed RAM	512 bytes	
Minimum instruction execution time		<ul style="list-style-type: none"> • 0.4/1.6 μs (operation with main system clock running at 5.0 MHz) • 122 μs (operation with subsystem clock running at 32.768 kHz) 	
General-purpose registers		8 bits \times 8 registers	
Instruction set		<ul style="list-style-type: none"> • 16-bit operations • Bit manipulations (such as set, reset, and test) 	
I/O ports		34 CMOS input/output pins	
Serial interface		Switchable between three-wire serial I/O and UART modes	
Timers		<ul style="list-style-type: none"> • 16-bit timer : 1 channel • 8-bit timer/event counter : 1 channel • Clock timer : 1 channel • Watchdog timer : 1 channel 	
Timer output		Two outputs	
Vectored interrupt sources	Maskable	Seven internal and four external interrupts	
	Nonmaskable	One internal interrupt	
Power supply voltage		$V_{DD} = 1.8$ to 5.5 V	
Operating ambient temperature		$T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$	
Package		44-pin plastic LQFP (10 \times 10 mm)	

The outline of the timer is as follows.

		16-Bit Timer	8-Bit Timer/Event Counter	Watch Timer	Watchdog Timer
Operating mode	Interval timer	–	1 channel	1 channel ^{Note 1}	1 channel ^{Note 2}
	External event counter	–	1 channel	–	–
Function	Timer output	1 output	1 output	–	–
	PWM output	–	1 output	–	–
	Square-wave output	–	1 output	–	–
	Buzzer output	1 output	–	–	–
	Capture	1 input	–	–	–
	Interrupt source	1	1	1	1

Notes 1. The watch timer can perform both watch timer and interval timer functions at the same time.

2. The watchdog timer provides the watchdog timer function and interval timer function. Use either of the functions.

CHAPTER 2 PIN FUNCTIONS

2.1 Pin Function List

(1) Port pins

Pin Name	I/O	Function	After Reset	Alternate Function
P00 to P07	I/O	Port 0 8-bit input/output port Can be set to either input or output in 1-bit units When used as an input port, whether the on-chip pull-up resistor is to be used can be specified by pull-up resistor option register 0 (PU0).	Input	—
P10 to P17	I/O	Port 1 8-bit input/output port Can be set to either input or output in 1-bit units When used as an input port, whether the on-chip pull-up resistor is to be used can be specified by pull-up resistor option register 0 (PU0).	Input	—
P20	I/O	Port 2 8-bit input/output port Can be set to either input or output in 1-bit units Whether the on-chip pull-up resistor is to be used can be specified by pull-up resistor option register B2 (PUB2).	Input	$\overline{\text{SCK20}}/\text{ASCK20}$
P21				SO20/TxD20
P22				SI20/RxD20
P23				$\overline{\text{SS20}}$
P24				INTP0
P25				INTP1
P26				INTP2/CPT90
P27				TI80/TO80
P30	I/O	Port 3 2-bit input/output port Can be set to either input or output in 1-bit units When used as an input port, whether the on-chip pull-up resistor is to be used can be specified by pull-up resistor option register 0 (PU0).	Input	TO90
P31				BZO90
P40 to P47	I/O	Port 4 8-bit input/output port Can be set to either input or output in 1-bit units When used as an input port, whether the on-chip pull-up resistor is to be used can be specified by pull-up resistor option register 0 (PU0).	Input	$\overline{\text{KR00}}$ to $\overline{\text{KR07}}$

(2) Non-port pins

Pin Name	I/O	Function	After Reset	Alternate Function
INTP0	Input	External interrupt input for which effective edges (rising and/or falling edges) can be set	Input	P24
INTP1				P25
INTP2				P26/CPT90
KR00 to KR07	Input	Detection of key return signal	Input	P40 to P47
SI20	Input	Serial data input to serial interface	Input	P22/RxD20
SO20	Output	Serial data output from serial interface	Input	P21/TxD20
SCK20	I/O	Serial clock input to serial interface	Input	P20/ASCK20
SS20	Input	Chip select input to serial interface	Input	P23
ASCK20	Input	Serial clock input to asynchronous serial interface	Input	P20/SCK20
RxD20	Input	Serial data input to asynchronous serial interface	Input	P22/SI20
TxD20	Output	Serial data output from asynchronous serial interface	Input	P21/SO20
TI80	Input	External count clock input to 8-bit timer (TM80)	Input	P27/TO80
TO80	Output	8-bit timer (TM80) output	Input	P27/TI80
TO90	Output	16-bit timer (TM90) output	Input	P30
BZO90	Output	16-bit timer (TM90) buzzer output	Input	P31
CPT90	Input	Capture edge input	Input	P26/INTP2
X1	Input	Connected to crystal for main system clock oscillation	–	–
X2	–		–	–
XT1	Input	Connected to crystal for subsystem clock oscillation	–	–
XT2	–		–	–
RESET	Input	System reset input	Input	–
VDD0	–	Positive supply voltage for ports	–	–
VDD1	–	Positive supply voltage (for circuits other than ports)	–	–
VSS0	–	Ground potential for ports	–	–
VSS1	–	Ground potential (for circuits other than ports)	–	–
IC0	–	This pin is internally connected. Connect this pin directly to the VSS0 or VSS1 pin.	–	–
VPP	–	This pin is used to set the flash memory programming mode and applies a high voltage when a program is written or verified. In normal operation mode, connect this pin directly to the VSS0 or VSS1 pin.	–	–

2.2 Description of Pin Functions

2.2.1 P00 to P07 (Port 0)

These pins constitute an 8-bit I/O port and can be set to input or output port mode in 1-bit units by using port mode register 0 (PM0). When these pins are used as an input port, an on-chip pull-up resistor can be used by setting pull-up resistor option register 0 (PU0).

2.2.2 P10 to P17 (Port 1)

These pins constitute an 8-bit I/O port. Can be set to input or output port mode in 1-bit units by using port mode register 1 (PM1). When these pins are used as an input port, an on-chip pull-up resistor can be used by setting pull-up resistor option register 0 (PU0).

2.2.3 P20 to P27 (Port 2)

These pins constitute an 8-bit I/O port. In addition, these pins provide a function to perform input/output to/from the timer, to input/output the data and clock of the serial interface, and to input the external interrupt.

Port 2 can be set to the following operation modes bit-wise.

(1) Port mode

In port mode, P20 to P27 function as an 8-bit I/O port. Port 2 can be set to input or output mode in 1-bit units by using port mode register 2 (PM2). For P20 to P27, whether to use on-chip pull-up resistors can be specified in 1-bit units by using pull-up resistor option register B2 (PUB2), regardless of the setting of port mode register 2 (PM2).

(2) Control mode

In this mode, P20 to P27 function as the timer input/output, the data input/output and the clock input/output of the serial interface, and the external interrupt input.

(a) TI80

This is the external clock input pin for the 8-bit timer/event counter.

(b) TO80

This is the timer output pin of the 8-bit timer/event counter.

(c) SI20, SO20

This is the serial data I/O pin of the serial interface.

(d) $\overline{\text{SCK20}}$

This is the serial clock I/O pin of the serial interface.

(e) $\overline{\text{SS20}}$

This is the chip select input pin of the serial interface.

(f) RxD20, TxD20

These are the serial data I/O pins of the asynchronous serial interface.

(g) ASCK20

This is the serial clock input pin of the asynchronous serial interface.

(h) CPT90

This is the capture edge input pin of the 16-bit timer counter.

(i) INTP0 to INTP2

These are external interrupt input pins for which the valid edge (rising edge, falling edge, and both the rising and falling edges) can be specified.

Caution When using P20 to P27 as serial interface pins, the input/output mode and output latch must be set according to the functions to be used. For details of the setting, see Table 10-2.

2.2.4 P30, P31 (Port 3)

These pins constitute a 2-bit I/O port. In addition, these pins function as the timer output and the buzzer output. Port 3 can be set to the following operation modes bit-wise.

(1) Port mode

In port mode, P30 and P31 function as a 2-bit I/O port. Port 3 can be set to input or output mode in 1-bit units by using port mode register 3 (PM3). When this port is used as an input port, an on-chip pull-up resistor can be used by setting pull-up resistor option register 0 (PU0).

(2) Control mode

In this mode, P30 and P31 function as the timer output and the buzzer output.

(a) TO90

This is the output pin of the 16-bit timer counter.

(b) BZO90

This is the buzzer output pin of the 16-bit timer counter.

2.2.5 P40 to P47 (Port 4)

These pins constitute an 8-bit I/O port. In addition, they also function as key return signal detection pins. Port 4 can be set to the following operation modes bit-wise.

(1) Port mode

In port mode, P40 to P47 function as an 8-bit I/O port. Port 4 can be set to input or output mode in 1-bit units by using port mode register 4 (PM4). When this port is used as an input port, an on-chip pull-up resistor can be used by setting pull-up resistor option register 0 (PU0).

(2) Control mode

In this mode, P40 to P47 function as key return signal detection pins ($\overline{KR00}$ to $\overline{KR07}$).

2.2.6 RESET

An active-low system reset signal is input to this pin.

2.2.7 X1, X2

These pins are used to connect a crystal resonator for main system clock oscillation.

To supply an external clock, input the clock to X1 and input the inverted signal to X2.

2.2.8 XT1, XT2

These pins are used to connect a crystal resonator for subsystem clock oscillation.

To supply an external clock, input the clock to XT1 and input the inverted signal to XT2.

2.2.9 V_{DD0}, V_{DD1}

V_{DD0} supplies positive power to the ports.

V_{DD1} supplies positive power to circuits other than those of the ports.

2.2.10 V_{SS0}, V_{SS1}

V_{SS0} is the ground pin for the ports.

V_{SS1} is the ground pin for circuits other than those of the ports.

2.2.11 V_{PP} (μPD78F9046 only)

A high voltage should be applied to this pin when the flash memory programming mode is set and when the program is written or verified.


Directly connect this pin to V_{SS0} or V_{SS1} in normal operation mode.

2.2.12 IC0 (masked ROM version only)

The IC0 (Internally Connected) pin is used to set the μPD789046 to test mode before shipment. In normal operation mode, directly connect this pin to the V_{SS0} or V_{SS1} pin with as short a wiring length as possible.

If a potential difference is generated between the IC0 pin and V_{SS0} or V_{SS1} pin due to a long wiring length between the IC0 pin and V_{SS0} or V_{SS1} pin or an external noise superimposed on the IC0 pin, a user program may not run correctly.

- Directly connect the IC0 pin to the V_{SS0} or V_{SS1} pin.



2.3 Pin Input/Output Circuits and Handling of Unused Pins


Table 2-1 lists the types of input/output circuits for each pin and explains how unused pins are handled.

Figure 2-1 shows the configuration of each type of input/output circuit.

★ **Table 2-1. Type of Input/Output Circuit for Each Pin and Handling of Unused Pins**

Pin Name	I/O Circuit Type	I/O	Recommended Connection of Unused Pins
P00 to P07	5-H	I/O	Input: Connect these pins to the V_{DD0} , V_{DD1} , V_{SS0} , or V_{SS1} pin via respective resistors. Output: Leave these pins open.
P10 to P17			
P20/ $\overline{\text{SCK20}}$ / $\overline{\text{ASCK20}}$	8-C		
P21/ $\overline{\text{SO20}}$ / $\overline{\text{TxD20}}$			
P22/ $\overline{\text{SI20}}$ / $\overline{\text{RxD20}}$			
P23/ $\overline{\text{SS20}}$			
P24/ $\overline{\text{INTP0}}$			
P25/ $\overline{\text{INTP1}}$			
P26/ $\overline{\text{INTP2}}$ / $\overline{\text{CPT90}}$			
P27/ $\overline{\text{TI80}}$ / $\overline{\text{TO80}}$			
P30/ $\overline{\text{TO90}}$	5-H		
P31/ $\overline{\text{BZO90}}$			
P40/ $\overline{\text{KR00}}$ to P47/ $\overline{\text{KR07}}$	8-C		
XT1	–	Input	Connect this pin to the V_{SS0} or V_{SS1} pin.
XT2		–	Leave this pin open.
$\overline{\text{RESET}}$	2	Input	–
IC0 (masked ROM version)	–	–	Connect these pins directly to the V_{SS0} or V_{SS1} pin.
V_{PP} (flash memory version)			

Figure 2-1. Pin Input/Output Circuits



[MEMO]

CHAPTER 3 CPU ARCHITECTURE

3.1 Memory Space

The μ PD789046 Subseries can each access up to 64 Kbytes of memory space. Figures 3-1 and 3-2 show the memory maps.

Figure 3-1. Memory Map (μ PD789046)





Figure 3-2. Memory Map (μ PD78F9046)



3.1.1 Internal program memory space

The internal program memory space stores programs and table data. This space is usually addressed by the program counter (PC).

The μ PD789046 Subseries provide the following internal ROMs (or flash memory) containing the following capacities.

Table 3-1. Internal ROM Capacity

Part Number	Internal ROM	
	Structure	Capacity
μ PD789046	Masked ROM	16,384 \times 8 bits
μ PD78F9046	Flash memory	16,384 \times 8 bits

The following areas are allocated to the internal program memory space:

(1) Vector table area

A 26-byte area of addresses 0000H to 0019H is reserved as a vector table area. This area stores program start addresses to be used when branching by the $\overline{\text{RESET}}$ input or an interrupt request generation. Of a 16-bit program address, the lower 8 bits are stored in an even address, and the higher 8 bits are stored in an odd address.

Table 3-2. Vector Table

Vector Table Address	Interrupt Request	Vector Table Address	Interrupt Request
0000H	$\overline{\text{RESET}}$ input	000EH	INTST20
0004H	INTWDT	0010H	INTWT
0006H	INTP0	0012H	INTWTI
0008H	INTP1	0014H	INTTM80
000AH	INTP2	0016H	INTTM90
000CH	INTSR20/INTCSI20	0018H	INTKR00

(2) CALLT instruction table area

In a 64-byte area of addresses 0040H to 007FH, the subroutine entry address of a 1-byte call instruction (CALLT) can be stored.

3.1.2 Internal data memory (internal high-speed RAM) space

The μ PD789046 Subseries provide 512-byte internal high-speed RAM.

The internal high-speed RAM can also be used as a stack memory.

3.1.3 Special function register (SFR) area

Special function registers (SFRs) of on-chip peripheral hardware are allocated to an area of FF00H to FFFFH (see **Table 3-3**).

3.1.4 Data memory addressing

Each of the μ PD789046 Subseries is provided with a wide range of addressing modes to make memory manipulation as efficient as possible. A data memory area (FD00H to FFFFH) can be accessed using a unique addressing mode according to its use, such as a special function register (SFR). Figures 3-3 and 3-4 illustrate the data memory addressing modes.

Figure 3-3. Data Memory Addressing Modes (μ PD789046)





Figure 3-4. Data Memory Addressing Modes (μ PD78F9046)



3.2 Processor Registers

The μ PD789046 Subseries provide the following on-chip processor registers:

3.2.1 Control registers

The control registers have special functions to control the program sequence statuses and stack memory. The control registers include a program counter, a program status word, and a stack pointer.


(1) Program counter (PC)

The program counter is a 16-bit register which holds the address information of the next program to be executed.

In normal operation, the PC is automatically incremented according to the number of bytes of the instruction to be fetched. When a branch instruction is executed, immediate data or register contents are set.

$\overline{\text{RESET}}$ input sets the reset vector table values at addresses 0000H and 0001H to the program counter.

Figure 3-5. Program Counter Configuration




(2) Program status word (PSW)

The program status word is an 8-bit register consisting of various flags to be set/reset by instruction execution.

Program status word contents are automatically stacked upon interrupt request generation or PUSH PSW instruction execution and are automatically restored upon execution of the RETI and POP PSW instructions.

$\overline{\text{RESET}}$ input sets PSW to 02H.

Figure 3-6. Program Status Word Configuration



(a) Interrupt enable flag (IE)

This flag controls interrupt request acknowledge operations of the CPU.

When IE = 0, the interrupt disabled (DI) status is set. All interrupt requests except non-maskable interrupt are disabled.

When IE = 1, the interrupt enabled (EI) status is set. Interrupt request acknowledgment is controlled with an interrupt mask flag for various interrupt sources.

This flag is reset to 0 upon DI instruction execution or interrupt acknowledgment and is set to 1 upon EI instruction execution.

(b) Zero flag (Z)

When the operation result is zero, this flag is set to 1. It is reset to 0 in all other cases.

(c) Auxiliary carry flag (AC)

If the operation result has a carry from bit 3 or a borrow at bit 3, this flag is set to 1. It is reset to 0 in all other cases.


(d) Carry flag (CY)

This flag stores overflow and underflow that have occurred upon add/subtract instruction execution. It stores the shift-out value upon rotate instruction execution and functions as a bit accumulator during bit operation instruction execution.

(3) Stack pointer (SP)

This is a 16-bit register to hold the start address of the memory stack area. Only the internal high-speed RAM area can be set as the stack area.

Figure 3-7. Stack Pointer Configuration



The SP is decremented ahead of writing (saving) to the stack memory and is incremented after reading (restoring) from the stack memory.

Each stack operation saves/restores data as shown in Figures 3-8 and 3-9.

Caution Since **RESET** input makes SP contents undefined, be sure to initialize the SP before instruction execution.

Figure 3-8. Data to be Saved to Stack Memory





Figure 3-9. Data to be Restored from Stack Memory



3.2.2 General-purpose registers


A general-purpose register consists of eight 8-bit registers (X, A, C, B, E, D, L, and H).

In addition that each register can be used as an 8-bit register, two 8-bit registers in pairs can be used as a 16-bit register (AX, BC, DE, and HL).


They can be described in terms of functional names (X, A, C, B, E, D, L, H, AX, BC, DE, and HL) and absolute names (R0 to R7 and RP0 to RP3).

Figure 3-10. General-Purpose Register Configuration

(a) Absolute Names



(b) Functional Names



3.2.3 Special function register (SFR)

Unlike a general-purpose register, each special function register has a special function.

It is allocated in the 256-byte area FF00H to FFFFH.

The special function register can be manipulated, like the general-purpose register, with the operation, transfer, and bit manipulation instructions. Manipulatable bit units (1, 8, and 16) differ depending on the special function register type.

Each manipulation bit unit can be specified as follows.

- 1-bit manipulation
Describes a symbol reserved with assembler for the 1-bit manipulation instruction operand (sfr.bit). This manipulation can also be specified with an address.
- 8-bit manipulation
Describes a symbol reserved with assembler for the 8-bit manipulation instruction operand (sfr). This manipulation can also be specified with an address.
- 16-bit manipulation
Describes a symbol reserved with assembler for the 16-bit manipulation instruction operand. When specifying an address, describe an even address.

Table 3-3 lists the special function registers. The meanings of the symbols in this table are as follows:

- Symbol
Indicates the addresses of the implemented special function registers. The symbols shown in this column are the reserved words of the assembler, and have already been defined in the header file called "sfrbit.h" of C compiler. Therefore, these symbols can be used as instruction operands if assembler or integrated debugger is used.
- R/W
Indicates whether the special function register can be read or written.
R/W : Read/write
R : Read only
W : Write only
- Number of bits manipulated simultaneously
Indicates the bit units (1, 8, and 16) in which the special function register can be manipulated.
- After reset
Indicates the status of the special function register when the $\overline{\text{RESET}}$ signal is input.

Table 3-3. Special Function Registers (1/2)

Address	Special Function Register (SFR) Name	Symbol	R/W	Number of Bits Manipulated Simultaneously			After Reset
				1 Bit	8 Bits	16 Bits	
FF00H	Port 0	P0	R/W	O	O	–	00H
FF01H	Port 1	P1		O	O	–	
FF02H	Port 2	P2		O	O	–	
FF03H	Port 3	P3		O	O	–	
FF04H	Port 4	P4		O	O	–	
FF16H	16-bit compare register 90	CR90	W	–	O ^{Note 1}	O ^{Note 2}	FFFFH
FF17H							
FF18H	16-bit timer counter 90	TM90	R	–	O ^{Note 1}	O ^{Note 2}	0000H
FF19H							
FF1AH	16-bit capture register 90	TCP90		–	O ^{Note 1}	O ^{Note 2}	Undefined
FF1BH							
FF20H	Port mode register 0	PM0	R/W	O	O	–	FFH
FF21H	Port mode register 1	PM1		O	O	–	
FF22H	Port mode register 2	PM2		O	O	–	
FF23H	Port mode register 3	PM3		O	O	–	
FF24H	Port mode register 4	PM4		O	O	–	
FF32H	Pull-up resistor option register B2	PUB2		O	O	–	00H
FF42H	Timer clock selection register 2	TCL2		–	O	–	
FF48H	16-bit timer mode control register 90	TMC90		O	O	–	
FF49H	Buzzer output control register 90	BZC90		O	O	–	
FF4AH	Watch timer mode control register	WTM		O	O	–	
FF50H	8-bit compare register 80	CR80	W	–	O	–	Undefined
FF51H	8-bit timer counter 80	TM80	R	–	O	–	00H
FF53H	8-bit timer mode control register 80	TMC80	R/W	O	O	–	
FF70H	Asynchronous serial interface mode register 20	ASIM20		O	O	–	
FF71H	Asynchronous serial interface status register 20	ASIS20	R	O	O	–	
FF72H	Serial operation mode register 20	CSIM20	R/W	O	O	–	
FF73H	Baud rate generator control register 20	BRGC20		–	O	–	

Notes 1. CR90, TM90, and TCP90 are designed only for 16-bit access. In direct addressing, however, 8-bit access can also be performed.

2. 16-bit access is allowed only in short direct addressing.

Table 3-3. Special Function Registers (2/2)

Address	Special Function Register (SFR) Name	Symbol		R/W	Number of Bits Manipulated Simultaneously			After Reset
					1 Bit	8 Bits	16 Bits	
FF74H	Transmission shift register 20	TXS20	SIO20	W	–	O	–	FFH
	Reception buffer register 20	RXB20		R	–	O	–	Undefined
FFE0H	Interrupt request flag register 0	IF0	R/W		O	O	–	00H
FFE1H	Interrupt request flag register 1	IF1			O	O	–	
FFE4H	Interrupt mask flag register 0	MK0			O	O	–	FFH
FFE5H	Interrupt mask flag register 1	MK1			O	O	–	
FFECH	External interrupt mode register 0	INTM0			–	O	–	00H
FFF0H	Suboscillation mode register	SCKM			O	O	–	
FFF2H	Subclock control register	CSS			O	O	–	
FFF5H	Key return mode register 00	KRM00			O	O	–	
FFF7H	Pull-up resistor option register 0	PU0			O	O	–	
FFF9H	Watchdog timer mode register	WDTM			O	O	–	
FFFAH	Oscillation settling time selection register	OSTS			–	O	–	04H
FFFBH	Processor clock control register	PCC			O	O	–	02H

3.3 Instruction Address Addressing

An instruction address is determined by program counter (PC) contents. PC contents are normally incremented (+1 for each byte) automatically according to the number of bytes of an instruction to be fetched each time another instruction is executed. When a branch instruction is executed, the branch destination address information is set to the PC to branch by the following addressing (for details of each instruction, refer to **78K/0S Series User's Manual — Instruction (U11047E)**).


3.3.1 Relative addressing

[Function]

The value obtained by adding 8-bit immediate data (displacement value: jdisp8) of an instruction code to the start address of the following instruction is transferred to the program counter (PC) to branch. The displacement value is treated as signed two's complement data (-128 to +127) and bit 7 becomes a sign bit. In other words, the range of branch in relative addressing is between -128 and +127 of the start address of the following instruction.

This function is carried out when the BR \$addr16 instruction or a conditional branch instruction is executed.

[Illustration]




3.3.2 Immediate addressing

[Function]

Immediate data in the instruction word is transferred to the program counter (PC) to branch.
This function is carried out when the CALL !addr16 and BR !addr16 instructions are executed.
CALL !addr16 and BR !addr16 instructions can be used to branch to all the memory spaces.

[Illustration]

In case of CALL !addr16 and BR !addr16 instructions




3.3.3 Table indirect addressing

[Function]

Table contents (branch destination address) of the particular location to be addressed by the immediate data of an instruction code from bit 1 to bit 5 are transferred to the program counter (PC) to branch.

Table indirect addressing is carried out when the CALLT [addr5] instruction is executed. This instruction can be used to branch to all the memory spaces according to the address stored in the memory table 40H to 7FH.

[Illustration]




3.3.4 Register addressing

[Function]

Register pair (AX) contents to be specified with an instruction word are transferred to the program counter (PC) to branch.

This function is carried out when the BR AX instruction is executed.

[Illustration]



3.4 Operand Address Addressing

The following methods (addressing) are available to specify the register and memory which undergo manipulation during instruction execution.

3.4.1 Direct addressing

[Function]

The memory indicated by immediate data in an instruction word is directly addressed.

[Operand format]


Identifier	Description
addr16	Label or 16-bit immediate data

[Description example]

MOV A, !FE00H; When setting !addr16 to FE00H

Instruction Code	0	0	1	0	1	0	0	1	OP Code
	0	0	0	0	0	0	0	0	00H
	1	1	1	1	1	1	1	0	FEH

[Illustration]



3.4.2 Short direct addressing

[Function]

The memory to be manipulated in the fixed space is directly addressed with 8-bit data in an instruction word.

The fixed space where this addressing is applied is the 256-byte space FE20H to FF1FH. An internal high-speed RAM and a special function register (SFR) are mapped at FE20H to FEFFH and FF00H to FF1FH, respectively.

The SFR area (FF00H to FF1FH) where short direct addressing is applied is a part of all SFR areas. In this area, ports which are frequently accessed in a program and a compare register of the timer counter are mapped, and these SFRs can be manipulated with a small number of bytes and clocks.


When 8-bit immediate data is at 20H to FFH, bit 8 of an effective address is set to 0. When it is at 00H to 1FH, bit 8 is set to 1. See [Illustration] below.

[Operand format]


Identifier	Description
saddr	Label or FE20H to FF1FH immediate data
saddrp	Label or FE20H to FF1FH immediate data (even address only)

[Description example]

MOV FE90H, #50H; When setting saddr to FE90H and the immediate data to 50H



[Illustration]



When 8-bit immediate data is 20H to FFH, $\alpha = 0$.
When 8-bit immediate data is 00H to 1FH, $\alpha = 1$.

3.4.3 Special function register (SFR) addressing

[Function]

The memory-mapped special function register (SFR) is addressed with 8-bit immediate data in an instruction word.

This addressing is applied to the 240-byte spaces FF00H to FFCFH and FFE0H to FFFFH. However, the SFR mapped at FF00H to FF1FH can also be accessed with short direct addressing.

[Operand format]


Identifier	Description
sfr	Special function register name

[Description example]

MOV PM0, A; When selecting PM0 for sfr

Instruction Code	1	1	1	0	0	1	1	1
	0	0	1	0	0	0	0	0

[Illustration]



3.4.4 Register addressing

[Function]

The general-purpose register is accessed as an operand.

The general-purpose register to be accessed is specified with register specify code and functional name in the instruction code.

Register addressing is carried out when an instruction with the following operand format is executed. When an 8-bit register is specified, one of the eight registers is specified with 3 bits in the instruction code.


[Operand format]

Identifier	Description
r	X, A, C, B, E, D, L, H
rp	AX, BC, DE, HL


'r' and 'rp' can be described with absolute names (R0 to R7 and RP0 to RP3) as well as function names (X, A, C, B, E, D, L, H, AX, BC, DE, and HL).

[Description example]

MOV A, C; When selecting the C register for r



INCW DE; When selecting the DE register pair for rp



3.4.5 Register indirect addressing

[Function]

The memory is addressed with the contents of the register pair specified as an operand. The register pair to be accessed is specified with the register pair specify code in the instruction code. This addressing can be carried out for all the memory spaces.

[Operand format]


Identifier	Description
—	[DE], [HL]

[Description example]

MOV A, [DE]; When selecting register pair [DE]

Instruction Code	0	0	1	0	1	0	1	1
------------------	---	---	---	---	---	---	---	---

[Illustration]



3.4.6 Based addressing

[Function]

8-bit immediate data is added to the contents of the base register, that is, the HL register pair, and the sum is used to address the memory. Addition is performed by expanding the offset data as a positive number to 16 bits. A carry from the 16th bit is ignored. This addressing can be carried out for all the memory spaces.

[Operand format]

Identifier	Description
—	[HL+byte]

[Description example]

MOV A, [HL+10H]; When setting byte to 10H

Instruction Code	0	0	1	0	1	1	0	1
	0	0	0	1	0	0	0	0

3.4.7 Stack addressing

[Function]

The stack area is indirectly addressed with the stack pointer (SP) contents.

This addressing method is automatically employed when the PUSH, POP, subroutine call, and RETURN instructions are executed or the register is saved/reset upon generation of an interrupt request.

Stack addressing can be used to access the internal high-speed RAM area only.

[Description example]

In the case of PUSH DE

Instruction Code	1	0	1	0	1	0	1	0
------------------	---	---	---	---	---	---	---	---

[MEMO]

CHAPTER 4 PORT FUNCTIONS

4.1 Port Functions

The μ PD789046 Subseries is provided with the ports shown in Figure 4-1. These ports are used to enable several types of control. Table 4-1 lists the functions of each port.

These ports, while originally designed as digital input/output ports, have alternate functions, as summarized in **Section 2.1**.

Figure 4-1. Port Types




Table 4-1. Port Functions

Pin Name	I/O	Function	After Reset	Alternate Function
P00 to P07	I/O	Port 0 8-bit input/output port Can be set to either input or output in 1-bit units When used as an input port, whether the on-chip pull-up resistor is to be used can be specified by pull-up resistor option register 0 (PU0).	Input	—
P10 to P17	I/O	Port 1 8-bit input/output port Can be set to either input or output in 1-bit units When used as an input port, whether the on-chip pull-up resistor is to be used can be specified by pull-up resistor option register 0 (PU0).	Input	—
P20	I/O	Port 2 8-bit input/output port Can be set to either input or output in 1-bit units Whether the on-chip pull-up resistor is to be used can be specified by pull-up resistor option register B2 (PUB2).	Input	SCK20/ASCK20
P21				SO20/TxD20
P22				SI20/RxD20
P23				SS20
P24				INTP0
P25				INTP1
P26				INTP2/CPT90
P27				TI80/TO80
P30	I/O	Port 3 2-bit input/output port Can be set to either input or output in 1-bit units When used as an input port, whether the on-chip pull-up resistor is to be used can be specified by pull-up resistor option register 0 (PU0).	Input	TO90
P31				BZO90
P40 to P47	I/O	Port 4 8-bit input/output port Can be set to either input or output in 1-bit units When used as an input port, whether the on-chip pull-up resistor is to be used can be specified by pull-up resistor option register 0 (PU0).	Input	$\overline{\text{KR00}}$ to $\overline{\text{KR07}}$

4.2 Port Configuration

Ports have the following hardware configuration.

Table 4-2. Configuration of Port

Parameter	Configuration
Control register	Port mode registers (PMm: m = 0 to 4) Pull-up resistor option register 0 (PU0) Pull-up resistor option register B2 (PUB2)
Port	Total: 34 (CMOS input/output: 34)
Pull-up resistor	Total: 34 (software control: 34)


4.2.1 Port 0

This is an 8-bit I/O port with an output latch. Port 0 can be set to input or output mode in 1-bit units by using port mode register 0 (PM0). When pins P00 to P07 are used as input port pins, on-chip pull-up resistors can be connected in 8-bit units by using pull-up resistor option register 0 (PU0).

RESET input sets port 0 to input mode.

Figure 4-2 shows a block diagram of port 0.

Figure 4-2. Block Diagram of P00 to P07



PU0 : Pull-up resistor option register 0

PM : Port mode register

RD : Port 0 read signal

WR : Port 0 write signal


4.2.2 Port 1

This is an 8-bit I/O port with an output latch. Port 1 can be set to input or output mode in 1-bit units by using port mode register 1 (PM1). When the P10 to P17 pins are used as input port pins, on-chip pull-up resistors can be connected in 8-bit units by using pull-up resistor option register 0 (PU0).

$\overline{\text{RESET}}$ input sets port 1 to input mode.

Figure 4-3 shows a block diagram of port 1.

Figure 4-3. Block Diagram of P10 to P17



PU0 : Pull-up resistor option register 0

PM : Port mode register

RD : Port 1 read signal

WR : Port 1 write signal

4.2.3 Port 2

This is an 8-bit I/O port with output latches. Port 2 can be set to input or output mode in 1-bit units by using port mode register 2 (PM2). For pins P20 to P27, on-chip pull-up resistors can be connected in 1-bit units by using pull-up resistor option register B2 (PUB2).


The port is also used as a data I/O and clock I/O to and from the serial interface, timer I/O, and external interrupt input.

$\overline{\text{RESET}}$ input sets port 2 to input mode.

Figures 4-4 through 4-8 show block diagrams of port 2.

Caution When using the pins of port 2 as the serial interface, the I/O and output latches must be set according to the function to be used. For details of the settings, see Table 10-2.

Figure 4-4. Block Diagram of P20




PUB2 : Pull-up resistor option register B2

PM : Port mode register

RD : Port 2 read signal

WR : Port 2 write signal




PM : Port mode register

RD : Port 2 read signal


WR : Port 2 write signal

Figure 4-6. Block Diagram of P22 and P24 to P26



PUB2 : Pull-up resistor option register B2
 PM : Port mode register
 RD : Port 2 read signal
 WR : Port 2 write signal

Figure 4-7. Block Diagram of P23




PUB2 : Pull-up resistor option register B2

PM : Port mode register

RD : Port 2 read signal

WR : Port 2 write signal

Figure 4-8. Block Diagram of P27



PUB2 : Pull-up resistor option register B2

PM : Port mode register

RD : Port 2 read signal

WR : Port 2 write signal

4.2.4 Port 3


This is a 2-bit I/O port with output latches. Port 3 can be set to input or output mode in 1-bit units by using port mode register 3 (PM3). When P30 and P31 are used as input port pins, on-chip pull-up resistors can be connected in 2-bit units by using pull-up resistor option register 0 (PU0).

The port is also used as timer output and buzzer output.

RESET input sets port 3 to input mode.

Figure 4-9 shows a block diagram of port 3.

Figure 4-9. Block Diagram of P30 and P31



- PU0 : Pull-up resistor option register 0
- PM : Port mode register
- RD : Port 3 read signal
- WR : Port 3 write signal

4.2.5 Port 4

This is an 8-bit I/O port with output latches. Port 4 can be set to input or output mode in 1-bit units by using port mode register 4 (PM4). When P40 to P47 are used as input port pins, on-chip pull-up resistors can be connected in 8-bit units by using the pull-up resistor option register 0 (PU0).


The port is also used as the key return input.

$\overline{\text{RESET}}$ input sets port 4 to input mode.

Figure 4-10 shows a block diagram of port 4.

Caution When using port 4 for the key return function, it is necessary to set key return mode register 00 (KRM00). For details of the settings, see Section 11.3 (5).

Figure 4-10. Block Diagram of P40 to P47



KRM00 : Key return mode register 00
 PU0 : Pull-up resistor option register 0
 PM : Port mode register
 RD : Port 4 read signal
 WR : Port 4 write signal

4.3 Port Function Control Registers

The following two types of registers are used to control the ports.

- Port mode registers (PM0 to PM4)
- Pull-up resistor option registers (PU0 and PUB2)

(1) Port mode registers (PM0 to PM4)

The port mode registers separately set each port bit to either input or output.

Each port mode register is set with a 1-bit or 8-bit memory manipulation instruction.

$\overline{\text{RESET}}$ input writes FFH into the port mode registers.

When port pins are used for alternate functions, the corresponding port mode register and output latch must be set or reset as described in Table 4-3.

Caution When port 2 is acting as an output port, and its output level is changed, an interrupt request flag is set, because this port is also used as the input for an external interrupt. To use port 2 in output mode, therefore, the interrupt mask flag must be set to 1 in advance.

Table 4-3. Port Mode Register and Output Latch Settings for Using Alternate Functions

Pin Name	Alternate Function		PM $\times\times$	P $\times\times$
	Name	Input/Output		
P24	INTP0	Input	1	×
P25	INTP1	Input	1	×
P26	INTP2	Input	1	×
	CPT90	Input	1	×
P27	TI80	Input	1	×
	TO80	Output	0	0
P30	TO90	Output	0	0
P31	BZO90	Output	0	0
P40 to P47 ^{Note}	$\overline{\text{KR00}}$ to $\overline{\text{KR07}}$	Input	1	×

Note When an alternate function is used, set key return mode register 00 (KRM00) to 1 (see **Section 11.3 (5)**).

Caution When using the pins of port 2 as the serial interface, the I/O or output latch must be set according to the function to be used. For details of the settings, see Table 10-2.

Remark × : Don't care
 PM $\times\times$: Port mode register
 P $\times\times$: Port output latch

Figure 4-11. Format of Port Mode Register

Symbol	7	6	5	4	3	2	1	0	Address	After Reset	R/W
PM0	PM07	PM06	PM05	PM04	PM03	PM02	PM01	PM00	FF20H	FFH	R/W
PM1	PM17	PM16	PM15	PM14	PM13	PM12	PM11	PM10	FF21H	FFH	R/W
PM2	PM27	PM26	PM25	PM24	PM23	PM22	PM21	PM20	FF22H	FFH	R/W
PM3	1	1	1	1	1	1	PM31	PM30	FF23H	FFH	R/W
PM4	PM47	PM46	PM45	PM44	PM43	PM42	PM41	PM40	FF24H	FFH	R/W
PMmn	Pmn Pin Input/Output Mode Selection <div> <div>m = 0 to 2, 4 : n = 0 to 7</div> <div>m = 3 : n = 0, 1</div> </div>										
0	Output mode (output buffer ON)										
1	Input mode (output buffer OFF)										

(2) Pull-up resistor option register 0 (PU0)

Pull-up resistor option register 0 (PU0) sets whether an on-chip pull-up resistor on port 0, 1, 3, or 4 is used. On the port which is specified to use the on-chip pull-up resistor in PU0, the pull-up resistor can be internally used only for the bits set to input mode. No on-chip pull-up resistors can be used for the bits set to output mode regardless of the setting of PU0. On-chip pull-up resistors cannot be used even when the pins are used as the alternate-function output pins.

PU0 is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input clears PU0 to 00H.

Figure 4-12. Format of Pull-Up Resistor Option Register 0

Symbol	7	6	5	<4>	<3>	2	<1>	<0>	Address	After Reset	R/W
PU0	0	0	0	PU04	PU03	0	PU01	PU00	FFF7H	00H	R/W
PU0m	Pm On-Chip Pull-Up Resistor Selection (m = 0, 1, 3, 4)										
0	On-chip pull-up resistor not used										
1	On-chip pull-up resistor used										

Caution Bits 2 and 5 to 7 must all be set to 0.

(3) Pull-up resistor option register B2 (PUB2)

This register specifies whether an on-chip pull-up resistor connected to each pin of port 2 is used. The pin for which use of an on-chip pull-up resistor is specified by PUB2 can use a pull-up register internally, regardless of the setting of the port mode register.

PUB2 is set with a 1-bit or 8-bit memory manipulation instruction.

$\overline{\text{RESET}}$ input clears this register to 00H.

Figure 4-13. Format of Pull-Up Resistor Option Register B2

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>	Address	After Reset	R/W
PUB2	PUB27	PUB26	PUB25	PUB24	PUB23	PUB22	PUB21	PUB20	FF32H	00H	R/W

PUB2n	P2n On-Chip Pull-Up Resistor Selection (n = 0 to 7)
0	On-chip pull-up resistor not used
1	On-chip pull-up resistor used

4.4 Operation of Port Functions

The operation of a port differs depending on whether the port is set to input or output mode, as described below.

4.4.1 Writing to I/O port

(1) In output mode

A value can be written to the output latch of a port by using a transfer instruction. The contents of the output latch can be output from the pins of the port.

The data once written to the output latch is retained until new data is written to the output latch.

(2) In input mode

A value can be written to the output latch by using a transfer instruction. However, the status of the port pin is not changed because the output buffer is OFF.

The data once written to the output latch is retained until new data is written to the output latch.

Caution A 1-bit memory manipulation instruction is executed to manipulate one bit of a port. However, this instruction accesses the port in 8-bit units. When this instruction is executed to manipulate a bit of a port consisting both of inputs and outputs, therefore, the contents of the output latch of the pin that is set to input mode and not subject to manipulation become undefined.

4.4.2 Reading from I/O port

(1) In output mode

The contents of the output latch can be read by using a transfer instruction. The contents of the output latch are not changed.

(2) In input mode

The status of a pin can be read by using a transfer instruction. The contents of the output latch are not changed.

4.4.3 Arithmetic operation of I/O port

(1) In output mode

An arithmetic operation can be performed with the contents of the output latch. The result of the operation is written to the output latch. The contents of the output latch are output from the port pins.

The data once written to the output latch is retained until new data is written to the output latch.

(2) In input mode

The contents of the output latch become undefined. However, the status of the pin is not changed because the output buffer is OFF.

Caution A 1-bit memory manipulation instruction is executed to manipulate one bit of a port. However, this instruction accesses the port in 8-bit units. When this instruction is executed to manipulate a bit of a port consisting both of inputs and outputs, therefore, the contents of the output latch of the pin that is set to input mode and not subject to manipulation become undefined.

[MEMO]

CHAPTER 5 CLOCK GENERATION CIRCUIT

5.1 Clock Generation Circuit Functions

The clock generation circuit generates the clock to be supplied to the CPU and peripheral hardware.

The following two types of system clock oscillators are used.

- **Main system clock oscillator**

This circuit oscillates at 1.0 to 5.0 MHz. Oscillation can be stopped by executing the STOP instruction or setting the processor clock control register (PCC).

- **Subsystem clock oscillator**

This circuit oscillates at 32.768 kHz. Oscillation can be stopped by setting the subclock control register (CSS).


5.2 Clock Generation Circuit Configuration

The clock generation circuit consists of the following items of hardware.

Table 5-1. Configuration of Clock Generation Circuit

Item	Configuration
Control register	Processor clock control register (PCC) Suboscillation mode register (SCKM) Subclock control register (CSS)
Oscillator	Main system clock oscillator Subsystem clock oscillator

Figure 5-1. Block Diagram of Clock Generation Circuit



5.3 Registers Controlling Clock Generation Circuit

The clock generation circuit is controlled by the following registers:

- Processor clock control register (PCC)
- Suboscillation mode register (SCKM)
- Subclock control register (CSS)

(1) Processor clock control register (PCC)

PCC selects the CPU clock and the ratio of division.

PCC is set with a 1-bit or 8-bit memory manipulation instruction.

$\overline{\text{RESET}}$ input sets PCC to 02H.

Figure 5-2. Format of Processor Clock Control Register

Symbol	7	6	5	4	3	2	1	0	Address	After Reset	R/W
PCC	MCC	0	0	0	0	0	PCC1	0	FFFBH	02H	R/W

MCC	Control of Main System Clock Oscillator Operation
0	Operation enabled
1	Operation disabled

CSS0	PCC1	CPU Clock (f_{CPU}) Selection ^{Note}
0	0	f_x (0.2 μs)
0	1	$f_x/2^2$ (0.8 μs)
1	0	$f_{\text{XT}}/2$ (61 μs)
1	1	

Note The CPU clock is selected according to a combination of the PCC1 flag in the processor clock control register (PCC) and the CSS0 flag in the subclock control register (CSS). See **Section 5.3 (3)**.

Cautions 1. Bits 0 and 2 to 6 must all be set to 0.

2. MCC can be set only when the subsystem clock has been selected as the CPU clock.

Remarks 1. f_x : Main system clock oscillation frequency

2. f_{XT} : Subsystem clock oscillation frequency

3. The parenthesized values apply to operation at $f_x = 5.0 \text{ MHz}$ or $f_{\text{XT}} = 32.768 \text{ kHz}$.

4. Minimum instruction execution time: $2f_{\text{CPU}}$

• $f_{\text{CPU}} = 0.2 \mu\text{s}$: 0.4 μs

• $f_{\text{CPU}} = 0.8 \mu\text{s}$: 1.6 μs

• $f_{\text{CPU}} = 61 \mu\text{s}$: 122 μs

(2) **Suboscillation mode register (SCKM)**

SCKM specifies whether to use a feedback resistor for the subsystem clock, and controls the oscillation of the clock.

SCKM is set with a 1-bit or 8-bit memory manipulation instruction.

$\overline{\text{RESET}}$ input clears SCKM to 00H.

Figure 5-3. Format of Suboscillation Mode Register

Symbol	7	6	5	4	3	2	1	0	Address	After Reset	R/W
SCKM	0	0	0	0	0	0	FRC	SCC	FFF0H	00H	R/W

FRC	Use of Feedback Resistor
0	On-chip feedback resistor used
1	On-chip feedback resistor not used

SCC	Control of Subsystem Clock Oscillator Operation
0	Operation enabled
1	Operation disabled

Caution Bits 2 to 7 must all be set to 0.

(3) **Subclock control register (CSS)**

CSS specifies whether the main system or subsystem clock oscillator is to be used. It also specifies how the CPU clock operates.

CSS is set with a 1-bit or 8-bit memory manipulation instruction.

$\overline{\text{RESET}}$ input clears CSS to 00H.

Figure 5-4. Format of Subclock Control Register

Symbol	7	6	5	4	3	2	1	0	Address	After Reset	R/W
CSS	0	0	CLS	CSS0	0	0	0	0	FFF2H	00H	R/W ^{Note}

CLS	CPU Clock Operation Status
0	Operation based on the (divided) main system clock
1	Operation based on the subsystem clock

CSS0	Selection of Main System or Subsystem Clock Oscillator
0	(Divided) output from the main system clock oscillator
1	Output from the subsystem clock oscillator

Note Bit 5 is read-only.

Caution Bits 0 to 3, 6, and 7 must all be set to 0.

5.4 System Clock Oscillators


5.4.1 Main system clock oscillator

The main system clock oscillator is oscillated by the crystal or ceramic resonator (5.0 MHz TYP.) connected across the X1 and X2 pins.

An external clock can also be input to the circuit. In this case, input the clock signal to the X1 pin, and input the reversed signal to the X2 pin.

Figure 5-5 shows the external circuit of the main system clock oscillator.

Figure 5-5. External Circuit of Main System Clock Oscillator



5.4.2 Subsystem clock oscillator

The subsystem clock oscillator is oscillated by the crystal resonator (32.768 kHz TYP.) connected across the XT1 and XT2 pins.

An external clock can also be input to the circuit. In this case, input the clock signal to the XT1 pin, and input the reversed signal to the XT2 pin.

Figure 5-6 shows the external circuit of the subsystem clock oscillator.

Figure 5-6. External Circuit of Subsystem Clock Oscillator



Cautions 1. When using the main system or subsystem clock oscillator, to avoid influence of wiring capacity, etc., wire the portion enclosed by the broken line in Figures 5-5 and 5-6 as follows:


- Keep the wiring length as short as possible.
- Do not cross the wiring with any other signal lines. Do not route the wiring in the vicinity of a line through which a high alternating current flows.
- Always keep the ground of the capacitor of the oscillator at the same potential as Vss. Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not extract signals from the oscillator.

When using the subsystem clock, pay special attention because the subsystem clock oscillator has low amplification to minimize current consumption.


Figure 5-7 shows unacceptable resonator connections.

Figure 5-7. Unacceptable Resonator Connections (1/2)


(a) Wiring too long




(b) Crossed signal line



(c) Wiring near high alternating current




(d) Current flowing through ground line of oscillator (potential at points A, B, and C fluctuates)



Remark When using the subsystem clock, read X1 and X2 as XT1 and XT2, respectively, and connect a resistor to the XT2 pin in series.

Figure 5-7. Unacceptable Resonator Connections (2/2)



Remark When using the subsystem clock, read X1 and X2 as XT1 and XT2, respectively, and connect a resistor to the XT2 pin in series.

Cautions 2. If the X1 wire is in parallel with the XT2 wire, crosstalk noise may occur between X1 and XT2, resulting in a malfunction.
To avoid this, do not lay the X1 and XT2 wires in parallel.

5.4.3 Scaler

The scaler divides the main system clock oscillator output (f_x) and generates clocks.

5.4.4 When no subsystem clocks are used

If it is not necessary to use subsystem clocks for low power consumption operations and watch operations, connect the XT1 and XT2 pins as follows.

XT1: Connect to V_{SS0} or V_{SS1}

XT2: Open

In this state, however, some current may leak via the on-chip feedback resistor of the subsystem clock oscillator when the main system clock stops. To minimize the leakage current, the on-chip feedback resistor can be removed by setting bit 1 (FRC) of the suboscillation mode register (SCKM). In this case, also connect the XT1 and XT2 pins as described above.

5.5 Clock Generation Circuit Operation

The clock generation circuit generates the following clocks and controls operation modes of the CPU, such as standby mode:

- Main system clock f_x
- Subsystem clock f_{XT}
- CPU clock f_{CPU}
- Clock to peripheral hardware

The operation of the clock generation circuit is determined by the processor clock control register (PCC), suboscillation mode register (SCKM), and subclock control register (CSS), as follows:

- (a) The slow mode $2f_{CPU}$ ($1.6 \mu s$: at 5.0-MHz operation) of the main system clock is selected when the \overline{RESET} signal is generated ($PCC = 02H$). While a low level is input to the \overline{RESET} pin, oscillation of the main system clock is stopped.
- (b) Three types of CPU clocks f_{CPU} ($0.2 \mu s$ and $0.8 \mu s$: main system clock (at 5.0-MHz operation), $61 \mu s$: subsystem clock (at 32.768-kHz operation)) can be selected by the PCC, SCKM, and CSS settings.
- (c) Two standby modes, STOP and HALT, can be used with the main system clock selected. In a system where no subsystem clock is used, setting bit 1 (FRC) of SCKM so that the on-chip feedback resistor cannot be used reduces current drain during STOP mode. In a system where a subsystem clock is used, setting SCKM bit 0 to 1 can cause the subsystem clock to stop oscillation.
- (d) CSS bit 4 (CSS0) can be used to select the subsystem clock so that low current drain operation is used ($122 \mu s$: at 32.768-kHz operation).
- (e) With the subsystem clock selected, it is possible to cause the main system clock to stop oscillating by using bit 7 (MCC) of PCC. HALT mode can be used, but STOP mode cannot.
- (f) The clock for the peripheral hardware is generated by dividing the frequency of the main system clock. The subsystem clock is supplied to 16-bit timer and the watch timer only. So, even in standby mode, 16-bit timer and the watch function can keep running. The other hardware stops when the main system clock stops, because it runs based on the main system clock (except for an external input clock).

5.6 Changing Setting of System Clock and CPU Clock

5.6.1 Time required for switching between system clock and CPU clock

The CPU clock can be selected by using bit 1 (PCC1) of the processor clock control register (PCC) and bit 4 (CSS0) of the subclock control register (CSS).

Actually, the specified clock is not selected immediately after the setting of PCC has been changed, and the old clock is used for the duration of several instructions after that (see **Table 5-2**).

Table 5-2. Maximum Time Required for Switching CPU Clock


Set Value before Switching		Set Value after Switching					
CSS0	PCC1	CSS0	PCC1	CSS0	PCC1	CSS0	PCC1
		0	0	0	1	1	×
0	0			4 clocks		2f _x /f _{XT} clocks (306 clocks)	
	1			2 clocks		f _x /2f _{XT} clocks (76 clocks)	
1	×	2 clocks		2 clocks			

- Remarks**
- Two clocks are the minimum instruction execution time of the CPU clock before switching.
 - The parenthesized values apply to operation at f_x = 5.0 MHz or f_{XT} = 32.768 kHz.
 - ×: Don't care

5.6.2 Switching between system clock and CPU clock

The following figure illustrates how the system clock and CPU clock switch.

Figure 5-8. Switching between System Clock and CPU Clock



- <1> The CPU is reset when the \overline{RESET} pin is made low on power application. The effect of resetting is released when the \overline{RESET} pin is later made high, and the main system clock starts oscillating. At this time, the time during which oscillation settles ($2^{15}/f_x$) is automatically secured. After that, the CPU starts instruction execution at the slow speed of the main system clock (1.6 μs : at 5.0-MHz operation).
- <2> After the time required for the V_{DD} voltage to rise to the level at which the CPU can operate at the high speed has elapsed, bit 1 (PCC1) of the processor clock control register (PCC) and bit 4 (CSS0) of the subclock control register (CSS) are rewritten so that the high-speed operation can be selected.
- <3> When a drop of the V_{DD} voltage is detected with an interrupt request signal, the clock is switched to the subsystem clock. (At this moment, the subsystem clock must be in the oscillation settling status.)
- <4> When a recover of the V_{DD} voltage is detected with an interrupt request signal, bit 7 (MCC) of PCC is set to 0 to make the main system clock start oscillating. After the time required for the oscillation to settle has elapsed, PCC1 and CSS0 are rewritten so that high-speed operation can be selected again.

Caution When the main system clock is stopped and the subsystem clock is operating, allow sufficient time for the oscillation to settle by coding the program before switching again from the subsystem clock to the main system clock.

CHAPTER 6 16-BIT TIMER

6.1 16-Bit Timer Functions

The 16-bit timer has the following functions.

- Timer interrupt
- Timer output
- Buzzer output
- Count value capture

(1) Timer interrupt

An interrupt is generated when a count value and compare value match.

(2) Timer output

Timer output can be controlled when a count value and compare value match.

(3) Buzzer output

Buzzer output can be controlled by software.

(4) Count value capture

A count value of 16-bit timer counter 90 (TM90) is latched into a capture register synchronizing with the capture trigger and retained.


6.2 16-Bit Timer Configuration

The 16-bit timer consists of the following items of hardware.

Table 6-1. Configuration of 16-Bit Timer

Item	Configuration
Timer counter	16 bits × 1 (TM90)
Register	Compare register : 16 bits × 1 (CR90) Capture register : 16 bits × 1 (TCP90)
Timer output	1 (TO90)
Buzzer output	1 (BZO90)
Control register	16-bit timer mode control register 90 (TMC90) Buzzer output control register 90 (BZC90) Port mode register 3 (PM3)

Figure 6-1. Block Diagram of 16-Bit Timer



(1) 16-bit compare register 90 (CR90)

A value specified in CR90 is compared with the count in 16-bit timer counter 90 (TM90). If they match, an interrupt request (INTTM90) is issued by CR90.

CR90 is set with an 8-bit or 16-bit memory manipulation instruction. Any value from 0000H to FFFFH can be set.

$\overline{\text{RESET}}$ input sets CR90 to FFFFH.

- Cautions**
1. CR90 is designed to be manipulated with a 16-bit memory manipulation instruction. It can also be manipulated with 8-bit memory manipulation instructions, however. When an 8-bit memory manipulation instruction is used to set CR90, it must be accessed in direct addressing.
 2. To re-set CR90 during count operation, it is necessary to disable interrupts in advance, using interrupt mask flag register 1 (MK1). It is also necessary to disable inversion of the timer output data, using 16-bit timer mode control register 90 (TMC90). If CR90 is rewritten with the interrupt enabled, an interrupt request may be issued immediately.

(2) 16-bit timer counter 90 (TM90)

TM90 is used to count the number of pulses.

The contents of TM90 are read with an 8-bit or 16-bit memory manipulation instruction.

$\overline{\text{RESET}}$ input clears TM90 to 0000H.

- Cautions**
1. The count becomes undefined when STOP mode is deselected, because the count operation is performed before oscillation settles.
 2. TM90 is designed to be manipulated with a 16-bit memory manipulation instruction. It can also be manipulated with 8-bit memory manipulation instructions, however. When an 8-bit memory instruction is used to manipulate TM90, it must be accessed in direct addressing.
 3. When an 8-bit memory manipulation instruction is used to manipulate TM90, the lower and upper bytes must be read as a pair, in this order.

(3) 16-bit capture register 90 (TCP90)

TCP90 captures the contents of 16-bit timer counter 90 (TM90).

It is set with an 8-bit or 16-bit memory manipulation instruction.

$\overline{\text{RESET}}$ input makes TCP90 undefined.

Caution TCP90 is designed to be manipulated with a 16-bit memory manipulation instruction. It can also be manipulated with 8-bit memory manipulation instructions, however. When an 8-bit memory manipulation instruction is used to manipulate TCP90, it must be accessed in direct addressing.

(4) 16-bit counter read buffer 90

This buffer is used to latch and hold the count for 16-bit timer counter 90 (TM90).

6.3 Registers Controlling 16-Bit Timer

The following three types of registers control the 16-bit timer.

- 16-bit timer mode control register 90 (TMC90)
- Buzzer output control register 90 (BZC90)
- Port mode register 3 (PM3)

(1) 16-bit timer mode control register 90 (TMC90)

16-bit timer mode control register 90 (TMC90) controls the setting of a count clock, capture edge, etc.

TMC90 is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input clears TMC90 to 00H.

Figure 6-2. Format of 16-Bit Timer Mode Control Register 90

Symbol	7	<6>	5	4	3	2	1	<0>	Address	After Reset	R/W
TMC90	TOD90	TOF90	CPT901	CPT900	TOC90	TCL901	TCL900	TOE90	FF48H	00H	R/W ^{Note}

TOD90	Timer Output Data
0	Timer output of 0
1	Timer output of 1

TOF90	Overflow Flag Control
0	Reset or cleared by software
1	Set when the 16-bit timer overflows

CPT901	CPT900	Capture Edge Selection
0	0	Capture operation disabled
0	1	Captured at the rising edge at the CPT90 pin
1	0	Captured at the falling edge at the CPT90 pin
1	1	Captured at both the rising and falling edges at the CPT90 pin

TOC90	Timer Output Data Inversion Control
0	Inversion disabled
1	Inversion enabled

TCL901	TCL900	16-Bit Timer Counter 90 Count Clock Selection
0	0	$f_x/2^2$ (1.25 MHz)
0	1	$f_x/2^6$ (78.125 kHz)
1	0	$f_x/2^4$ (31.1 kHz)
1	1	f_{XT} (32.768 kHz)

TOE90	16-Bit Timer Output Control
0	Output disabled (port mode)
1	Output enabled

Note Bit 7 is read-only.

Caution Disable the interrupt in advance by using the interrupt mask flag register 1 (MK1) to change the data of TCL901 and TCL900. Also, prevent the timer output data from being inverted by setting TOE90 to 1.

Remarks

1. f_x : Main system clock oscillation frequency
2. f_{XT} : Subsystem clock oscillation frequency
3. The parenthesized values apply to operation at $f_x = 5.0$ MHz or $f_{XT} = 32.768$ kHz.

(2) Buzzer output control register 90 (BZC90)

This register selects a buzzer frequency based on fcl selected with the count clock select bits (TCL901 and TCL900), and controls the output of a square wave.

BZC90 is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input clears BZC90 to 00H.

Figure 6-3. Format of Buzzer Output Control Register 90

Symbol	7	6	5	4	3	2	1	<0>	Address	After Reset	R/W
BZC90	0	0	0	0	BCS902	BCS901	BCS900	BZOE90	FF49H	00H	R/W

BZOE90	Buzzer Port Output Control
0	Disables buzzer port output.
1	Enables buzzer port output.

BCS902	BCS901	BCS900	Buzzer Frequency			
			$f_{cl} = f_x/2^2$	$f_{cl} = f_x/2^6$	$f_{cl} = f_x/2^4$	$f_{cl} = f_{XT}$
0	0	0	$f_{cl}/2^4$ (78.125 kHz)	$f_{cl}/2^4$ (4.88 kHz)	$f_{cl}/2^4$ (19.5 kHz)	$f_{cl}/2^4$ (2.05 kHz)
0	0	1	$f_{cl}/2^5$ (39.063 kHz)	$f_{cl}/2^5$ (2.44 kHz)	$f_{cl}/2^5$ (9.77 kHz)	$f_{cl}/2^5$ (1.02 kHz)
0	1	0	$f_{cl}/2^8$ (4.88 kHz)	$f_{cl}/2^8$ (305 Hz)	$f_{cl}/2^8$ (1.22 kHz)	$f_{cl}/2^8$ (128 Hz)
0	1	1	$f_{cl}/2^9$ (2.44 kHz)	$f_{cl}/2^9$ (153 Hz)	$f_{cl}/2^9$ (610 Hz)	$f_{cl}/2^9$ (64 Hz)
1	0	0	$f_{cl}/2^{10}$ (1.22 kHz)	$f_{cl}/2^{10}$ (76 Hz)	$f_{cl}/2^{10}$ (305 Hz)	$f_{cl}/2^{10}$ (32 Hz)
1	0	1	$f_{cl}/2^{11}$ (610 Hz)	$f_{cl}/2^{11}$ (38 Hz)	$f_{cl}/2^{11}$ (153 Hz)	$f_{cl}/2^{11}$ (16 Hz)
1	1	0	$f_{cl}/2^{12}$ (305 Hz)	$f_{cl}/2^{12}$ (19 Hz)	$f_{cl}/2^{12}$ (76.3 Hz)	$f_{cl}/2^{12}$ (8 Hz)
1	1	1	$f_{cl}/2^{13}$ (153 Hz)	$f_{cl}/2^{13}$ (10 Hz)	$f_{cl}/2^{13}$ (38.1 Hz)	$f_{cl}/2^{13}$ (4 Hz)

Cautions 1. Bits 4 to 7 must all be set to 0.

2. If the subclock is selected as the count clock (TCL901 = 1, TCL900 = 1: see Figure 6-2), the subclock is not synchronized when buzzer port output is enabled. In this case, the capture function and TM90 register read function are disabled. In addition, the count value of the TM90 register is undefined.

Remarks 1. f_x : Main system clock oscillation frequency

2. f_{XT} : Subsystem clock oscillation frequency

3. The parenthesized values apply to operation at $f_x = 5.0$ MHz or $f_{XT} = 32.768$ kHz.

(3) Port mode register 3 (PM3)

PM3 is used to set each bit of port 3 to input or output.

When pin P30/TO90 is used for timer output, reset the output latch of P30 and PM30 to 0; when pin P31/BZO90 is used for buzzer output, reset the output latch of P31 and PM31 to 0.

PM3 is set with a 1-bit or 8-bit memory manipulation instruction.

$\overline{\text{RESET}}$ input sets PM3 to FFH.

Figure 6-4. Format of Port Mode Register 3

Symbol	7	6	5	4	3	2	1	0	Address	After Reset	R/W
PM3	1	1	1	1	1	1	PM31	PM30	FF23H	FFH	R/W

PM3n	P3n Pin I/O Mode (n = 0, 1)
0	Output mode (output buffer ON)
1	Input mode (output buffer OFF)

6.4 16-Bit Timer Operation


6.4.1 Operation as timer interrupt

In the timer interrupt function, interrupts are repeatedly generated at the count value set in 16-bit compare register 90 (CR90) in advance based on the intervals of the value set in TCL901 and TCL900.

To operate 16-bit timer as a timer interrupt, the following settings are required.

- Set count values in CR90
- Set 16-bit timer mode control register 90 (TMC90) as shown in Figure 6-5.

Figure 6-5. Settings of 16-Bit Timer Mode Control Register 90 for Timer Interrupt Operation



Caution If 0 is set both for CPT901 and CPT900 flags, capture operation becomes prohibited.

When the count value of 16-bit timer counter 90 (TM90) coincides with the value set in CR90, counting of TM90 continues and an interrupt request signal (INTTM90) is generated.

Table 6-2 shows interval time, and Figure 6-6 shows timing of timer interrupt operation.


- ★ **Caution** Perform the following processing when rewriting CR90 during count operation.
- <1> Disable the interrupt (TMMK90 (bit 7 of the interrupt mask flag register 0 (MK0)) = 1).
 - <2> Disable inversion control of timer output data (TOC90 = 0).
- If CR90 is rewritten with the interrupt enabled, an interrupt request may be issued immediately.

Table 6-2. Interval Time of 16-Bit Timer

TCL901	TCL900	Count Clock	Interval Time
0	0	$2^2/f_x$ (0.8 μ s)	$2^{18}/f_x$ (52.4 ms)
0	1	$2^9/f_x$ (12.8 μ s)	$2^{22}/f_x$ (838.9 ms)
1	0	$2^4/f_x$ (3.2 μ s)	$2^{20}/f_x$ (210.0 ms)
1	1	$1/f_{XT}$ (30.5 μ s)	$2^{16}/f_{XT}$ (2.0 s)

- Remarks**
1. f_x : Main system clock oscillation frequency
 2. f_{XT} : Subsystem clock oscillation frequency
 3. The parenthesized values apply to operation at $f_x = 5.0$ MHz or $f_{XT} = 32.768$ kHz.

Figure 6-6. Timing of Timer Interrupt Operation



Remark N = 0000H to FFFFH


6.4.2 Operation as timer output

Timer outputs are repeatedly generated at the count value set in 16-bit compare register 90 (CR90) in advance based on the intervals of the value set in TCL901 and TCL900.

To operate 16-bit timer as a timer output, the following settings are required.

- Set P30 to output mode (PM30 = 0).
- Reset the output latch of P30 to 0.
- Set the count value in CR90.
- Set 16-bit timer mode control register 90 (TMC90) as shown in Figure 6-7.

Figure 6-7. Settings of 16-Bit Timer Mode Control Register 90 for Timer Output Operation




Caution If both CPT901 flag and CPT900 flag are set to 0, capture operation becomes prohibited.

When the count value of 16-bit timer counter 90 (TM90) matches the value set in CR90, the output status of the TO90/P30 pin is inverted. This enables timer output. At that time, TM90 count is continued and an interrupt request signal (INTTM90) is generated.

Figure 6-8 shows the timing of timer output (see Table 6-2 for the interval time of the 16-bit timer).

Figure 6-8. Timer Output Timing



Note The TO90 initial value becomes low level during output enable (TOE90 = 1).


Remark N = 0000H to FFFFH

6.4.3 Capture operation

The capture operation consists of latching the count value of 16-bit timer counter 90 (TM90) into a capture register synchronizing with a capture trigger, and retaining the count value.

Set TMC90 as shown in Figure 6-9 to allow 16-bit timer to start the capture operation.

Figure 6-9. Settings of 16-Bit Timer Mode Control Register 90 for Capture Operation



16-bit capture register 90 (TCP90) starts capture operation after a CPT90 capture trigger edge is detected, and latches and retains the count value of 16-bit timer counter 90. TCP90 fetches the count value within 2 clocks and retains the count value until the next capture edge detection.


Table 6-3 and Figure 6-10 shows the settings of capture edge and capture operation timing, respectively.

Table 6-3. Settings of Capture Edge

CPT901	CPT900	Capture Edge Selection
0	0	Capture operation prohibited
0	1	CPT90 pin rising edge
1	0	CPT90 pin falling edge
1	1	CPT90 pin both edges

Caution Because TCP90 is rewritten when a capture trigger edge is detected during TCP90 read, disable the capture trigger edge detection during TCP90 read.

Figure 6-10. Capture Operation Timing (Both Edges of CPT90 Pin Are Specified)



Remark N = 0000H to FFFFH
M = 0000H to FFFFH

6.4.4 16-bit timer counter 90 readout

The count value of 16-bit timer counter 90 (TM90) is read out with a 16-bit manipulation instruction.

TM90 readout is performed through a counter read buffer. The counter read buffer latches the TM90 count value. And buffer operation is pended at the CPU clock falling edge after the read signal of the TM90 lower byte rises and the count value is retained. The counter read buffer value at the retention state can be read out as the count value.


Cancellation of pending is performed at the CPU clock falling edge after the read signal of the TM90 higher byte falls.

$\overline{\text{RESET}}$ input clears TM90 to 0000H and TM90 starts freerunning.

Figure 6-11 shows the timing of 16-bit timer counter 90 readout.

- Cautions**
1. The count value after releasing stop becomes undefined because the count operation is executed during oscillation settling time.
 2. Though TM90 is designed for a 16-bit transfer instruction, an 8-bit transfer instruction can also be used.
When using the 8-bit transfer instruction, execute it in direct addressing.
 3. When using the 8-bit transfer instruction, execute in the order from the lower byte to the higher byte in pairs. If only the lower byte is read, the pending state of the counter read buffer is not canceled, and if only the higher byte is read, an undefined count value is read.

Figure 6-11. 16-Bit Timer Counter 90 Readout Timing



Remark N = 0000H to FFFFH

6.4.5 Buzzer output operation

The buzzer frequency is set using buzzer output control register 90 (BZC90) based on the count clock selected with TCL901 and TCL900 of TMC90 (source clock). A square wave of the set buzzer frequency is output.

Table 6-4 shows the buzzer frequency.

Set the 16-bit timer counter as follows to use it for buzzer output:

- Set P31 to output mode (PM31 = 0).
- Reset output latch of P31 to 0.
- Set a count clock by using TCL901 and TCL900.
- Set BZC90 as shown in Figure 6-12.

Figure 6-12. Settings of Buzzer Output Control Register 90 for Buzzer Output Operation




Table 6-4. Buzzer Frequency of 16-Bit Timer

BCS902	BCS901	BCS900	Buzzer Frequency			
			$f_{cl} = f_x/2^2$	$f_{cl} = f_x/2^6$	$f_{cl} = f_x/2^4$	$f_{cl} = f_{XT}$
0	0	0	$f_{cl}/2^4$ (78.1 kHz)	$f_{cl}/2^4$ (4.88 kHz)	$f_{cl}/2^4$ (19.5 kHz)	$f_{cl}/2^4$ (2.05 kHz)
0	0	1	$f_{cl}/2^5$ (39.1 kHz)	$f_{cl}/2^5$ (2.44 kHz)	$f_{cl}/2^5$ (9.77 kHz)	$f_{cl}/2^5$ (1.02 kHz)
0	1	0	$f_{cl}/2^8$ (4.88 kHz)	$f_{cl}/2^8$ (305 Hz)	$f_{cl}/2^8$ (1.22 kHz)	$f_{cl}/2^8$ (128 Hz)
0	1	1	$f_{cl}/2^9$ (2.44 kHz)	$f_{cl}/2^9$ (153 Hz)	$f_{cl}/2^9$ (610 Hz)	$f_{cl}/2^9$ (64 Hz)
1	0	0	$f_{cl}/2^{10}$ (1.22 kHz)	$f_{cl}/2^{10}$ (76 Hz)	$f_{cl}/2^{10}$ (305 Hz)	$f_{cl}/2^{10}$ (32 Hz)
1	0	1	$f_{cl}/2^{11}$ (610 Hz)	$f_{cl}/2^{11}$ (38 Hz)	$f_{cl}/2^{11}$ (153 Hz)	$f_{cl}/2^{11}$ (16 Hz)
1	1	0	$f_{cl}/2^{12}$ (305 Hz)	$f_{cl}/2^{12}$ (19 Hz)	$f_{cl}/2^{12}$ (76.3 Hz)	$f_{cl}/2^{12}$ (8 Hz)
1	1	1	$f_{cl}/2^{13}$ (153 Hz)	$f_{cl}/2^{13}$ (10 Hz)	$f_{cl}/2^{13}$ (38.1 Hz)	$f_{cl}/2^{13}$ (4 Hz)

Remarks 1. f_x : Main system clock oscillation frequency

2. f_{XT} : Subsystem clock oscillation frequency

3. The parenthesized values apply to operation at $f_x = 5.0$ MHz or $f_{XT} = 32.768$ kHz.

★ 6.5 Notes on 16-Bit Timer

The functions of the 16-bit timer that can be used differ depending on the selection of a count clock, operation of the CPU clock, oscillation status of the system clock, and the setting of BZOE90 (bit 0 of the buzzer output control register 90 (BZC90)).

Table 6-5. Operating Status of 16-Bit Timer under Each Condition

Count Clock	CPU Clock	System Clock		BZOE90	Capture	TM90 Read	Buzzer Output	Timer Output	Timer Interrupt
		Main Clock	Subclock						
fx/2 ² , fx/2 ⁴ , fx/2 ⁶	Main	Oscillation	Oscillation/ stop	1/0	O	O ^{Note 1}	Note 2	O	O
		Stop			×	×	×	×	×
	Sub	Oscillation	Oscillation		O	×	Note 2	O	O
		Stop			×	×	×	×	×
fXT	Main	Oscillation	Oscillation	0	O	O	×	O	O
				1	×	×	O	O	O
			Stop	1/0	×	×	×	×	×
		Stop (STOP mode)	Oscillation	0	×	×	×	×	×
				1	×	×	O	O	O
			Stop	1/0	×	×	×	×	×
	Sub	Oscillation	Oscillation	0	O	O	×	O	O
				1	×	×	O	O	O
		Stop		0	×	×	×	×	×
				1	×	×	O	O	O

Notes 1. Possible only when the CPU clock is in high-speed mode

2. Can be output when BZOE90 = 1

Cautions 1. The capture function uses $f_x/2$ for control (see Figure 6-1). Therefore, the capture function cannot be used when the main system clock is stopped.

2. The read function of TM90 uses the CPU clock for control (see Figure 6-1), and reads an undefined status if the CPU clock is slower than the count clock (the value cannot be guaranteed). To read TM90, check that the count clock is the same as the CPU clock (use high-speed mode if the CPU clock is the main system clock), or select a count clock slower than the CPU clock.

3. If the subsystem clock is selected as the count clock and if BZOE90 is cleared to 0, the subsystem clock synchronized with the main system clock is selected as the count clock of TM90 (see Figure 6-1). If oscillation of the main system clock is stopped at this time, therefore, the clock supplied to the 16-bit timer is stopped and thus the timer itself is stopped (the timer interrupt does not occur).

If the subsystem clock is selected as the count clock and if BZOE90 is set to 1, the captured value and TM90 read value are not guaranteed because the subsystem clock is not synchronized. To use the capture and TM90 read functions, therefore, clear BZOE90 to 0 (if the subsystem clock is selected as the count clock, the buzzer output, capture, and TM90 read functions cannot be used at the same time).

To stop oscillation of the main system clock to reduce the current consumption and release HALT mode by using the timer interrupt, make the following settings:

Count clock : Subsystem clock
CPU clock : Subsystem clock
Main system clock : Stop oscillation
BZOE90 : 1 (buzzer output enabled)

If the setting of P31, multiplexed with the buzzer output, is "PM31 = 0, P31 = 0" at this time, the square wave of the buzzer frequency is output from P31. To disable the output of the buzzer frequency:

- Set P31 in input mode (PM31 = 1).
- If P31 cannot be set in input mode, set the value of the port latch of P31 to 1 (P31 = 1).
(In this case, a high level is output from P31.)

[MEMO]

CHAPTER 7 8-BIT TIMER/EVENT COUNTER

7.1 Functions of 8-Bit Timer/Event Counter

The 8-bit timer/event counter has the following functions:

- Interval timer
- External event counter
- Square wave output
- PWM output

(1) 8-bit interval timer

When the 8-bit timer/event counter is used as an interval timer, it generates an interrupt at any time intervals set in advance.

Table 7-1. Interval Time of 8-Bit Timer/Event Counter

Minimum Interval Time	Maximum Interval Time	Resolution
$1/f_x$ (200 ns)	$2^8/f_x$ (51.2 μ s)	$1/f_x$ (200 ns)
$2^8/f_x$ (51.2 μ s)	$2^{16}/f_x$ (13.1 ms)	$2^8/f_x$ (51.2 μ s)

Remarks 1. f_x : Main system clock oscillation frequency
2. The parenthesized values apply to operation at $f_x = 5.0$ MHz.

(2) External event counter

The number of pulses of an externally input signal can be counted.

(3) Square wave output

A square wave of arbitrary frequency can be output.

Table 7-2. Square Wave Output Range of 8-Bit Timer/Event Counter

Minimum Pulse Width	Maximum Pulse Width	Resolution
$1/f_x$ (200 ns)	$2^8/f_x$ (51.2 μ s)	$1/f_x$ (200 ns)
$2^8/f_x$ (51.2 μ s)	$2^{16}/f_x$ (13.1 ms)	$2^8/f_x$ (51.2 μ s)

Remarks 1. f_x : Main system clock oscillation frequency
2. The parenthesized values apply to operation at $f_x = 5.0$ MHz.

(4) PWM output

8-bit resolution PWM output can be produced.


7.2 8-Bit Timer/Event Counter Configuration

The 8-bit timer/event counter consists of the following items of hardware.

Table 7-3. 8-Bit Timer/Event Counter Configuration

Item	Configuration
Timer counter	8 bits × 1 (TM80)
Register	Compare register: 8 bits × 1 (CR80)
Timer output	1 (TO80)
Control register	8-bit timer mode control register 80 (TMC80) Port mode register 2 (PM2)

Figure 7-1. Block Diagram of 8-Bit Timer/Event Counter



(1) 8-bit compare register 80 (CR80)

A value specified in CR80 is compared with the count in 8-bit timer counter 80 (TM80). If they match, an interrupt request (INTTM80) is issued.

CR80 is set with an 8-bit memory manipulation instruction. Any value from 00H to FFH can be set.

$\overline{\text{RESET}}$ input makes CR80 undefined.

★

Cautions 1. Before rewriting CR80, stop the timer operation. If CR80 is rewritten while the timer operation is enabled, the coincidence interrupt request signal may be generated immediately.

2. Do not clear CR80 to 00H in PWM output mode (when PWME80 = 1: bit 6 of 8-bit timer mode control register 80 (TMC80)); otherwise, PWM output may not be produced normally.

(2) 8-bit timer counter 80 (TM80)

TM80 is used to count the number of pulses.

Its contents are read with an 8-bit memory manipulation instruction.

$\overline{\text{RESET}}$ input clears TM80 to 00H.

7.3 8-Bit Timer/Event Counter Control Registers

The following two types of registers are used to control the 8-bit timer/event counter.

- 8-bit timer mode control register 80 (TMC80)
- Port mode register 2 (PM2)

(1) 8-bit timer mode control register 80 (TMC80)

TMC80 determines whether to enable or disable 8-bit timer counter 80 (TM80), specifies the count clock for TM80, and controls the operation of the output control circuit of 8-bit timer/event counter.

TMC80 is set with a 1-bit or 8-bit memory manipulation instruction.

$\overline{\text{RESET}}$ input clears TMC80 to 00H.

Figure 7-2. Format of 8-Bit Timer Mode Control Register 80

★

Symbol	<7>	<6>	5	4	3	2	1	<0>	Address	After Reset	R/W
TMC80	TCE80	PWME80	0	0	0	TCL801	TCL800	TOE80	FF53H	00H	R/W

TCE80	8-Bit Timer Counter 80 Operation Control
0	Operation disabled (TM80 is cleared to 0.)
1	Operation enabled

PWME80	Operation Mode Selection
0	Interval timer operation mode
1	PWM output mode

TCL801	TCL800	8-Bit Timer Counter 80 Count Clock Selection
0	0	f_x (5.0 MHz)
0	1	$f_x/2^8$ (19.5 kHz)
1	0	Rising edge of TI80 ^{Note}
1	1	Falling edge of TI80 ^{Note}

TOE80	8-Bit Timer/Event Counter Output Control
0	Output disabled (port mode)
1	Output enabled

Note When inputting a clock signal externally, timer output cannot be used.

Cautions 1. Always stop the timer before setting TMC80.

2. For PWM mode operation, TMMK80 (bit 0 of interrupt mask flag register 1 (MK1)) must be set.

Remarks 1. f_x : Main system clock oscillation frequency

2. The parenthesized values apply to operation at $f_x = 5.0$ MHz.

(2) Port mode register 2 (PM2)

PM2 specifies whether each bit of port 2 is used for input or output.

To use the TO80/P27/TI80 pin for timer output, the PM27 and P27 output latch must be reset to 0.

PM2 is set with a 1-bit or 8-bit memory manipulation instruction.

$\overline{\text{RESET}}$ input sets PM2 to FFH.

Figure 7-3. Format of Port Mode Register 2

Symbol	7	6	5	4	3	2	1	0	Address	After Reset	R/W
PM2	PM27	PM26	PM25	PM24	PM23	PM22	PM21	PM20	FF22H	FFH	R/W

PM27	P27 Pin Input/Output Mode Selection
0	Output mode (output buffer ON)
1	Input mode (output buffer OFF)

7.4 Operation of 8-Bit Timer/Event Counter

★ 7.4.1 Operation as interval timer

The interval timer repeatedly generates an interrupt at time intervals specified by the count value set in 8-bit compare register 80 (CR80) in advance.

To operate the 8-bit timer/event counter as an interval timer, the settings are required in the following sequence.

- <1> Disable the operation of the 8-bit timer counter 80 (TM80) (TCE80 (bit 7 of the 8-bit timer mode control register 80 (TMC80)) = 0).
- <2> Set the count clock of the 8-bit timer/event counter (see **Table 7-4**).
- <3> Set a count value in CR80.
- <4> Enable the operation of TM80 (TCE80 = 1).

When the count value of 8-bit timer counter 80 (TM80) matches the value set in CR80, TM80 is cleared to 0 and continues counting. At the same time, an interrupt request signal (INTTM80) is generated.

Table 7-4 shows interval time, and Figure 7-4 shows the timing of interval timer operation.


- Cautions**
1. Stop the timer operation before rewriting CR80. If CR80 is rewritten while timer operation is enabled, a coincidence signal may be generated on the spot (an interrupt request will be generated if the interrupt is enabled).
 2. If setting of the count clock to TMC80 and enabling the operation of TM80 are performed at the same time with an 8-bit memory manipulation instruction, the error one cycle after the timer has been started may exceed one clock. To use the 8-bit timer/event counter as an interval timer, therefore, perform the setting in the above sequence.

Table 7-4. Interval Time of 8-Bit Timer/Event Counter

TCL801	TCL800	Minimum Interval Time	Maximum Interval Time	Resolution
0	0	1/f _x (200 ns)	2 ⁹ /f _x (51.2 μs)	1/f _x (200 ns)
0	1	2 ⁹ /f _x (51.2 μs)	2 ¹⁶ /f _x (13.1 ms)	2 ⁹ /f _x (51.2 μs)
1	0	TI80 input cycle	2 ⁸ × TI80 input cycle	TI80 input edge cycle
1	1	TI80 input cycle	2 ⁸ × TI80 input cycle	TI80 input edge cycle

- Remarks**
1. f_x: Main system clock oscillation frequency
 2. The parenthesized values apply to operation at f_x = 5.0 MHz.

Figure 7-4. Interval Timer Operation Timing



Remark Interval time = $(N + 1) \times t$
 $N = 00H \text{ to } FFH$

★ 7.4.2 Operation as external event counter

The external event counter counts the number of external clock pulses input to the TI80/P27/TO80 pin by using 8-bit timer counter 80 (TM80).

To operate the 8-bit timer/event counter as an external event counter, the settings are required in the following sequence.

- <1> Set P27 to input mode (PM27 = 1).
- <2> Disable the operation of the 8-bit timer counter 80 (TM80) (TCE80 (bit 7 of the 8-bit timer mode control register 80 (TMC80)) = 0).
- <3> Specify the rising or falling edge of TI80 (see **Table 7-4**). Disable output of TO80 (TOE80 (bit 0 of TMC80) = 0) and PWM output (PWME80 (bit 6 of TMC80) = 0).
- <4> Set a count value in CR80.
- <5> Enable the operation of TM80 (TCE80 = 1).


Each time the valid edge specified by bit 1 (TCL800) of TMC80 is input, the value of 8-bit timer counter 80 (TM80) is incremented.

When the count value of TM80 matches the value set in CR80, TM80 is cleared to 0 and continues counting. At the same time, an interrupt request signal (INTTM80) is generated.

Figure 7-5 shows the timing of the external event counter operation (with rising edge specified).

- Cautions 1.** Before rewriting CR80, stop the timer operation. If CR80 is rewritten while the timer operation is enabled, the coincidence interrupt request signal may be generated immediately.
- 2.** If setting of the count clock to TMC80 and enabling the operation of TM80 are performed at the same time with an 8-bit memory manipulation instruction, the error one cycle after the timer has been started may exceed one clock. To use the 8-bit timer/event counter as an external event counter, therefore, perform the setting in the above sequence.

Figure 7-5. External Event Counter Operation Timing (with Rising Edge Specified)



Remark N = 00H to FFH

★ 7.4.3 Operation as square wave output

The 8-bit timer/event counter can generate output square waves of an arbitrary frequency at intervals specified by the count value set in 8-bit compare register 80 (CR80) in advance.

To operate 8-bit timer/event counter 80 for square wave output, the settings are required in the following sequence.

- <1> Set P27 to output mode (PM27 = 0). Set 0 for the output latch of P27.
- <2> Disable the operation of 8-bit timer counter 80 (TM80) (TCE80 = 0).
- <3> Set a count clock for 8-bit timer/event counter (see **Table 7-5**), enable output of TO80 (TOE80 = 1), and disable PWM output (PWME80 = 0).
- <4> Set a count value in CR80.
- <5> Enable the operation of TM80 (TCE80 = 1).

When the count value of 8-bit timer counter 80 (TM80) matches the value set in CR80, the TO80 pin output will be inverted. Through application of this mechanism, square waves of any frequency can be output. As soon as a match occurs, TM80 will be cleared to 0 and resumes to count, generating an interrupt request signal (INTTM80).

Setting 0 for bit 7 (TCE80) of TMC80 clears the square-wave output to 0.

Table 7-5 shows square wave output range, and Figure 7-6 shows timing of square wave output.


- Cautions**
1. Before rewriting CR80, stop the timer operation. If CR80 is rewritten while the timer operation is enabled, the coincidence interrupt request signal may be generated immediately.
 2. If setting of the count clock to TMC80 and enabling the operation of TM80 are performed at the same time with an 8-bit memory manipulation instruction, the error one cycle after the timer has been started may exceed one clock. To use the 8-bit timer/event counter as a square wave output, therefore, perform the setting in the above sequence.

Table 7-5. Square Wave Output Range of 8-Bit Timer/Event Counter

TCL801	TCL800	Minimum Pulse Width	Maximum Pulse Width	Resolution
0	0	$1/f_x$ (200 ns)	$2^8/f_x$ (51.2 μ s)	$1/f_x$ (200 ns)
0	1	$2^8/f_x$ (51.2 μ s)	$2^{16}/f_x$ (13.1 ms)	$2^8/f_x$ (51.2 μ s)

- Remarks**
1. f_x : Main system clock oscillation frequency
 2. The parenthesized values apply to operation at $f_x = 5.0$ MHz.

Figure 7-6. Square Wave Output Timing



Note The initial value of TO80 is low for output enable (TOE80 = 1).

★ 7.4.4 PWM output operation

PWM output enables an interrupt to be generated repeatedly at intervals specified by the count value set in 8-bit compare register 80 (CR80) in advance.


To use the 8-bit timer/event counter for PWM output, the following settings are required.

- <1> Set P27 to output mode (PM27 = 0). Set 0 for the output latch of P27.
- <2> Disable the operation of 8-bit timer counter 80 (TM80) (TCE80 = 0).
- <3> Set a count clock for 8-bit timer/event counter (see **Table 7-4**), and enable output of TO80 (TOE80 = 1) and PWM output (PWME80 = 1).
- <4> Set a count value in CR80.
- <5> Enable the operation of TM80 (TCE80 = 1).

When the count value of 8-bit timer counter 80 (TM80) matches the value set in CR80, TM80 continues counting, and an interrupt request signal (INTTM80) is generated.

- Cautions**
1. If CR80 is rewritten during timer operation, the pulse of the first cycle may not be generated immediately after CR80 has been rewritten.
 2. If setting of the count clock to TMC80 and enabling the operation of TM80 are performed at the same time with an 8-bit memory manipulation instruction, the error one cycle after the timer has been started may exceed one clock. To use the 8-bit timer/event counter as a PWM output, therefore, perform the setting in the above sequence.

Figure 7-7. PWM Output Timing



Note The initial value of TO80 is low for output enable (TOE80 = 1).


Caution Do not set CR80 to 00H in PWM output mode. Otherwise, PWM may not be output normally.

7.5 Notes on Using 8-Bit Timer/Event Counter

(1) Error on starting timer

An error of up to 1 clock is included in the time between the timer being started and a coincidence signal being generated. This is because 8-bit timer counter 80 (TM80) is started asynchronously to the count pulse.

Figure 7-8. Start Timing of 8-Bit Timer Counter 80




(2) Setting of 8-bit compare register 80

8-bit compare register 80 (CR80) can be set to 00H.

Therefore, one pulse can be counted when an 8-bit timer/event counter operates as an event counter.

Figure 7-9. External Event Counter Operation Timing



- ★ **Cautions 1.** Before rewriting CR80 in timer counter operation mode (PWME80 (bit 6 of the 8-bit timer mode control register 80 (TMC80)) = 0), stop the timer operation. If CR80 is rewritten while the timer operation is enabled, the coincidence interrupt request signal may be generated immediately.
- ★ **2.** If CR80 is rewritten during timer operation in the PWM output operation mode (PWME80 = 1), an illegal pulse may be generated. To rewrite CR80, therefore, stop the timer operation.
- 3.** Do not set CR80 to 00H in PWM operation mode (when PWME80 = 1: bit 6 of 8-bit timer mode control register 80 (TMC80)); otherwise, PWM may not be output normally.

[MEMO]

CHAPTER 8 WATCH TIMER

8.1 Watch Timer Functions


The watch timer has the following functions:

- Watch timer
- Interval timer

The watch and interval timers can be used at the same time.

Figure 8-1 is a block diagram of the watch timer.

Figure 8-1. Block Diagram of Watch Timer



(1) Watch timer

The 4.19-MHz main system clock or 32.768-kHz subsystem clock is used to issue an interrupt request (INTWT) at 0.5-second intervals.

Caution When the main system clock is operating at 5.0 MHz, it cannot be used to generate a 0.5-second interval. In this case, the subsystem clock, which operates at 32.768 kHz, should be used instead.

(2) Interval timer

The interval timer is used to generate an interrupt request (INTWTI) at specified intervals.

Table 8-1. Interval Generated Using Interval Timer

Interval	At $f_x = 5.0$ MHz	At $f_x = 4.19$ MHz	At $f_{XT} = 32.768$ kHz
$2^4 \times 1/f_w$	409.6 μ s	489 μ s	488 μ s
$2^5 \times 1/f_w$	819.2 μ s	978 μ s	977 μ s
$2^6 \times 1/f_w$	1.64 ms	1.96 ms	1.95 ms
$2^7 \times 1/f_w$	3.28 ms	3.91 ms	3.91 ms
$2^8 \times 1/f_w$	6.55 ms	7.82 ms	7.81 ms
$2^9 \times 1/f_w$	13.1 ms	15.6 ms	15.6 ms

- Remarks**
1. f_w : Watch timer clock frequency ($f_x/2^7$ or f_{XT})
 2. f_x : Main system clock oscillation frequency
 3. f_{XT} : Subsystem clock oscillation frequency

8.2 Watch Timer Configuration

The watch timer consists of the following items of hardware.

Table 8-2. Watch Timer Configuration

Item	Configuration
Counter	5 bits \times 1
Prescaler	9 bits \times 1
Control register	Watch timer mode control register (WTM)

8.3 Watch Timer Control Register

The watch timer mode control register (WTM) is used to control the watch timer.

- Watch timer mode control register (WTM)

WTM selects a count clock for the watch timer and specifies whether to enable operation of the timer. It also specifies the prescaler interval and how the 5-bit counter is controlled.

WTM is set with a 1-bit or 8-bit memory manipulation instruction.

$\overline{\text{RESET}}$ input sets WTM to 00H.

Figure 8-2. Format of Watch Timer Mode Control Register

Symbol	7	6	5	4	3	2	1	0	Address	After Reset	R/W
WTM	WTM7	WTM6	WTM5	WTM4	0	0	WTM1	WTM0	FF4AH	00H	R/W

WTM7	Watch Timer Count Clock Selection
0	$f_x/2^7$ (39.1 kHz)
1	f_{XT} (32.768 kHz)

WTM6	WTM5	WTM4	Prescaler Interval Selection
0	0	0	$2^4/f_w$
0	0	1	$2^5/f_w$
0	1	0	$2^6/f_w$
0	1	1	$2^7/f_w$
1	0	0	$2^8/f_w$
1	0	1	$2^9/f_w$
Other than above			Not to be set

WTM1	Control of 5-Bit Counter Operation
0	Cleared after stop
1	Started

WTM0	Watch Timer Operation
0	Operation disabled (both prescaler and timer cleared)
1	Operation enabled

- Remarks**
1. f_w : Watch timer clock frequency ($f_x/2^7$ or f_{XT})
 2. f_x : Main system clock oscillation frequency
 3. f_{XT} : Subsystem clock oscillation frequency
 4. The parenthesized values apply to operation at $f_x = 5.0$ MHz or $f_{XT} = 32.768$ kHz.

8.4 Watch Timer Operation

8.4.1 Operation as watch timer

The main system clock (4.19 MHz) or subsystem clock (32.768 kHz) is used to enable the watch timer to operate at 0.5-second intervals.

The watch timer is used to generate an interrupt request at specified intervals.

By setting bits 0 and 1 (WTM0 and WTM1) of the watch timer mode control register (WTM) to 1, the watch timer starts counting. By setting them to 0, the 5-bit counter is cleared and the watch timer stops counting.

Only the watch timer can be started from zero seconds by clearing WTM1 to 0 when the interval timer and watch timer operate at the same time. In this case, however, an error of up to $2^9 \times 1/f_w$ seconds may occur in the overflow (INTWT) after the zero-second start of the watch timer because the 9-bit prescaler is not cleared to 0.

8.4.2 Operation as interval timer

The interval timer is used to repeatedly generate an interrupt request at the interval specified by a count value set in advance.


The interval can be selected by bits 4 to 6 (WTM4 to WTM6) of the watch timer mode control register (WTM).

Table 8-3. Interval Generated Using Interval Timer

WTM6	WTM5	WTM4	Interval	At $f_x = 5.0 \text{ MHz}$	At $f_{XT} = 32.768 \text{ kHz}$
0	0	0	$2^4 \times 1/f_w$	409.6 μs	488 μs
0	0	1	$2^5 \times 1/f_w$	819.2 μs	977 μs
0	1	0	$2^6 \times 1/f_w$	1.64 ms	1.95 ms
0	1	1	$2^7 \times 1/f_w$	3.28 ms	3.91 ms
1	0	0	$2^8 \times 1/f_w$	6.55 ms	7.81 ms
1	0	1	$2^9 \times 1/f_w$	13.1 ms	15.6 ms
Other than above			Not to be set		

- Remarks**
1. f_x : Main system clock oscillation frequency
 2. f_{XT} : Subsystem clock oscillation frequency
 3. f_w : Watch timer clock frequency ($f_x/2^7$ or f_{XT})

Figure 8-3. Watch Timer/Interval Timer Operation Timing



- Remarks**
1. f_w : Watch timer clock frequency
 2. The parenthesized values apply to operation at $f_w = 32.768$ kHz.

[MEMO]

CHAPTER 9 WATCHDOG TIMER

9.1 Watchdog Timer Functions

The watchdog timer has the following functions:

- Watchdog timer
- Interval timer

Caution Select the watchdog timer mode or interval timer mode by using the watchdog timer mode register (WDTM).

(1) Watchdog timer

The watchdog timer is used to detect inadvertent program loops. When an inadvertent loop is detected, a non-maskable interrupt or a $\overline{\text{RESET}}$ signal can be generated.

Table 9-1. Inadvertent Loop Detection Time of Watchdog Timer

Inadvertent Loop Detection Time	At $f_x = 5.0 \text{ MHz}$
$2^{11} \times 1/f_x$	410 μs
$2^{13} \times 1/f_x$	1.64 ms
$2^{15} \times 1/f_x$	6.55 ms
$2^{17} \times 1/f_x$	26.2 ms

f_x : Main system clock oscillation frequency

(2) Interval timer

The interval timer generates an interrupt at an arbitrary interval set in advance.

Table 9-2. Interval Time

Interval	At $f_x = 5.0 \text{ MHz}$
$2^{11} \times 1/f_x$	410 μs
$2^{13} \times 1/f_x$	1.64 ms
$2^{15} \times 1/f_x$	6.55 ms
$2^{17} \times 1/f_x$	26.2 ms

f_x : Main system clock oscillation frequency

Table 9-3. Configuration of Watchdog Timer

Item	Configuration
Control register	Timer clock selection register 2 (TCL2) Watchdog timer mode register (WDTM)

The block diagram illustrates the internal architecture of the Internal Watchdog Timer (INTWDT). The system is connected to an **Internal Bus** at the top and bottom.

- Input Stage:** An external clock input $\frac{f_x}{2^4}$ is connected to a **Prescaler**. The Prescaler provides three clock signals: $\frac{f_x}{2^6}$, $\frac{f_x}{2^8}$, and $\frac{f_x}{2^{10}}$.
- Selector and Counter:** The clock signals are fed into a **Selector**, which is also controlled by a 3-bit signal from the **Timer Clock Selection Register 2 (TCL2)**. The output of the Selector goes to a **7-Bit Counter**. The Counter has a **Clear** input from the **Watchdog Timer Mode Register (WDTM)**.
- Control and Timing:** The 7-Bit Counter outputs to a **Control Circuit**. The Control Circuit is also influenced by the **WDTM** register and provides signals to **TMIF4** and **TMMK4**.
- Interrupt Generation:**
 - TMIF4** (Timer Monitor Interrupt Flag 4) is connected to the **Internal Bus** and an AND gate that produces the **INTWDT Maskable Interrupt Request**.
 - TMMK4** (Timer Monitor Maskable Key 4) is connected to the **Internal Bus** and another AND gate that produces the **INTWDT Non-Maskable Interrupt Request**.
 - The Control Circuit also provides a **RESET** signal.
- Registers:**
 - Timer Clock Selection Register 2 (TCL2):** Contains bits **TCL22**, **TCL21**, and **TCL20**.
 - Watchdog Timer Mode Register (WDTM):** Contains bits **RUN**, **WDTM4**, and **WDTM3**.

9.3 Watchdog Timer Control Registers

The following two types of registers are used to control the watchdog timer.

- Timer clock selection register 2 (TCL2)
- Watchdog timer mode register (WDTM)

(1) Timer clock selection register 2 (TCL2)

This register sets the watchdog timer count clock.

TCL2 is set with an 8-bit memory manipulation instruction.

$\overline{\text{RESET}}$ input clears TCL2 to 00H.

Figure 9-2. Format of Timer Clock Selection Register 2

Symbol	7	6	5	4	3	2	1	0	Address	After Reset	R/W
TCL2	0	0	0	0	0	TCL22	TCL21	TCL20	FF42H	00H	R/W

TCL22	TCL21	TCL20	Watchdog Timer Count Clock Selection	Interval
0	0	0	$f_x/2^4$ (312.5 kHz)	$2^{11}/f_x$ (410 μs)
0	1	0	$f_x/2^6$ (78.1 kHz)	$2^{13}/f_x$ (1.64 ms)
1	0	0	$f_x/2^8$ (19.5 kHz)	$2^{15}/f_x$ (6.55 ms)
1	1	0	$f_x/2^{10}$ (4.88 kHz)	$2^{17}/f_x$ (26.2 ms)
Other than above			Not to be set	

- Remarks**
1. f_x : Main system clock oscillation frequency
 2. The parenthesized values apply to operation at $f_x = 5.0$ MHz.

(2) Watchdog timer mode register (WDTM)

This register sets an operation mode of the watchdog timer, and enables/disables counting of the watchdog timer.

WDTM is set with a 1-bit or 8-bit memory manipulation instruction.

$\overline{\text{RESET}}$ input clears WDTM to 00H.

Figure 9-3. Format of Watchdog Timer Mode Register

Symbol	<7>	6	5	4	3	2	1	0	Address	After Reset	R/W
WDTM	RUN	0	0	WDTM4	WDTM3	0	0	0	FFF9H	00H	R/W

RUN	Watchdog Timer Operation Selection ^{Note 1}
0	Stops counting.
1	Clears counter and starts counting.

WDTM4	WDTM3	Watchdog Timer Operation Mode Selection ^{Note 2}
0	0	Operation stop
0	1	Interval timer mode (Generates a maskable interrupt upon overflow occurrence.) ^{Note 3}
1	0	Watchdog timer mode 1 (Generates a non-maskable interrupt upon overflow occurrence.)
1	1	Watchdog timer mode 2 (Starts reset operation upon overflow occurrence.)

- Notes**
1. Once RUN has been set to 1, it cannot be cleared to 0 by software. Therefore, when counting is started, it cannot be stopped by any means other than $\overline{\text{RESET}}$ input.
 2. Once WDTM3 and WDTM4 have been set to 1, they cannot be cleared to 0 by software.
 3. The watchdog timer starts operations as an interval timer when RUN is set to 1.

- Cautions**
1. When the watchdog timer is cleared by setting RUN to 1, the actual overflow time is up to 0.8% shorter than the time set by timer clock selection register 2 (TCL2).
 2. To set watchdog timer mode 1 or 2, set TMMK4 (bit 0 of interrupt mask flag register 0 (MK0)) to 1 after confirming TMIF4 (bit 0 of interrupt request flag register 0 (IF0)) being set to 0. When watchdog timer mode 1 or 2 is selected with TMIF4 set to 1, a non-maskable interrupt is generated upon the completion of rewriting WDTM.

9.4 Watchdog Timer Operation

9.4.1 Operation as watchdog timer

The watchdog timer detects an inadvertent program loop when bit 4 (WDTM4) of the watchdog timer mode register (WDTM) is set to 1.

The count clock (inadvertent loop detection time interval) of the watchdog timer can be selected by bits 0 to 2 (TCL20 to TCL22) of timer clock selection register 2 (TCL2). By setting bit 7 (RUN) of WDTM to 1, the watchdog timer is started. Set RUN to 1 within the set inadvertent loop detection time interval after the watchdog timer has been started. By setting RUN to 1, the watchdog timer can be cleared and start counting. If RUN is not set to 1, and the inadvertent loop detection time is exceeded, a system reset signal or a non-maskable interrupt is generated, depending on the value of bit 3 (WDTM3) of WDTM.

The watchdog timer continues operation in HALT mode, but stops in STOP mode. Therefore, first set RUN to 1 to clear the watchdog timer before executing the STOP instruction.

- Cautions**
1. The actual inadvertent loop detection time may be up to 0.8% shorter than the set time.
 2. When the subsystem clock is selected as the CPU clock, watchdog timer count operation is stopped.

Table 9-4. Inadvertent Loop Detection Time of Watchdog Timer

TCL22	TCL21	TCL20	Inadvertent Loop Detection Time	At $f_x = 5.0 \text{ MHz}$
0	0	0	$2^{11} \times 1/f_x$	410 μs
0	1	0	$2^{13} \times 1/f_x$	1.64 ms
1	0	0	$2^{15} \times 1/f_x$	6.55 ms
1	1	0	$2^{17} \times 1/f_x$	26.2 ms

f_x : Main system clock oscillation frequency

9.4.2 Operation as interval timer

When bits 4 and 3 (WDTM4, WDTM3) of the watchdog timer mode register (WDTM) are set to 0 and 1, respectively, the watchdog timer operates as an interval timer that repeatedly generates an interrupt at intervals specified by a count value set in advance.

Select a count clock (or interval) by setting bits 0 to 2 (TCL20 to TCL22) of timer clock selection register 2 (TCL2). The watchdog timer starts operation as an interval timer when the RUN bit (bit 7 of WDTM) is set to 1.

In interval timer mode, the interrupt mask flag (TMMK4) is valid, and a maskable interrupt (INTWDT) can be generated. The priority of INTWDT is set as the highest of all the maskable interrupts.

The interval timer continues operation in HALT mode, but stops in STOP mode. Therefore, first set RUN to 1 to clear the interval timer before executing the STOP instruction.

- Cautions**
1. Once bit 4 (WDTM4) of WDTM is set to 1 (when watchdog timer mode is selected), interval timer mode is not set, unless a $\overline{\text{RESET}}$ signal is input.
 2. The interval time may be up to 0.8% shorter than the set time when WDTM has just been set.

Table 9-5. Interval Generated Using Interval Timer

TCL22	TCL21	TCL20	Interval	At $f_x = 5.0 \text{ MHz}$
0	0	0	$2^{11} \times 1/f_x$	410 μs
0	1	0	$2^{13} \times 1/f_x$	1.64 ms
1	0	0	$2^{15} \times 1/f_x$	6.55 ms
1	1	0	$2^{17} \times 1/f_x$	26.2 ms

f_x : Main system clock oscillation frequency

CHAPTER 10 SERIAL INTERFACE 20

10.1 Serial Interface 20 Functions

Serial interface 20 has the following three modes.

- Operation stop mode
- Asynchronous serial interface (UART) mode
- 3-wire serial I/O mode

(1) Operation stop mode

This mode is used when serial transfer is not performed. Power consumption is minimized in this mode.

(2) Asynchronous serial interface (UART) mode

This mode is used to send and receive the one byte of data that follows a start bit. It supports full-duplex communication.

Serial interface 20 contains a UART-dedicated baud rate generator, enabling communication over a wide range of baud rates. It is also possible to define baud rates by dividing the frequency of the clock input to the ASCK20 pin.

(3) 3-wire serial I/O mode (switchable between MSB-first and LSB-first transmission)

This mode is used to transmit 8-bit data, using three lines: a serial clock ($\overline{\text{SCK20}}$) line and two serial data lines (SI20 and SO20).

As it supports simultaneous transmission and reception, 3-wire serial I/O mode requires less processing time for data transmission than asynchronous serial interface mode.

Because, in 3-wire serial I/O mode, it is possible to select whether 8-bit data transmission begins with the MSB or LSB, serial interface 20 can be connected to any device regardless of whether that device is designed for MSB-first or LSB-first transmission.

3-wire serial I/O mode is useful for connecting peripheral I/O circuits and display controllers having conventional synchronous serial interfaces, such as those of the 75X/XL, 78K, and 17K Series devices.


10.2 Serial Interface 20 Configuration

Serial interface 20 consists of the following items of hardware.

Table 10-1. Configuration of Serial Interface 20


Item	Configuration
Register	Transmission shift register 20 (TXS20) Reception shift register 20 (RXS20) Reception buffer register 20 (RXB20)
Control register	Serial operation mode register 20 (CSIM20) Asynchronous serial interface mode register 20 (ASIM20) Asynchronous serial interface status register 20 (ASIS20) Baud rate generator control register 20 (BRGC20)

Figure 10-1. Block Diagram of Serial Interface 20



Note See Figure 10-2 for the configuration of the baud rate generator.

Figure 10-2. Block Diagram of Baud Rate Generator 20



(1) Transmission shift register 20 (TXS20)

TXS20 is a register in which transmission data is prepared. The transmission data is output from TXS20 bit-serially.

When the data length is seven bits, bits 0 to 6 of the data in TXS20 will be transmission data. Writing data to TXS20 triggers transmission.

TXS20 can be written with an 8-bit memory manipulation instruction, but cannot be read.

$\overline{\text{RESET}}$ input sets TXS20 to FFH.

Caution Do not write to TXS20 during transmission.

TXS20 and reception buffer register 20 (RXB20) are mapped at the same address, such that any attempt to read from TXS20 results in a value being read from RXB20.

(2) Reception shift register 20 (RXS20)

RXS20 is a register in which serial data, received at the RxD20 pin, is converted to parallel data. Once one entire byte has been received, RXS20 feeds the reception data to reception buffer register 20 (RXB20).

RXS20 cannot be manipulated directly by a program.

(3) Reception buffer register 20 (RXB20)

RXB20 holds a reception data. A new reception data is transferred from reception shift register 20 (RXS20) every 1-byte data reception.

When the data length is seven bits, the reception data is sent to bits 0 to 6 of RXB20, in which the MSB is always fixed to 0.

RXB20 can be read with an 8-bit memory manipulation instruction, but cannot be written.

$\overline{\text{RESET}}$ input makes RXB20 undefined.

Caution RXB20 and transmission shift register 20 (TXS20) are mapped at the same address, such that any attempt to write to RXB20 results in a value being written to TXS20.

(4) Transmission control circuit

The transmission control circuit controls transmission. For example, it adds start, parity, and stop bits to the data in transmission shift register 20 (TXS20), according to the setting of asynchronous serial interface mode register 20 (ASIM20).

(5) Reception control circuit

The reception control circuit controls reception according to the setting of asynchronous serial interface mode register 20 (ASIM20). It also checks for errors, such as parity errors, during reception. If an error is detected, asynchronous serial interface status register 20 (ASIS20) is set according to the status of the error.

10.3 Serial Interface 20 Control Registers

Serial interface 20 is controlled by the following registers.

- Serial operation mode register 20 (CSIM20)
- Asynchronous serial interface mode register 20 (ASIM20)
- Asynchronous serial interface status register 20 (ASIS20)
- Baud rate generator control register 20 (BRGC20)

(1) Serial operation mode register 20 (CSIM20)

CSIM20 is set when serial interface 20 is used in 3-wire serial I/O mode.

CSIM20 is set with a 1-bit or 8-bit memory manipulation instruction.

$\overline{\text{RESET}}$ input clears CSIM20 to 00H.

Figure 10-3. Format of Serial Operation Mode Register 20

Symbol	<7>	6	5	4	3	2	1	0	Address	After Reset	R/W
CSIM20	CSIE20	SSE20	0	0	DAP20	DIR20	CCK20	CKP20	FF72H	00H	R/W

CSIE20	3-Wire Serial I/O Mode Operation Control		
0	Operation disabled		
1	Operation enabled		

SSE20	$\overline{\text{SS}}20$ Pin Selection	Function of $\overline{\text{SS}}20/\text{P}23$ Pin	Communication Status
0	Not used	Port function	Communication enabled
1	Used	0	Communication enabled
		1	Communication disabled

DAP20	3-Wire Serial I/O Mode Data Phase Selection		
0	Outputs at the falling edge of $\overline{\text{SCK}}20$.		
1	Outputs at the rising edge of $\overline{\text{SCK}}20$.		

DIR20	First-Bit Specification		
0	MSB		
1	LSB		

CCK20	3-Wire Serial I/O Mode Clock Selection		
0	External clock input to the $\overline{\text{SCK}}20$ pin		
1	Output of the dedicated baud rate generator		

CKP20	3-Wire Serial I/O Mode Clock Phase Selection		
0	Clock is low active, and $\overline{\text{SCK}}20$ is at high level in the idle state.		
1	Clock is high active, and $\overline{\text{SCK}}20$ is at low level in the idle state.		

Cautions 1. Bits 4 and 5 must all be set to 0.

2. CSIM20 must be cleared to 00H, if UART mode is selected.

(2) Asynchronous serial interface mode register 20 (ASIM20)

ASIM20 is set when serial interface 20 is used in asynchronous serial interface mode.

ASIM20 is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input clears ASIM20 to 00H.

Figure 10-4. Format of Asynchronous Serial Interface Mode Register 20

Symbol	<7>	<6>	5	4	3	2	1	0	Address	After Reset	R/W
ASIM20	TXE20	RXE20	PS201	PS200	CL20	SL20	0	0	FF70H	00H	R/W

TXE20	Transmit Operation Control
0	Transmit operation stop
1	Transmit operation enable

RXE20	Receive Operation Control
0	Receive operation stop
1	Receive operation enable

PS201	PS200	Parity Bit Specification
0	0	No parity
0	1	Always add 0 parity at transmission. Parity check is not performed at reception (No parity error is generated).
1	0	Odd parity
1	1	Even parity

CL20	Transmit Data Character Length Specification
0	7 bits
1	8 bits

SL20	Transmit Data Stop Bit Length
0	1 bit
1	2 bits

Cautions 1. Bits 0 and 1 must all be set to 0.

2. If 3-wire serial I/O mode is selected, ASIM20 must be cleared to 00H.

3. Switch operating modes after halting serial transmit/receive operation.

Table 10-2. Serial Interface 20 Operating Mode Settings

(1) Operation stop mode

ASIM20		CSIM20			PM22	P22	PM21	P21	PM20	P20	First Bit	Shift Clock	P22/SI20/ Rx/D20 Pin Function	P21/SO20/ Tx/D20 Pin Function	P20/SCK20/ ASCK20 Pin Function
TXE20	RXE20	CSIE20	DIR20	CSCCK20											
0	0	0	×	×	×	×	×	×	×	×	—	—	P22	P21	P20
Other than above											Not to be set				

(2) 3-wire serial I/O mode

ASIM20		CSIM20			PM22	P22	PM21	P21	PM20	P20	First Bit	Shift Clock	P22/SI20/ RxD20 Pin Function	P21/SO20/ TxD20 Pin Function	P20/SCK20/ ASCK20 Pin Function
TXE20	RXE20	CSIE20	DIR20	CSCCK20											
0	0	1	0	0	× ^{Note 2}	× ^{Note 2}	0	1	1	×	MSB	External clock	SI20 ^{Note 2}	SO20 (CMOS output)	$\overline{\text{SCK20}}$ input
				1					0	1		Internal clock			$\overline{\text{SCK20}}$ output
		1	1	0					1	×	LSB	External clock			$\overline{\text{SCK20}}$ input
									1	0		1			Internal clock
Other than above											Not to be set				

(3) Asynchronous serial interface mode

ASIM20		CSIM20			PM22	P22	PM21	P21	PM20	P20	First Bit	Shift Clock	P22/SI20/ Rx/D20 Pin Function	P21/SO20/ Tx/D20 Pin Function	P20/ŠCK20/ ASCK20 Pin Function	
TXE20	RXE20	CSIE20	DIR20	CŠCK20												
1	0	0	0	0	×	×	0	1	1	×	LSB	External clock	P22	Tx/D20 (CMOS output)	ASCK20 input	
									×	×		Internal clock			P20	
0	1	0	0	0	1	×	×	×	1	×		External clock	Rx/D20	P21	ASCK20 input	
									×	×		Internal clock			P20	
1	1	0	0	0	1	×	0	1	1	×		External clock			Tx/D20 (CMOS output)	ASCK20 input
									×	×		Internal clock				P20
Other than above											Not to be set					

Notes 1. These pins can be used for port functions.

2. When only transmission is used, this pin can be used as P22 (CMOS input/output).

Remark ×: Don't care.

(3) Asynchronous serial interface status register 20 (ASIS20)

ASIS20 indicates the type of a reception error, if it occurs while asynchronous serial interface mode is set.

ASIS20 is read with a 1-bit or 8-bit memory manipulation instruction.

The contents of ASIS20 are undefined in 3-wire serial I/O mode.

$\overline{\text{RESET}}$ input clears ASIS20 to 00H.

Figure 10-5. Format of Asynchronous Serial Interface Status Register 20

Symbol	7	6	5	4	3	2	1	0	Address	After Reset	R/W
ASIS20	0	0	0	0	0	PE20	FE20	OVE20	FF71H	00H	R

PE20	Parity Error Flag
0	No parity error has occurred.
1	A parity error has occurred (parity mismatch in transmission data).

FE20	Framing Error Flag
0	No framing error has occurred.
1	A framing error has occurred (no stop bit detected). ^{Note 1}

OVE20	Overflow Error Flag
0	No overflow error has occurred.
1	An overflow error has occurred. ^{Note 2} (Before data was read from the reception buffer register, the subsequent receive operation was completed.)

Notes 1. Even when the stop bit length is set to 2 bits by setting bit 2 (SL20) of asynchronous serial interface mode register 20 (ASIM20), the stop bit detection at reception is performed with 1 bit.

2. Be sure to read reception buffer register 20 (RXB20) when an overflow error occurs. If not, every time the data is received an overflow error is generated.

(4) Baud rate generator control register 20 (BRGC20)

BRGC20 is used to specify the serial clock for serial interface 20.

BRGC20 is set with an 8-bit memory manipulation instruction.

RESET input clears BRGC20 to 00H.

Figure 10-6. Format of Baud Rate Generator Control Register 20

Symbol	7	6	5	4	3	2	1	0	Address	After Reset	R/W
BRGC20	TPS203	TPS202	TPS201	TPS200	0	0	0	0	FF73H	00H	R/W

TPS203	TPS202	TPS201	TPS200	3-Bit Counter Source Clock Selection	n
0	0	0	0	$f_x/2$ (2.5 MHz)	1
0	0	0	1	$f_x/2^2$ (1.25 MHz)	2
0	0	1	0	$f_x/2^3$ (625 kHz)	3
0	0	1	1	$f_x/2^4$ (313 kHz)	4
0	1	0	0	$f_x/2^5$ (156 kHz)	5
0	1	0	1	$f_x/2^6$ (78.1 kHz)	6
0	1	1	0	$f_x/2^7$ (39.1 kHz)	7
0	1	1	1	$f_x/2^8$ (19.5 kHz)	8
1	0	0	0	External clock input to the ASCK20 pin ^{Note}	-
Other than above				Not to be set	

Note An external clock can be used only in UART mode.

- Cautions**
1. When writing to BRGC20 is performed during a communication operation, the output of baud rate generator is disrupted and communications cannot be performed normally. Be sure not to write to BRGC20 during communication operations.
 2. Be sure not to select $n = 1$ during operation at $f_x = 5.0$ MHz because the resulting baud rate exceeds the rated range.
 3. When the external input clock is selected, set P20 to input mode (PM20 (bit 0 of port mode register 2 (PM2)) = 1).

- Remarks**
1. f_x : Main system clock oscillation frequency
 2. n : Value determined by setting TPS200 through TPS203 ($1 \leq n \leq 8$)
 3. The parenthesized values apply to operation at $f_x = 5.0$ MHz.

The baud rate transmit/receive clock to be generated is either a signal scaled from the system clock, or a signal scaled from the clock input from the ASCK20 pin.

(a) Generation of baud rate transmit/receive clock form system clock

The transmit/receive clock is generated by scaling the system clock. The baud rate of a clock generated from the system clock is estimated by using the following expression.

$$[\text{Baud rate}] = \frac{f_x}{2^{n+1} \times 8} [\text{Hz}]$$

f_x : System clock oscillation frequency

n : Value determined by values of TPS200 through TPS203 as shown in Figure 10-6 ($2 \leq n \leq 8$)

Table 10-3. Example of Relationships between System Clock and Baud Rate

Baud Rate (bps)	n	BRGC20 Set Value	Error (%)	
			$f_x = 5.0 \text{ MHz}$	$f_x = 4.9152 \text{ MHz}$
1,200	8	70H	1.73	0
2,400	7	60H		
4,800	6	50H		
9,600	5	40H		
19,200	4	30H		
38,400	3	20H		
76,800	2	10H		

Caution Do not select $n = 1$ during operation at $f_x = 5.0 \text{ MHz}$ because the resulting baud rate exceeds the rated range.

(b) Generation of baud rate transmit/receive clock from external clock input from ASCK20 pin

The transmit/receive clock is generated by scaling the clock input from the ASCK20 pin. The baud rate of a clock generated from the clock input from the ASCK20 pin is estimated by using the following expression.

$$[\text{Baud rate}] = \frac{f_{\text{ASCK}}}{16} [\text{Hz}]$$

f_{ASCK} : Frequency of clock input from the ASCK20 pin

Table 10-4. Relationships between ASCK20 Pin Input Frequency and Baud Rate (When BRGC20 Is Set to 80H)

Baud Rate (bps)	ASCK20 Pin Input Frequency (kHz)
75	1.2
150	2.4
300	4.8
600	9.6
1,200	19.2
2,400	38.4
4,800	76.8
9,600	153.6
19,200	307.2
31,250	500.0
38,400	614.4

10.4 Serial Interface 20 Operation

Serial interface 20 provides the following three types of modes.

- Operation stop mode
- Asynchronous serial interface (UART) mode
- 3-wire serial I/O mode

10.4.1 Operation stop mode

In operation stop mode, serial transfer is not executed; therefore, the power consumption can be reduced. The P20/ $\overline{\text{SCK20}}$ /ASCK20, P21/SO20/TxD20, and P22/SI20/RxD20 pins can be used as normal I/O ports.

(1) Register setting

Operation stop mode is set by serial operation mode register 20 (CSIM20) and asynchronous serial interface mode register 20 (ASIM20).

(a) Serial operation mode register 20 (CSIM20)

CSIM20 is set with a 1-bit or 8-bit memory manipulation instruction.

$\overline{\text{RESET}}$ input clears CSIM20 to 00H.

Symbol	<7>	6	5	4	3	2	1	0	Address	After Reset	R/W
CSIM20	CSIE20	SSE20	0	0	DAP20	DIR20	CSCK20	CKP20	FF72H	00H	R/W

CSIE20	3-Wire Serial I/O Mode Operation Control
0	Operation disabled
1	Operation enabled

Caution Bits 4 and 5 must all be set to 0.

(b) Asynchronous serial interface mode register 20 (ASIM20)

ASIM20 is set with a 1-bit or 8-bit memory manipulation instruction.

$\overline{\text{RESET}}$ input clears ASIM20 to 00H.

Symbol	<7>	<6>	5	4	3	2	1	0	Address	After Reset	R/W
ASIM20	TXE20	RXE20	PS201	PS200	CL20	SL20	0	0	FF70H	00H	R/W

TXE20	Transmit Operation Control
0	Transmit operation stop
1	Transmit operation enable

RXE20	Receive Operation Control
0	Receive operation stop
1	Receive operation enable

Caution Bits 0 and 1 must all be set to 0.

10.4.2 Asynchronous serial interface (UART) mode

In this mode, the one-byte data following the start bit is transmitted/received and thus full-duplex communication is possible.

This device incorporates a UART-dedicated baud rate generator that enables communications at a desired baud rate from many options. In addition, the baud rate can also be defined by dividing the clock input to the ASCK20 pin.

The UART-dedicated baud rate generator also can output the 31.25-kbps baud rate that complies with the MIDI standard.

(1) Register setting

UART mode is set by serial operation mode register 20 (CSIM20), asynchronous serial interface mode register 20 (ASIM20), asynchronous serial interface status register 20 (ASIS20), and baud rate generator control register 20 (BRGC20).

(a) Serial operation mode register 20 (CSIM20)

CSIM20 is set with a 1-bit or 8-bit memory manipulation instruction.

$\overline{\text{RESET}}$ input clears CSIM20 to 00H.

Set CSIM20 to 00H when UART mode is selected.

Symbol	<7>	6	5	4	3	2	1	0	Address	After Reset	R/W
CSIM20	CSIE20	SSE20	0	0	DAP20	DIR20	CCK20	CKP20	FF72H	00H	R/W

CSIE20	3-Wire Serial I/O Mode Operation Control
0	Operation disabled
1	Operation enabled

SSE20	$\overline{\text{SS20}}$ Pin Selection	Function of $\overline{\text{SS20}}$ /P23 Pin	Communication Status
0	Not used	Port function	Communication enabled
1	Used	0	Communication enabled
		1	Communication disabled

DAP20	3-Wire Serial I/O Mode Data Phase Selection
0	Outputs at the falling edge of $\overline{\text{SCK20}}$.
1	Outputs at the rising edge of $\overline{\text{SCK20}}$.

DIR20	First-Bit Specification
0	MSB
1	LSB

CCK20	3-Wire Serial I/O Mode Clock Selection
0	External clock input to the $\overline{\text{SCK20}}$ pin
1	Output of the dedicated baud rate generator

CKP20	3-Wire Serial I/O Mode Clock Phase Selection
0	Clock is low active, and $\overline{\text{SCK20}}$ is high level in the idle state.
1	Clock is high active, and $\overline{\text{SCK20}}$ is low level in the idle state.

Caution Bits 4 and 5 must all be set to 0.

(b) Asynchronous serial interface mode register 20 (ASIM20)

ASIM20 is set with a 1-bit or 8-bit memory manipulation instruction.

$\overline{\text{RESET}}$ input clears ASIM20 to 00H.

Symbol	<7>	<6>	5	4	3	2	1	0	Address	After Reset	R/W
ASIM20	TXE20	RXE20	PS201	PS200	CL20	SL20	0	0	FF70H	00H	R/W

TXE20	Transmit Operation Control
0	Transmit operation stop
1	Transmit operation enable

RXE20	Receive Operation Control
0	Receive operation stop
1	Receive operation enable

PS201	PS200	Parity Bit Specification
0	0	No parity
0	1	Always add 0 parity at transmission. Parity check is not performed at reception. (No parity error is generated.)
1	0	Odd parity
1	1	Even parity

CL20	Character Length Specification
0	7 bits
1	8 bits

SL20	Transmit Data Stop Bit Length Specification
0	1 bit
1	2 bits

Cautions 1. Bits 0 and 1 must all be set to 0.

2. Switch operating modes after halting serial transmit/receive operation.

(c) Asynchronous serial interface status register 20 (ASIS20)

ASIS20 is read with a 1-bit or 8-bit memory manipulation instruction.

$\overline{\text{RESET}}$ input clears ASIS20 to 00H.

Symbol	7	6	5	4	3	2	1	0	Address	After Reset	R/W
ASIS20	0	0	0	0	0	PE20	FE20	OVE20	FF71H	00H	R

PE20	Parity Error Flag
0	Parity error not generated
1	Parity error generated (when the parity of transmit data does not match)

FE20	Flaming Error Flag
0	Framing error not generated
1	Framing error generated (when stop bit is not detected) ^{Note 1}

OVE20	Overflow Error Flag
0	Overflow error not generated
1	Overflow error generated ^{Note 2} (when the next receive operation is completed before the data is read from the reception buffer register)

- Notes**
1. Even when the stop bit length is set to 2 bits by setting bit 2 (SL20) of asynchronous serial interface mode register 20 (ASIM20), the stop bit detection at reception is performed with 1 bit.
 2. Be sure to read reception buffer register 20 (RXB20) when an overflow error occurs. If not, every time the data is received an overflow error is generated.

(d) Baud rate generator control register 20 (BRGC20)

BRGC20 is set with an 8-bit memory manipulation instruction.

$\overline{\text{RESET}}$ input clears BRGC20 to 00H.

Symbol	7	6	5	4	3	2	1	0	Address	After Reset	R/W
BRGC20	TPS203	TPS202	TPS201	TPS200	0	0	0	0	FF73H	00H	R/W

TPS203	TPS202	TPS201	TPS200	3-Bit Counter Source Clock Selection	n
0	0	0	0	$f_x/2$ (2.5 MHz)	1
0	0	0	1	$f_x/2^2$ (1.25 MHz)	2
0	0	1	0	$f_x/2^3$ (625 kHz)	3
0	0	1	1	$f_x/2^4$ (313 kHz)	4
0	1	0	0	$f_x/2^5$ (156 kHz)	5
0	1	0	1	$f_x/2^6$ (78.1 kHz)	6
0	1	1	0	$f_x/2^7$ (39.1 kHz)	7
0	1	1	1	$f_x/2^8$ (19.5 kHz)	8
1	0	0	0	External clock input to ASCK20 pin	-
Other than above				Not to be set	

- Cautions 1.** When writing to BRGC20 is performed during a communication operation, the output of baud rate generator is disrupted and communications cannot be performed normally. Be sure not to write to BRGC20 during communication operation.
- 2.** Be sure not to select $n = 1$ during an operation at $f_x = 5.0$ MHz because the resulting baud rate exceeds the rated range.
- 3.** When the external input clock is selected, set port mode register 2 (PM2) to input mode.

- Remarks 1.** f_x : Main system clock oscillation frequency
- 2.** n : Value determined by setting TPS200 through TPS203 ($1 \leq n \leq 8$)
- 3.** The parenthesized values apply to operation at $f_x = 5.0$ MHz.

The baud rate transmit/receive clock to be generated is either a signal scaled from the system clock, or a signal scaled from the clock input from the ASCK20 pin.

(i) Generation of baud rate transmit/receive clock from system clock

The transmit/receive clock is generated by scaling the system clock. The baud rate of a clock generated from the system clock is estimated by using the following expression.

$$[\text{Baud rate}] = \frac{f_x}{2^{n+1} \times 8} [\text{Hz}]$$

f_x : Main system clock oscillation frequency

n : Value determined by setting TPS200 through TPS203 as shown in the above table ($2 \leq n \leq 8$)

Table 10-5. Example of Relationships between System Clock and Baud Rate

Baud Rate (bps)	n	BRGC20 Set Value	Error (%)	
			$f_x = 5.0 \text{ MHz}$	$f_x = 4.9152 \text{ MHz}$
1,200	8	70H	1.73	0
2,400	7	60H		
4,800	6	50H		
9,600	5	40H		
19,200	4	30H		
38,400	3	20H		
76,800	2	10H		

Caution Do not select $n = 1$ during operation at $f_x = 5.0 \text{ MHz}$ because the resulting baud rate exceeds the rated range.

(ii) Generation of baud rate transmit/receive clock from external clock input from ASCK20 pin

The transmit/receive clock is generated by scaling the clock input from the ASCK20 pin. The baud rate of a clock generated from the clock input from the ASCK20 pin is estimated by using the following expression.

$$[\text{Baud rate}] = \frac{f_{\text{ASCK}}}{16} [\text{Hz}]$$

f_{ASCK} : Frequency of clock input from the ASCK20 pin

Table 10-6. Relationships between ASCK20 Pin Input Frequency and Baud Rate (When BRGC20 Is Set to 80H)


Baud Rate (bps)	ASCK20 Pin Input Frequency (kHz)
75	1.2
150	2.4
300	4.8
600	9.6
1,200	19.2
2,400	38.4
4,800	76.8
9,600	153.6
19,200	307.2
31,250	500.0
38,400	614.4

(2) Communication operation**(a) Data format**

The transmit/receive data format is as shown in Figure 10-7. One data frame consists of a start bit, character bits, parity bit, and stop bit(s).

The specification of character bit length in one data frame, parity selection, and specification of stop bit length is carried out with asynchronous serial interface mode register 20 (ASIM20).

Figure 10-7. Asynchronous Serial Interface Transmit/Receive Data Format



- Start bits 1 bit
- Character bits..... 7 bits/8 bits
- Parity bits Even parity/odd parity/0 parity/no parity
- Stop bit(s)..... 1 bit/2 bits

When 7 bits are selected as the number of character bits, only the lower 7 bits (bits 0 to 6) are valid; in transmission the most significant bit (bit 7) is ignored, and in reception the most significant bit (bit 7) is always "0".

The serial transfer rate is selected by ASIM20 and baud rate generator control register 20 (BRGC20).

If a serial data receive error is generated, the receive error contents can be determined by reading the status of asynchronous serial interface status register 20 (ASIS20).

(b) Parity types and operation

The parity bit is used to detect a bit error in the communication data. Normally, the same kind of parity bit is used on the transmitting side and the receiving side. With even parity and odd parity, a one-bit (odd number) error can be detected. With 0 parity and no parity, an error cannot be detected.

(i) Even parity**• At transmission**

The parity bit is determined so that the number of bits with a value of "1" in the transmit data including the parity bit may be even. The parity bit value should be as follows.

The number of bits with a value of "1" is an odd number in transmit data : 1

The number of bits with a value of "1" is an even number in transmit data : 0

• At reception

The number of bits with a value of "1" in the receive data including the parity bit is counted, and if the number is odd, a parity error is generated.

(ii) Odd parity**• At transmission**

Conversely to the even parity, the parity bit is determined so that the number of bits with a value of "1" in the transmit data including the parity bit may be odd. The parity bit value should be as follows.

The number of bits with a value of "1" is an odd number in transmit data : 0

The number of bits with a value of "1" is an even number in transmit data : 1

• At reception

The number of bits with a value of "1" in the receive data including the parity bit is counted, and if the number is even, a parity error is generated.

(iii) 0 parity

When transmitting, the parity bit is set to "0" irrespective of the transmit data.

At reception, a parity bit check is not performed. Therefore, a parity error is not generated, irrespective of whether the parity bit is set to "0" or "1".

(iv) No parity

A parity bit is not added to the transmit data.


At reception, data is received assuming that there is no parity bit. Since there is no parity bit, a parity error is not generated.

(c) Transmission

A transmit operation is started by writing transmit data to transmission shift register 20 (TXS20). The start bit, parity bit, and stop bit(s) are added automatically.

When the transmit operation starts, the data in TXS20 is shifted out, and when TXS20 is empty, a transmission completion interrupt (INTST20) is generated.

Figure 10-8. Asynchronous Serial Interface Transmission Completion Interrupt Timing



Caution Do not rewrite to asynchronous serial interface mode register 20 (ASIM20) during a transmit operation. If the ASIM20 register is rewritten to during transmission, subsequent transmission may not be performed (the normal state is restored by RESET input).

It is possible to determine whether transmission is in progress by software by using a transmission completion interrupt (INTST20) or the interrupt request flag (STIF20) set by INTST20.

(d) Reception

When bit 6 (RXE20) of asynchronous serial interface mode register 20 (ASIM20) is set to 1, a receive operation is enabled and sampling of the RxD20 pin input is performed.

RxD20 pin input sampling is performed using the serial clock specified by ASIM20.

When the RxD20 pin input becomes low, the 3-bit counter starts counting, and at the time when half the time determined by the specified baud rate has passed, the data sampling start timing signal is output.


If the RxD20 pin input sampled again as a result of this start timing signal is low, it is identified as a start bit, the 3-bit counter is initialized and starts counting, and data sampling is performed. When character data, a parity bit, and one stop bit are detected after the start bit, reception of one frame of data ends.

When one frame of data has been received, the receive data in the shift register is transferred to reception buffer register 20 (RXB20), and a reception completion interrupt (INTSR20) is generated.

If an error is generated, the receive data in which the error was generated is still transferred to RXB20, and INTSR20 is generated.

If the RXE20 bit is reset to 0 during the receive operation, the receive operation is stopped immediately. In this case, the contents of RXB20 and asynchronous serial interface status register 20 (ASIS20) are not changed, and INTSR20 is not generated.

Figure 10-9. Asynchronous Serial Interface Reception Completion Interrupt Timing



Caution Be sure to read reception buffer register 20 (RXB20) even if a receive error occurs. If RXB20 is not read, an overrun error will be generated when the next data is received, and the receive error state will continue indefinitely.

(e) Receive errors

The following three errors may occur during a receive operation: a parity error, framing error, and overrun error. After data reception, an error flag is set in asynchronous serial interface status register 20 (ASIS20). Receive error causes are shown in Table 10-7.

It is possible to determine what kind of error was generated during reception by reading the contents of ASIS20 in the reception error interrupt servicing (see **Figures 10-9** and **10-10**).


The contents of ASIS20 are reset to 0 by reading reception buffer register 20 (RXB20) or receiving the next data (if there is an error in the next data, the corresponding error flag is set).

Table 10-7. Receive Error Causes


Receive Errors	Cause
Parity error	Transmission-time parity and reception data parity do not match.
Framing error	Stop bit not detected
Overrun error	Reception of next data is completed before data is read from reception buffer register.

Figure 10-10. Receive Error Timing

(a) Parity error generated



(b) Framing error or overrun error generated




Cautions 1. The contents of the ASIS20 register are reset to 0 by reading reception buffer register 20 (RXB20) or receiving the next data. To ascertain the error contents, read ASIS20 before reading RXB20.

2. Be sure to read reception buffer register 20 (RXB20) even if a receive error is generated. If RXB20 is not read, an overrun error will be generated when the next data is received, and the receive error state will continue indefinitely.

(3) Cautions related to UART mode

- (a) When bit 7 (TXE20) of asynchronous serial interface mode register 20 (ASIM20) is cleared during transmission, be sure to set transmission shift register 20 (TXS20) to FFH, then set TXE20 to 1 before executing the next transmission.
- (b) When bit 6 (RXE20) of asynchronous serial interface mode register 20 (ASIM20) is cleared during reception, reception buffer register 20 (RXB20) and the receive completion interrupt (INTSR20) are as follows.



When RXE20 is set to 0 at a time indicated by <1>, RXB20 holds the previous data and INTSR20 is not generated.

When RXE20 is set to 0 at a time indicated by <2>, RXB20 renews the data and INTSR20 is not generated.

When RXE20 is set to 0 at a time indicated by <3>, RXB20 renews the data and INTSR20 is generated.

10.4.3 3-wire serial I/O mode

The 3-wire serial I/O mode is useful for connection of peripheral I/Os and display controllers, etc., which incorporate a conventional synchronous serial interface, such as the 75XL Series, 78K Series, 17K Series, etc.

Communication is performed using three lines: the serial clock ($\overline{\text{SCK20}}$), serial output (SO20), and serial input (SI20).

(1) Register setting

3-wire serial I/O mode settings are performed using serial operation mode register 20 (CSIM20), asynchronous serial interface mode register 20 (ASIM20), and baud rate generator control register 20 (BRGC20).

(a) Serial operation mode register 20 (CSIM20)

CSIM20 is set with a 1-bit or 8-bit memory manipulation instruction.

$\overline{\text{RESET}}$ input clears CSIM20 to 00H.

Symbol	<7>	6	5	4	3	2	1	0	Address	After Reset	R/W
CSIM20	CSIE20	SSE20	0	0	DAP20	DIR20	CCK20	CKP20	FF72H	00H	R/W

CSIE20	3-Wire Serial I/O Mode Operation Control		
0	Operation disabled		
1	Operation enabled		

SSE20	$\overline{\text{SS20}}$ Pin Selection	Function of $\overline{\text{SS20}}$ /P23 Pin	Communication Status
0	Not used	Port function	Communication enabled
1	Used	0	Communication enabled
		1	Communication disabled

DAP20	3-Wire Serial I/O Mode Data Phase Selection		
0	Outputs at the falling edge of $\overline{\text{SCK20}}$.		
1	Outputs at the rising edge of $\overline{\text{SCK20}}$.		

DIR20	First-Bit Specification		
0	MSB		
1	LSB		

CCK20	3-Wire Serial I/O Mode Clock Selection		
0	External clock input to the $\overline{\text{SCK20}}$ pin		
1	Output of the dedicated baud rate generator		

CKP20	3-Wire Serial I/O Mode Clock Phase Selection		
0	Clock is low active, and $\overline{\text{SCK20}}$ is at high level in the idle state.		
1	Clock is high active, and $\overline{\text{SCK20}}$ is at low level in the idle state.		

Caution Bits 4 and 5 must all be set to 0.

(b) Asynchronous serial interface mode register 20 (ASIM20)

ASIM20 is set with a 1-bit or 8-bit memory manipulation instruction.

$\overline{\text{RESET}}$ input clears ASIM20 to 00H.

When 3-wire serial I/O mode is selected, ASIM20 must be set to 00H.

Symbol	<7>	<6>	5	4	3	2	1	0	Address	After Reset	R/W
ASIM20	TXE20	RXE20	PS201	PS200	CL20	SL20	0	0	FF70H	00H	R/W

TXE20	Transmit Operation Control
0	Transmit operation stop
1	Transmit operation enable

RXE20	Receive Operation Control
0	Receive operation stop
1	Receive operation enable

PS201	PS200	Parity Bit Specification
0	0	No parity
0	1	Always add 0 parity at transmission. Parity check is not performed at reception. (No parity error is generated.)
1	0	Odd parity
1	1	Even parity

CL20	Character Length Specification
0	7 bits
1	8 bits

SL20	Transmit Data Stop Bit Length Specification
0	1 bit
1	2 bits

- Cautions**
1. Bits 0 and 1 must all be set to 0.
 2. Switch operating modes after halting serial transmit/receive operation.

(c) Baud rate generator control register 20 (BRGC20)

BRGC20 is set with an 8-bit memory manipulation instruction.

$\overline{\text{RESET}}$ input clears BRGC20 to 00H.

Symbol	7	6	5	4	3	2	1	0	Address	After Reset	R/W
BRGC20	TPS203	TPS202	TPS201	TPS200	0	0	0	0	FF73H	00H	R/W

TPS203	TPS202	TPS201	TPS200	3-Bit Counter Source Clock Selection	n
0	0	0	0	$f_x/2$ (2.5 MHz)	1
0	0	0	1	$f_x/2^2$ (1.25 MHz)	2
0	0	1	0	$f_x/2^3$ (625 kHz)	3
0	0	1	1	$f_x/2^4$ (313 kHz)	4
0	1	0	0	$f_x/2^5$ (156 kHz)	5
0	1	0	1	$f_x/2^6$ (78.1 kHz)	6
0	1	1	0	$f_x/2^7$ (39.1 kHz)	7
0	1	1	1	$f_x/2^8$ (19.5 kHz)	8
Other than above				Not to be set	

- Cautions**
1. When writing to BRGC20 is performed during a communication operation, the baud rate generator output is disrupted and communications cannot be performed normally. Be sure not to write to BRGC20 during communication operation.
 2. Be sure not to select $n = 1$ during an operation at $f_x = 5.0$ MHz because the resulting baud rate exceeds the rated range.
 3. When the external input clock is selected, set port mode register 2 (PM2) to input mode.

- Remarks**
1. f_x : Main system clock oscillation frequency
 2. n : Value determined by setting TPS200 through TPS203 ($1 \leq n \leq 8$)
 3. The parenthesized values apply to operation at $f_x = 5.0$ MHz.

If the internal clock is used as the serial clock for 3-wire serial I/O mode, set bits TPS200 to TPS203 to set the frequency of the serial clock. To obtain the frequency to be set, use the following expression. When an external serial clock is used, setting BRGC20 is not necessary.

$$\text{Serial clock frequency} = \frac{f_x}{2^{n+1}} \text{ [Hz]}$$

f_x : Main system clock oscillation frequency

n : Value determined by setting TPS200 through TPS203 as shown in the above table ($1 \leq n \leq 8$)

(2) Communication operation


In 3-wire serial I/O mode, data transmission/reception is performed in 8-bit units. Data is transmitted/received bit by bit in synchronization with the serial clock.

Transmission shift register 20 (TXS20/SIO20) and reception shift register 20 (RXS20) shift operations are performed in synchronization with the fall of the serial clock ($\overline{\text{SCK20}}$). Then transmit data is held in the SO20 latch and output from the SO20 pin. Also, receive data input to the SI20 pin is latched in reception buffer register 20 (RXB20/SIO20) on the rise of $\overline{\text{SCK20}}$.

At the end of an 8-bit transfer, the operation of TXS20/SIO20 and RXS20 stops automatically, and the interrupt request signal (INTCSI20) is generated.

Figure 10-11. 3-Wire Serial I/O Mode Timing (1/7)


(i) Master operation timing (when DAP20 = 0, CKP20 = 0, SSE20 = 0)



Note The value of the last bit previously output is output.


Figure 10-11. 3-Wire Serial I/O Mode Timing (2/7)

(ii) Slave operation timing (when DAP20 = 0, CKP20 = 0, SSE20 = 0)



Note The value of the last bit previously output is output.

(iii) Slave operation (when DAP20 = 0, CKP20 = 0, SSE20 = 1)




Notes 1. The value of the last bit previously output is output.

2. DO0 is output until SS20 rises.


When SS20 is high, SO20 is in a high-impedance state.

Figure 10-11. 3-Wire Serial I/O Mode Timing (3/7)

(iv) Master operation (when DAP20 = 0, CKP20 = 1, SSE20 = 0)




(v) Slave operation (when DAP20 = 0, CKP20 = 1, SSE20 = 0)



Note The data of SI20 is loaded at the first rising edge of $\overline{\text{SCK20}}$. Make sure that the master outputs the first bit before the first rising of $\overline{\text{SCK20}}$.

Figure 10-11. 3-Wire Serial I/O Mode Timing (4/7)

(vi) Slave operation (when DAP20 = 0, CKP20 = 1, SSE20 = 1)



- Notes**
1. The data of SI20 is loaded at the first rising edge of $\overline{SCK20}$. Make sure that the master outputs the first bit before the first rising of $\overline{SCK20}$.
 2. SO20 is high until $\overline{SS20}$ rises after completion of DO0 output. When $\overline{SS20}$ is high, SO20 is in a high-impedance state.

(vii) Master operation (when DAP20 = 1, CKP20 = 0, SSE20 = 0)






Figure 10-11. 3-Wire Serial I/O Mode Timing (5/7)

(viii) Slave operation (when DAP20 = 1, CKP20 = 0, SSE20 = 0)



Note The data of SI20 is loaded at the first falling edge of $\overline{\text{SCK20}}$. Make sure that the master outputs the first bit before the first falling of $\overline{\text{SCK20}}$.

(ix) Slave operation (when DAP20 = 1, CKP20 = 0, SSE20 = 1)




Notes 1. The data of SI20 is loaded at the first falling edge of $\overline{\text{SCK20}}$. Make sure that the master outputs the first bit before the first falling of $\overline{\text{SCK20}}$.

2. SO20 is high until $\overline{\text{SS20}}$ rises after completion of DO0 output. When $\overline{\text{SS20}}$ is high, SO20 is in a high-impedance state.


Figure 10-11. 3-Wire Serial I/O Mode Timing (6/7)

(x) Master operation (when DAP20 = 1, CKP20 = 1, SSE20 = 0)



Note The value of the last bit previously output is output.


(xi) Slave operation (when DAP20 = 1, CKP20 = 1, SSE20 = 0)



Note The value of the last bit previously output is output.

Figure 10-11. 3-Wire Serial I/O Mode Timing (7/7)

(xii) Slave operation (when DAP20 = 1, CKP20 = 1, SSE20 = 1)



Notes 1. The value of the last bit previously output is output.

2. DO0 is output until $\overline{SS20}$ rises.

When $\overline{SS20}$ is high, SO20 is in a high-impedance state.

(3) Transfer start

Serial transfer is started by setting transfer data to the transmission shift register (TXS20/SIO20) when the following two conditions are satisfied.

- Serial operation mode register 20 (CSIM20) bit 7 (CSIE20) = 1
- Internal serial clock is stopped or $\overline{SCK20}$ is high after 8-bit serial transfer.

Caution If CSIE20 is set to "1" after data is written to TXS20/SIO20, transfer does not start.

A termination of 8-bit transfer stops the serial transfer automatically and generates the interrupt request signal (INTCSI20).

CHAPTER 11 INTERRUPT FUNCTIONS

11.1 Interrupt Function Types

The following two types of interrupt functions are used.

(1) Non-maskable interrupt

This interrupt is acknowledged unconditionally even if interrupts are disabled. It does not undergo interrupt priority control and is given top priority over all other interrupt requests.

A standby release signal is generated.

The non-maskable interrupt has one source of interrupt from the watchdog timer.

(2) Maskable interrupt

These interrupts undergo mask control. If two or more interrupts are simultaneously generated, each interrupt has a predetermined priority as shown in Table 11-1.

A standby release signal is generated.

The maskable interrupt has four sources of external interrupts and seven sources of internal interrupts.

11.2 Interrupt Sources and Configuration

There are total of 12 non-maskable and maskable interrupts in the interrupt sources (see **Table 11-1**).


Table 11-1. Interrupt Sources

Interrupt Type	Priority ^{Note 1}	Interrupt Source		Internal/External	Vector Table Address	Basic Configuration Type ^{Note 2}
		Name	Trigger			
Non-maskable interrupt	–	INTWDT	Watchdog timer overflow (when watchdog timer mode 1 is selected)	Internal	0004H	(A)
Maskable interrupt	0	INTWDT	Watchdog timer overflow (when interval timer mode is selected)			(B)
	1	INTP0	Pin input edge detection	External	0006H	(C)
	2	INTP1			0008H	
	3	INTP2			000AH	
	4	INTSR20	End of UART reception on serial interface 20	Internal	000CH	(B)
		INTCSI20	End of three-wire SIO transfer reception on serial interface 20			
	5	INTST20	End of UART transmission on serial interface 20		000EH	
	6	INTWT	Watch timer interrupt		0010H	
	7	INTWTI	Interval timer interrupt		0012H	
	8	INTTM80	Generation of match signal for 8-bit timer/event counter 80		0014H	
	9	INTTM90	Generation of match signal for 16-bit timer 90		0016H	
	10	INTKR00	Key return signal detection	External	0018H	(C)


- Notes**
1. The priority regulates which maskable interrupt is higher, when two or more maskable interrupts are requested simultaneously. Zero signifies the highest priority, while 10 is the lowest.
 2. Basic configuration types (A), (B), and (C) correspond to (A), (B), and (C) in Figure 11-1, respectively.

Figure 11-1. Basic Configuration of Interrupt Function


(A) Internal non-maskable interrupt



(B) Internal maskable interrupt



(C) External maskable interrupt



INTM0 : External interrupt mode register 0

KRM00 : Key return mode register 00

IF : Interrupt request flag

IE : Interrupt enable flag

MK : Interrupt mask flag

11.3 Interrupt Function Control Registers

The interrupt functions are controlled by the following five registers:

- Interrupt request flag registers 0 and 1 (IF0 and IF1)
- Interrupt mask flag registers 0 and 1 (MK0 and MK1)
- External interrupt mode register 0 (INTM0)
- Program status word (PSW)
- Key return mode register 00 (KRM00)

Table 11-2 lists interrupt requests, the corresponding interrupt request flags, and interrupt mask flags.

Table 11-2. Interrupt Request Signals and Corresponding Flags

Interrupt Request Signal	Interrupt Request Flag	Interrupt Mask Flag
INTWDT	TMIF4	TMMK4
INTP0	PIF0	PMK0
INTP1	PIF1	PMK1
INTP2	PIF2	PMK2
INTSR20/INTCSI20	SRIF20	SRMK20
INTST20	STIF20	STMK20
INTWT	WTIF	WTMK
INTWTI	WTIIF	WTIMK
INTTM80	TMIF80	TMMK80
INTTM90	TMIF90	TMMK90
INTKR00	KRIF00	KRMK00

(1) Interrupt request flag registers 0 and 1 (IF0 and IF1)

An interrupt request flag is set to 1, when the corresponding interrupt request is issued, or when the related instruction is executed. It is cleared to 0, when the interrupt request is accepted, when a $\overline{\text{RESET}}$ signal is input, or when a related instruction is executed.

IF0 and IF1 are set with a 1-bit or 8-bit memory manipulation instruction.

$\overline{\text{RESET}}$ input clears IF0 and IF1 to 00H.

Figure 11-2. Format of Interrupt Request Flag Register

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>	Address	After Reset	R/W
IF0	WTIIF	WTIF	STIF20	SRIF20	PIF2	PIF1	PIF0	TMIF4	FFE0H	00H	R/W
	7	6	5	4	3	<2>	<1>	<0>			
IF1	0	0	0	0	0	KRIF00	TMIF90	TMIF80	FFE1H	00H	R/W

xxIFx	Interrupt Request Flag
0	No interrupt request signal has been issued.
1	An interrupt request signal has been issued; an interrupt request has been made.

Cautions 1. Bits 3 to 7 of IF1 must all be set to 0.

2. The TMIF4 flag can be read- and write-accessed only when the watchdog timer is being used as an interval timer. It must be cleared to 0 if the watchdog timer is used in watchdog timer mode 1 or 2.
3. When port 2 is being used as an output port, and its output level is changed, an interrupt request flag is set, because this port is also used as an external interrupt input. To use port 2 in output mode, therefore, the interrupt mask flag must be set to 1 in advance.

(2) Interrupt mask flag registers 0 and 1 (MK0 and MK1)

The interrupt mask flags are used to enable and disable the corresponding maskable interrupts.

MK0 and MK1 are set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets MK0 and MK1 to FFH.

Figure 11-3. Format of Interrupt Mask Flag Register

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>	Address	After Reset	R/W
MK0	WTIMK	WTMK	STMK20	SRMK20	PMK2	PMK1	PMK0	TMMK4	FFE4H	FFH	R/W
	7	6	5	4	3	<2>	<1>	<0>			
MK1	1	1	1	1	1	KRMK00	TMMK90	TMMK80	FFE5H	FFH	R/W
xxMKx	Interrupt Handling Control										
0	Enable interrupt handling.										
1	Disable interrupt handling.										

Cautions 1. Bits 3 to 7 of MK1 must all be set to 1.

2. When the watchdog timer is being used in watchdog timer mode 1 or 2, any attempt to read TMMK4 flag results in an undefined value being detected.
3. When port 2 is being used as an output port, and its output level is changed, an interrupt request flag is set, because this port is also used as an external interrupt input. To use port 2 in output mode, therefore, the interrupt mask flag must be set to 1 in advance.

(3) External interrupt mode register 0 (INTM0)

INTM0 is used to specify an effective edge for INTP0 to INTP2.

INTM0 is set with an 8-bit memory manipulation instruction.

RESET input clears INTM0 to 00H.

Figure 11-4. Format of External Interrupt Mode Register 0

Symbol	7	6	5	4	3	2	1	0	Address	After Reset	R/W
INTM0	ES21	ES20	ES11	ES10	ES01	ES00	0	0	FFECH	00H	R/W

ES21	ES20	INTP2 Effective Edge Selection
0	0	Falling edge
0	1	Rising edge
1	0	Not to be set
1	1	Both rising and falling edges

ES11	ES10	INTP1 Effective Edge Selection
0	0	Falling edge
0	1	Rising edge
1	0	Not to be set
1	1	Both rising and falling edges

ES01	ES00	INTP0 Effective Edge Selection
0	0	Falling edge
0	1	Rising edge
1	0	Not to be set
1	1	Both rising and falling edges

Cautions 1. Bits 0 and 1 must all be set to 0.

2. Before setting INTM0, set the corresponding interrupt mask flag to 1 to disable interrupts.

To enable interrupts, clear to 0 the corresponding interrupt request flag, then the corresponding interrupt mask flag.


(4) Program status word (PSW)

The program status word is used to hold the instruction execution result and the current status of the interrupt requests. The IE flag, used to enable and disable maskable interrupts, is mapped to PSW.

PSW can be read- and write-accessed in 8-bit units, as well as using bit manipulation instructions and dedicated instructions (EI and DI). When a vector interrupt is accepted, PSW is automatically saved to a stack, and the IE flag is reset to 0.

$\overline{\text{RESET}}$ input sets PSW to 02H.

Figure 11-5. Program Status Word Configuration



IE	Whether to Enable/Disable Interrupt Acceptance
0	Disable
1	Enable

(5) Key return mode register 00 (KRM00)

KRM00 is used to specify pins for which the key return signals are detected.

KRM00 is set with a 1-bit or 8-bit memory manipulation instruction.

Bit 0 (KRM000) specifies whether the detection is performed for four pins from $\overline{KR00}/P40$ to $\overline{KR03}/P43$ together. Bits 4 to 7 (KRM004 to KRM007) specify whether the detection is performed for the $\overline{KR04}/P44$ to $\overline{KR07}/P47$ pins individually.

\overline{RESET} input clears KRM00 to 00H.

Figure 11-6. Format of Key Return Mode Register 00

Symbol	7	6	5	4	3	2	1	0	Address	After Reset	R/W
KRM00	KRM007	KRM006	KRM005	KRM004	0	0	0	KRM000	FFF5H	00H	R/W


KRM00n	Key Return Signal Detection Selection
0	Not detected
1	Detected (Falling edges of port 4)

Cautions 1. Bits 1 to 3 must all be set to 0.

2. When a bit of KRM00 is set to 1, the pull-up resistor is forcibly connected to the corresponding pin. If the pin is set to output mode, however, the pull-up resistor is left disconnected.
3. Before setting KRM00, set bit 2 of MK1 to 1 (KRMK00 = 1) to disable interrupts. After KRM00 is set, clear bit 2 of IF1 (KRIF = 0), then clear KRMK00 (KRMK00 = 0) to enable interrupts.

Remark n = 0, 4 to 7

Figure 11-7. Block Diagram of Falling Edge Detection Circuit



Note This selector selects pins to be used for falling-edge inputs.

11.4 Interrupt Processing Operation

11.4.1 Non-maskable interrupt request acceptance operation

The non-maskable interrupt request is unconditionally accepted even when interrupts are disabled. It is not subject to interrupt priority control and takes precedence over all other interrupts.


When the non-maskable interrupt request is acknowledged, PSW and PC are saved to the stack in that order, the IE flag is reset to 0, the contents of the vector table are loaded to the PC, and then program execution branches.

Figure 11-8 shows the flowchart from non-maskable interrupt request generation to acceptance. Figure 11-9 shows the timing of non-maskable interrupt request acceptance. Figure 11-10 shows the acceptance operation if multiple non-maskable interrupts are generated.

Caution During a non-maskable interrupt service program execution, do not input another non-maskable interrupt request; if it is input, the service program will be interrupted and the new interrupt request will be acknowledged.

★

Figure 11-8. Flowchart from Non-Maskable Interrupt Request Generation to Acceptance



WDTM : Watchdog timer mode register

WDT : Watchdog timer

Figure 11-9. Timing of Non-Maskable Interrupt Request Acceptance





Figure 11-10. Accepting Non-Maskable Interrupt Request



11.4.2 Maskable interrupt request acceptance operation

A maskable interrupt request can be accepted when the interrupt request flag is set to 1 and the corresponding interrupt mask flag is cleared to 0. A vectored interrupt request is accepted in the interrupt enabled status (when the IE flag is set to 1).

The time required to start the interrupt processing after a maskable interrupt request has been generated is shown in Table 11-3.

See Figures 11-11 and 11-12 for the interrupt request acceptance timing.

Table 11-3. Time from Generation of Maskable Interrupt Request to Processing

Minimum Time	Maximum Time ^{Note}
9 clocks	19 clocks

Note The wait time is maximum when an interrupt request is generated immediately before BT and BF instruction.

Remark 1 clock: $\frac{1}{f_{\text{CPU}}}$ (f_{CPU} : CPU clock)


When two or more maskable interrupt requests are generated at the same time, they are accepted starting from the interrupt request assigned the highest priority.

A pending interrupt is accepted when the status where it can be accepted is set.

Figure 11-11 shows the algorithm of accepting interrupt requests.

When a maskable interrupt request is accepted, the contents of PSW and PC are saved to the stack in that order, the IE flag is reset to 0, and the data in the vector table determined for each interrupt request is loaded to the PC, and execution branches.


To return from interrupt processing, use the RETI instruction.

Figure 11-11. Interrupt Request Acceptance Processing Algorithm


xxIF : Interrupt request flag

xxMK : Interrupt mask flag

IE : Flag to control maskable interrupt request acceptance (1 = enable, 0 = disable)

Figure 11-12. Interrupt Request Acceptance Timing (Example of MOV A,r)

If an interrupt request flag ($\times\times$ IF) is set before an instruction clock n ($n = 4$ to 10) under execution becomes $n - 1$, the interrupt is accepted after the instruction under execution completes. Figure 11-12 shows an example of the interrupt request acceptance timing for an 8-bit data transfer instruction MOV A,r. Since this instruction is executed for 4 clocks, if an interrupt occurs for 3 clocks after the execution starts, the interrupt acceptance processing is performed after the MOV A,r instruction is completed.


Figure 11-13. Interrupt Request Acceptance Timing (When Interrupt Request Flag Is Set at the Last Clock During Instruction Execution)

If an interrupt request flag ($\times\times$ IF) is set at the last clock of the instruction, the interrupt acceptance processing starts after the next instruction is executed. Figure 11-13 shows an example of the interrupt acceptance timing for an interrupt request flag that is set at the second clock of NOP (2-clock instruction). In this case, the MOV A,r instruction after the NOP instruction is executed, and then the interrupt acceptance processing is performed.


Caution Interrupt requests are reserved while interrupt request flag register 0 or 1 (IF0 or IF1) or interrupt mask flag register 0 or 1 (MK0 or MK1) is being accessed.

11.4.3 Multiplexed interrupt processing

Multiplexed interrupt processing in which another interrupt is accepted while an interrupt is processed can be processed by priority. When two or more interrupts are generated at once, interrupt processing is performed according to the priority assigned to each interrupt request in advance (see **Table 11-1**).

Figure 11-14. Example of Multiple Interrupt**Example 1. A multiple interrupt is accepted**

During interrupt INTxx servicing, interrupt request INTyy is accepted, and a multiple interrupt is generated. An EI instruction is issued before each interrupt request acceptance, and the interrupt request acceptance enable state is set.

Example 2. A multiple interrupt is not generated because interrupts are not enabled

Because interrupts are not enabled in interrupt INTxx processing (an EI instruction is not issued), interrupt request INTyy is not accepted, and a multiple interrupt is not generated. The INTyy request is reserved and accepted after the INTxx processing is performed.

IE = 0: Interrupt request acceptance disabled

11.4.4 Interrupt request reserve

Some instructions may reserve the acceptance of an instruction request until the completion of the execution of the next instruction even if the interrupt request (maskable interrupt, non-maskable interrupt, and external interrupt) is generated during the execution. The following shows such instructions (interrupt request reserve instruction).

- Manipulation instruction for interrupt request flag registers 0 and 1 (IF0 and IF1)
- Manipulation instruction for interrupt mask flag registers 0 and 1 (MK0 and MK1)

CHAPTER 12 STANDBY FUNCTION

12.1 Standby Function and Configuration

12.1.1 Standby function

The standby function is to reduce the power dissipation of the system and can be effected in the following two modes:

(1) HALT mode

This mode is set when the HALT instruction is executed. HALT mode stops the operation clock of the CPU. The system clock oscillation circuit continues oscillating. This mode does not reduce the current drain as much as STOP mode, but is useful for resuming processing immediately when an interrupt request is generated, or for intermittent operations.

(2) STOP mode

This mode is set when the STOP instruction is executed. STOP mode stops the main system clock oscillation circuit and stops the entire system. The current drain of the CPU can be substantially reduced in this mode.

The low voltage ($V_{DD} = 1.8 \text{ V min.}$) of the data memory can be retained. Therefore, this mode is useful for retaining the contents of the data memory at an extremely low current drain.

STOP mode can be released by an interrupt request, so that this mode can be used for intermittent operation. However, some time is required until the system clock oscillation circuit settles after STOP mode has been released. If processing must be resumed immediately by using an interrupt request, therefore, use HALT mode.

In both modes, the previous contents of the registers, flags, and data memory before setting standby mode are all retained. In addition, the statuses of the output latch of the I/O ports and output buffer are also retained.

Caution To set STOP mode, be sure to stop the operations of the peripheral hardware, and then execute the STOP instruction.

12.1.2 Standby function control register

The wait time after STOP mode is released upon interrupt request until the oscillation settles is controlled with the oscillation settling time selection register (OSTS).

OSTS is set with an 8-bit memory manipulation instruction.


$\overline{\text{RESET}}$ input sets OSTS to 04H. However, the oscillation settling time after $\overline{\text{RESET}}$ input is $2^{15}/f_x$, instead of $2^{17}/f_x$.

Figure 12-1. Format of Oscillation Settling Time Selection Register

Symbol	7	6	5	4	3	2	1	0	Address	After Reset	R/W
OSTS	0	0	0	0	0	OSTS2	OSTS1	OSTS0	FFFAH	04H	R/W

OSTS2	OSTS1	OSTS0	Oscillation Settling Time Selection
0	0	0	$2^{12}/f_x$ (819 μ s)
0	1	0	$2^{15}/f_x$ (6.55 ms)
1	0	0	$2^{17}/f_x$ (26.2 ms)
Other than above			Not to be set

Caution The wait time after STOP mode is released does not include the time from STOP mode release to clock oscillation start ("a" in the figure below), regardless of release by $\overline{\text{RESET}}$ input or by interrupt generation.



- Remarks**
1. f_x : Main system clock oscillation frequency
 2. The parenthesized values apply to operation at $f_x = 5.0$ MHz.

12.2 Operation of Standby Function

12.2.1 HALT mode

(1) HALT mode

HALT mode is set by executing the HALT instruction.

The operation status in HALT mode is shown in the following table.

Table 12-1. Operation Statuses in HALT Mode

Item	HALT Mode Operation Status While the Main System Clock Is Running		HALT Mode Operation Status While the Subsystem Clock Is Running	
	While the Subsystem Clock Is Running	While the Subsystem Clock Is Not Running	While the Main System Clock Is Running	While the Main System Clock Is Not Running
Main system clock generation circuit	Oscillation enabled			Oscillation disabled
CPU	Operation disabled			
Port (output latch)	Remains in the state existing before the selection of HALT mode			
16-bit timer counter	Operation enabled	Operation enabled ^{Note 1}	Operation enabled	Operation enabled ^{Note 2}
8-bit timer/event counter	Operation enabled			Operation enabled ^{Note 3}
Watch timer	Operation enabled	Operation enabled ^{Note 1}	Operation enabled	Operation enabled ^{Note 2}
Watchdog timer	Operation enabled		Operation disabled	
Serial interface	Operation enabled			Operation enabled ^{Note 4}
External interrupt	Operation enabled ^{Note 5}			

- Notes**
1. Operation is enabled while the main system clock is selected.
 2. Operation is enabled while the subsystem clock is selected.
 3. Operation is enabled only when TI80 is selected as the count clock.
 4. Operation is enabled in both 3-wire serial I/O and UART modes while an external clock is being used.
 5. Maskable interrupt that is not masked


(2) Releasing HALT mode

HALT mode can be released by the following three types of sources:

(a) Releasing by unmasked interrupt request

HALT mode is released by an unmasked interrupt request. In this case, if the interrupt request is enabled to be accepted, vectored interrupt processing is performed. If the interrupt acceptance is disabled, the instruction at the next address is executed.

Figure 12-2. Releasing HALT Mode by Interrupt



Remarks 1. The broken line indicates the case where the interrupt request that has released standby mode is accepted.

2. The wait time is as follows:

- When vectored interrupt processing is performed : 9 to 10 clocks
- When vectored interrupt processing is not performed : 1 to 2 clocks


(b) Releasing by non-maskable interrupt request

HALT mode is released regardless of whether the interrupt is enabled or disabled, and vectored interrupt processing is performed.

(c) Releasing by $\overline{\text{RESET}}$ input

When HALT mode is released by the $\overline{\text{RESET}}$ signal, execution branches to the reset vector address in the same manner as the ordinary reset operation, and program execution is started.

Figure 12-3. Releasing HALT Mode by $\overline{\text{RESET}}$ Input



- Remarks**
1. f_x : Main system clock oscillation frequency
 2. The parenthesized values apply to operation at $f_x = 5.0$ MHz.

Table 12-2. Operation after Release of HALT Mode

Releasing Source	MK $\times\times$	IE	Operation
Maskable interrupt request	0	0	Executes next address instruction.
	0	1	Executes interrupt processing.
	1	\times	Retains HALT mode.
Non-maskable interrupt request	—	\times	Executes interrupt processing.
$\overline{\text{RESET}}$ input	—	—	Reset processing

\times : Don't care

12.2.2 STOP mode

(1) Setting and operation status of STOP mode

STOP mode is set by executing the STOP instruction.

Caution Because standby mode can be released by an interrupt request signal, standby mode is released as soon as it is set if there is an interrupt source whose interrupt request flag is set and interrupt mask flag is reset. When STOP mode is set, therefore, HALT mode is set immediately after the STOP instruction has been executed, the wait time set by the oscillation settling time selection register (OSTS) elapses, and then operating mode is set.

The operation status in STOP mode is shown in the following table.

Table 12-3. Operation Statuses in STOP Mode

Item	STOP Mode Operation Status While the Main System Clock Is Running	
	While the Subsystem Clock Is Running	While the Subsystem Clock Is Not Running
Main system clock generation circuit	Oscillation stopped	
CPU	Operation disabled	
Port (output latch)	Remains in the state existing before the selection of STOP mode	
16-bit timer	Operation enabled ^{Note 1}	Operation disabled
8-bit timer/event counter	Operation enabled ^{Note 2}	
Watch timer	Operation enabled ^{Note 1}	Operation disabled
Watchdog timer	Operation disabled	
Serial interface	Operation enabled ^{Note 3}	
External interrupt	Operation enabled ^{Note 4}	

- Notes**
1. Operation is enabled while the subsystem clock is selected.
 2. Operation is enabled only when TI80 is selected as the count clock.
 3. Operation is enabled in both 3-wire serial I/O and UART modes while an external clock is being used.
 4. Maskable interrupt that is not masked


(2) Releasing STOP mode

STOP mode can be released by the following two types of sources:

(a) Releasing by unmasked interrupt request

STOP mode can be released by an unmasked interrupt request. In this case, if the interrupt is enabled to be accepted, vectored interrupt processing is performed, after the oscillation settling time has elapsed. If the interrupt acceptance is disabled, the instruction at the next address is executed.

Figure 12-4. Releasing STOP Mode by Interrupt




Remark The broken line indicates the case where the interrupt request that has released standby mode is accepted.

(b) Releasing by $\overline{\text{RESET}}$ input

When STOP mode is released by the $\overline{\text{RESET}}$ signal, the reset operation is performed after the oscillation settling time has elapsed.

Figure 12-5. Releasing STOP Mode by $\overline{\text{RESET}}$ Input



- Remarks**
1. f_x : Main system clock oscillation frequency
 2. The parenthesized values apply to operation at $f_x = 5.0$ MHz.

Table 12-4. Operation after Release of STOP Mode

Releasing Source	MK \times x	IE	Operation
Maskable interrupt request	0	0	Executes next address instruction.
	0	1	Executes interrupt processing.
	1	\times	Retains STOP mode.
$\overline{\text{RESET}}$ input	—	—	Reset processing

\times : Don't care

[MEMO]

CHAPTER 13 RESET FUNCTION

The following two operations are available to generate reset signals.

- (1) External reset input with $\overline{\text{RESET}}$ pin
- (2) Internal reset by program run-away time detected with watchdog timer

External and internal reset have no functional differences. In both cases, program execution starts at the address at 0000H and 0001H by reset signal input.

When a low level is input to the $\overline{\text{RESET}}$ pin or the watchdog timer overflows, a reset is applied and each hardware is set to the status shown in Table 13-1. Each pin has a high impedance during reset input or during oscillation settling time just after reset clear.

When a high level is input to the $\overline{\text{RESET}}$ pin, the reset is cleared and program execution is started after the oscillation settling time has elapsed. The reset applied by the watchdog timer overflow is automatically cleared after reset, and program execution is started after the oscillation settling time has elapsed (see **Figures 13-2** through **13-4**).

- Cautions**
1. For an external reset, input a low level for 10 μs or more to the $\overline{\text{RESET}}$ pin.
 2. When STOP mode is cleared by reset, STOP mode contents are held during reset input. However, the port pins become high impedance.

Figure 13-1. Block Diagram of Reset Function




Figure 13-2. Reset Timing by $\overline{\text{RESET}}$ Input




Figure 13-3. Reset Timing by Overflow in Watchdog Timer




Figure 13-4. Reset Timing by $\overline{\text{RESET}}$ Input in STOP Mode




Table 13-1. State of the Hardware after a Reset

Hardware		State after Reset
Program counter (PC) ^{Note 1}		Loaded with the contents of the reset vector table (0000H, 0001H)
Stack pointer (SP)		Undefined
Program status word (PSW)		02H
RAM	Data memory	Undefined ^{Note 2}
	General-purpose register	Undefined ^{Note 2}
Ports (P0 to P4) (output latch)		00H
Port mode registers (PM0 to PM4)		FFH
Pull-up resistor option registers (PU0, PUB2)		00H
Processor clock control register (PCC)		02H
Suboscillation mode register (SCKM)		00H
Subclock control register (CSS)		00H
Oscillation settling time selection register (OSTS)		04H
16-bit timer	Timer counter (TM90)	0000H
	Compare register (CR90)	FFFFH
	Capture register (TCP90)	Undefined
	Mode control register (TMC90)	00H
	Buzzer output control register (BZC90)	00H
8-bit timer/event counter	Timer counter (TM80)	00H
	Compare register (CR80)	Undefined
	Mode control register (TMC80)	00H
Watch timer	Mode control register (WTM)	00H
Watchdog timer	Timer clock selection register (TCL2)	00H
	Mode register (WDTM)	00H
Serial interface 20	Mode register (CSIM20)	00H
	Asynchronous serial interface mode register (ASIM20)	00H
	Asynchronous serial interface status register (ASIS20)	00H
	Baud rate generator control register (BRGC20)	00H
	Transmission shift register (TXS20)	FFH
	Reception buffer register (RXB20)	Undefined
Interrupts	Request flag registers (IF0, IF1)	00H
	Mask flag registers (MK0, MK1)	FFH
	External interrupt mode register (INTM0)	00H
	Key return mode register (KRM00)	00H

Notes 1. While a reset signal is being input, and during the oscillation settling period, the contents of the PC will be undefined, while the remainder of the hardware will be the same as after the reset.

2. In standby mode, the RAM enters the hold state after a reset.

[MEMO]

CHAPTER 14 μ PD78F9046

The μ PD78F9046 replaces the internal masked ROM of the μ PD789046 with flash memory. The differences between the flash memory and the masked ROM versions are shown in Table 14-1.

Table 14-1. Differences between Flash Memory and Masked ROM Versions

Item		Flash Memory	Masked ROM
		μ PD78F9046	μ PD789046
Internal memory	ROM	16 Kbytes (flash memory)	16 Kbytes
	High-speed RAM	512 bytes	
IC0 pin		Not provided	Provided
V _{PP} pin		Provided	Not provided
Electric characteristics		Varies depending on flash memory or masked ROM version.	

Caution The flash memory and masked ROM versions have different noise immunity and noise radiation characteristics. Do not use ES versions for evaluation when considering switching from flash memory versions to those using masked ROM upon the transition from preproduction to mass-production. CS versions (masked ROM versions) should be used in this case.

14.1 Flash Memory Programming

The on-chip program memory in the μ PD78F9046 is a flash memory.

The flash memory can be written with the μ PD78F9046 mounted on the target system (on-board). Connect the dedicated flash writer (Flashpro III (part number: FL-PR3, PG-FP3)) to the host machine and target system to write the flash memory.

Remark FL-PR3 is made by Naito Densai Machida Mfg. Co., Ltd.

14.1.1 Selecting communication mode

The flash memory is written by using Flashpro III and by means of serial communication. Select a communication mode from those listed in Table 14-2. To select a communication mode, the format shown in Figure 14-1 is used. Each communication mode is selected by the number of V_{PP} pulses shown in Table 14-2.


Table 14-2. Communication Mode

Communication Mode	Pins Used	Number of V_{PP} Pulses
3-wire serial I/O	$\overline{SCK20}/ASCK20/P20$ SO20/TxD20/P21 SI20/RxD20/P22	0
UART	TxD20/SO20/P21 RxD20/SI20/P22	8
Pseudo 3-wire mode ^{Note}	P00 (Serial clock input) P01 (Serial data output) P02 (Serial data input)	12

Note Serial transfer is performed by controlling a port by software.

Caution Be sure to select a communication mode depending on the number of V_{PP} pulses shown in Table 14-2.

Figure 14-1. Format of Communication Mode Selection



14.1.2 Function of flash memory programming

By transmitting/receiving commands and data in the selected communication mode, operations such as writing to the flash memory are performed. Table 14-3 shows the major functions of flash memory programming.


Table 14-3. Major Functions of Flash Memory Programming

Function	Description
Batch erase	Erases all contents of memory.
Batch blank check	Checks erased state of entire memory.
Data write	Writes to flash memory based on write start address and number of data written (number of bytes).
Batch verify	Compares all contents of memory with input data.


14.1.3 Flashpro III connection

Connection between the Flashpro III and the μ PD78F9046 differs depending on the communication mode (3-wire serial I/O, UART, or pseudo 3-wire mode). Figures 14-2 to 14-4 show the connection in the respective modes.


Figure 14-2. Flashpro III Connection Example in 3-Wire Serial I/O Mode



Note n = 1, 2

Figure 14-3. Flashpro III Connection Example in UART Mode**Note** $n = 1, 2$

★

Figure 14-4. Flashpro III Connection Example in Pseudo 3-Wire Mode (When P0 Is Used)**Note** $n = 1, 2$

★ 14.1.4 Setting Example with Flashpro III (PG-FP3)

When writing data to the flash memory by using the Flashpro III (PG-FP3), set as follows.

<1> Load the parameter file.

<2> Select a serial mode and serial clock by using the type command.

<3> An example of setting PG-FP3 is shown below.

Table 14-4. Setting Example with PG-FP3

Communication Mode	Setting Example with PG-FP3		V _{PP} Pulse Count ^{Note 1}
3-wire serial I/O	COMM PORT	SIO-ch0	0
	CPU CLK	On Target Board ----- In Flashpro	
	On Target Board	4.1943 MHz	
	SIO CLK	1.0 MHz	
	In Flashpro	4.0 MHz	
	SIO CLK	1.0 MHz	
UART	COMM PORT	UART-ch0	8
	CPU CLK	On Target Board	
	On Target Board	4.1943 MHz	
	UART BPS	9,600 bps ^{Note 2}	
Pseudo 3-wire mode	COMM PORT	Port A	12
	CPU CLK	On Target Board ----- In Flashpro	
	On Target Board	4.1943 MHz	
	SIO CLK	1 kHz	
	In Flashpro	4.0 MHz	
	SIO CLK	1 kHz	

Notes 1. The number of V_{PP} pulses supplied from the Flashpro III when serial communication is initialized.
These pulse counts determine the pins used for communication.

2. Select 9,600 bps, 19,200 bps, 38,400 bps, or 76,800 bps.

Remark COMM PORT : Selects serial port.

SIO CLK : Selects serial clock frequency.

CPU CLK : Selects source of CPU clock to be input.

[MEMO]

CHAPTER 15 INSTRUCTION SET

This chapter lists the instruction set of the μ PD789046 Subseries. For details of the operation and machine language (instruction code) of each instruction, refer to **78K/0S Series User's Manual — Instruction (U11047E)**.

15.1 Operation

15.1.1 Operand identifiers and description methods

Operands are described in "Operands" column of each instruction in accordance with the description method of the instruction operand identifier (refer to the assembler specifications for detail). When there are two or more description methods, select one of them. Alphabetic letters in capitals and symbols, #, !, \$, and [] are key words and are described as they are. Each symbol has the following meaning.

- # : Immediate data specification
- ! : Absolute address specification
- \$: Relative address specification
- [] : Indirect address specification

In the case of immediate data, describe an appropriate numeric value or a label. When using a label, be sure to describe the #, !, \$ and [] symbols.

For operand register identifiers, r and rp, either function names (X, A, C, etc.) or absolute names (names in parentheses in the table below, R0, R1, R2, etc.) can be used for description.

Table 15-1. Operand Identifiers and Description Methods

Identifier	Description Method
r	X (R0), A (R1), C (R2), B (R3), E (R4), D (R5), L (R6), H (R7)
rp	AX (RP0), BC (RP1), DE (RP2), HL (RP3)
sfr	Special-function register symbol
saddr	FE20H to FF1FH Immediate data or labels
saddrp	FE20H to FF1FH Immediate data or labels (even addresses only)
addr16	0000H to FFFFH Immediate data or labels (only even addresses for 16-bit data transfer instructions)
addr5	0040H to 007FH Immediate data or labels (even addresses only)
word	16-bit immediate data or label
byte	8-bit immediate data or label
bit	3-bit immediate data or label

Remark See **Table 3-3** for symbols of special function registers.

15.1.2 Description of "Operation" column

A	: A register; 8-bit accumulator
X	: X register
B	: B register
C	: C register
D	: D register
E	: E register
H	: H register
L	: L register
AX	: AX register pair; 16-bit accumulator
BC	: BC register pair
DE	: DE register pair
HL	: HL register pair
PC	: Program counter
SP	: Stack pointer
PSW	: Program status word
CY	: Carry flag
AC	: Auxiliary carry flag
Z	: Zero flag
IE	: Interrupt request enable flag
NMIS	: Flag indicating non-maskable interrupt servicing in progress
()	: Memory contents indicated by address or register contents in parentheses
×H, ×L	: Higher 8 bits and lower 8 bits of 16-bit register
^	: Logical product (AND)
∨	: Logical sum (OR)
▽	: Exclusive logical sum (exclusive OR)
—	: Inverted data
addr16	: 16-bit immediate data or label
jdisp8	: Signed 8-bit data (displacement value)

15.1.3 Description of "Flag" column

(Blank)	: Unchanged
0	: Cleared to 0
1	: Set to 1
×	: Set/cleared according to the result
R	: Previously saved value is stored

15.2 Operation List

Mnemonic	Operands	Byte	Clock	Operation	Flag		
					Z	AC	CY
MOV	r, #byte	3	6	$r \leftarrow \text{byte}$			
	saddr, #byte	3	6	$(\text{saddr}) \leftarrow \text{byte}$			
	sfr, #byte	3	6	$\text{sfr} \leftarrow \text{byte}$			
	A, r ^{Note 1}	2	4	$A \leftarrow r$			
	r, A ^{Note 1}	2	4	$r \leftarrow A$			
	A, saddr	2	4	$A \leftarrow (\text{saddr})$			
	saddr, A	2	4	$(\text{saddr}) \leftarrow A$			
	A, sfr	2	4	$A \leftarrow \text{sfr}$			
	sfr, A	2	4	$\text{sfr} \leftarrow A$			
	A, !addr16	3	8	$A \leftarrow (\text{addr16})$			
	!addr16, A	3	8	$(\text{addr16}) \leftarrow A$			
	PSW, #byte	3	6	$\text{PSW} \leftarrow \text{byte}$	x	x	x
	A, PSW	2	4	$A \leftarrow \text{PSW}$			
	PSW, A	2	4	$\text{PSW} \leftarrow A$	x	x	x
	A, [DE]	1	6	$A \leftarrow (\text{DE})$			
	[DE], A	1	6	$(\text{DE}) \leftarrow A$			
	A, [HL]	1	6	$A \leftarrow (\text{HL})$			
	[HL], A	1	6	$(\text{HL}) \leftarrow A$			
	A, [HL + byte]	2	6	$A \leftarrow (\text{HL} + \text{byte})$			
	[HL + byte], A	2	6	$(\text{HL} + \text{byte}) \leftarrow A$			
XCH	A, X	1	4	$A \leftrightarrow X$			
	A, r ^{Note 2}	2	6	$A \leftrightarrow r$			
	A, saddr	2	6	$A \leftrightarrow (\text{saddr})$			
	A, sfr	2	6	$A \leftrightarrow \text{sfr}$			
	A, [DE]	1	8	$A \leftrightarrow (\text{DE})$			
	A, [HL]	1	8	$A \leftrightarrow (\text{HL})$			
	A, [HL, byte]	2	8	$A \leftrightarrow (\text{HL} + \text{byte})$			

- Notes**
1. Except $r = A$.
 2. Except $r = A, X$.

Remark One instruction clock cycle is one CPU clock cycle (f_{CPU}) selected by processor clock control register (PCC).

Mnemonic	Operands	Byte	Clock	Operation	Flag		
					Z	AC	CY
MOVW	rp, #word	3	6	$rp \leftarrow \text{word}$			
	AX, saddrp	2	6	$AX \leftarrow (\text{saddrp})$			
	saddrp, AX	2	8	$(\text{saddrp}) \leftarrow AX$			
	AX, rp ^{Note}	1	4	$AX \leftarrow rp$			
	rp, AX ^{Note}	1	4	$rp \leftarrow AX$			
XCHW	AX, rp ^{Note}	1	8	$AX \leftrightarrow rp$			
ADD	A, #byte	2	4	$A, CY \leftarrow A + \text{byte}$	x	x	x
	saddr, #byte	3	6	$(\text{saddr}), CY \leftarrow (\text{saddr}) + \text{byte}$	x	x	x
	A, r	2	4	$A, CY \leftarrow A + r$	x	x	x
	A, saddr	2	4	$A, CY \leftarrow A + (\text{saddr})$	x	x	x
	A, !addr16	3	8	$A, CY \leftarrow A + (\text{addr16})$	x	x	x
	A, [HL]	1	6	$A, CY \leftarrow A + (HL)$	x	x	x
	A, [HL + byte]	2	6	$A, CY \leftarrow A + (HL + \text{byte})$	x	x	x
ADDC	A, #byte	2	4	$A, CY \leftarrow A + \text{byte} + CY$	x	x	x
	saddr, #byte	3	6	$(\text{saddr}), CY \leftarrow (\text{saddr}) + \text{byte} + CY$	x	x	x
	A, r	2	4	$A, CY \leftarrow A + r + CY$	x	x	x
	A, saddr	2	4	$A, CY \leftarrow A + (\text{saddr}) + CY$	x	x	x
	A, !addr16	3	8	$A, CY \leftarrow A + (\text{addr16}) + CY$	x	x	x
	A, [HL]	1	6	$A, CY \leftarrow A + (HL) + CY$	x	x	x
	A, [HL + byte]	2	6	$A, CY \leftarrow A + (HL + \text{byte}) + CY$	x	x	x
SUB	A, #byte	2	4	$A, CY \leftarrow A - \text{byte}$	x	x	x
	saddr, #byte	3	6	$(\text{saddr}), CY \leftarrow (\text{saddr}) - \text{byte}$	x	x	x
	A, r	2	4	$A, CY \leftarrow A - r$	x	x	x
	A, saddr	2	4	$A, CY \leftarrow A - (\text{saddr})$	x	x	x
	A, !addr16	3	8	$A, CY \leftarrow A - (\text{addr16})$	x	x	x
	A, [HL]	1	6	$A, CY \leftarrow A - (HL)$	x	x	x
	A, [HL + byte]	2	6	$A, CY \leftarrow A - (HL + \text{byte})$	x	x	x

Note Only when rp = BC, DE, or HL.

Remark One instruction clock cycle is one CPU clock cycle (f_{cpu}) selected by processor clock control register (PCC).

Mnemonic	Operands	Byte	Clock	Operation	Flag		
					Z	AC	CY
SUBC	A, #byte	2	4	$A, CY \leftarrow A - \text{byte} - CY$	×	×	×
	saddr, #byte	3	6	$(saddr), CY \leftarrow (saddr) - \text{byte} - CY$	×	×	×
	A, r	2	4	$A, CY \leftarrow A - r - CY$	×	×	×
	A, saddr	2	4	$A, CY \leftarrow A - (saddr) - CY$	×	×	×
	A, !addr16	3	8	$A, CY \leftarrow A - (\text{addr16}) - CY$	×	×	×
	A, [HL]	1	6	$A, CY \leftarrow A - (HL) - CY$	×	×	×
	A, [HL + byte]	2	6	$A, CY \leftarrow A - (HL + \text{byte}) - CY$	×	×	×
AND	A, #byte	2	4	$A \leftarrow A \wedge \text{byte}$	×		
	saddr, #byte	3	6	$(saddr) \leftarrow (saddr) \wedge \text{byte}$	×		
	A, r	2	4	$A \leftarrow A \wedge r$	×		
	A, saddr	2	4	$A \leftarrow A \wedge (saddr)$	×		
	A, !addr16	3	8	$A \leftarrow A \wedge (\text{addr16})$	×		
	A, [HL]	1	6	$A \leftarrow A \wedge (HL)$	×		
	A, [HL + byte]	2	6	$A \leftarrow A \wedge (HL + \text{byte})$	×		
OR	A, #byte	2	4	$A \leftarrow A \vee \text{byte}$	×		
	saddr, #byte	3	6	$(saddr) \leftarrow (saddr) \vee \text{byte}$	×		
	A, r	2	4	$A \leftarrow A \vee r$	×		
	A, saddr	2	4	$A \leftarrow A \vee (saddr)$	×		
	A, !addr16	3	8	$A \leftarrow A \vee (\text{addr16})$	×		
	A, [HL]	1	6	$A \leftarrow A \vee (HL)$	×		
	A, [HL + byte]	2	6	$A \leftarrow A \vee (HL + \text{byte})$	×		
XOR	A, #byte	2	4	$A \leftarrow A \nabla \text{byte}$	×		
	saddr, #byte	3	6	$(saddr) \leftarrow (saddr) \nabla \text{byte}$	×		
	A, r	2	4	$A \leftarrow A \nabla r$	×		
	A, saddr	2	4	$A \leftarrow A \nabla (saddr)$	×		
	A, !addr16	3	8	$A \leftarrow A \nabla (\text{addr16})$	×		
	A, [HL]	1	6	$A \leftarrow A \nabla (HL)$	×		
	A, [HL + byte]	2	6	$A \leftarrow A \nabla (HL + \text{byte})$	×		

Remark One instruction clock cycle is one CPU clock cycle (f_{CPU}) selected by processor clock control register (PCC).

Mnemonic	Operands	Byte	Clock	Operation	Flag		
					Z	AC	CY
CMP	A, #byte	2	4	$A - \text{byte}$	×	×	×
	saddr, #byte	3	6	$(\text{saddr}) - \text{byte}$	×	×	×
	A, r	2	4	$A - r$	×	×	×
	A, saddr	2	4	$A - (\text{saddr})$	×	×	×
	A, !addr16	3	8	$A - (\text{addr16})$	×	×	×
	A, [HL]	1	6	$A - (\text{HL})$	×	×	×
	A, [HL + byte]	2	6	$A - (\text{HL} + \text{byte})$	×	×	×
ADDW	AX, #word	3	6	$\text{AX}, \text{CY} \leftarrow \text{AX} + \text{word}$	×	×	×
SUBW	AX, #word	3	6	$\text{AX}, \text{CY} \leftarrow \text{AX} - \text{word}$	×	×	×
CMPW	AX, #word	3	6	$\text{AX} - \text{word}$	×	×	×
INC	r	2	4	$r \leftarrow r + 1$	×	×	
	saddr	2	4	$(\text{saddr}) \leftarrow (\text{saddr}) + 1$	×	×	
DEC	r	2	4	$r \leftarrow r - 1$	×	×	
	saddr	2	4	$(\text{saddr}) \leftarrow (\text{saddr}) - 1$	×	×	
INCW	rp	1	4	$\text{rp} \leftarrow \text{rp} + 1$			
DECW	rp	1	4	$\text{rp} \leftarrow \text{rp} - 1$			
ROR	A, 1	1	2	$(\text{CY}, A_7 \leftarrow A_0, A_{m-1} \leftarrow A_m) \times 1$			×
ROL	A, 1	1	2	$(\text{CY}, A_0 \leftarrow A_7, A_{m+1} \leftarrow A_m) \times 1$			×
RORC	A, 1	1	2	$(\text{CY} \leftarrow A_0, A_7 \leftarrow \text{CY}, A_{m-1} \leftarrow A_m) \times 1$			×
ROLC	A, 1	1	2	$(\text{CY} \leftarrow A_7, A_0 \leftarrow \text{CY}, A_{m+1} \leftarrow A_m) \times 1$			×
SET1	saddr.bit	3	6	$(\text{saddr.bit}) \leftarrow 1$			
	sfr.bit	3	6	$\text{sfr.bit} \leftarrow 1$			
	A.bit	2	4	$\text{A.bit} \leftarrow 1$			
	PSW.bit	3	6	$\text{PSW.bit} \leftarrow 1$	×	×	×
	[HL].bit	2	10	$(\text{HL}).\text{bit} \leftarrow 1$			
CLR1	saddr.bit	3	6	$(\text{saddr.bit}) \leftarrow 0$			
	sfr.bit	3	6	$\text{sfr.bit} \leftarrow 0$			
	A.bit	2	4	$\text{A.bit} \leftarrow 0$			
	PSW.bit	3	6	$\text{PSW.bit} \leftarrow 0$	×	×	×
	[HL].bit	2	10	$(\text{HL}).\text{bit} \leftarrow 0$			
SET1	CY	1	2	$\text{CY} \leftarrow 1$			1
CLR1	CY	1	2	$\text{CY} \leftarrow 0$			0
NOT1	CY	1	2	$\text{CY} \leftarrow \overline{\text{CY}}$			×

Remark One instruction clock cycle is one CPU clock cycle (f_{CPU}) selected by processor clock control register (PCC).

Mnemonic	Operands	Byte	Clock	Operation	Flag		
					Z	AC	CY
CALL	!addr16	3	6	$(SP - 1) \leftarrow (PC + 3)_H$, $(SP - 2) \leftarrow (PC + 3)_L$, $PC \leftarrow \text{addr16}$, $SP \leftarrow SP - 2$			
CALLT	[addr5]	1	8	$(SP - 1) \leftarrow (PC + 1)_H$, $(SP - 2) \leftarrow (PC + 1)_L$, $PC_H \leftarrow (00000000, \text{addr5} + 1)$, $PC_L \leftarrow (00000000, \text{addr5})$, $SP \leftarrow SP - 2$			
RET		1	6	$PC_H \leftarrow (SP + 1)$, $PC_L \leftarrow (SP)$, $SP \leftarrow SP + 2$			
RETI		1	8	$PC_H \leftarrow (SP + 1)$, $PC_L \leftarrow (SP)$, $PSW \leftarrow (SP + 2)$, $SP \leftarrow SP + 3$, $NMIS \leftarrow 0$	R	R	R
PUSH	PSW	1	2	$(SP - 1) \leftarrow PSW$, $SP \leftarrow SP - 1$			
	rp	1	4	$(SP - 1) \leftarrow rp_H$, $(SP - 2) \leftarrow rp_L$, $SP \leftarrow SP - 2$			
POP	PSW	1	4	$PSW \leftarrow (SP)$, $SP \leftarrow SP + 1$	R	R	R
	rp	1	6	$rp_H \leftarrow (SP + 1)$, $rp_L \leftarrow (SP)$, $SP \leftarrow SP + 2$			
MOVW	SP, AX	2	8	$SP \leftarrow AX$			
	AX, SP	2	6	$AX \leftarrow SP$			
BR	!addr16	3	6	$PC \leftarrow \text{addr16}$			
	\$addr16	2	6	$PC \leftarrow PC + 2 + \text{jdisp8}$			
	AX	1	6	$PC_H \leftarrow A$, $PC_L \leftarrow X$			
BC	\$saddr16	2	6	$PC \leftarrow PC + 2 + \text{jdisp8}$ if $CY = 1$			
BNC	\$saddr16	2	6	$PC \leftarrow PC + 2 + \text{jdisp8}$ if $CY = 0$			
BZ	\$saddr16	2	6	$PC \leftarrow PC + 2 + \text{jdisp8}$ if $Z = 1$			
BNZ	\$saddr16	2	6	$PC \leftarrow PC + 2 + \text{jdisp8}$ if $Z = 0$			
BT	saddr.bit, \$addr16	4	10	$PC \leftarrow PC + 4 + \text{jdisp8}$ if (saddr.bit) = 1			
	sfr.bit, \$addr16	4	10	$PC \leftarrow PC + 4 + \text{jdisp8}$ if sfr.bit = 1			
	A.bit, \$addr16	3	8	$PC \leftarrow PC + 3 + \text{jdisp8}$ if A.bit = 1			
	PSW.bit, \$addr16	4	10	$PC \leftarrow PC + 4 + \text{jdisp8}$ if PSW.bit = 1			
BF	saddr.bit, \$addr16	4	10	$PC \leftarrow PC + 4 + \text{jdisp8}$ if (saddr.bit) = 0			
	sfr.bit, \$addr16	4	10	$PC \leftarrow PC + 4 + \text{jdisp8}$ if sfr.bit = 0			
	A.bit, \$addr16	3	8	$PC \leftarrow PC + 3 + \text{jdisp8}$ if A.bit = 0			
	PSW.bit, \$addr16	4	10	$PC \leftarrow PC + 4 + \text{jdisp8}$ if PSW.bit = 0			
DBNZ	B, \$addr16	2	6	$B \leftarrow B - 1$, then $PC \leftarrow PC + 2 + \text{jdisp8}$ if $B \neq 0$			
	C, \$addr16	2	6	$C \leftarrow C - 1$, then $PC \leftarrow PC + 2 + \text{jdisp8}$ if $C \neq 0$			
	saddr, \$addr16	3	8	$(\text{saddr}) \leftarrow (\text{saddr}) - 1$, then $PC \leftarrow PC + 3 + \text{jdisp8}$ if $(\text{saddr}) \neq 0$			
NOP		1	2	No Operation			
EI		3	6	$IE \leftarrow 1$ (Enable Interrupt)			
DI		3	6	$IE \leftarrow 0$ (Disable Interrupt)			
HALT		1	2	Set HALT Mode			
STOP		1	2	Set STOP Mode			

Remark One instruction clock cycle is one CPU clock cycle (f_{CPU}) selected by processor clock control register (PCC).

15.3 Instructions Listed by Addressing Type

(1) 8-bit instructions

MOV, XCH, ADD, ADDC, SUB, SUBC, AND, OR, XOR, CMP, INC, DEC, ROR, ROL, RORC, ROLC, PUSH, POP, DBNZ

2nd Operand 1st Operand	#byte	A	r	sfr	saddr	!addr16	PSW	[DE]	[HL]	[HL + byte]	\$saddr16	1	None
A	ADD ADDC SUB SUBC AND OR XOR CMP		MOV ^{Note} XCH ^{Note} ADD ADDC SUB SUBC AND OR XOR CMP	MOV XCH	MOV XCH ADD ADDC SUB SUBC AND AND OR OR XOR CMP	MOV ADD ADDC SUB SUBC AND AND OR OR XOR CMP	MOV XCH	MOV XCH ADD ADDC SUB SUBC AND AND OR OR XOR CMP	MOV XCH ADD ADDC SUB SUBC AND AND OR OR XOR CMP			ROR ROL RORC ROLC	
r	MOV	MOV											INC DEC
B, C											DBNZ		
sfr	MOV	MOV											
saddr	MOV ADD ADDC SUB SUBC AND OR XOR CMP	MOV									DBNZ		INC DEC
!addr16		MOV											
PSW	MOV	MOV											PUSH POP
[DE]		MOV											
[HL]		MOV											
[HL + byte]		MOV											

Note Except r = A.

(2) 16-bit instructions

MOVW, XCHW, ADDW, SUBW, CMPW, PUSH, POP, INCW, DECW

2nd Operand 1st Operand	#word	AX	rp ^{Note}	saddrp	SP	None
AX	ADDW SUBW CMPW		MOVW XCHW	MOVW	MOVW	
rp	MOVW	MOVW ^{Note}				INCW DECW PUSH POP
saddrp		MOVW				
sp		MOVW				

Note Only when rp = BC, DE, or HL.

(3) Bit manipulation instructions

SET1, CLR1, NOT1, BT, BF

2nd Operand 1st Operand	\$addr16	None
A.bit	BT BF	SET1 CLR1
sfr.bit	BT BF	SET1 CLR1
saddr.bit	BT BF	SET1 CLR1
PSW.bit	BT BF	SET1 CLR1
[HL].bit		SET1 CLR1
CY		SET1 CLR1 NOT1

(4) Call instructions/branch instructions

CALL, CALLT, BR, BC, BNC, BZ, BNZ, DBNZ

2nd Operand 1st Operand	AX	!addr16	[addr5]	\$addr16
Basic instructions	BR	CALL BR	CALLT	BR BC BNC BZ BNZ
Compound instructions				DBNZ

(5) Other instructions

RET, RETI, NOP, EI, DI, HALT, STOP

APPENDIX A DEVELOPMENT TOOLS

The following development tools are available for development of systems using the μ PD789046 Subseries. Figure A-1 shows development tools.


- ★
 - Compatibility with PC98-NX Series

Unless stated otherwise, products which are supported for the IBM PC/AT™ and compatibles can also be used with the PC98-NX Series. When using the PC98-NX Series, therefore, refer to the explanations for the IBM PC/AT and compatibles.
- ★
 - Windows

Unless stated otherwise, "Windows" refers to the following operating systems.

 - Windows 3.1
 - Windows 95
 - Windows NT™ Ver. 4.0

Figure A-1. Development Tools



A.1 Language Processing Software

RA78K0S Assembler package	Program that converts program written in mnemonic into object code that can be executed by microcontroller. In addition, automatic functions to generate symbol table and optimize branch instructions are also provided. Used in combination with optional device file (DF789046). <Caution when used under PC environment> The assembler package is a DOS-based application but may be used under the Windows environment by using Project Manager of Windows (included in the package).
	Part number: $\mu S \times \times \times \times$ RA78K0S
CC78K0S C compiler package	Program that converts program written in C language into object codes that can be executed by microcontroller. Used in combination with optional assembler package (RA78K0S) and device file (DF789046). <Caution when used under PC environment> The C compiler package is a DOS-based application but may be used under the Windows environment by using Project Manager of Windows (included in the assembler package).
	Part number: $\mu S \times \times \times \times$ CC78K0S
DF789046 ^{Note} Device file	File containing the information inherent to the device. Used in combination with other optional tools (RA78K0S, CC78K0S, SM78K0S).
	Part number: $\mu S \times \times \times \times$ DF789046
CC78K0S-L C compiler source file	Source file of functions constituting object library included in C compiler package. Necessary for changing object library included in C compiler package according to customer's specifications. Since this is the source file, its working environment does not depend on any particular operating system.
	Part number: $\mu S \times \times \times \times$ CC78K0S-L

Note DF789046 is a common file that can be used with RA78K0S, CC78K0S, and SM78K0S.

Remark $\times \times \times \times$ in the part number differs depending on the host machines and operating systems to be used.

$\mu S \times \times \times \times$ RA78K0S
 $\mu S \times \times \times \times$ CC78K0S
 $\mu S \times \times \times \times$ DF789046
 $\mu S \times \times \times \times$ CC78K0S-L

$\times \times \times \times$	Host Machine	OS	Supply Media
AA13	PC-9800 series	Japanese Windows ^{Note}	3.5" 2HD FD
AB13	IBM PC/AT and compatibles	Japanese Windows ^{Note}	3.5" 2HC FD
3P16	HP9000 series 700 TM	HP-UX TM (Rel.10.10)	DAT (DDS)
3K13	SPARCstation TM	SunOS TM (Rel.4.1.4), Solaris TM (Rel.2.5.1)	3.5" 2HC FD
3K15			1/4" CGMT
3R13	NEWS TM (RISC)	NEWS-OS TM (Rel.6.1)	3.5" 2HC FD

Note Also operates under the DOS environment.

A.2 Flash Memory Writing Tools

Flashpro III (part number: FL-PR3, PG-FP3) Flash writer	Flash writer dedicated to the microcontrollers incorporating a flash memory.
★ FA-44GB-8ES Flash memory writing adapter	Flash memory writing adapter. Used in connection with Flashpro III. • FA-44GB-8ES: For 44-pin plastic LQFP (GB-8ES type)

Remark FL-PR3 and FA-44GB-8ES are products of Naito Densai Machida Mfg. Co., Ltd.
For further information, contact: Naito Densai Machida Mfg. Co., Ltd. (044-822-3813)

A.3 Debugging Tools

A.3.1 Hardware

IE-78K0S-NS In-circuit emulator	In-circuit emulator for debugging hardware and software of application system using 78K/0S Series. Supports integrated debugger (ID78K0S-NS). Used in combination with AC adapter, emulation probe, and interface adapter for connecting the host machine.
IE-70000-MC-PS-B AC adapter	This is the adapter for supplying power from 100 to 240 VAC outlet.
IE-70000-98-IF-C Interface adapter	This adapter is needed when PC-9800 series (excluding a notebook-type personal computer) is used as a host machine of IE-78K0S-NS (C bus compatible).
IE-70000-CD-IF-A PC card interface	This PC card and interface cable are needed when a notebook-type personal computer is used as a host machine of IE-78K0S-NS (PCMICA socket compatible).
IE-70000-PC-IF-C Interface adapter	This adapter is needed when IBM PC/AT and compatibles are used as a host machine of IE-78K0S-NS (ISA bus compatible).
IE-70000-PCI-IF Interface adapter	This adapter is needed when a personal computer incorporating the PCI bus is used as a host machine of IE-78K0S-NS.
IE-789046-NS-EM1 Emulation board	Emulation board for emulating the peripheral hardware inherent to the device. Used in combination with in-circuit emulator.
NP-44GB	This is the board for connecting the in-circuit emulator and target system. Used in combination with the EV-9200G-44.
EV-9200G-44 Conversion socket	This conversion socket is used to connect a target system board designed to allow mounting of the 44-pin plastic LQFP and the NP-44GB.
★ NP-44GB-TQ	This is the board for connecting the in-circuit emulator and target system. Used in combination with the TGB-044SAP.
TGB-044SAP Conversion adapter	This conversion adapter is used to connect a target system board designed to allow mounting of the 44-pin plastic LQFP and the NP-44GB-TQ.

Remarks 1. NP-44GB and NP-44GB-TQ are products of Naito Densai Machida Mfg. Co., Ltd.
For further information, contact: Naito Densai Machida Mfg. Co., Ltd. (044-822-3813)

2. TGB-044SAP is a product of TOKYO ELETECH CORPORATION.
For further information, contact: Daimaru Kougyou, Ltd.
Tokyo Electronics Division (03-3820-7112)
Osaka Electronics Division (06-6244-6672)

A.3.2 Software

ID78K0S-NS Integrated debugger (Supports in-circuit emulator IE-78K0S-NS)	Control program for debugging the 78K/0S Series. This program provides a graphical user interface. It runs on Windows for personal computer users and on OSF/Motif™ for engineering work station users, and has visual designs and operability that comply with these operating systems. In addition, it has a powerful debug function that supports C language. Therefore, trace results can be displayed at a C language level by the window integration function that links source program, disassembled display, and memory display, to the trace result. This software also allows users to add other function extension modules such as task debugger and system performance analyzer to improve the debug efficiency for programs using a real-time operating system. Used in combination with optional device file (DF789046).
	Part number: μ SxxxxID78K0S-NS

Remark xxxx in the part number differs depending on the host machines and operating system to be used.

μ SxxxxID78K0S-NS

xxxx	Host Machine	OS	Supply Media
AA13	PC-9800 series	Japanese Windows ^{Note}	3.5" 2HD FD
AB13	IBM PC/AT and compatibles	Japanese Windows ^{Note}	3.5" 2HC FD
BB13		English Windows ^{Note}	

Note Also operates under the DOS environment.

SM78K0S System simulator	Debugs program at C source level or assembler level while simulating operation of target system on host machine. SM78K0S runs on Windows. By using SM78K0S, the logic and performance of an application can be verified independently of hardware development even when the in-circuit emulator is not used. This enhances development efficiency and improves software quality. Used in combination with optional device file (DF789046).
	Part number: μ SxxxxSM78K0S
DF789046 ^{Note} Device file	File containing the information inherent to the device. Used in combination with other optional tools (RA78K0S, CC78K0S, SM78K0S).
	Part number: μ SxxxxDF789046

Note DF789046 is a common file that can be used with RA78K0S, CC78K0S, and SM78K0S.

Remark xxxx in the part number differs depending on the host machines and operating system to be used.

μ SxxxxSM78K0S


xxxx	Host Machine	OS	Supply Media
AA13	PC-9800 series	Japanese Windows ^{Note}	3.5" 2HD FD
AB13	IBM PC/AT and compatibles	Japanese Windows ^{Note}	3.5" 2HC FD
BB13		English Windows ^{Note}	

Note Also operates under the DOS environment.

A.4 Conversion Socket (EV-9200G-44) Drawing and Recommended Footprint

Figure A-2. EV-9200G-44 Package Drawing (Reference) (unit: mm)

Based on EV-9200G-44
(1) Package drawing (in mm)




EV-9200G-44-G0E

ITEM	MILLIMETERS	INCHES
A	15.0	0.591
B	10.3	0.406
C	10.3	0.406
D	15.0	0.591
E	4-C 3.0	4-C 0.118
F	0.8	0.031
G	5.0	0.197
H	12.0	0.472
I	14.7	0.579
J	5.0	0.197
K	12.0	0.472
L	14.7	0.579
M	8.0	0.315
N	7.8	0.307
O	2.0	0.079
P	1.35	0.053
Q	0.35±0.1	0.014 ^{+0.004} _{-0.005}
R	φ1.5	φ0.059

Figure A-3. EV-9200G-44 Footprints (Reference) (unit: mm)

Based on EV-9200G-44
(2) Pad drawing (in mm)



EV-9200G-44-P1E


ITEM	MILLIMETERS	INCHES
A	15.7	0.618
B	11.0	0.433
C	$0.8 \pm 0.02 \times 10 = 8.0 \pm 0.05$	$0.031^{+0.002}_{-0.001} \times 0.394 = 0.012^{+0.002}_{-0.001}$
D	$0.8 \pm 0.02 \times 10 = 8.0 \pm 0.05$	$0.031^{+0.002}_{-0.001} \times 0.394 = 0.012^{+0.002}_{-0.001}$
E	11.0	0.433
F	15.7	0.618
G	5.00 ± 0.08	$0.197^{+0.003}_{-0.004}$
H	5.00 ± 0.08	$0.197^{+0.003}_{-0.004}$
I	0.5 ± 0.02	$0.02^{+0.001}_{-0.002}$
J	$\phi 1.57 \pm 0.03$	$\phi 0.062^{+0.001}_{-0.002}$
K	$\phi 2.2 \pm 0.1$	$\phi 0.087^{+0.004}_{-0.005}$
L	$\phi 1.57 \pm 0.03$	$\phi 0.062^{+0.001}_{-0.002}$

Caution Dimensions of mount pad for EV-9200 and that for target device (QFP) may be different in some parts. For the recommended mount pad dimensions for QFP, refer to "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (C10535E).

★ A.5 Conversion Adapter (TGB-044SAP) Drawing

Figure A-4. TGB-044SAP Package Drawing (Reference) (unit: mm)

Reference diagram: TGB-044SAP (TQPACK044SA+TQSOCKET044SAP)
Package dimension (unit: mm)



note: Product by TOKYO ELETECH CORPORATION.

APPENDIX B EMBEDDED SOFTWARE

The following embedded software products are available for efficient program development and maintenance of the μ PD789046 Subseries.

MX78K0S OS	<p>MX78K0S is a subset OS that is based on the μITRON specification. Supplied with the MX78K0S nucleus. The MX78K0S OS controls tasks, events, and time. In task control, the MX78K0S OS controls task execution order, and performs the switching process to a task to be executed.</p> <p><Caution when used under the PC environment> MX78K0S is a DOS-based application. Use this software in the DOS pane when running it on Windows.</p>
---------------	--

★

μ SxxxxMX78K0S

xxxx	Host Machine	OS	Supply Media
AA13	PC-9800 series	Japanese Windows ^{Note}	3.5" 2HD FD
AB13	IBM PC/AT compatibles	Japanese Windows ^{Note}	3.5" 2HC FD
BB13		English Windows ^{Note}	

Note Also operates under the DOS environment.

[MEMO]

APPENDIX C REGISTER INDEX

C.1 Register Name Index (Alphabetic Order)

16-bit capture register 90 (TCP90)	87
16-bit compare register 90 (CR90)	87
16-bit timer counter 90 (TM90)	87
16-bit timer mode control register 90 (TMC90).....	88
8-bit compare register 80 (CR80)	102
8-bit timer counter 80 (TM80)	102
8-bit timer mode control register 80 (TMC80).....	103
[A]	
Asynchronous serial interface mode register 20 (ASIM20)	130, 136, 139, 150
Asynchronous serial interface status register 20 (ASIS20)	132, 140
[B]	
Baud rate generator control register 20 (BRGC20)	133, 141, 151
Buzzer output control register 90 (BZC90)	90
[E]	
External interrupt mode register 0 (INTM0)	165
[I]	
Interrupt mask flag register 0 (MK0)	164
Interrupt mask flag register 1 (MK1)	164
Interrupt request flag register 0 (IF0).....	163
Interrupt request flag register 1 (IF1)	163
[K]	
Key return mode register 00 (KRM00).....	167
[O]	
Oscillation settling time selection register (OSTS)	176
[P]	
Port 0 (P0)	61
Port 1 (P1)	62
Port 2 (P2)	63
Port 3 (P3)	68
Port 4 (P4)	69
Port mode register 0 (PM0)	70
Port mode register 1 (PM1)	70
Port mode register 2 (PM2)	70, 104
Port mode register 3 (PM3)	70, 91

Port mode register 4 (PM4)	70
Processor clock control register (PCC)	77
Pull-up resistor option register 0 (PU0)	71
Pull-up resistor option register B2 (PUB2).....	72
[R]	
Reception buffer register 20 (RXB20)	128
[S]	
Serial operation mode register 20 (CSIM20)	129, 136, 138, 149
Subclock control register (CSS)	78
Suboscillation mode register (SCKM).....	78
[T]	
Timer clock selection register 2 (TCL2).....	121
Transmission shift register 20 (TXS20)	128
[W]	
Watch timer mode control register (WTM).....	115
Watchdog timer mode register (WDTM)	122

C.2 Register Symbol Index (Alphabetic Order)**[A]**

ASIM20	: Asynchronous serial interface mode register 20.....	130, 136, 139, 150
ASIS20	: Asynchronous serial interface status register 20.....	132, 140

[B]

BRGC20	: Baud rate generator control register 20.....	133, 141, 151
BZC90	: Buzzer output control register 90.....	90

[C]

CR80	: 8-bit compare register 80.....	102
CR90	: 16-bit compare register 90.....	87
CSIM20	: Serial operation mode register 20.....	129, 136, 138, 149
CSS	: Subclock control register	78

[I]

IF0	: Interrupt request flag register 0.....	163
IF1	: Interrupt request flag register 1.....	163
INTM0	: External interrupt mode register 0	165

[K]

KRM00	: Key return mode register 00	167
-------	-------------------------------------	-----

[M]

MK0	: Interrupt mask flag register 0	164
MK1	: Interrupt mask flag register 1	164

[O]

OSTS	: Oscillation settling time selection register.....	176
------	---	-----

[P]

P0	: Port 0	61
P1	: Port 1	62
P2	: Port 2	63
P3	: Port 3	68
P4	: Port 4	69
PCC	: Processor clock control register.....	77
PM0	: Port mode register 0	70
PM1	: Port mode register 1	70
PM2	: Port mode register 2	70, 104
PM3	: Port mode register 3	70, 91
PM4	: Port mode register 4	70
PU0	: Pull-up resistor option register 0	71
PUB2	: Pull-up resistor option register B2.....	72

[R]

RXB20	: Reception buffer register 20	128
-------	--------------------------------------	-----

[S]

SCKM	: Suboscillation mode register.....	78
------	-------------------------------------	----

[T]

TCL2	: Timer clock selection register 2	121
TCP90	: 16-bit capture register 90.....	87
TM80	: 8-bit timer counter 80.....	102
TM90	: 16-bit timer counter 90.....	87
TMC80	: 8-bit timer mode control register 80	103
TMC90	: 16-bit timer mode control register 90	88
TXS20	: Transmission shift register 20.....	128

[W]

WDTM	: Watchdog timer mode register.....	122
WTM	: Watch timer mode control register.....	115

APPENDIX D REVISION HISTORY

The revision history for this manual is detailed below. "Chapter" indicates the chapter of the edition.

Edition	Revision from Previous Edition	Chapter
Second edition	Completion of development of μ PD789046 and μ PD78F9046	Throughout
	Change of recommended connection of unused pins in processing of input/output circuit type of each pin and unused pins	CHAPTER 2 PIN FUNCTIONS
	Correction of 16-bit timer block diagram	CHAPTER 6 16-BIT TIMER
	Addition of cautions on rewriting CR90	
	Addition of cautions on 16-bit timer to Section 6.5	
	Addition of cautions on rewriting CR80	CHAPTER 7 8-BIT TIMER/EVENT COUNTER
	Addition of description of operation to operation as interval timer	
	Addition of description of operation to operation as external event counter	
	Addition of description of operation to operation as square wave output	
	Addition of description of operation to operation as PWM output	
	Correction of pins used in pseudo 3-wire mode in communication modes	CHAPTER 14 μPD78F9046
	Change of connection of P01 and P02 pins in example of connection of Flashpro III in pseudo 3-wire mode (when P0 is used)	
	Addition of setting example of Flashpro III (PG-FP3)	
	Correction of product name of flash memory writing adapter in flash memory writing tools	APPENDIX A DEVELOPMENT TOOLS
	Addition of NP-44GB-TQ as emulation probe to hardware	
	Addition of package drawing of conversion adapter (TBG-044SAP)	
	Addition of part number of MX78K0S	APPENDIX B EMBEDDED SOFTWARE

[MEMO]

Facsimile Message

From:

Name

Company

Tel.

FAX

Address

Although NEC has taken all possible steps to ensure that the documentation supplied to our customers is complete, bug free and up-to-date, we readily accept that errors may occur. Despite all the care and precautions we've taken, you may encounter problems in the documentation. Please complete this form whenever you'd like to report errors or suggest improvements to us.

Thank you for your kind support.

North America

NEC Electronics Inc.
Corporate Communications Dept.
Fax: 1-800-729-9288
1-408-588-6130

Hong Kong, Philippines, Oceania

NEC Electronics Hong Kong Ltd.
Fax: +852-2886-9022/9044

Asian Nations except Philippines

NEC Electronics Singapore Pte. Ltd.
Fax: +65-250-3583

Europe

NEC Electronics (Europe) GmbH
Technical Documentation Dept.
Fax: +49-211-6503-274

Korea

NEC Electronics Hong Kong Ltd.
Seoul Branch
Fax: 02-528-4411

Japan

NEC Semiconductor Technical Hotline
Fax: 044-435-9608

South America

NEC do Brasil S.A.
Fax: +55-11-6462-6829

Taiwan

NEC Electronics Taiwan Ltd.
Fax: 02-2719-5951

I would like to report the following error/make the following suggestion:

Document title: _____

Document number: _____ Page number: _____

If possible, please fax the referenced page or drawing.

Document Rating	Excellent	Good	Acceptable	Poor
Clarity	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Technical Accuracy	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Organization	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>