User Manual

DA9061-63 Motherboard

UM-PM-012

Abstract

Explains the setup and operation of the DA9061, DA9062, and DA9063 motherboard.

Contents

Figures

1 Terms and Definitions

DUT	Device Under Test
GUI	Graphical User Interface
PMIC	Power Management IC
ULI	USB Lab IO Interface Chip (Atmel)

2 Introduction

This document focuses on DA9061 and DA9062. The hardware solution is based upon Dialog PCB numbered 232-01-A.

This motherboard allows measurement, evaluation and programming of the DA9061, DA9062 or DA9063 devices.

The motherboard in Figure 1 allows different daughter boards to plug in, either with a socket or soldered, enabling different options for performance evaluations. The various daughter boards are described in a seperate document.

When the motherboard is connected to a PC via USB, the Device Under Test (DUT) can be controlled with the Smartcanvas GUI software. The mini USB connector is visible on the top-left side of the motherboard. As long as a cable is connected to the USB port of a PC, delivering ~5 V supply to the motherboard, the green LED 1 is on.

The Smartcanvas GUI provides easy access to the DUT through connectors J22/J49 and peripherals located on the motherboard connectors . It is used to exercise the DUT using the I²C or SPI (only for DA9063) interface. Control or measurement of analog and digital pins is also supported.

The board has jumper links to provide access to many configuration and measurement test points. For normal operation of DA9061 and DA9062 devices with the Smartcanvas GUI, the jumper links should be set as described in Figure 1 (red).



Figure 1: Motherboard Assembly and Jumper Default Setting Diagram

The motherboard has a USB to I²C bridge for communication with the DUT, some external active measurement components (MUX, ADC), level shifters (I²C, GPIO) and power supply control devices (BOOST, LDO) reducing the need for external equipment.

Notes and limitations:

- The schematic of the motherboard is delivered with the hardware. Gerber data for the board are available on request.

- All power outputs are available as pairs of pins to permit true Kelvin sensing of output voltage under load conditions.
- The board is intended to be supplied from a USB-host with approximate 5 V supply voltage. On-board boost and LDOs are used to regulate the supply.
- The DUT is supplied separately by a single 3.6 V supply (nominal) plugged into the 4 mm sockets VSYS and GND. A Lithium ion battery may be used for the same purpose, or a 'sourcemeter' such as Keithley 2400 or Hameg 8142.
- To avoid unexpected behaviour (back drive, unwanted GPIO triggering) of the DUT, never disconnect the USB connection from the PC while the DUT is powered.

2.1 Links

Link	Position 1-2	Position 2-3 Where Applicable	Function
J2	VLDOCORE, or VBUCK4, or VDD_ULI_3v3, or VDDIO_ULI_1V8		Selects VDDIO1 for the DUT
J3	VLDOCORE, or VBUCK4, or VDD_ULI_3v3, or VDDIO_ULI_1V8		Selects VDDIO2 for the DUT
J4	VDDIO1	VDDIO2	Selects VDDIO_GPIO for the DUT
J5	To 5V_USB		Connects 5V_USB supply to VSYS. Note: Do not use with loaded regulators
J12	Position 3-5 To NIRQ (DUT)	Position 1-3 Do not use	Connects NIRQ to a 100 kΩ pull-up/down resistor
J12	Position 4-6 To NRESET (DUT)	Position 2-4 Do not use	Connects NRESET to a 100 kΩ pull-up/down resistor
J13	Position 1-3 To VDDIO_ULI_1V8		Connects supply for GPIO level shifter (ULI side)
J13	Position 2-4 To VDDIO_GPIO		Connects supply for GPIO level shifter (DUT side)
J14	To USB		Controls GPIOs and GPFB2, GPFB3 from USB device
J15	To ground	To VDDIO_GPIO	Connects GPIOs and GPFB2, GPFB3 to pre-selected voltage via 100 kΩ pull-up/down resistor
J17	Position 4-6 To GND	Position 2-4 To VDDIO_GPIO	Selects NIRQ pull-up/down
J17	Position 3-5 To GND	Position 1-3 To VDDIO_GPIO	Selects NRESET pull-up/down
J20	To USB	To USB	Connects MISO and NCS_0 to level shifter
J21	To DUT	To DUT	Connects SO and NCS to level shifter
J233	To USB	To USB	Connects SCLK and MOSI to level shifter
J234	To DUT	To DUT	Connects SK and SI to level shifter
J26	Position 1-3 To VDDIO_ULI_1V8		Connects supply for I^2C level shifter (ULI side)

Link	Position 1-2	Position 2-3 Where Applicable	Function
J26	Position 2-4 To VDDIO_GPIO		Connects supply for I^2C level shifter (DUT side)
J27	SPI	I2C / SW controlled	Select communication mode
J28	To USB	To USB	Connects SCL_ULI_0 and SDA_ULI_0 to level shifter
J29	Position 1-3 To VDDIO_ULI_1V8_I2C		Connects supply for I2C level shifter (ULI side)
J29	Position 2-4 To VDDIO_ULI_3V3		Connects supply for I2C level shifter (Peripheral side)
J30	To USB	To USB	Connects SCL_ULI_1 and SDA_ULI_1 to level shifter
J31	To DUT	To DUT	Connects GPIO14 and GPIO15 to level shifter
J33	Position 2-4 To VBOARD_5.5V		Connects supply for MUX addressing level shifter (MUX side)
J33	Position 1-3 To VBOARD_5.5V		Connects supply for MUX addressing level shifter (ULI side)
J34	To VBOARD	To 5V_USB	Select board supply (EXT/USB)
J35	To USB	To USB	Connects SCL_ULI_1 and SDA_ULI_1 to level shifter
J36	To peripheral	To DUT	Connects SCL_3V3 and SDA_3V3 to level shifter
J40	To TP	To MUX	Connects TP to MUX and TP select switch
J41	To MUX 1		Connects signal rails to MUX 1
J44	To TP select switch		Connects different voltage levels to S2
J45	Position 2-4 To VDD_ULI_3V3		Connects power supply for potentiometer
J45	Position 1-3 To VDD_ULI_3V3		Connects signal supply for potentiometer
J46	SW controlled	Manual control	Selects OTP programming mode
J47	Position 1-2 To VDD_7V5		Connects supply for OPAMPs
J47	Position 3-4 To VBOARD_5.5V		Connects supply MUXs
J48	To DUT		Connects analogue values from DAC to DUT
J50	To ADC		Connects mainly MUX outputs to ADC
J52	To LDO		Connects LDO to VBOARD_5.5V
J53	To VDD_7V5		Connects VDD_7V5 to LDO
J54	To MUX 2		Connects signal rails to MUX 2
J55	Position 1-3 To NONKEY		Connect USB interface to NONKEY
J55	Position 2-4		Connect pull-up to NONKEY

Link	Position 1-2	Position 2-3 Where Applicable	Function
	To pull-up		
J56	Position 1-3 To OFFKEY		Connect USB interface to OFFKEY
J56	Position 2-4 To pull-up		Connect pull-up to OFFKEY
J57	Position 1-3 To SHUTDOWN		Connect USB interface to SHUTDOWN
J57	Position 2-4 To pull-up		Connect pull-up to SHUTDOWN
S2	Position left SW controlled	Position right Forced normal mode	TP select: Right => the TP pin is grounded via 10 kΩ pull-down Left => the TP pin is connected to the TP control matrix

2.2 Motherboard Features

2.2.1 USB Interface

The USB Interface U12 (top-left corner of the PCB) is used here mainly for three purposes:

1. As a source of I²C and SPI (DA9063 only) control signals.
2. To provide and read discrete signals from/to the GPIOs
3. To communicate with on-board peripherals

The USB device is powered via the USB bus cable through fixed LDO regulators.



Figure 2: USB Interface (ULI: USB Lab IO)

2.2.2 Control and IO Signals

All of the control and IO signals from the DUT appear on the header pins shown on the left side, see Figure 3. These are the most useful monitor points for debug purposes. If required, a suitable connector can bring these signals to the system board for integrated development. If used in this way, the other links which also control these pins should be removed to avoid logic or voltage clash.



Figure 3: Control and IO Signals

2.2.3 PU/PD of IO Signals and Connection to USB

The arrangement of the jumper links to the GPIO pins allows maximum flexibility.

Insert the jumpers in J14 for USB control and monitoring.

Place the jumpers in J15 on the left side to connect VDDIO_GPIO via 100 kΩ pull-up resistors, on the right side to connect ground via 100 kΩ pull-down resistors, or leave it open for external connections (see Figure 5).



Figure 4: PU/PD and USB Connections



Figure 5: PU/PD/USB Schematic

2.2.4 Voltage Outputs from DUT

2.2.4.1 LDOs

The pin headers to access the LDO regulators from the DUT are located on the left side of the DUT connectors. Depending on the connected DUT type either J32 (DA9061/62) or J37 (DA9063) is valid.

They are arranged in pairs (left: thick power lines, right: thin sense line for Kelvin connection) for meaningful measurements under load conditions.

Each pin is connected separately to the regulator output, to a point closest to the device pin.

If required, a suitable connector can bring these signals to the system board for integrated development.



Figure 6: LDO Connectors

2.2.4.2 Bucks

The pin headers to access the Buck regulators from the DUT are located on the right side of the DUT connectors. Depending on the connected DUT type either J43 (DA9061/62) or J42 (DA9063) is valid.

They are arranged in pairs (left: thick power lines, right: thin sense line for Kelvin connection) for meaningful measurements under load conditions.

Each pin is connected separately to the regulator output, to a point as close as possible to the device pin.

If required, a suitable connector can bring these signals to the system board for integrated development.



Figure 7: BUCK Connectors

The left connections (for example VBUCK1) are routed with wide PCB traces, while the right connections (for example VBUCK1_S) are routed with narrow PCB traces. The right connections are intended as Kelvin sense points, to allow regulator output measurement without effect from PCB resistance. This connection is not ideal since the plug that the daughterboard is mounted on adds some parasitic resistance at each pin which produces a small error when under load. For accurate performance measurements under load it is suggested to connect directly to the daughterboard pins.

2.2.5 VDDIO Select

This group of links allows selection of the VDDIO_GPIO voltage rail, for example for GPIO pull-up.

VDDIO_GPIO can be selected via VDDIO1 or VDDIO2 (VDDIO2 shown in example), each supplied either from VBUCKIO (VBUCK4), VLDOCORE, external 3.3 V or external 1.8 V. External voltages are supplied by the USB via external LDOs.

VDDIO1/2 can be selected by J2/J3 and VDDIO_GPIO can be selected through VDDIO1/2 via J4.



Figure 8: BUCK Connectors

A VDDIO1/2 voltage may cause back-powering of DUT from the VDDIO rail, particularly when external supplies are used (1.8 V, 3.3 V) without main VSYS supply. This may keep the digital core of the DUT powered, thereby preventing a POR of the logic and leading to undesired operating modes.

The VDDIO1/2 and VDDIO_GPIO selection is shown in the diagram below.



Figure 9: VDDIO1/2 and VDDIO_GPIO

2.2.6 Test Pin (TP), PC Mode and OTP Programming Mode

The TP select switch selects between normal mode and Power Commander (PC) mode/OTP programming mode.

If configured in the right-hand position (TP_OFF), the TP pin of the DUT is grounded via a 10 kΩ pull-down resistor, thereby selecting normal mode operation. In this case the register settings are loaded from a programmed OTP.

If configured on the left-hand position (TP_ON), the TP can be connected to higher voltage levels.

The Smartcanvas GUI automatically selects the desired level, where 5 V activates the PC mode and 7.5 V activates the OTP programming mode or 0 V to select normal operation mode.

In PC mode, register settings are loaded from a file through the software interface.



Figure 10: TP Select, PCB



Figure 11: TP Select, Schematic

If a mode apart from normal mode is selected, a red LED (LED4) indicates that the TP test mode pin is supplied with a level other than 0 V.

2.2.7 On-Board Multiplexer and ADC

The motherboard has two multiplexers (MUX) where all power lines and some GPIOs from the DUT are connected. The output of the MUX is measured via an external ADC.

The front panel of the Smartcanvas GUI shows the most important measurements for a quick overview of the DUT.

NOTE
For precise measurements, use calibrated equipment only.

In some cases (such as quiescent current measurements) the input channels might need to be disconnected from the MUX. This can be done by removing the jumper links on J41 and J54.



Figure 12: MUX1



Figure 13: MUX2

2.2.8 I²C Interface

The USB controller (ULI) provides two I²C master busses to communicate with connected I²C slaves.

The DUT communicates with the controller with bus0 (SDA/SCL_ULI_0), while bus1 (SDA/SCL_ULI_1) is used to communicate with all other peripherals on the motherboard.

Both busses have their own level shifter between master and slave. These level shifters can be disconnected from the slave by removing jumper links.

For bus0 only, J24 (DA906x) and J24/J31 (DA9063 only) can be opened to connect to a customer system board for integrated development.



Figure 14: I²C Level Shifter

3 Hardware Issues

Most hardware problems can be traced to incorrect jumper positions.

Check jumper positions carefully and compare them with the default positions: see Figure 1. Use the jumper table details and the board schematic as a guide to jumper functions and locations.

NOTE
When using the GUI to select a mode, the Power Commander switch must be in the left-hand position.

Revision History

Revision	Date	Description
1.0	12-Jan-2015	Initial version
2.0	06-Jan-2016	Changed references to Smartcanvas GUI. Typographical edits.
3.0	25-Feb-2022	File was rebranded with new logo, copyright and disclaimer

Status Definitions

Status	Definition
DRAFT	The content of this document is under review and subject to formal approval, which may result in modifications or additions.
APPROVED or unmarked	The content of this document has been approved for publication.

RoHS Compliance

Dialog Semiconductor's suppliers certify that its products are in compliance with the requirements of Directive 2011/65/EU of the European Parliament on the restriction of the use of certain hazardous substances in electrical and electronic equipment. RoHS certificates from our suppliers are available on request.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.