

Supplementary Information for User's Manual

REJ10J2186-0100 Rev.1.00 May. 12, 2010

Introduction

This document describes how V.9.10.00 of the SuperH[™] RISC engine Simulator/Debugger differs from V.9.07.00, V.9.08.00, and V.9.09.00. Before using the simulator/debugger, carefully read this document, the SuperH[™] RISC engine Simulator/Debugger User's Manual, and the online help for the SuperH[™] RISC engine Simulator/Debugger.

Contents

1.	New Features in V.9.08.00	. 2
1.1	Support for the Enhanced SH-4A Series MPUs	. 2
1.1	.1 Range of Simulation	. 2
1.1	.2 Type of Simulation and Endian	. 3
1.1	•••••	
1.1	.4 Memory Management Unit (MMU)	. 3
1.2	Simulating Peripheral Functions	. 4
1.2	.1 Settings for Simulation of Peripheral Functions	. 4
1.3	Memory Mapping	5
1.3	.1 Modifying the Memory Map and Memory Resource Settings	. 5
1.3	.2 [Set Memory Map] Dialog Box	6
1.3	.3 [Set Memory Resource] Dialog Box	. 8
1.4	Profile	9
1.4	.1 Types and Purposes of the Profile Data Displayed by the Profiler Function	9
1.5	Windows	9
1.6	Command Line 1	10
1.7	Messages 1	
1.7	.1 Error Messages1	0
2.	New Features in V.9.09.001	11
2.1	Simulating Peripheral Functions1	11
2.1	.1 Simulation of Timer Modules 1	11
2.2	Windows1	12
3.	New Features in V.9.10.001	13
3.1	Starting up the Simulator/Debugger1	13
3.2	Using the Simulator/Debugger Breakpoints1	13
3.2	.1 Setting a Breakpoint	13
3.3	Command Line	14



1. New Features in V.9.08.00

1.1 Support for the Enhanced SH-4A Series MPUs

Enhanced MPUs have been added to the SH-4A series. The target names for the enhanced MPUs are "SH4AL-DSP (SH-X2) Simulator" and "SH-4A (SH-X2) Simulator". Both targets support pipeline and instruction-unit simulation.

1.1.1 Range of Simulation

The simulator/debugger for the enhanced SH-4A MPUs support the following CPU functions.

Table 1.1 CPU Functions Supported by the Simulator/Debugger for the Enhanced SH-4A MPUs

Names of Debugging Platforms	Endian	MMU	Cache	Control Register	BSC	DMAC	Timer
SH-4A (SH-X2)	0	0	0	0	—	—	\bigtriangleup
SH4AL-DSP (SH-X2)	0	0	0	0	_	_	\bigtriangleup

[Note] O: Supported

--: Not supported

 \triangle : Partly supported

Differences in the simulator/debugger operation compared to that for the other SH-4A series MPUs are given in the following sections.



Supplementary Information for User's Manual

1.1.2 Type of Simulation and Endian

The type of simulation and endian can be selected on the [CPU Configuration] tabbed page of the [Set Simulator] dialog box that appears when the simulator/debugger is started up.

Set Simulator			?×
CPU Configura	tion Peripheral Function Simulation]	
<u>E</u> ndian:			
Don't show I	his dialog box	OK	Cancel

Figure 1.1 [Set Simulator] Dialog Box ([CPU Configuration] Page)

The following items are selectable on the [CPU Configuration] page.

Endian for the C	PU.
[Big]: Big end	lian
[Little]: Little en	ndian
Simulation mode	2.
[Functional]:	Instruction-unit simulation
[Cycle Base]:	Pipeline simulation
	[Big]: Big end [Little]: Little end Simulation mode [Functional]:

1.1.3 Cache

The cache capacity specifiable in the [Cache Capacity] dialog box is 8, 16, 32, or 64 Kbytes.

For details on cache, see sections 2.8, Cache, and 3.12, Viewing the Cache Contents, in the SuperHTM RISC engine Simulator/Debugger User's Manual.

1.1.4 Memory Management Unit (MMU)

The page size and protection key are shown as 4- and 6-bit data, respectively, in the [TLB] window.

For details on the MMU, see sections 2.7, Memory Management Unit (MMU), and 3.11, Viewing the TLB Contents, in the SuperHTM RISC engine Simulator/Debugger User's Manual.



1.2 Simulating Peripheral Functions

1.2.1 Settings for Simulation of Peripheral Functions

Settings for simulation of peripheral functions can be made on the [Peripheral Function Simulation] tabbed page of the [Set Simulator] dialog box.

Peripheral Eunctions: Enable All Module Name File Name TMU C:\HEW40500R56ENG\Tools\Renesas\De Image: Construction of the second seco	Set Simulator CPU Configuration	Peripheral Function Simulation	<u>?</u> ×
TMU C:\HEW40500R56ENG\Tools\Renesas\De Disable All Detail	Peripheral <u>F</u> unction	18:	
Dețail	Module Name	File Name	Enable All
	П ТМО	C:\HEW40500R56ENG\Tools\Renesas\D	e Disable All
	Peripheral Clock Ra		

Figure 1.2 [Set Simulator] Dialog Box ([Peripheral Function Simulation] Page)

For details on simulation of peripheral functions, see section 3.3, Simulating Peripheral Functions, in the SuperHTM RISC engine Simulator/Debugger User's Manual.



1.3 Memory Mapping

The specification of memory mapping for the SH-2A was changed. This section describes the new specification of memory mapping.

1.3.1 Modifying the Memory Map and Memory Resource Settings

The [Memory] tabbed page in the [Simulator System] dialog box is used to set and modify the memory map and memory resource settings.

<u>M</u> emory Map	:	°.			Memory <u>R</u> eso	ource:	
Begin	End	Туре	Size	Read	Begin	End	Attribu 🔺
00000000	001FFFFF	ROM	32	2	00000000	000FFFFF	Read
F0000000	F5FFFFF	1/0	32	1	F0000000	FOOFFFFF	Read/
FFF80000	FFFBFFFF	BAM	32	1	F0800000	F08FFFFF	Read/
FFFC0000	FFFFFFF	1/0	16	1	F1000000	F10FFFFF	Read/
					F1800000	F18FFFFF	Read/
					F2000000	F2001FFF	Read/
					F2800000	F2801FFF	Read/
					F3000000	F3001FFF	Read/
					F3800000	F3801FFF	Read/
					F4000000	F4001FFF	Read/
					F5000000	F5001FFF	Read/
					FFF80000	FFF9FFFF	Read/ 🔻
•					1		•

Figure 1.3 [Simulator System] Dialog Box ([Memory] Page)

The following items can be specified in this dialog box.

[Memory Map] Displays the types of memory, addresses where each starts and ends, data bus width, and number of access cycles.

[Memory Resource] Displays the access type and start and end addresses of the current memory resource.

The following buttons are used to alter [Memory Map] (add, modify, or delete entries).

- Add items to [Memory Map]. Clicking on this button opens the [Set Memory Map] dialog box (figure 1.4), in which an item can be added to the map.
- Modify an item in [Memory Map]. Select the item to be modified in the list box and click on this button. This opens the [Set Memory Map] dialog box (figure 1.4), in which the selected memory map item can be modified.
- Lelete an item from [Memory Map]. Select the item to be deleted in the list box and click on this button.



Supplementary Information for User's Manual

In [Memory Map], the start address, end address, memory type, data bus width, number of cycles for reading, and number of cycles for writing are displayed, in that order. The memory types are as follows:

- SH2A-FPU
- ROM (internal ROM), RAM (internal RAM), EXT (external memory), I/O (internal I/O), EEPROM
- SH4A

LRAM (internal RAM), EXT (external memory), I/O (internal I/O), ILRAM (internal RAM: enhanced version only)

• SH4AL-DSP

XRAM (internal XRAM), YRAM (internal YRAM), URAM (user RAM), EXT (external memory), I/O (internal I/O), ILRAM (internal RAM: enhanced version only)

Click on the [OK] or [Apply] button to store the modified settings. Click on the [Cancel] button to close this dialog box without modifying the settings.

1.3.2 [Set Memory Map] Dialog Box

The [Set Memory Map] dialog box specifies the memory map of the target CPU. The contents of this dialog box depend on the target CPU. The simulator/debugger uses the data specified in this box to calculate numbers of cycles for memory access.

Set Memory Map	? 🗙
Memory type:	ОК
EXT	Cancel
Begin address:	
H'0000000	
End address:	
H'05FFFEFF	<i>P</i>
<u>D</u> ata bus size:	
16	
<u>R</u> ead state count:	
1	
<u>W</u> rite state count:	
1	

Figure 1.4 [Set Memory Map] Dialog Box

The following items are specified:

[Memory type]	Memory type
[Begin address]	Address where the area of the given type starts.
[End address]	Address where the area of the given type ends.
[Data bus size]	Memory data bus width
[Read state count]	When the memory type is ROM: Latency
	When the memory type is not ROM: Number of cycles ("states") for read access to the specified type of memory



SuperH[™] RISC engine Simulator/Debugger V.9.10.00 Supplementary Information for User's Manual

[Write state count]When the memory type is ROM: ThroughputWhen the memory type is not ROM: Number of cycles ("states") for write access to the
specified type of memory

Notes: 1. In terms of the memory resources of the SH2A-FPU, note the following.

In the memory areas that are fixed as ROM or RAM, selection of another memory type or allocation in two or more ranges is not possible. The memory areas that are fixed as ROM and RAM are given below.

Area	Address Range	Remark
ROM	0x00000000 - 0x01FFFFFF	When the internal ROM has been enabled
RAM	0xFFF80000 - 0xFFFBFFFF	

- No addresses in reserved areas can be specified. The reserved areas are given below.

Area	Address Range	Remark
Reserved	0x20000000 - 0x21FFFFFF	When the internal ROM has been enabled
	0x84000000 - 0xE7FFFFF	

- Memory can only be allocated on 8-kbyte boundaries. If memory is allocated to an address range that does not have 8-kbyte boundaries, the boundaries will be adjusted to 8-kbyte boundaries that encompass the specified range.
- Numbers of cycles for access to the areas fixed as ROM and RAM are as follows.

Area	Number of Cycles for Reading (Latency)	Number of Cycles for Writing (Throughput)
ROM	1 te	o 4
RAM	1 or 2	1 to 4

2. The memory map setting for area that is allocated to a system memory resource cannot be deleted or modified. Start by deleting the system memory-resource allocation on the [Memory] tab of the [Simulator System] dialog box, then delete or modify the memory map setting.

Clicking on the [OK] button stores the modified settings. Clicking on the [Cancel] button closes the dialog box without modifying the settings.



Supplementary Information for User's Manual

1.3.3 [Set Memory Resource] Dialog Box

The [Set Memory Resource] dialog box is used to set and modify memory resources.

Set Memory Resource		<u>?</u> ×
Begin Address: H'00000000 End Address: H'00000000	• <i>p</i>	OK Cancel
Attribute:	•	

Figure 1.5 [Set Memory Resource] Dialog Box

The following items are specified:

[Begin Address] Address where the memory area to be allocated starts

[End Address] Address where the memory area to be allocated ends

[Attribute]	Access type		
	[Read]	Read only	
	[Write]	Write only	
	[Read/Write]	Readable/writable	

Click on the [OK] button after specifying [Begin Address], [End Address], and [Attribute]. Click on the [Cancel] button to close the dialog box without modifying the settings.

- Notes: 1. When a memory resource is set, memory in the host computer will be used. If the user allocates excessive memory resources, operation of the host computer will be extremely slow.
 - 2. The following notes apply to memory resources for the SH2A-FPU series.
 - Memory resources can only be allocated on 8-kbyte boundaries. If a memory resource is allocated to an address range that does not have 8-kbyte boundaries, the boundaries will be adjusted to 8-kbyte boundaries that encompass the specified range. Accordingly, address ranges of attributes are allocated on 8-kbyte boundaries. When a memory resource does not take up a full 8-kbyte range, the memory that is actually used must be within the range defined in the hardware manual.
 - Do not clear the default allocation of a memory resource as I/O area. If such an allocation is cleared, operation of the cache memory will be incorrect.



1.4 Profile

The specification of the profiler function for the SH-2A was changed. This section describes the new specification of the profiler function.

1.4.1 Types and Purposes of the Profile Data Displayed by the Profiler Function

The profile data to be displayed depends on the CPU. In the case of the SH2A-FPU, the profile data consists of the items listed below.

(a) When the internal ROM has been disabled:

[Cycle] (the number of cycles for execution),
[ICache miss] (the number of instruction cache misses),
[OCache miss] (the number of operand cache misses),
[Ext_mem] (the number of times external memory was accessed),
[I/O_area] (the number of times internal I/O area was accessed),
[Int_mem] (the number of times internal memory was accessed)

(b) When the internal ROM has been enabled:

[Cycle] (the number of cycles for execution), [ROM ICache miss] (the number of instruction ROM cache misses),

[ROM OCache miss] (the number of operand ROM cache misses),

[Ext_mem] (the number of times external memory was accessed),

[I/O_area] (the number of times internal I/O area was accessed),

[Int_mem] (the number of times internal memory was accessed),

1.5 Windows

Table 1.2 lists the windows that have been added. For details on these windows, refer to the online help for the SuperHTM RISC engine Simulator/Debugger.

Table 1.2 New Windows

Window Name	Description
OS Object	Shows the states of OS objects such as tasks and semaphores.
Task Trace	Shows the history of task execution in a program that uses a real time OS.
Task Analyze	Shows the current CPU occupancy.



1.6 Command Line

Table 1.3 lists the commands that have been added. For details on the command syntax, refer to the online help for the SuperHTM RISC engine Simulator/Debugger.

Table 1.3 New Commands

Command	Abbreviation	Description
OSOBJECT_ALL_ADD	OAA	Adds OS objects (of a specific object type)
OSOBJECT_ALL_DELETE	OAD	Deletes OS objects (in a specific sheet)
OSOBJECT_AUTO_UPDATE	OAU	Changes the automatic-update setting to "Auto" and "Break".
OSOBJECT_DATA_LOWLINE	ODU	Moves an OS object to the next line.
OSOBJECT_DATA_SAVE	ODS	Saves the information on an OS object to a file.
OSOBJECT_DATA_UPLINE	ODL	Moves an OS object to the previous line.
OSOBJECT_DISPLAY	OD	Shows the information on an OS object.
OSOBJECT_NO_UPDATE	ONU	Changes the automatic-update setting to "Lock".
OSOBJECT_ONE_ADD	OOA	Adds an OS object.
OSOBJECT_ONE_DELETE	OOD	Deletes an OS object.
OSOBJECT_ONE_EDIT	OOE	Edits an OS object.
OSOBJECT_SETTING_LOAD	OSL	Loads OS-object settings from a file.
OSOBJECT_SETTING_SAVE	OSS	Saves OS-object settings in a file.
OSOBJECT_STOP_UPDATE	OSU	Changes the automatic-update setting to "Break".

1.7 Messages

1.7.1 Error Messages

Table 1.4 lists the error messages that have been added or modified.

Table 1.4 New or Modified Error Messages

Message	Description
Incorrect memory type. The specified address	An attempt was made to assign another memory type to an
range includes an area fixed as rr. (Area fixed	area fixed as ROM or RAM.
as rr: 0xmmmmmmmm - 0xnnnnnnnn)	rr: ROM or RAM
	0xmmmmmmmm: Address where the fixed area starts
	0xnnnnnnn: Address where the fixed area ends
Allocating two or more ranges in an area fixed	An attempt was made to allocate two or more ranges in an
as rr is not possible. (Area fixed as rr:	area fixed as ROM or RAM.
0xmmmmmmmm - 0xnnnnnnnn)	rr: ROM or RAM
	0xmmmmmmmm: Address where the fixed area starts
	0xnnnnnnn: Address where the fixed area ends
Incorrect address. The specified address range	An attempt was made to map memory to a reserved area.
includes a reserved area. (Reserved area:	0xmmmmmmmm: Address where the reserved area starts
0xmmmmmmmm - 0xnnnnnnnn)	0xnnnnnnn: Address where the reserved area ends
I/O area does not exist.	No memory has been mapped as the I/O area.
(I/O area: 0xF0000000 - 0xF5FFFFFF)	
Incorrect address. The specified address range	An attempt was made to map memory beyond the
is outside an area fixed as rr. (Area fixed as rr:	boundaries of an area fixed as ROM or RAM.
0xmmmmmmmm - 0xnnnnnnnn)	rr: ROM or RAM
	0xmmmmmmmm: Address where the fixed area starts
	Oxnnnnnnn: Address where the fixed area ends

2. New Features in V.9.09.00

2.1 Simulating Peripheral Functions

2.1.1 Simulation of Timer Modules

V.9.09.00 of the simulator/debugger has additional channels for simulation of timer modules in the SH-2A and SH-4A.

Table 2.1 Simulation of Timer Modules

	SH-2A	SH-4A	
Timer	CMT	TMU	
Number of channels	2 (channel 1 added)	6 (channels 1, 2, 4, and 5 added)	
Counter	16-bit counter	Auto-reload 32-bit counter	
Counter input clock	Four types of internal clock (P ϕ /8, P ϕ /32, P ϕ /128, and P ϕ /512) are selectable.	 Five types of internal clock (Pφ/4, Pφ/16, Pφ/64, Pφ/256, and Pφ/1024) are selectable. 	
		• External clock and output clock from the on-chip RTC are not supported.	
Input capture	<u> </u>	Not supported (channel 2)	
Interrupts	 Compare match interrupts are supported (both channels). Interrupts as a trigger of a DMA transfer are not supported. 	 Underflow interrupts are supported (all channels). Input-capture interrupts are not supported (channel 2). 	



Supplementary Information for User's Manual

Table 2.2 lists the timer control registers in the CMT and TMU supported by the simulator/debugger.

Table 2.2 Timer Control Registers

Debugging Platform	Timer	Control Register	Support
SH-2A	CMT	CMSTR	0
		CMCSR0	0
		CMCNT0	0
		CMCOR0	0
		CMCSR1	0
		CMCNT1	0
		CMCOR1	0
SH-4A	TMU	TOCR	
		TSTR0	0
		TCOR0	0
		TCNT0	0
		TCR0	\bigtriangleup
		TCOR1	0
		TCNT1	0
		TCR1	\bigtriangleup
		TCOR2	0
		TCNT2	0
		TCR2	\bigtriangleup
		TCPR2	
		TSTR1	0
		TCOR3	0
		TCNT3	0
		TCR3	\bigtriangleup
		TCOR4	0
		TCNT4	0
		TCR4	\bigtriangleup
		TCOR5	0
		TCNT5	0
		TCR5	\bigtriangleup

Note: O: Supported

 \triangle : Partly supported (only for the bits associated with the functions given in table 2.1)

--: Not supported (only memory resources have been allocated)

2.2 Windows

Table 2.3 shows a window that has been modified. For details on these windows, refer to the online help for the SuperHTM RISC engine Simulator/Debugger.

Table 2.3 Modified Window

Window Name	Description	
Memory	Modified to support the automatic update function.	



3. New Features in V.9.10.00

3.1 Starting up the Simulator/Debugger

V.9.10.00 of the simulator/debugger can be connected or disconnected via the [Debug] menu or by clicking on a toolbar button. This section describes how to connect or disconnect the simulator/debugger in that way.

You can connect to the simulator/debugger by selecting a session file in which simulator/debugger settings have already been defined. When you have selected targets in the process of creating a project, the number of session files is the same as the number of selected targets. Select the session file that corresponds to the current target from the drop-down list shown in figure 3.1.



Figure 3.1 Selecting a Session File

If you have selected a session file with which the simulator/debugger has been registered but the simulator/debugger is disconnected, select [Debug -> Connect] or click on the [Connect] toolbar button \mathbb{F} .

To disconnect the simulator/debugger, on the other hand, select [Debug -> Disconnect] or click on the [Disconnect] toolbar button **F**.

3.2 Using the Simulator/Debugger Breakpoints

New items have been added to options for comparing data. This section gives the new specifications for [Break Data].

3.2.1 Setting a Breakpoint

• [Break Data]

Set Data Break	Condition		?×
<u>A</u> ddress:	H'00000000	-	OK OK
Option:	Equal	-	Cancel
<u>D</u> ata1:	H'0		
Data <u>2</u> :			
🗖 Data <u>m</u> ask:	H'FFFFFFF		
<u>S</u> ize:	Long word	-	
Sign:	Signed	~	

Figure 3.2 [Set Data Break Condition] Dialog Box



SuperH[™] RISC engine Simulator/Debugger V.9.10.00 Supplementary Information for User's Manual

Data break conditions should be set as follows.

Up to 1024 data break conditions can be specified.

[Addres	s]:	Address in memory for which the break condition is specified			
[Option	[Option]: How the dat		e data value is used to form the condition that must be satisfied for break generation		
[Equal]:		:	The value written to memory matches [Data 1].		
	[Not eq	ual]:	The value written to memory does not match [Data 1].		
	[Inverse	e sign]*:	The sign of the value written to memory is the inverse of that for the previous value.		
	[Differe	ence]*:	The difference between the current and previous values written to memory exceeds [Data 1].		
	[GT(>)]]:	A value written to memory is greater than [Data 1].		
	[LT(<)]	:	A value written to memory is less than [Data 1].		
	[GE(>=	:)]:	A value written to memory is greater than or equal to [Data 1].		
	[LE(<=)]:	A value written to memory is less than or equal to [Data 1].		
[In]:			A value written to memory is within the range between [Data 1] and [Data 2] ([Data 1] <= value written to memory <= [Data 2]).		
[Out]:			A value written to memory is outside the range between [Data 1] and [Data 2] (value written to memory < [Data 1] [Data 2] < value written to memory).		
[Data 1]: Data value used in the break condition. When [In] or [Out] has been selected, beginning of a range for use in the break condition.		lue used in the break condition. When [In] or [Out] has been selected, [Data 1] is the ng of a range for use in the break condition.			
[Data 2]	ta 2]: Data value that is the end of a range for use in the break condition. This option is only available when [In] or [Out] has been selected.		•		
[Data m	ata mask]: Mask condition (specifying 0 for a bit masks the bit). This option is not available when [Inverse sign] or [Difference] has been selected.				
[Size]:	ze]: Data size		ze		
[Sign]:	 ign]: Sign of the data. This option is only available in the following cases. The selection for [Option] is [Difference]. The selection for [Option] is [GT(>)], [LT(<)], [GE(>=)], [LE(<=)], [In], or [Out] and the selection for [Size] is [Byte], [Word], or [Long word]. 		election for [Option] is [Difference]. election for [Option] is [GT(>)], [LT(<)], [GE(>=)], [LE(<=)], [In], or [Out] and		
а· гт		1 1 1 1 1			

Note: Since [Inverse sign] and [Difference] require comparison of the data with the value previously written to memory, the break will never occur on the first test after a reset or break generation when either of these conditions has been selected.

3.3 Command Line

Table 3.1 shows the command that has been added. For details on the command syntax, refer to the online help for the SuperH[™] RISC engine Simulator/Debugger.

Table 3.1 New Command

Command	Abbreviation	Description
BREAK_DATA_RANGE	BDR	Specifies a range of values in memory as a break condition



Notice 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical tion described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electro inforn nics or others 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software or information 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. 6 Renesas Electronics has u ed reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recom nended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior en consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an applicatio categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots. "High Quality". Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support. "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life. 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics nroducts beyond such specified ranges 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction preventi appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses curring as a result of your noncompliance with applicable laws and regulation 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics. se contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Refer to "http://www.renesas.com/" for the latest and detailed information



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Renesas Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130 Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-5200 Renesas Electronics Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900 Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +49-211-6503-1327 Renesas Electronics IO, pax: +44-1628-585-900 Renesas Electronics (Limia) Co., Ltd. 7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: +49-211-55030, Fax: +49-211-6503-1327 Renesas Electronics (Shanghai) Co., Ltd. 7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: +480-10-8235-1155, Fax: +48-10-8235-7679 Renesas Electronics (Shanghai) Co., Ltd. 7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Shanghai 200120, China Tel: +86-10-8825-815, Fax: +48-10-8827-7679 Renesas Electronics Hong Kong Limited Unit 1061-1613, 16F, Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +852-286-9318, Fax: +852 2886-9022/9044 Renesas Electronics Inayan Co., Ltd. 7t, FNo. 365 H-9318, Fax: +852 2886-022/9044 Renesas Electronics Singapore Ptc. Ltd. 1 harbourfront Avenue, #00-10, keppel Bay Tower, Singapore 098632 Tel: +656-213-0200, Fax: +656-278-8001 Renesas Electronics Malaysia Sdn.Bhd. Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +802-2-817, Fax: +602-7955-9510 Renesas Electronics Konag Jos, Action -7955-9510 Renesas Electronics Konag Jos, Sdn.Bhd. Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +802-2-558-3730, Fax: +622-2588-5141