

ISL70040SEHEV5Z

The ISL70040SEHEV5Z evaluation platform is designed to evaluate the ISL70040SEH alongside the ISL70020SEH. The same board can be used to demonstrate the ISL73040SEH alongside the ISL73020SEH, which are the same die offered with different radiation assurance screening. The ISL70040SEH is designed to drive enhancement mode Gallium Nitride (GaN) FETs in isolated topologies and boost type configurations. The board operates across a supply range of 4.5V to 13.2V and offers both non-inverting and inverting inputs to satisfy non-inverting and inverting gate drive within a single device. The ISL70040SEH has a 4.5V gate drive voltage ($V_{\mbox{\footnotesize DRV}}$) that is generated using an internal regulator that prevents the gate voltage from exceeding the maximum gate-source rating of enhancement mode GaN FETs. The gate drive voltage also features an Undervoltage Lockout (UVLO) protection that ignores the inputs (IN/INB) and keeps OUTL turned on to ensure the GaN FET is in an OFF state whenever $V_{\mbox{\footnotesize DRV}}$ is below the UVLO threshold. The ISL70040SEH inputs can withstand voltages up to 14.7V regardless of the VDD voltage, which allows the ISL70040SEH inputs to be connected directly to most PWM controllers. The split outputs of the ISL70040SEH offer the flexibility to adjust the turn-on and turn-off speed independently by adding additional impedance to the turn-on/off paths.

The ISL70020SEH is a 40V N-channel enhancement mode GaN power transistor. The exceptionally high electron mobility and low temperature coefficient of the GaN allows for very low $r_{DS(ON)}$, while its lateral device structure and majority carrier diode provide exceptionally low Q_G and zero Q_{RR} . The end result is a device that can operate at a higher switching frequency with more efficiency while reducing the overall solution size.

Key Features

- Wide V_{DD} range single
 - 4.5V to 13.2V
- Location provided for load resistors to switch the GaN FET with a load
- SMA connector on the gate drive voltage to analyze the gate waveforms
- Drain/source sense test points to analyze the drainto-source waveforms
- Banana jack connectors for power supplies and drain/source connections

Specifications

V_{DD} range: 4.5V to 13.2V

Related Literature

For a full list of related documents, visit our website:

 ISL70040SEH, ISL73040SEH, ISL70020SEH, ISL73020SEH device pages



1. Functional Description

The ISL70040SEH is a single channel high speed enhanced mode GaN FET low-side driver for isolated power supplies and Synchronous Rectifier (SR) applications.

The inputs stage can handle inputs to the 14.7V independent of V_{DD} and offers both inverting and non-inverting inputs. The split output stage is capable of sourcing and sinking high currents and allows for independent tuning of the turn-on and turn-off times. A typical propagation delay of 36ns enables high switching frequency operation.

1.1 Operating Range

The ISL70040SEH offers a wide operating supply range of 4.5V to 13.2V. The gate drive voltage is generated from an internal linear regulator to keep the gate-source voltage below the absolute maximum level of 6V for the ISL7002xSEH GaN FET devices.

1.2 Quick Start Guide

- 1. Apply 5.0V to VDD.
- 2. Drive the IN or INB driver inputs.
 - a. To drive INB, populate R_1 with a 0Ω resistor and remove the 0Ω resister on R_2 .
- 3. Monitor the gate transition waveforms using SP3.
 - a. Use a low capacitance SMA cable to reduce the rise and fall times.
 - b. Use a scope probe with a short ground loop soldered to the outside of the SMA connector.
- 4. Monitor the V_{DS} voltage using TP10 and TP11 with a short ground loop connection on a scope probe.
- 5. Switch the FET with a load using R₅, R₆, and R₇.
 - a. C3:C8 counter any cable inductance leading up the J3 and prevent drain-source voltage spikes that can damage the GaN FET.
- 6. Use SP1 and SP2 to sense the current traveling through the FET.

1.3 Gate Drive for N-Channel GaN FETs

New technologies based on wide bandgap semiconductors produce High Electron Mobility Transistors (HEMT). An example of a HEMT is the GaN based power transistors such as the ISL70020SEH, ISL70023SEH, and ISL70024SEH that offer very low $r_{DS(ON)}$ and gate charge (Qg). These attributes make the devices capable of supporting very high switching frequency operation while avoiding significant efficiency loss. However, GaN power FETs have special requirements in terms of gate drive, which the ISL70040SEH is designed to specifically address.

Key properties of a gate driver for GaN FETs are:

- Gate drive signals need to be sufficiently higher than the V_{GS} threshold specified in GaN FET datasheets for proper operation.
- A well regulated gate drive voltage to keep the V_{GS} lower than specified absolute maximum level of 6V.
- Split pull-up and pull-down gate connections to add series gate resistors to independently adjust turn on and turn off speed, without the need of a series diode whose voltage drop can cause an insufficient gate drive voltage.
- Driver pull-down resistance $< 0.5\Omega$ to eliminate undesired Miller turn-on.
- High current source/sink capability and low propagation delay to achieve high switching frequency operation.



1.4 Undervoltage Lockout

The VDD pin accepts a recommended supply voltage range of 4.5V to 13.2V and is the input to the internal linear regulator. V_{DRV} is the output of the regulator and is equal to 4.5V. V_{DRV} provides the bias for all internal circuitry and the gate drive voltage for the output stage.

UVLO circuitry monitors the voltage on VDRV and is designed to prevent unexpected glitches when VDD is being turned on or turned off. When $V_{DRV} < \sim 1$ V, an internal 500Ω resistor connected between OUTL and ground helps keep the gate voltage close to ground. When ~ 1.2 V < V_{DRV} < UV, OUTL is driven low while ignoring the logic inputs and OUTH is in a high impedance state. This low state has the same current sinking capacity as during normal operation, which ensures that the driven FETs are held off even if there is a switching voltage on the drains that can inject charge into the gates from the Miller capacitance.

When $V_{DRV} > UVLO$, the outputs now respond to the logic inputs. In the non-inverting operation (PWM signal applied to IN pin) the output is in-phase with the input. In the inverting operation (PWM signal applied to INB pin) the output is out-phase with the input.

For the negative transition of VDD through the UV lockout voltage, the OUTL is active low and OUTH is high impedance when $V_{DRV} < \sim 3.7 V_{DC}$ regardless of the input logic states.

1.5 Input Stage

The input threshold of the ISL70040SEH is based on a TTL and CMOS compatible input threshold logic that is independent of the supply voltage. With typical high threshold = 1.7V and typical low threshold = 1.4V, the logic level thresholds can be conveniently driven with PWM control signals derived from 3.3V and 5V power controllers.

The ISL70040SEH offers both inverting and non-inverting inputs. The state of the output pin is dependent on the bias on both input pins. Table 1 summarizes the inputs to output relation.

IN	INB	OUT	OUTH	OUTL
0	0	0	Hi-Z	0
0	1	0	Hi-Z	0
1	0	1	1	Hi-Z
1	1	0	Hi-Z	0

Table 1. Truth Table^[1]

As a protection mechanism, if any of the input pins are left in a floating condition, OUTL is held in the low state and OUTH is high impedance. This is achieved using a $300 \text{k}\Omega$ pull-up resistor from INB to VDD and a $300 \text{k}\Omega$ pull-down resistor from the IN pin to VSS. For proper operation in non-inverting applications, INB should be connected to VSS. For inverting applications, IN should be connected to VDD for proper operation.

1.6 Enable Function

An enable or disable function can be easily implemented in ISL70040SEH using the unused input pin. The following tips describe how to implement an enable/disable function:

- In a non-inverting configuration, the INB pin can be used to implement the enable/disable function. OUT is enabled when INB is biased low, acting as an active low enable pin.
- In an inverting configuration, the IN pin can be used to implement the enable and disable function. OUT is enabled when IN is biased high, acting as an active high enable pin.



^{1.} OUT is the combination of OUTH and OUTL connected together. Hi-Z represents a high impedance state.

1.7 Driver Power Dissipation

The ISL70040SEH power dissipation is dominated by the losses associated with the gate charge of the driven bridge FETs and the switching frequency. The internal bias current also contributes to the total dissipation but is usually not significant compared to the gate charge losses.

For example, the ISL70020SEH has a total gate charge of 25nC when V_{DS} = 20V and V_{GS} = 4.5V. This is the charge that a driver must source to turn on the GaN FET and must sink to turn off the GaN FET.

Equation 1 calculates the power dissipation of the driver:

(EQ. 1)
$$P_D = 2 \bullet Q_c \bullet freq \bullet V_{GS} \bullet \frac{R_{gate}}{R_{gate} + r_{DS(ON)}} + I_{DD}(freq) \bullet V_{DD}$$

where:

- freq = switching frequency
- V_{GS} = V_{DRV} bias of the ISL70040SEH
- Q_c = gate charge for V_{GS}
- I_{DD}(freq) = bias current at the switching frequency
- r_{DS(ON)} = ON-resistance of the driver
- R_{gate} = external gate resistance (if any)

Note: The gate power dissipation is proportionally shared with the external gate resistor. Do not overlook the power dissipated by the external gate resistor.

2. General PCB Layout Guidelines

The AC performance of the ISL70040SEH depends significantly on the design of the Printed Circuit Board (PCB). The following layout design guidelines are recommended to achieve optimum performance:

- Place the driver as close as possible to the driven power FET.
- Understand where the switching power currents flow. The high amplitude di/dt currents of the driven power FET will induce significant voltage transients on the associated traces.
- Keep power loops as short as possible by paralleling the source and return traces.
- Use planes where practical; they are usually more effective than parallel traces.
- Avoid paralleling high amplitude di/dt traces with low level signal lines. High di/dt will induce currents and consequently, noise voltages in the low level signal lines.
- When practical, minimize impedances in low level signal circuits. The noise, magnetically induced on a $10k\Omega$ resistor, is 10 times larger than the noise on a $1k\Omega$ resistor.
- Be aware of magnetic fields emanating from transformers and inductors. Gaps in the magnetic cores of these structures are especially bad for emitting flux.
- If you must have traces close to magnetic devices, align the traces so that they are parallel to the flux lines to minimize coupling.
- The use of low inductance components such as chip resistors and chip capacitors is highly recommended.
- Use decoupling capacitors to reduce the influence of parasitic inductance in the VDRV, VDD, and GND leads.
 To be effective, these capacitors must also have the shortest possible conduction paths. If vias are used, connect several paralleled vias to reduce the inductance of the vias.
- It may be necessary to add resistance to dampen resonating parasitic circuits, especially on OUTH. If an external gate resistor is unacceptable, then the layout must be improved to minimize lead inductance.
- Keep high dv/dt nodes away from low level circuits. Guard banding can be used to shunt away dv/dt injected currents from sensitive circuits. This is especially true for control circuits that source the input signals to the ISL70040SEH.



- Avoid having a signal ground plane under a high amplitude dv/dt circuit. This will inject di/dt currents into the signal ground paths.
- Calculate power dissipation and voltage drop for the power traces. Many PCB/CAD programs have built in tools for trace resistance calculation.
- Large power components (such as power FETs, electrolytic caps, and power resistors) have internal parasitic inductance which cannot be eliminated. This must be accounted for in the PCB layout and circuit design.
- If you simulate your circuits, consider including parasitic components, especially parasitic inductance.
- The GaN FETs have a separate substrate connection which is internally tied to the source pin. Source and substrate should be at the same potential. Limit the inductance in the OUTH/L to Gate trace by keeping it as short and thick as possible.




Figure 1. PCB Layout Recommendation



2.1 ISL70040SEHEV5Z Evaluation Board



Figure 2. ISL70040SEHEV5Z Evaluation Board, Top View



Figure 3. ISL70040SEHEV5Z Evaluation Board, Bottom View

2.2 ISL70040SEHEV5Z Schematic Diagram




Figure 4. ISL70040SEHEV5Z Schematic

2.3 Bill of Materials

Table 2. Components Parts List

Qty	Reference Designator	Description	Manufactur er	Manufacturer Part Number
2	SP1, SP2	Scope Probe Test Point PCB Mount	Tektronix	131-4353-00
8	TP1-TP6, TP8, TP9	Miniature White Test Point, 100 Pad, 0.040 Thole	Keystone	5002
2	J2, J4	10A Black Banana Jack Socket Terminal - Female - Horizontal - 4mm Plug	Deltron	571-0100
3	J1, J3, J5	10A Black Banana Jack Socket Terminal - Female - Horizontal - 4mm Plug	Deltron	571-0500
1	SP3	Straight SMA PCB Mount Jack	Amphenol	901-144-8RFX
6	C3-C8	Ceramic Chip Capacitor	Kemet	C1210C224J3GACTU
1	C1	Ceramic Chip Capacitor	TDK	CGA4J1X7R1E475K125 AC
1	C2	Multilayer Cap	Generic	H1045-00104-25V10
1	C9	Multilayer Cap	Generic	H1045-00475-10V10-T
1	R1	Metal Film Chip Resistor (Do not populate)	Generic	H2505-DNP-DNP-R1
3	R2-R4	Thick Film Chip Resistor	Generic	H2511-00R00-1/10W1
3	R5-R7	Thick Film Chip Resistor (Do not populate)	Generic	H2515-DNP-DNP-1
1	Q1	40V 65A Enhancement Mode GaN Power Transistor	Renesas	ISL70020SEHL
1	U1	Radiation Tolerant Single Low Side GaN FET Driver	Renesas	ISL70040SEHL
2	TP10, TP11	0.086 Pad with 0.046 Plated Through Hole	Generic	PAD_86C_46P-DNP



2.4 Board Layout




Figure 5. Top Silkscreen




Figure 6. Bottom Silkscreen




Figure 7. Top Layer




Figure 8. Bottom Layer



3. Typical Performance Curves




Figure 9. V_{DRV} Short-Circuit Current vs Temperature




Figure 10. Input Propagation Delay




Figure 11. Input Bar Propagation Delay




Figure 12. Input Logic Threshold vs Temperature




Figure 13. Input Bar Propagation Delay vs Temperature




Figure 14. V_{DRV} Line Regulation vs Temperature



4. Ordering Information

Part Number	Description
ISL70040SEHEV5Z	ISL70040SEHEV5Z evaluation board

5. Revision History

Rev.	Date	Description
1.01	Dec 5, 2022 Applied new template. Added 2nd sentence to Introduction on page 1.	
1.00	Oct 24, 2019	Initial release



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/