

RX Family RXv3 Instruction Set Architecture

User's Manual: Software

RENESAS 32-Bit MCU RX Family

All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by Renesas Electronics Corp. without notice. Please review the latest information published by Renesas Electronics Corp. through various means, including the Renesas Electronics Corp. website (http://www.renesas.com).

Renesas Electronics www.renesas.com

Rev.1.00 Nov 2018

Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- 11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

How to Use This Manual

This manual is designed to provide users with an understanding of RXv3 instruction set architecture (RXv3). The manual contains detailed descriptions of CPU features and instruction sets. The manual is intended for users who are designing application systems using this CPU. Target users are expected to understand the fundamentals of microcomputers.

Notation in This Manual

The following is a list of the elements of the notation used in this manual.

Classification	Notation	Meaning
Symbols	IMM	Immediate value
	SIMM	Immediate value for sign extension according to the processing size
	UIMM	Immediate value for zero extension according to the processing size
	src, src2	Source of an instruction operand
	dest	Destination of an instruction operand
	dsp	Displacement of relative addressing
	pcdsp	Displacement of relative addressing of the program counter
	[]	Represents indirect addressing
	Rn	General-purpose register. R0 to R15 are specifiable unless stated otherwise.
	Rs	General-purpose register as a source. R0 to R15 are specifiable unless stated otherwise.
	Rs2	In the instructions where two general-purpose registers can be specified for operand, the first general-purpose register specified as a source is described as Rs and the second general-purpose register specified as a source is described as Rs2.
	Rd	General-purpose register as a destination. R0 to R15 are specifiable unless stated otherwise.
	Rd2	In the instructions where two general-purpose registers can be specified for operand, the first general-purpose register specified as a destination is described as Rd and the second general-purpose register specified as a destination is described as Rd2.
	Rb	General-purpose register specified as a base register. R0 to R15 are specifiable unless stated otherwise.
	Ri	General-purpose register as an index register. R0 to R15 are specifiable unless stated otherwise.
	Rx	Represents a control register. The PC, ISP, USP, INTB, EXTB, PSW, BPC BPSW, FINTV, and FPSW are selectable, although the PC is only selectable as the src operand of MVFC and PUSHC instructions.
	flag	Represents a bit (U or I) or flag (O, S, Z, or C) in the PSW.
	Adest	Accumulator as a destination. A0 and A1 are specifiable.
	Asrc	Accumulator as a source. A0 and A1 are specifiable.
	tmp, tmp0, tmp1, tmp2, tmp3 etc.	Temporary registers
	slsb, dlsb, width	Indicates bit-field information for the bit-field transfer instructions.
	DRs, DRs2	Represent double-precision floating-point data registers (as sources). DR0 to DR15 are specifiable.
	DRLs	Represents the lower 32 bits in double-precision floating-point data registers (as sources). DRL0 to DRL15 are specifiable.
	DRHs	Represents the upper 32 bits in double-precision floating-point data registers (as sources). DRH0 to DRH15 are specifiable.
	DRd, DRd2	Represent double-precision floating-point data registers (as destinations). DR0 to DR15 are specifiable.
	DRLd	Represents the lower 32 bits in double-precision floating-point data registers (as destinations). DRL0 to DRL15 are specifiable.
	DRHd	Represents the upper 32 bits in double-precision floating-point data registers (as destinations). DRH0 to DRH15 are specifiable.

Classification	Notation	Meaning
Symbols	DCRs, DCRs2	Represent double-precision floating-point control registers (as sources). DPSW, DCMR, DECNT, and DEPC are specifiable.
	DCRd, DCRd2	Represent double-precision floating-point control registers (as destinations). DPSW, DCMR, DECNT, and DEPC are specifiable.
Values	000 <u>b</u>	Binary number
	0000 <u>h</u>	Hexadecimal number
Bit length	#IMM <u>:8</u> etc.	Represents the effective bit length for the operand symbol.
	<u>:1</u>	Indicates an effective length of one bit.
	<u>:2</u>	Indicates an effective length of two bits.
	<u>:2</u> :3 : <u>4</u>	Indicates an effective length of three bits.
	<u>:4</u>	Indicates an effective length of four bits.
	<u>:5</u>	Indicates an effective length of five bits.
	<u>:8</u>	Indicates an effective length of eight bits.
	<u>:16</u>	Indicates an effective length of 16 bits.
	:24	Indicates an effective length of 24 bits.
	:32	Indicates an effective length of 32 bits.
Size specifiers	MOV <u>.W</u> etc.	Indicates the size that an instruction handles.
	<u>.B</u>	Byte (8 bits) is specified.
	<u>.W</u>	Word (16 bits) is specified.
	<u>.L</u>	Longword (32 bits) is specified.
	<u>.D</u>	Double-longword (64 bits) is specified.
Branch distance specifiers	BRA <u>.A</u> etc.	Indicates the length of the valid bits to represent the distance to the branch relative destination.
	<u>.S</u>	3-bit PC forward relative is specified. The range of valid values is 3 to 10.
	<u>.B</u>	8-bit PC relative is specified. The range of valid values is –128 to 127.
	<u>.W</u>	16-bit PC relative is specified. The range of valid values is –32768 to 32767.
	<u>.A</u>	24-bit PC relative is specified. The range of valid values is –8388608 to 8388607.
	<u>.L</u>	32-bit PC relative is specified. The range of valid values is –2147483648 to 2147483647.
Size extension specifiers added to	dsp:16[Rs] <u>.UB</u> etc.	Indicates the size of a memory operand and the type of extension. If the specifier is omitted, the memory operand is handled as longword.
memory operands	<u>.B</u>	Byte (8 bits) is specified. The extension is sign extension.
	<u>.UB</u>	Byte (8 bits) is specified. The extension is zero extension.
	<u>.W</u>	Word (16 bits) is specified. The extension is sign extension.
	<u>.UW</u>	Word (16 bits) is specified. The extension is zero extension.
	<u>.L</u>	Longword (32 bits) is specified.

Classification	Notation	Meaning
Operations	(Operations in this manu	nanual are written in accord with C language syntax. The following is the ual.)
	=	Assignment operator. The value on the right is assigned to the variable or the left.
	-	Indicates negation as a unary operator or a "difference" as a binary operator.
	+	Indicates "sum" as a binary operator.
	*	Indicates a pointer or a "product" as a binary operator.
	/	Indicates "quotient" as a binary operator.
	%	Indicates "remainder" as a binary operator.
	~	Indicates bit-wise "NOT" as a unary operator.
	&	Indicates bit-wise "AND" as a binary operator.
		Indicates bit-wise "OR" as a binary operator.
	٨	Indicates bit-wise "Exclusive OR" as a binary operator.
	;	Indicates the end of a statement.
	{ }	Indicates the start and end of a complex sentence. Multiple statements can be put in $\{$ $\}$.
	if (expression) statement 1 else statement 2	Indicates an if-statement. The expression is evaluated; statement 1 is executed if the result is true and statement 2 is executed if the result is false.
	for (statement 1; expression; statement 2) statement 3	Indicates a for-statement. After executing statement 1 and then evaluating the expression, statement 3 is executed if the result is true. After statemen 3 is executed the first time, the expression is evaluated after executing statement 2.
	do statement while (expression);	Indicates a do-statement. As long as the expression is true, the statemen is executed. Regardless of whether the expression is true or false, the statement is executed at least once.
	while (expression) statement	Indicates a while-statement. As long as the expression is true, the statement is executed.
Operations	==, !=	Comparison operators. "==" means "is equal to" and "!=" means "is not equal to".
	>, <	Comparison operators. ">" means "greater than" and "<" means "less than".
	>=, <=	Comparison operators. The condition includes "==" as well as ">" or "<".
	&&	Logical operator. Indicates the "AND" of the conditions to the left and righ of the operator.
	ll	Logical operator. Indicates the "OR" of the conditions to the left and right of the operator.
	<<, >>	Shift operators, respectively indicating leftward and rightward shifts.
	!	Logical operator, that is, inversion of the boolean value of a variable or expression.
Floating point number	NaN	Not a number
Floating-point	SNaN	Signaling NaN
standard	QNaN	Quiet NaN

Contents

How to Us	se This Manual	3
List of RX	v3 Instruction Set for RX Family	10
	ge Reference in Alphabetical Order	
1. CPL	J Programming Model	16
1.1	Features	
1.2	Register Set of the CPU	
1.2.1	General-Purpose Registers (R0 to R15)	
1.2.2	e	
	 .2.1 Interrupt Stack Pointer (ISP)/User Stack Pointer (USP) .2.2 Interrupt Table Register (INTB) 	
	2.3 Program Counter (PC)	
	2.4 Processor Status Word (PSW)	
	2.5 Backup PC (BPC)	
1.2	.2.6 Backup PSW (BPSW)	
1.2	.2.7 Fast Interrupt Vector Register (FINTV)	
1.2	.2.8 Single-Precision Floating-Point Status Word (FPSW)	
	.2.9 Exception Vector Table Register (EXTB)	
1.2.3	Accumulator	
1.3	Single-Precision Floating-Point Exceptions	
1.3.1	Overflow	
1.3.2	Underflow	
1.3.3 1.3.4	Inexact	
1.3.4	Division-by-Zero Invalid Operation	
1.3.5	Unimplemented Processing	
1.5.0	Processor Mode	
1.4.1	Supervisor Mode	
1.4.2	User Mode	
1.4.3	Privileged Instruction	
1.4.4	Switching Between Processor Modes	
1.5	Data Types	
1.5.1	Integer	
1.5.2	Single-Precision Floating-Point Numbers	
1.5.3	Bitwise Operations	
1.5.4	Strings	
1.6	Data Arrangement	
1.6.1	Data Arrangement in Registers	
1.6.2	Data Arrangement in Memory	
1.7 1.7.1	Vector Table	
1.7.1	Exception Vector Table Interrupt Vector Table	
1.7.2	Address Space	
1.9	Register Bank Save Function	
1.10	Double-Precision Floating-Point Coprocessor	
1.10.1		
1.10.2		
1.1	0.2.1 Double-Precision Floating-Point Data Registers (DR0 to DR15)	
1.1	0.2.2 Double-Precision Floating-Point Control Registers	
1.10.3		
	0.3.1 Overflow	
	0.3.2 Underflow	
	0.3.3 Inexact	
	0.3.4 Division-by-Zero	
	0.3.5 Invalid Operation	
1.1	0.3.6 Unimplemented Processing	46

	1.10.4		
	1.1	0.4.1 Double-Precision Floating-Point Numbers	47
	1.10.5		
	1.1	0.5.1 Arrangement of Data in the Double-Precision Floating-Point Registers	
	1.1	0.5.2 Arrangement of Data for Double-Precision Floating-Point Numbers in Memory	48
2.	Add	ressing Modes	49
	2.1	Guide to This Section	
	2.2	Addressing Modes	
	2.2.1	Ranges for Immediate Values	
3.	Inst	uction Descriptions	56
0.	3.1	Overview of Instruction Set	
	3.1	List of RXv3 Extended Instructions	
	3.2.1	RXv3 Newly Added Instructions	
	3.2.1	Specification Extended Instructions	
	3.3	Double-Precision Floating-Point Processing Instructions	
	3.3 3.4	Guide to This Section	
	3.4 3.5	Instructions in Detail	
	3.5.1		
		Standard provided instructions	
	3.5.2	Instructions for Register Bank Save Function	
	3.5.3	Double-Precision Floating-Point Processing Instructions	
4.		uction Code	
	4.1	Guide to This Section	
	4.2	Instruction Code Described in Detail	
	4.2.1	Standard provided instructions	
	4.2.2	Instructions for Register Bank Save Function	
	4.2.3	Double-Precision Floating-Point Processing Instructions	
~			
5.	-	EPTIONS	379
5.	5.1	Types of Exception	379 379
5.	5.1 5.1.1	Types of Exception Undefined Instruction Exception	
5.	5.1 5.1.1 5.1.2	Types of Exception Undefined Instruction Exception Privileged Instruction Exception	379 379 380 380
5.	5.1 5.1.1 5.1.2 5.1.3	Types of Exception Undefined Instruction Exception Privileged Instruction Exception Access Exception	
5.	5.1 5.1.1 5.1.2 5.1.3 5.1.4	Types of Exception Undefined Instruction Exception Privileged Instruction Exception Access Exception Address Exceptions	379 379 380 380 380 380 380
5.	5.1 5.1.1 5.1.2 5.1.3 5.1.4 5.1.5	Types of Exception Undefined Instruction Exception Privileged Instruction Exception Access Exception Address Exceptions Single-Precision Floating-Point Exceptions	
5.	5.1 5.1.1 5.1.2 5.1.3 5.1.4 5.1.5 5.1.6	Types of Exception Undefined Instruction Exception Privileged Instruction Exception Access Exception Address Exceptions Single-Precision Floating-Point Exceptions Reset	379 379 380 380 380 380 380 380 380 380 380
5.	$5.1 \\ 5.1.1 \\ 5.1.2 \\ 5.1.3 \\ 5.1.4 \\ 5.1.5 \\ 5.1.6 \\ 5.1.7 \\$	Types of Exception Undefined Instruction Exception Privileged Instruction Exception Access Exception Address Exceptions Single-Precision Floating-Point Exceptions Reset Non-Maskable Interrupt	379 379 380 380 380 380 380 380 380 380 380 380
5.	5.1 $5.1.1$ $5.1.2$ $5.1.3$ $5.1.4$ $5.1.5$ $5.1.6$ $5.1.7$ $5.1.8$	Types of Exception Undefined Instruction Exception Privileged Instruction Exception Access Exception Address Exceptions Single-Precision Floating-Point Exceptions Reset Non-Maskable Interrupt Interrupts	379 379 380 380 380 380 380 380 380 380 380 380
5.	$5.1 \\ 5.1.1 \\ 5.1.2 \\ 5.1.3 \\ 5.1.4 \\ 5.1.5 \\ 5.1.6 \\ 5.1.7 \\$	Types of Exception Undefined Instruction Exception Privileged Instruction Exception Access Exception Address Exceptions Single-Precision Floating-Point Exceptions Reset Non-Maskable Interrupt Interrupts Unconditional Trap	379 379 380 380 380 380 380 380 380 380 380 380
5.	5.1 $5.1.1$ $5.1.2$ $5.1.3$ $5.1.4$ $5.1.5$ $5.1.6$ $5.1.7$ $5.1.8$	Types of Exception Undefined Instruction Exception Privileged Instruction Exception Access Exception Address Exceptions Single-Precision Floating-Point Exceptions Reset Non-Maskable Interrupt Interrupts Unconditional Trap Exception Handling Procedure	379 380 380 380 380 380 380 380 380 380 380 380 380 380 380 380
5.	5.1 $5.1.1$ $5.1.2$ $5.1.3$ $5.1.4$ $5.1.5$ $5.1.6$ $5.1.7$ $5.1.8$ $5.1.9$	Types of Exception Undefined Instruction Exception Privileged Instruction Exception Access Exception Address Exceptions Single-Precision Floating-Point Exceptions Reset Non-Maskable Interrupt Interrupts Unconditional Trap Exception Handling Procedure Acceptance of Exceptions	
5.	5.1 $5.1.1$ $5.1.2$ $5.1.3$ $5.1.4$ $5.1.5$ $5.1.6$ $5.1.7$ $5.1.8$ $5.1.9$ 5.2	Types of Exception Undefined Instruction Exception Privileged Instruction Exception Access Exception Address Exceptions Single-Precision Floating-Point Exceptions Reset Non-Maskable Interrupt Interrupts Unconditional Trap Exception Handling Procedure Acceptance of Exceptions Timing of Acceptance and Saved PC Value	379 379 380 380 380 380 380 380 380 380 380 380
5.	5.1 5.1.1 5.1.2 5.1.3 5.1.4 5.1.5 5.1.6 5.1.7 5.1.8 5.1.9 5.2 5.3	Types of Exception Undefined Instruction Exception Privileged Instruction Exception Access Exception Address Exceptions Single-Precision Floating-Point Exceptions Reset Non-Maskable Interrupt Interrupts Unconditional Trap Exception Handling Procedure Acceptance of Exceptions Timing of Acceptance and Saved PC Value Vector and Site for Preserving the PC and PSW	379 379 380 380 380 380 380 380 380 380 380 380
5.	5.1 5.1.1 5.1.2 5.1.3 5.1.4 5.1.5 5.1.6 5.1.7 5.1.8 5.1.9 5.2 5.3 5.3.1	Types of Exception Undefined Instruction Exception Privileged Instruction Exception Access Exception Address Exceptions Single-Precision Floating-Point Exceptions Reset Non-Maskable Interrupt Interrupts Unconditional Trap Exception Handling Procedure Acceptance of Exceptions Timing of Acceptance and Saved PC Value	379 379 380 380 380 380 380 380 380 380 380 380
5.	5.1 $5.1.1$ $5.1.2$ $5.1.3$ $5.1.4$ $5.1.5$ $5.1.6$ $5.1.7$ $5.1.8$ $5.1.9$ 5.2 5.3 $5.3.1$ $5.3.2$	Types of Exception Undefined Instruction Exception Privileged Instruction Exception Access Exception Address Exceptions Single-Precision Floating-Point Exceptions Reset Non-Maskable Interrupt Interrupts Unconditional Trap Exception Handling Procedure Acceptance of Exceptions Timing of Acceptance and Saved PC Value Vector and Site for Preserving the PC and PSW	379 379 380 380 380 380 380 380 380 380 380 380
5.	5.1 $5.1.1$ $5.1.2$ $5.1.3$ $5.1.4$ $5.1.5$ $5.1.6$ $5.1.7$ $5.1.8$ $5.1.9$ 5.2 5.3 $5.3.1$ $5.3.2$ 5.4	Types of Exception Undefined Instruction Exception Privileged Instruction Exception Access Exception Address Exceptions Single-Precision Floating-Point Exceptions Reset Non-Maskable Interrupt Interrupts Unconditional Trap Exception Handling Procedure Acceptance of Exceptions Timing of Acceptance and Saved PC Value Vector and Site for Preserving the PC and PSW Hardware Processing for Accepting and Returning from Exceptions	379 380 380 380 380 380 380 380 380 380 381 383 383 384 385 386
5.	5.1 5.1 $5.1.1$ $5.1.2$ $5.1.3$ $5.1.4$ $5.1.5$ $5.1.6$ $5.1.7$ $5.1.8$ $5.1.9$ 5.2 5.3 $5.3.1$ $5.3.2$ 5.4 5.5	Types of Exception Undefined Instruction Exception Privileged Instruction Exception Access Exception Address Exceptions Single-Precision Floating-Point Exceptions Reset Non-Maskable Interrupt Interrupts Unconditional Trap Exception Handling Procedure Acceptance of Exceptions Timing of Acceptance and Saved PC Value Vector and Site for Preserving the PC and PSW Hardware Processing for Accepting and Returning from Exceptions	379 380 380 380 380 380 380 380 380 380 380 381 383 383 383 384 385 386 386
5.	5.1 5.1 $5.1.1$ $5.1.2$ $5.1.3$ $5.1.4$ $5.1.5$ $5.1.6$ $5.1.7$ $5.1.8$ $5.1.9$ 5.2 5.3 $5.3.1$ $5.3.2$ 5.4 5.5 $5.5.1$	Types of Exception Undefined Instruction Exception Privileged Instruction Exception Access Exception Address Exceptions Single-Precision Floating-Point Exceptions Reset Non-Maskable Interrupt Interrupts Unconditional Trap Exception Handling Procedure Acceptance of Exceptions Timing of Acceptance and Saved PC Value Vector and Site for Preserving the PC and PSW Hardware Processing for Accepting and Returning from Exceptions Hardware Pre-processing Undefined Instruction Exception	379 379 380 380 380 380 380 380 380 380 380 380
5.	5.1 5.12 $5.1.2$ $5.1.3$ $5.1.4$ $5.1.5$ $5.1.6$ $5.1.7$ $5.1.8$ $5.1.9$ 5.2 5.3 $5.3.1$ $5.3.2$ 5.4 5.5 $5.5.1$ $5.5.2$	Types of Exception Undefined Instruction Exception Privileged Instruction Exception	379 379 380 380 380 380 380 380 380 380 380 380
5.	5.1 $5.1.1$ $5.1.2$ $5.1.3$ $5.1.4$ $5.1.5$ $5.1.6$ $5.1.7$ $5.1.8$ $5.1.9$ 5.2 5.3 $5.3.1$ $5.3.2$ 5.4 5.5 $5.5.1$ $5.5.2$ $5.5.1$ $5.5.2$ $5.5.3$	Types of Exception Undefined Instruction Exception Privileged Instruction Exception Access Exception Address Exceptions Single-Precision Floating-Point Exceptions Reset Non-Maskable Interrupt Interrupts Unconditional Trap Exception Handling Procedure Acceptance of Exceptions Timing of Acceptance and Saved PC Value Vector and Site for Preserving the PC and PSW Hardware Processing for Accepting and Returning from Exceptions Hardware Pre-processing Undefined Instruction Exception Privileged Instruction Exception	379 379 380 380 380 380 380 380 380 380 380 380
5.	5.1 $5.1.1$ $5.1.2$ $5.1.3$ $5.1.4$ $5.1.5$ $5.1.6$ $5.1.7$ $5.1.8$ $5.1.9$ 5.2 5.3 $5.3.1$ $5.3.2$ 5.4 $5.5.1$ $5.5.2$ $5.5.1$ $5.5.2$ $5.5.3$ $5.5.4$	Types of Exception Undefined Instruction Exception	379 379 380 380 380 380 380 380 380 380 380 380
5.	5.1 5.1 $5.1.1$ $5.1.2$ $5.1.3$ $5.1.4$ $5.1.5$ $5.1.6$ $5.1.7$ $5.1.8$ $5.1.9$ 5.2 5.3 $5.3.1$ $5.3.2$ 5.4 $5.5.2$ $5.5.1$ $5.5.2$ $5.5.1$ $5.5.2$ $5.5.3$ $5.5.4$ $5.5.5$	Types of Exception Undefined Instruction Exception	379 379 380 380 380 380 380 380 380 380 380 380
5.	5.1 5.1 $5.1.1$ $5.1.2$ $5.1.3$ $5.1.4$ $5.1.5$ $5.1.6$ $5.1.7$ $5.1.8$ $5.1.9$ 5.2 5.3 $5.3.1$ $5.3.2$ 5.4 $5.5.2$ $5.5.1$ $5.5.2$ $5.5.1$ $5.5.2$ $5.5.3$ $5.5.4$ $5.5.5$ $5.5.6$	Types of Exception Undefined Instruction Exception Privileged Instruction Exception Access Exceptions Single-Precision Floating-Point Exceptions Reset Non-Maskable Interrupt Interrupts Unconditional Trap Exception Handling Procedure Acceptance of Exceptions Timing of Acceptance and Saved PC Value Vector and Site for Preserving the PC and PSW Hardware Processing for Acception Hardware Processing Undefined Instruction Exception Access Exception Address Exception Reset Non-Maskable Interrupt	379 379 380 380 380 380 380 380 380 380 380 380
5.	5.1 5.1 $5.1.1$ $5.1.2$ $5.1.3$ $5.1.4$ $5.1.5$ $5.1.6$ $5.1.7$ $5.1.8$ $5.1.9$ 5.2 5.3 $5.3.1$ $5.3.2$ 5.4 $5.5.2$ $5.5.1$ $5.5.2$ $5.5.1$ $5.5.2$ $5.5.3$ $5.5.4$ $5.5.5$ $5.5.6$ $5.5.7$	Types of Exception Undefined Instruction Exception Privileged Instruction Exception Access Exception Address Exceptions Single-Precision Floating-Point Exceptions Reset Non-Maskable Interrupt Interrupts Unconditional Trap Exception Handling Procedure Acceptance of Exceptions Timing of Acceptance and Saved PC Value Vector and Site for Preserving the PC and PSW Hardware Processing for Accepting and Returning from Exceptions Hardware Pre-processing Undefined Instruction Exception Access Exception Address Exceptions Single-Precision Floating-Point Exceptions Reset	379 379 380 380 380 380 380 380 380 380 380 380
5.	5.1 5.12 $5.1.2$ $5.1.3$ $5.1.4$ $5.1.5$ $5.1.6$ $5.1.7$ $5.1.8$ $5.1.9$ 5.2 5.3 $5.3.1$ 5.2 5.3 $5.5.1$ $5.5.2$ $5.5.1$ $5.5.2$ $5.5.1$ $5.5.2$ $5.5.4$ $5.5.5$ $5.5.6$ $5.5.7$ $5.5.8$	Types of Exception Undefined Instruction Exception Privileged Instruction Exception Access Exceptions Single-Precision Floating-Point Exceptions Reset Non-Maskable Interrupt Interrupts Unconditional Trap Exception Handling Procedure Acceptance of Exceptions Timing of Acceptance and Saved PC Value Vector and Site for Preserving the PC and PSW Hardware Processing for Accepting and Returning from Exceptions Hardware Pre-processing Undefined Instruction Exception Access Exceptions Single-Precision Floating-Point Exceptions Reset Non-Maskable Interrupt Interrupts Unconditional Trap	379 379 380 380 380 380 380 380 380 380 380 380

5.7	Order of Priority for Exceptions	388
5.8	Exception Generated in Coprocessor	389
	Double-Precision Floating-Point Exceptions	
Index		390
REVISION	I HISTORY	393

List of RXv3 Instruction Set for RX Family

Quick Page Reference in Alphabetical Order (1 / 6)

Mnemonic		Function	Instruction Described in Detail (on Page)	Instruction Code Described in Detail (on Page)
ABS		Absolute value	73	270
ADC		Addition with carry	74	271
ADD		Addition without carry	75	272
AND		Logical AND	77	274
BCLR		Clearing a bit	79	276
BCnd	BGEU	Relative conditional branch	80	278
	BC	—	80	278
	BEQ	—	80	278
	BZ	—	80	278
	BGTU	_	80	278
	BPZ	_	80	278
	BGE	—	80	278
	BGT	_	80	278
	BO	—	80	278
	BLTU		80	278
	BNC	_	80	278
	BNE	—	80	278
	BNZ	—	80	278
	BLEU		80	278
	BN		80	278
	BLE	—	80	278
	BLT	_	80	278
	BNO		80	278
BFMOV		Transferring bit-fields	81	280
BFMOVZ		Transferring a bit-field and setting the other bits at the destination to zero	82	280



Mnemonic		Function	Instruction Described in Detail (on Page)	Instruction Code Described in Detail (on Page)
BMCnd	BMGEU	Conditional bit transfer	83	281
Birlena	BMC		83	281
	BMEQ		83	281
	BMZ		83	281
	BMGTU		83	281
	BMPZ		83	281
	BMGE		83	281
	BMGE		83	281
	BMO		83	281
	BMLTU		83	281
	BMNC		83	
			-	281
	BMNE		83	281
	BMNZ		83	281
	BMLEU		83	281
	BMN		83	281
	BMLE		83	281
	BMLT		83	281
	BMNO		83	281
BNOT		Inverting a bit	85	282
BRA		Unconditional relative branch	86	284
BRK		Unconditional trap	87	285
BSET		Setting a bit	88	285
BSR		Relative subroutine branch	89	287
BTST		Testing a bit	90	288
CLRPSW		Clear a flag or bit in the PSW	91	290
CMP		Comparison	92	291
DABS		Double-precision floating-point absolute value	228	366
DADD		Double-precision floating-point addition without carry	229	366
DCMPcm	DCMPUN	Double-precision floating-point comparison	231	367
	DCMPEQ		231	367
	DCMPLT		231	367
	DCMPLE		231	367
DDIV		Double-precision floating-point division	234	367
DIV		Signed division	93	293
DIVU		Unsigned division	95	295
DMOV		Double-precision floating-point transferring data	236	368
DMUL		Double-precision floating-point multiplication	238	371
DNEG		Double-precision floating-point negate	240	371
DPOPM		Restoring multiple double-precision floating-point registers	241	372
DPUSHM		Saving multiple double-precision floating- point registers	243	373

Quick Page Reference in Alphabetical Order (2 / 6)



Quick Page Reference in Alphabetical Order (3 / 6)

Mnemonic	Function	Instruction Described in Detail (on Page)	Instruction Code Described in Detail (on Page)
DROUND	Conversion from double-precision floating- point number to signed integer	245	374
DSQRT	Double-precision floating-point square root	248	374
DSUB	Double-precision floating-point subtraction	250	374
DTOF	Double-precision floating-point number to single-precision floating-point number conversion	252	375
DTOI	Double-precision floating-point number to signed integer conversion	255	375
DTOU	Double-precision floating-point number to unsigned integer conversion	257	375
EMACA	Extend multiply-accumulate to the accumulator	97	296
EMSBA	Extended multiply-subtract to the accumulator	98	296
EMUL	Signed multiplication	99	297
EMULA	Extended multiply to the accumulator	101	298
EMULU	Unsigned multiplication	102	298
FADD	Single-precision floating-point addition	104	300
FCMP	Single-precision floating-point comparison	107	301
FDIV	Single-precision floating-point division	110	302
FMUL	Single-precision floating-point multiplication	112	303
FSQRT	Single-precision floating-point square root	115	304
FSUB	Single-precision floating-point subtraction	117	305
FTOD	Single-precision floating-point number to double-precision floating-point number conversion	259	376
FTOI	Single-precision floating-point number to signed integer conversion	120	306
FTOU	Single-precision floating-point number to unsigned integer conversion	123	306
INT	Software interrupt	126	307
ITOD	Signed integer to double-precision floating- point number conversion	261	376
ITOF	Signed integer to single-precision floating- point number conversion	127	307
JMP	Unconditional jump	129	308
JSR	Jump to a subroutine	130	308
MACHI	Multiply-Accumulate the upper word	131	309
MACLH	Multiply-Accumulate the lower word and upper word	132	309
MACLO	Multiply-Accumulate the lower word	133	310
MAX	Selecting the highest value	134	310
MIN	Selecting the lowest value	135	312
MOV	Transferring data	136	313
MOVCO	Storing with LI flag clear	139	318
MOVLI	Loading with LI flag set	140	318
MOVU	Transfer unsigned data	141	319
MSBHI	Multiply-Subtract the upper word	143	320



Quick Page Reference in Alphabetical Order (4 / 6)

Mnemonic	Function	Instruction Described in Detail (on Page)	Instruction Code Described in Detail (on Page)
MSBLH	Multiply-Subtract the lower word and upper word	144	320
MSBLO	Multiply-Subtract the lower word	145	321
MUL	Multiplication	146	321
MULHI	Multiply the upper word	148	323
MULLH	Multiply the lower word and upper word	149	323
MULLO	Multiply the lower word	150	324
MVFACGU	Move the guard longword from the accumulator	151	324
MVFACHI	Move the upper longword from accumulator	152	325
MVFACLO	Move the lower longword from the accumulator	153	325
MVFACMI	Move the middle-order longword from the accumulator	154	326
MVFC	Transfer from a control register	155	326
MVFDC	Transfer from double-precision floating- point control register	262	377
MVFDR	Transfer from double-precision floating- point comparison result register	263	377
MVTACGU	Move the guard longword to the accumulator	156	327
MVTACHI	Move the upper longword to the accumulator	157	327
MVTACLO	Move the lower longword to the accumulator	158	328
MVTC	Transfer to a control register	159	329
MVTDC	Transfer to double-precision floating-point control register	264	378
MVTIPL (privileged instruction)	Interrupt priority level setting	160	330
NEG	Two's complementation	161	331
NOP	No operation	162	331
NOT	Logical complementation	163	332
OR	Logical OR	164	333
POP	Restoring data from stack to register	166	334
POPC	Restoring a control register	167	335
POPM	Restoring multiple registers from the stack	168	335
PUSH	Saving data on the stack	169	336
PUSHC	Saving a control register	170	337
PUSHM	Saving multiple registers	171	337
RACL	Round the accumulator longword	172	338
RACW	Round the accumulator word	174	338
RDACL	Round the accumulator longword	176	339
RDACW	Round the accumulator word	178	339
REVL	Endian conversion	180	340
REVW	Endian conversion	181	340
RMPA	Multiply-and-accumulate operation	182	341



Quick Page Reference in Alphabetical Order (5 / 6)

Mnemonic		Function	Instruction Described in Detail (on Page)	Instruction Code Described in Detail (on Page)
ROLC		Rotation with carry to left	184	341
RORC		Rotation with carry to right	185	342
ROTL		Rotation to left	186	342
ROTR		Rotation to right	187	343
ROUND		Conversion from single-precision floating- point number to signed integer	188	344
RSTR (privileged inst	ruction)	Collective restoration of register values	225	364
RTE (privileged instruction)		Return from the exception	191	344
RTFI (privileged instruction)		Return from the fast interrupt	192	345
RTS		Returning from a subroutine	193	345
RTSD		Releasing stack frame and returning from subroutine	194	345
SAT		Saturation of signed 32-bit data	196	346
SATR		Saturation of signed 64-bit data for RMPA	197	346
SAVE (privileged inst	ruction)	Collective saving of register values	226	364
SBB		Subtraction with borrow	198	347
SCCnd	SCGEU	Condition setting	199	348
	SCC	_	199	348
	SCEQ	_	199	348
	SCZ	_	199	348
	SCGTU	_	199	348
	SCPZ	_	199	348
	SCGE	_	199	348
	SCGT	_	199	348
	SCO	_	199	348
	SCLTU	_	199	348
	SCNC	_	199	348
	SCNE	_	199	348
	SCNZ	-	199	348
	SCLEU	-	199	348
	SCN	_	199	348
	SCLE	—	199	348
	SCLT	_	199	348
	SCNO	_	199	348
SCMPU	00.10	String comparison	201	348
SETPSW		Setting a flag or bit in the PSW	202	349
SHAR		Arithmetic shift to the right	203	350
SHLL		Logical and arithmetic shift to the left	204	351
SHLR		Logical shift to the right	205	352
SMOVB		Transferring a string backward	205	353
SMOVE		Transferring a string forward	207	353
		Hansiehning a sunny lotwaru	201	000



Mnemonic	Function	Instruction Described in Detail (on Page)	Instruction Code Described in Detail (on Page)
SMOVU	Transferring a string	208	353
SSTR	Storing a string	209	354
STNZ	Transfer with condition	210	354
STZ	Transfer with condition	211	355
SUB	Subtraction without borrow	212	356
SUNTIL	Searching for a string	213	357
SWHILE	Searching for a string	215	357
TST	Logical test	217	358
UTOD	Unsigned integer to double-precision floating-point number conversion	265	378
UTOF	Unsigned integer to single-precision floating-point number conversion	218	359
WAIT (privileged instruction)	Waiting	220	360
XCHG	Exchanging values	221	360
XOR	Logical Exclusive OR	223	361

Quick Page Reference in Alphabetical Order (6 / 6)



1. CPU Programming Model

The RXv3 instruction set architecture (RXv3) has upward compatibility with the RXv2 instruction set architecture (RXv2).

Adoption of variable-length instruction format

The RXv3 CPU has short formats for frequently used instructions, facilitating the development of efficient programs that take up less memory.

• Powerful instruction set

The RXv3 supports 113 selected instructions. DSP instructions and floating-point operation instructions realize high-speed arithmetic processing.

Versatile addressing modes

The RXv3 CPU has 11 versatile addressing modes, with register-register operations, register-memory operations, and bitwise operations included. Data transfer between memory locations is also possible.

1.1 Features

- Minimum instruction execution rate: One clock cycle
- Address space: 4-Gbyte linear addresses
- Register set of the CPU

General purpose: Sixteen 32-bit registers Control: Ten 32-bit registers

Accumulator: Two 72-bit registers

- Variable-length instruction format (lengths from one to eight bytes)
- 113 instructions/11 addressing modes

Standard provided instructions: 111

Basic instructions: 77

Single-precision floating-point operation instructions: 11

DSP instructions: 23

Instructions for register bank save function: 2 (as an optional function)

- Processor modes
 Supervisor mode and user mode
- Vector tables Exception vector table and interrupt vector table
- Memory protection unit (as an optional function)
- Data arrangement
 - Selectable as little endian or big endian
- Double-precision floating-point coprocessor (as an optional function) Double-precision floating-point processing instructions: 21



1.2 Register Set of the CPU

The RXv3 CPU has sixteen general-purpose registers, ten control registers, and two accumulator used for DSP instructions.

	General-purpose register	Control register
	b31	
	R0 (SP) ^{*1}	ISP (Interrupt stack pointer)
	R1	USP (User stack pointer)
	R2	INTB (Interrupt table register)
	R3	
	R4	PC (Program counter)
	R5	
	R6	PSW (Processor status word)
	R7	BPC (Backup PC)
	R8	
	R9	BPSW (Backup PSW)
	R10	FINTV (Fast interrupt vector register)
	R11	
	R12	FPSW (Single-precision floating-point status word
	R13	EXTB (Exception table register)
	R14	
	R15	
OSP inst	ruction register	
o71		t
	ACCO	0 (Accumulator 0)
		1 (Accumulator 1)
	ACC	1 (Accumulator 1)

Figure 1.1 Register Set of the CPU



1.2.1 General-Purpose Registers (R0 to R15)

This CPU has sixteen 32-bit general-purpose registers (R0 to R15). R0 to R15 can be used as data register or address register.

R0, a general-purpose register, also functions as the stack pointer (SP). The stack pointer is switched to operate as the interrupt stack pointer (ISP) or user stack pointer (USP) by the value of the stack pointer select bit (U) in the processor status word (PSW).

1.2.2 Control Registers

This CPU has the following ten control registers.

- Interrupt stack pointer (ISP)
- User stack pointer (USP)
- Interrupt table register (INTB)
- Program counter (PC)
- Processor status word (PSW)
- Backup PC (BPC)
- Backup PSW (BPSW)
- Fast interrupt vector register (FINTV)
- Single-precision floating-point status word (FPSW)
- Exception table register (EXTB)



1.2.2.1 Interrupt Stack Pointer (ISP)/User Stack Pointer (USP)



The stack pointer (SP) can be either of two types, the interrupt stack pointer (ISP) or the user stack pointer (USP). Whether the stack pointer operates as the ISP or USP depends on the value of the stack pointer select bit (U) in the processor status word (PSW).

1.2.2.2 Interrupt Table Register (INTB)



```
Value after reset: Undefined
```

The interrupt table register (INTB) specifies the address where the interrupt vector table starts.

1.2.2.3 Program Counter (PC)



Value after reset: Reset vector (Contents of addresses FFFFFFCh to FFFFFFh)

The program counter (PC) indicates the address of the instruction being executed.



1.2.2.4 Processor Status Word (PSW)

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
		—	—	—		IPL	[3:0]		—	—	_	PM	—	—	U	I
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
		—	—	—	—	—	—	—	—	—	—	—	0	S	Z	С
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Bit Symbol Bit Name		Description	R/W	
b0	С	Carry flag	0: No carry has occurred. 1: A carry has occurred.	R/W	
b1	Z	Zero flag	0: Result is non-zero. 1: Result is 0.	R/W	
b2	S	Sign flag	0: Result is a positive value or 0. 1: Result is a negative value.	R/W	
b3	0	Overflow flag	0: No overflow has occurred. 1: An overflow has occurred.	R/W	
b15 to b4	_	Reserved	These bits are read as 0. The write value should be 0.	R/W	
b16	I ^{*1}	Interrupt enable bit	0: Interrupt disabled. 1: Interrupt enabled.	R/W	
b17	U ^{*1}	Stack pointer select bit	0: Interrupt stack pointer (ISP) is selected. 1: User stack pointer (USP) is selected.	R/W	
b19, b18	_	Reserved	These bits are read as 0. The write value should be 0.	R/W	
b20	PM ^{*1, *2, *3}	Processor mode select bit	0: Supervisor mode is selected. 1: User mode is selected.	R/W	
b23 to b21	_	Reserved	These bits are read as 0. The write value should be 0.	R/W	
b27 to b24	IPL[3:0] ^{*1}	Processor interrupt priority level	b27 b24 0 0 0: Priority level 0 (lowest) 0 0 1: Priority level 1 0 0 1: Priority level 2 0 1 0: Priority level 2 0 1 1: Priority level 3 0 1 0: Priority level 3 0 1 0: Priority level 4 0 1 0: Priority level 5 0 1 1: Priority level 5 0 1 1: Priority level 7 1 0 0: Priority level 7 1 0 0: Priority level 8 1 0 0: Priority level 9 1 0 1: Priority level 10 1 0 1: Priority level 11 1 1 0: Priority level 12 1 1 0: Priority level 13 1 1 0: Priority level 14 1 1 1: Priority level 15 (highest)	R/W	
b31 to b28	_	Reserved	These bits are read as 0. The write value should be 0.	R/W	

Note: 1. In user mode, writing to the IPL[3:0], PM, U, and I bits by an MVTC or POPC instruction is ignored. Writing to the IPL[3:0] bits by an MVTIPL instruction generates a privileged instruction exception.

Note: 2. In supervisor mode, writing to the PM bit by an MVTC or POPC instruction is ignored, but writing to the other bits is possible.

Note: 3. Switching from supervisor mode to user mode requires execution of an RTE instruction after having set the PM bit in the PSW on the stack to 1 or executing an RTFI instruction after having set the PM bit in the backup PSW (BPSW) to 1.

The processor status word (PSW) indicates results of instruction execution or the state of the CPU.

C flag (Carry flag)

This flag retains the state of the bit after a carry, borrow, or shift-out has occurred.

Z flag (Zero flag)

This flag is set to 1 if the result of an operation is 0; otherwise its value is cleared to 0.

S flag (Sign flag)

This flag is set to 1 if the result of an operation is negative; otherwise its value is cleared to 0.

O flag (Overflow flag)

This flag is set to 1 if the result of an operation overflows; otherwise its value is cleared to 0.

I bit (Interrupt enable bit)

This bit enables interrupt requests. When an exception is accepted, the value of this bit becomes 0.

U bit (Stack pointer select bit)

This bit specifies the stack pointer as either the ISP or USP. When an exception request is accepted, this bit is set to 0. When the processor mode is switched from supervisor mode to user mode, this bit is set to 1.

PM bit (Processor mode select bit)

This bit specifies the operating mode of the processor. When an exception is accepted, the value of this bit becomes 0.

IPL[3:0] bits (Processor interrupt priority level)

The IPL[3:0] bits specify the processor interrupt priority level as one of sixteen levels from zero to fifteen, where priority level zero is the lowest and priority level fifteen the highest. When the priority level of a requested interrupt is higher than the processor interrupt priority level, the interrupt is enabled. Setting the IPL[3:0] bits to level 15 (Fh) disables all interrupt requests. The IPL[3:0] bits are set to level 15 (Fh) when a non-maskable interrupt is generated. When interrupts in general are generated, the bits are set to the priority levels of accepted interrupts.



1.2.2.5 Backup PC (BPC)



Value after reset: Undefined

The backup PC (BPC) is provided to speed up response to interrupts. After a fast interrupt has been generated, the contents of the program counter (PC) are saved in the BPC.

1.2.2.6 Backup PSW (BPSW)



Value after reset: Undefined

The backup PSW (BPSW) is provided to speed up response to interrupts. After a fast interrupt has been generated, the contents of the processor status word (PSW) are saved in the BPSW. The allocation of bits in the BPSW corresponds to that in the PSW.

1.2.2.7 Fast Interrupt Vector Register (FINTV)



Value after reset: Undefined

The fast interrupt vector register (FINTV) is provided to speed up response to interrupts. The FINTV register specifies a branch destination address when a fast interrupt has been generated.



	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	FS	FX	FU	FZ	FO	FV	_	_	_	_	_	—	—	_	_	—
Value after reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	EX	EU	EZ	EO	EV	_	DN	CE	сх	CU	CZ	со	CV	RM	[1:0]
Value after reset	: 0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0

1.2.2.8 Single-Precision Floating-Point Status Word (FPSW)

Bit	Symbol	Bit Name	Description	R/W		
b1, b0	, b0 RM[1:0] Single-precision floating-point rounding-mode setting bits		b1 b0 0 0: Round to the nearest value 0 1: Round towards 0 1 0: Round towards +∞ 1 1: Round towards –∞	R/W		
b2	CV	Invalid operation cause flag	0: No invalid operation has been encountered. 1: Invalid operation has been encountered.	R/(W) ^{*1}		
b3	CO	Overflow cause flag	0: No overflow has occurred. 1: Overflow has occurred.	R/(W) ^{*1}		
b4	CZ	Division-by-zero cause flag	0: No division-by-zero has occurred. 1: Division-by-zero has occurred.	R/(W) ^{*1}		
b5	CU	Underflow cause flag	0: No underflow has occurred. 1: Underflow has occurred.	R/(W) ^{*1}		
b6	СХ	Inexact cause flag	0: No inexact exception has been generated. 1: Inexact exception has been generated.	R/(W) ^{*1}		
b7	CE Unimplemented processing cause flag		0: No unimplemented processing has been encountered.1: Unimplemented processing has been encountered.	R/(W) ^{*1}		
b8	DN 0 flush bit of denormalized number		 0: A denormalized number is handled as a denormalized number. 1: A denormalized number is handled as 0.^{*2} 	R/W		
b9	—	Reserved	This bit is read as 0. The write value should be 0.	R/W		
b10	EV	Invalid operation exception enable bit	0: Invalid operation exception is masked. 1: Invalid operation exception is enabled.	R/W		
b11	EO	Overflow exception enable bit	0: Overflow exception is masked. 1: Overflow exception is enabled.	R/W		
b12	EZ	Division-by-zero exception enable bit	0: Division-by-zero exception is masked. 1: Division-by-zero exception is enabled.	R/W		
b13	EU	Underflow exception enable bit	0: Underflow exception is masked. 1: Underflow exception is enabled.	R/W		
b14	EX	Inexact exception enable bit	0: Inexact exception is masked. 1: Inexact exception is enabled.	R/W		
b25 to b15	—	Reserved	These bits are read as 0. The write value should be 0.	R/W		
b26	FV ^{*3}	Invalid operation flag	0: No invalid operation has been encountered. 1: Invalid operation has been encountered. ^{*8}	R/W		
b27	FO ^{*4}	Overflow flag	0: No overflow has occurred. 1: Overflow has occurred. ^{*8}	R/W		
b28	FZ ^{*5}	Division-by-zero flag				



Bit	Symbol	Bit Name	Description	R/W
b29	FU ^{*6}	Underflow flag	0: No underflow has occurred. 1: Underflow has occurred. ^{*8}	R/W
b30	FX ^{*7}	Inexact flag	0: No inexact exception has been generated. 1: Inexact exception has been generated. ^{*8}	R/W
b31	FS	Single-precision floating-point error summary flag	This bit reflects the logical OR of the FU, FZ, FO, and FV flags.	R

Note: 1. When 0 is written to the bit, the setting of the bit will be 0; the bit retains the previous value in response to the writing of 1.

Note: 2. Positive denormalized numbers are treated as +0, negative denormalized numbers as -0.

Note: 3. When the EV bit is set to 0, the FV flag is enabled.

Note: 4. When the EO bit is set to 0, the FO flag is enabled.

Note: 5. When the EZ bit is set to 0, the FZ flag is enabled.

Note: 6. When the EU bit is set to 0, the FU flag is enabled.

Note: 7. When the EX bit is set to 0, the FX flag is enabled.

Note: 8. Once the bit has been set to 1, this value is retained until it is cleared to 0 by software.

The single-precision floating-point status word (FPSW) indicates the results of single-precision floating-point arithmetic operations.

When the corresponding exception handling enable bits (Ej) are set to enable processing of the exceptions (Ej = 1), the Cj flags can be used by the exception handling routine to identify the source of that exception. If handling of an exception is masked (Ej = 0), the Fj flag can be used to check for the generation of the exception at the end of a sequence of processing. The Fj flags operate in an accumulative fashion (j = X, U, Z, O, or V).

RM[1:0] bits (Single-Precision Floating-point rounding-mode setting bits)

These bits specify the single-precision floating-point rounding-mode.

Explanation of Single-Precision Floating-Point Rounding Modes

	and the second	iouning i one recurring mouoo
•	Rounding to the nearest value (the default behavior):	An inexact result is rounded to the available value that is closest to the result of a hypothetical calculation with infinite precision. If two available values are equally close, rounding is to the even alternative.
•	Rounding towards 0:	An inexact result is rounded to the smallest available absolute value; i.e., in the direction of zero (simple truncation).
•	Rounding towards +∞:	An inexact result is rounded to the nearest available value in the direction of positive infinity.
•	Rounding towards $-\infty$:	An inexact result is rounded to the nearest available value in the direction of negative infinity.

- (1) Rounding to the nearest value is specified as the default mode and returns the most accurate value.
- (2) Modes such as rounding towards 0, rounding towards +∞, and rounding towards –∞ are used to ensure precision when interval arithmetic is employed.

CV flag (Invalid operation cause flag), CO flag (Overflow cause flag),

CZ flag (Division-by-zero cause flag), CU flag (Underflow cause flag),

CX flag (Inexact cause flag), and CE flag (Unimplemented processing cause flag)

Single-precision floating-point exceptions include the five specified in the IEEE754 standard, namely overflow, underflow, inexact, division-by-zero, and invalid operation. For a further single-precision floating-point exception that is generated upon detection of unimplemented processing, the corresponding flag (CE) is set to 1.

- If an exception or processing that is not implemented is not encountered in the execution of a single-precision floating-point arithmetic instruction, the corresponding flags become 0.
- When 0 is written to the bit by the MVTC and POPC instructions, the bit is set to 0; the bit retains the previous value when 1 is written by the instruction.

DN bit (0 flush bit of denormalized number)

When this bit is set to 0, a denormalized number is handled as a denormalized number. When this bit is set to 1, a denormalized number is handled as 0.

EV bit (Invalid operation exception enable bit), EO bit (Overflow exception enable bit),

EZ bit (Division-by-zero exception enable bit), EU bit (Underflow exception enable bit), and

EX bit (Inexact exception enable bit)

When any of five single-precision floating-point exceptions specified in the IEEE754 standard is generated by the singleprecision floating-point operation instruction, the bit decides whether the CPU will start handling the exception. When the bit is set to 0, the exception handling is masked; when the bit is set to 1, the exception handling is enabled.

FV flag (Invalid operation flag), FO flag (Overflow flag), FZ flag (Division-by-zero flag), FU flag (Underflow flag), and FX flag (Inexact flag)

While the exception handling enable bit (Ej) is 0 (exception handling is masked), if any of five single-precision floatingpoint exceptions specified in the IEEE754 standard is generated, the corresponding bit is set to 1.

- When Ej is 1 (exception handling is enabled), the value of the flag remains.
- When the corresponding flag is set to 1, it remains 1 until it is cleared to 0 by software (accumulation flag).

FS flag (Single-Precision Floating-point error summary flag)

This bit reflects the logical OR of the FU, FZ, FO, and FV flags.

1.2.2.9 Exception Vector Table Register (EXTB)



The exception table register (EXTB) specifies the address where the exception vector table starts.



1.2.3 Accumulator

The accumulator (ACC0 or ACC1) is a 72-bit register used for DSP instructions. The accumulator is handled as a 96-bit register for reading and writing. At this time, when bits 95 to 72 of the accumulator are read, the value where the value of bit 71 is sign extended is read. Writing to bits 95 to 72 of the accumulator is ignored. ACC0 is also used for the multiply and multiply-and-accumulate instructions; EMUL, EMULU, FMUL, MUL, and RMPA, in which case the prior value in ACC0 is modified by execution of the instruction.

Use the MVTACGU, MVTACHI, and MVTACLO instructions for writing to the accumulator. The MVTACGU, MVTACHI, and MVTACLO instructions write data to bits 95 to 64, the upper 32 bits (bits 63 to 32), and the lower 32 bits (bits 31 to 0), respectively.

Use the MVFACGU, MVFACHI, MVFACMI, and MVFACLO instructions for reading data from the accumulator.

The MVFACGU, MVFACHI, MVFACMI, and MVFACLO instructions read data from the guard bits (bits 95 to 64), upper 32 bits (bits 63 to 32), the middle 32 bits (bits 47 to 16), and the lower 32 bits (bits 31 to 0), respectively.



Note: The value of bit 71 is sign extended for bits 95 to 72 and the extended value is always read. Writing to this area is ignored.



1.3 Single-Precision Floating-Point Exceptions

Single-precision floating-point exceptions are generated when any of the five exceptions specified in the IEEE754 standard, namely overflow, underflow, inexact, division-by-zero, or invalid operation, or an attempts to use processing that is not implemented, is detected upon execution of a single-precision floating-point operation instruction. Exception handling by the CPU only proceeds when any among the EX, EU, EZ, EO, or EV bits in the FPSW, which corresponding to the five types of exception, is set to 1.

The following is an outline of the events that cause single-precision floating-point exceptions.

1.3.1 Overflow

An overflow occurs when the absolute value of the result of an arithmetic operation is greater than the range of values that can be represented in the single-precision floating-point format. Table 1.1 lists the results of operations when an overflow exception occurs.

Single-Precision Floating-Point		Operation Result (Value in the Destination Registed			
Rounding Mode	Sign of Result	EO = 0	EO = 1		
Rounding towards $-\infty$	+	+MAX	No change		
	-	—∞			
Rounding towards +∞	+	+∞			
	-	-MAX			
Rounding towards 0	+	+MAX			
	-	-MAX			
Rounding to the nearest value	+	+∞			
	_	—∞			

Table 1.1 Operation Results When an Overflow Exception Has Occurred

Note: An inexact exception will be generated when an overflow error occurs while EO = 0.

1.3.2 Underflow

An underflow occurs when the absolute value of the result of an arithmetic operation is smaller than the range of normalized values that can be represented in the single-precision floating-point format. (However, this does not apply when the result is 0.) Table 1.2 lists the results of operations when an underflow exception occurs.

Table 1.2 Operation Results When an Underflow Exception Has Occurred

Operation Result (Value in the Destination Register)

EU = 0	EU = 1
DN = 0: No change. (An unimplemented processing exception is generated.)	No change
DN = 1: The value of 0 is returned.	



1.3.3 Inexact

An inexact exception occurs when the result of a hypothetical calculation with infinite precision differs from the actual result of the operation. Table 1.3 lists the conditions leading to an inexact exception and the results of operations.

Table 1.3 Conditions Leading to an Inexact Exception and the Operation Results

Operation Result (Value in the Destination Register)			
EX = 0	EX = 1		
Refer to Table 1.1, Operation Results When an Overflow Exception Has Occurred	No change		
Value after rounding			
	EX = 0 Refer to Table 1.1, Operation Results When an Overflow Exception Has Occurred		

Note: 1. An inexact exception will not be generated when an underflow error occurs.

Note: 2. An inexact exception will not be generated when an overflow exception occurs while overflow exceptions are enabled, regardless of the rounding generation.

1.3.4 Division-by-Zero

Dividing a non-zero finite number by zero produces a division-by-zero exception. Table 1.4 lists the results of operations that have led to a division-by-zero exception. However, if the dividend is one of those listed in Table 1.5, the operation is not treated as division by zero.

Table 1.4 Operation Results When a Division-by Zero Exception Has Occurred

	Operation Result (Value in the Destination Register)				
Dividend	EZ = 0	EZ = 1			
Non-zero finite number	$\pm\infty$ (the sign bit is the logical exclusive or of the sign bits of the divisor and dividend)	No change			

Table 1.5 Dividends and Operations that are not Treated as Division by Zero

Dividend	Result
0	An invalid operation exception is generated.
x	No exception is generated. The result is ∞ .
Denormalized number (DN = 0)	An unimplemented processing exception is generated.
QNaN	No exception is generated. The result is QNaN.
SNaN	An invalid operation exception is generated.



1.3.5 Invalid Operation

Executing an invalid operation produces an invalid exception. Table 1.6 lists the conditions leading to an invalid exception and the results of operations.

Table 1.6 Conditions Leading to an Invalid Exception and the Operation Results

		Operation Result (Value in the Destination Register)		
Occurrence Condition		EV = 0	EV = 1	
Operation on SNaN opera	nds	QNaN	No change	
$+\infty + (-\infty), +\infty - (+\infty), -\infty -$	- (∞)	-		
$\infty imes 0$		-		
$0 \div 0, \infty \div \infty$		-		
Square root operation on r than 0	numbers smaller			
Overflow in integer conver integer conversion of NaN executing FTOI or ROUNE	or ∞ when	The return value is 7FFFFFFh when the sign bit before conversion was 0 and 80000000h when the sign bit before conversion was 1.	-	
Overflow in integer conversion or attempting integer conversion of NaN or ∞ when executing FTOU instruction		The return value is FFFFFFFh when the sign bit before conversion was 0 and 00000000h when the sign bit before conversion was 1.	-	
Comparison of SNaN operands		No destination	-	
Legend				
NaN (Not a Number):	Not a Number			
SNaN (Signaling NaN):	Using an SNaN as an SNaN as the in	NaN where the most significant bit in the fraction parts a source operand in an operation generates an inva- itial value of a variable facilitates the detection of bug will not generate an SNaN.	lid operation. Using	
QNaN (Quiet NaN):	Using a QNaN as conversion) does a operations, just ch	NaN where the most significant bit in the fraction par a source operand in an operation (except in a compa not generate an invalid operation. Since a QNaN is p ecking the result without performing exception handl rams. Note that hardware operations can generate a	rison or format ropagated through ing enables the	

 Table 1.7 lists the rules for generating QNaNs as the results of operations.

Table 1.7	Rules for	Generating QNaNs
-----------	-----------	------------------

Source Operands	Operation Result (Value in the Destination Register)	
An SNaN and a QNaN	The SNaN source operand converted into a QNaN	
Two SNaNs	dest converted into a QNaN	
Two QNaNs	dest	
An SNaN and a real value	The SNaN source operand converted into a QNaN	
A QNaN and a real value	The QNaN source operand	
Neither source operand is an NaN and an invalid operation exception is generated	7FFFFFFh	

Note: The SNaN is converted into a QNaN while the most significant bit in the fraction part is 1.

1.3.6 Unimplemented Processing

An unimplemented processing exception occurs when DN = 0 and a denormalized number is given as an operand, or when an underflow exception is generated as the result of an operation with DN = 0. An unimplemented processing exception will not occur with DN = 1.

There is no enable bit to mask an unimplemented processing exception, so this processing exception cannot be masked. The destination register remains as is.

RENESAS

1.4 Processor Mode

The RXv3 CPU supports two processor modes, supervisor and user. These processor modes and the memory protection function enable the realization of a hierarchical CPU resource protection and memory protection mechanism. Each processor mode imposes a level on rights of access to memory and the instructions that can be executed. Supervisor mode carries greater rights than user mode. The initial state after a reset is supervisor mode.

1.4.1 Supervisor Mode

In supervisor mode, all CPU resources are accessible and all instructions are available. However, writing to the processor mode select bit (PM) in the processor status word (PSW) by executing an MVTC or POPC instruction will be ignored. For details on how to write to the PM bit, refer to section 1.2.2.4, Processor Status Word (PSW).

1.4.2 User Mode

In user mode, write access to the CPU resources listed below is restricted. The restriction applies to any instruction capable of write access.

- Some bits (bits IPL[3:0], PM, U, and I) in the processor status word (PSW)
- Interrupt stack pointer (ISP)
- Interrupt table register (INTB)
- Backup PSW (BPSW)
- Backup PC (BPC)
- Fast interrupt vector register (FINTV)
- Exception table register (EXTB)

1.4.3 Privileged Instruction

Privileged instructions can only be executed in supervisor mode. Executing a privileged instruction in user mode produces a privileged instruction exception. Privileged instructions include the RTFI, MVTIPL, RTE, WAIT, SAVE, and RSTR instructions.

1.4.4 Switching Between Processor Modes

Manipulating the processor mode select bit (PM) in the processor status word (PSW) switches the processor mode. However, rewriting the PM bit by executing an MVTC or POPC instruction is prohibited. Switch the processor mode by following the procedures described below.

(1) Switching from user mode to supervisor mode

After an exception has been generated, the PM bit in the PSW is set to 0 and the CPU switches to supervisor mode. The hardware pre-processing is executed in supervisor mode. The state of the processor mode before the exception was generated is retained in the PM bit in the PSW that is saved on the stack.

(2) Switching from supervisor mode to user mode

Executing an RTE instruction when the value of the PM bit in the PSW that has been saved on the stack is "1" or an RTFI instruction when the value of the PM bit in the PSW that has been saved in the backup PSW (BPSW) is "1" causes a transition to user mode. In the transition to user mode, the value of the stack pointer designation bit (the U bit in the PSW) becomes "1".



1.5 Data Types

The RXv3 CPU can handle four types of data: integer, single-precision floating-point number, bit, and string.

1.5.1 Integer

An integer can be signed or unsigned. For signed integers, negative values are represented by two's complements.

Signed byte (8-bit) integer			b7 b0 S
Unsigned byte (8-bit) integer			b7 b0
Signed word (16-bit) integer		b15 S	b0
Unsigned word (16-bit) integer		b15	b0
Signed longword (32-bit) integer	b31 S		b0
Unsigned longword (32-bit) integer	b31		b0
			Legend S: Signed bit

Figure 1.2 Integer

1.5.2 Single-Precision Floating-Point Numbers

The single-precision floating-point number is compliant with that specified in the IEEE754 standard; operands of this type can be used in eleven single-precision floating-point operation instructions: FADD, FCMP, FDIV, FMUL, FSQRT, FSUB, FTOI, FTOU, ITOF, ROUND, and UTOF.

Single-precision floating-point number	b31 b0 S E F F	
Legend S: Sign (1 bit) E: Exponent (8 bits) F: Fraction (23 bits)		
Value = (-1) ^S × (1 + F	$(E \times 2^{-23}) \times 2^{(E-127)}$	



The single-precision floating-point number can represent the values listed below.

- 0 < E < 255 (normal numbers)
- E = 0 and F = 0 (signed zero)
- E = 0 and F > 0 (denormalized numbers)*
- E = 255 and F = 0 (infinity)
- E = 255 and F > 0 (NaN: Not-a-Number)
- Note: * The number is treated as 0 when the DN bit in the FPSW is 1. When the DN bit is 0, an unimplemented processing exception is generated.



1.5.3 Bitwise Operations

Five bit-manipulation instructions are provided for bitwise operations: BCLR, BMCnd, BNOT, BSET, and BTST.

A bit in a register is specified as the destination register and a bit number in the range from 31 to 0.

A bit in memory is specified as the destination address and a bit number from 7 to 0. The addressing modes available to specify addresses are register indirect and register relative.



Figure 1.4 Bit

1.5.4 Strings

The string data type consists of an arbitrary number of consecutive byte (8-bit), word (16-bit), or longword (32-bit) units. Seven string manipulation instructions are provided for use with strings: SCMPU, SMOVB, SMOVF, SMOVU, SSTR, SUNTIL, and SWHILE.



Figure 1.5 String



1.6 Data Arrangement

1.6.1 Data Arrangement in Registers

Figure 1.6 shows the relation between the sizes of registers and bit numbers.





1.6.2 Data Arrangement in Memory

Data in memory have three sizes; byte (8-bit), word (16-bit), and longword (32-bit). The data arrangement is selectable as little endian or big endian. Figure 1.7 shows the arrangement of data in memory.

Data type	Address	Data image Data image (Little endian) (Big endian)	1
1-bit data	Address N		ь0 0
Byte data	Address N	MSB LSB MSB LS	SB
Word data	Address N Address N+1	MSB LSB LSB LSB LSB LSB LSB LSB LSB LSB L	SB
Longword data	Address N Address N+1 Address N+2 Address N+3	Image: Second	SB

Figure 1.7 Data Arrangement in Memory



1.7 Vector Table

There are two types of vector table: exception and interrupt. Each vector in the vector table consists of four bytes and specifies the address where the corresponding exception handling routine starts.

1.7.1 Exception Vector Table

In the exception vector table, the individual vectors for the privileged instruction exception, access exception, address exception, undefined instruction exception, single-precision floating-point exception, non-maskable interrupt, and reset are allocated to the 124-byte area where the value indicated by the exception table register (EXTB) is used as the starting address (ExtBase). Note, however, that the reset vector is always allocated to FFFFFFCh.



Figure 1.8 Exception Vector Table



1.7.2 Interrupt Vector Table

The address where the interrupt vector table is placed can be adjusted. The table is a 1,024-byte region that contains all vectors for unconditional traps and interrupts and starts at the address (IntBase) specified in the interrupt table register (INTB). Figure 1.9 shows the interrupt vector table.

Each vector in the interrupt vector table has a vector number from 0 to 255. Each of the INT instructions, which act as the sources of unconditional traps, is allocated to the vector that has the same number as that of the instruction itself (from 0 to 255). The BRK instruction is allocated to the vector with number 0. Furthermore, vector numbers within the set from 0 to 255 may also be allocated to other interrupt sources on a per-product basis.



Figure 1.9 Interrupt Vector Table



1.8 Address Space

The address space of the RXv3 CPU is the 4 Gbyte range from address 0000 0000h to address FFFF FFFFh. Program and data regions taking up to a total of 4 Gbytes are linearly accessible. The address space of the RXv3 CPU is depicted in Figure 1.10. For all regions, the designation may differ with the product and operating mode. For details, see the hardware manuals for the respective products.



Figure 1.10 Address Space


1.9 Register Bank Save Function

The RXv3 CPU has dedicated save register banks and functionality for using them for the fast saving and restoring of the values of CPU registers (see Figure 1.11). The save register banks enable the fast collective saving at the start of the exception handling routine and fast collective restoring of register values at the end of the exception handling routine.

The save register banks are only accessible by the SAVE and RSTR instructions, and are independent of the 4-Gbyte address space. Each of the multiple banks is used to save and restore the values of the following CPU registers: all general purpose registers except R0, the USP, FPSW, and accumulators (ACC0, ACC1). Values in the save register banks are undefined after a reset.

A unique number (bank number) is allocated to each save register bank. The range of bank numbers is from 0 to 255. The register bank save function is optional. However, whether or not a CPU has save register banks, and the actual range of usable bank numbers (capacity of the memory installed for this purpose) if a CPU does have save register banks will depend on the product. For details, refer to the hardware manuals for the respective products.

For handling the occurrence of an exception, refer to section 5.2, Exception Handling Procedure.



Figure 1.11 Save Register Banks



1.10 Double-Precision Floating-Point Coprocessor

The double-precision floating-point coprocessor operates as a coprocessor of the CPU, and executes double-precision floating-point processing instructions. Using the double-precision floating-point coprocessor considerably accelerates the processing of double-precision floating point arithmetic.

The double-precision floating-point coprocessor is optional. Whether or not a CPU has a double-precision floating-point coprocessor depends on the product. For details, refer to the hardware manuals for the respective products.

1.10.1 Features

- Double-precision floating-point register set
 Double-precision floating-point data registers: Sixteen 64-bit registers
 Double-precision floating-point control registers: Four 32-bit registers
- Double-precision floating-point processing instructions: 21
- Notifying the interrupt controller of double-precision floating-point exceptions

1.10.2 Double-Precision Floating-Point Register Set

The double-precision floating-point coprocessor consists of 16 double-precision floating-point data registers and 4 double-precision floating-point control registers.

b63	
DR0	
DR1	
DR2	
DR3	
DR4	
DR5	
DR6	
DR7	
DR8	
DR9	
DR10	
DR11	
DR12	
DR13	
DR14	
DR15	
uble-precision floating-point control registers	
bolicities and point control registerio	
DPSW (Double-precision floating-point status word)	
DCMR(Double-precision floating-point comparison result register)	
\ensuremath{DECNT} (Double-precision floating -point exception handling control register $\)$	
DEPC (Double-precision floating-point exception program counter value)	

Figure 1.12 Double-Precision Floating-Point Register Set



1.10.2.1 Double-Precision Floating-Point Data Registers (DR0 to DR15)

16 double-precision floating-point data registers with 64-bit width are provided (DR0 to DR15). To specify 32-bit values, use the upper 32 bits (DRH0 to DRH15) or lower 32 bits (DRL0 to DRL15) as separate units.

1.10.2.2 Double-Precision Floating-Point Control Registers

Four double-precision floating-point control registers are provided.

- Double-precision floating-point status word (DPSW)
- Double-precision floating-point comparison result register (DCMR)
- Double-precision floating-point exception handling control register (DECNT)
- Double-precision floating-point exception program counter value (DEPC)
- Note: The double-precision floating-point control registers are also represented by "DCR" and a number for the control register (DCRn) in descriptions of instructions that apply to the control registers in general.

DCR0: DPSW DCR1: DCMR DCR2: DECNT DCR3: DEPC



(1) Double-Precision Floating-Point Status Word (DPSW)

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	DFS	DFX	DFU	DFZ	DFO	DFV		_	_	_	_	-	_			_
Value after reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	_	DEX	DEU	DEZ	DEO	DEV	_	DDN	DCE	DCX	DCU	DCZ	DCO	DCV	DRM	1[1:0]
Value after reset	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b1, b0	DRM[1:0]	Double-precision floating-point rounding-mode setting bits	b1 b0 0 0: Round to the nearest value 0 1: Round towards 0 1 0: Round towards +∞ 1 1: Round towards –∞	R/W
b2	DCV	Invalid operation cause flag	0: No invalid operation has been encountered. 1: Invalid operation has been encountered.	R/(W) ^{*1}
b3	DCO	Overflow cause flag	0: No overflow has occurred. 1: Overflow has occurred.	R/(W) ^{*1}
b4	DCZ	Division-by-zero cause flag	0: No division-by-zero has occurred. 1: Division-by-zero has occurred.	R/(W) ^{*1}
b5	DCU	Underflow cause flag	0: No underflow has occurred. 1: Underflow has occurred.	R/(W) ^{*1}
b6	DCX	Inexact cause flag	0: No inexact exception has been generated. 1: Inexact exception has been generated.	R/(W) ^{*1}
b7	DCE	Unimplemented processing cause flag	0: No unimplemented processing has been encountered.1: Unimplemented processing has been encountered.	R/(W) ^{*1}
b8	DDN	0 flush bit of denormalized number	 0: A denormalized number is handled as a denormalized number. 1: A denormalized number is handled as 0.^{*2} 	R/W
b9	_	Reserved	This bit is read as 0. The write value should be 0.	R/W
b10	DEV	Invalid operation exception enable bit	0: Invalid operation exception is masked. 1: Invalid operation exception is enabled.	R/W
b11	DEO	Overflow exception enable bit	0: Overflow exception is masked. 1: Overflow exception is enabled.	R/W
b12	DEZ	Division-by-zero exception enable bit	0: Division-by-zero exception is masked. 1: Division-by-zero exception is enabled.	R/W
b13	DEU	Underflow exception enable bit	0: Underflow exception is masked. 1: Underflow exception is enabled.	R/W
b14	DEX	Inexact exception enable bit	0: Inexact exception is masked. 1: Inexact exception is enabled.	R/W
b25 to b15	_	Reserved	These bits are read as 0. The write value should be 0.	R/W
b26	DFV ^{*3}	Invalid operation flag	0: No invalid operation has been encountered. 1: Invalid operation has been encountered. ^{*8}	R/W
b27	DFO ^{*4}	Overflow flag	0: No overflow has occurred. 1: Overflow has occurred. ^{*8}	R/W
b28	DFZ ^{*5}	Division-by-zero flag	0: No division-by-zero has occurred. 1: Division-by-zero has occurred. ^{*8}	R/W



Bit	Symbol	Bit Name	Description	R/W
b29	DFU ^{*6}	Underflow flag	0: No underflow has occurred. 1: Underflow has occurred. ^{*8}	R/W
b30	DFX ^{*7}	Inexact flag	0: No inexact exception has been generated. 1: Inexact exception has been generated. ^{*8}	R/W
b31	DFS	Double-precision floating-point error summary flag	This bit reflects the logical OR of the DFU, DFZ, DFO, and DFV flags.	R

Note: 1. When 0 is written to the bit, the setting of the bit will be 0; the bit retains the previous value in response to the writing of 1.

Note: 2. Positive denormalized numbers are treated as +0, negative denormalized numbers as -0.

Note: 3. When the DEV bit is set to 0, the DFV flag is enabled.

Note: 4. When the DEO bit is set to 0, the DFO flag is enabled.

Note: 5. When the DEZ bit is set to 0, the DFZ flag is enabled.

Note: 6. When the DEU bit is set to 0, the DFU flag is enabled.

Note: 7. When the DEX bit is set to 0, the DFX flag is enabled.

Note: 8. Once the bit has been set to 1, this value is retained until it is cleared to 0 by software.

The double-precision floating-point status word (DPSW) indicates the results of double-precision floating-point arithmetic operations.

When the corresponding exception handling enable bits (DEj) are set to enable processing of the exceptions (DEj=1), the DCj flags can be used by the exception handling routine (the interrupt handling routine with the double-precision floating-point exception as its source) to identify the source of that exception. If handling of an exception is masked (DEj=0), the DFj flag can be used to check for the generation of the exception at the end of a sequence of processing.

The DFj flags operate in an accumulative fashion (j = X, U, Z, O, or V).

The single-precision floating-point status word (FPSW) is neither referred to nor updated in double-precision floating-point arithmetic operations.

DRM[1:0] bits (Double-precision floating-point rounding-mode setting bits)

These bits specify the double-precision floating-point rounding-mode.

Explanation of Double-Precision Floating-Point Rounding Modes

•	Rounding to the nearest value (the default behavior):	An inexact result is rounded to the available value that is closest to the result of a hypothetical calculation with infinite precision. If two available values are equally close, rounding is to the even alternative.
•	Rounding towards 0:	An inexact result is rounded to the smallest available absolute value; i.e., in the direction of zero (simple truncation).
•	Rounding towards +∞:	An inexact result is rounded to the nearest available value in the direction of positive infinity.
•	Rounding towards $-\infty$:	An inexact result is rounded to the nearest available value in the direction of negative infinity.

- (1) Rounding to the nearest value is specified as the default mode and returns the most accurate value.
- (2) Modes such as rounding towards 0, rounding towards +∞, and rounding towards -∞ are used to ensure precision when interval arithmetic is employed.

DCV flag (Invalid operation cause flag), DCO flag (Overflow cause flag), DCZ flag (Division-by-zero cause flag), DCU flag (Underflow cause flag), DCX flag (Inexact cause flag), and DCE flag (Unimplemented processing cause flag)

Double-precision floating-point exceptions include the five specified in the IEEE754 standard, namely overflow, underflow, inexact, division-by-zero, and invalid operation. For a further double-precision floating-point exception that is generated upon detection of unimplemented processing, the corresponding flag (DCE) is set to 1.

• If an exception or processing that is not implemented is not encountered in the execution of a double-precision floating-point arithmetic instruction other than DABS or DNEG, the corresponding flags become 0.



• When 0 is written to the bit by the MVTDC instruction, the bit is set to 0; the bit retains the previous value when 1 is written by the instruction.

DDN bit (0 flush bit of denormalized number)

When this bit is set to 0, a denormalized number is handled as a denormalized number. When this bit is set to 1, a denormalized number is handled as 0.

DEV bit (Invalid operation exception enable bit), DEO bit (Overflow exception enable bit), DEZ bit (Division-by-zero exception enable bit), DEU bit (Underflow exception enable bit), and DEX bit (Inexact exception enable bit)

When any of the five floating-point exceptions specified in the IEEE754 standard is generated in the execution of a double-precision floating-point operation instructions, these bits determine whether the CPU will start handling the exception (i.e., whether an interrupt request will be sent to the interrupt controller). When the bit corresponding to an exception is 0, interrupt requests are not generated. When the bit corresponding to an exception is 1, interrupt requests are generated.

DFV flag (Invalid operation flag), DFO flag (Overflow flag), DFZ flag (Division-by-zero flag), DFU flag (Underflow flag), and DFX flag (Inexact flag)

While the exception handling enable bit (DEj) is 0 (exception handling is masked), if any of the five floating-point exceptions specified in the IEEE754 standard is generated, the corresponding bit is set to 1.

- When DEj is 1 (exception handling is enabled), the value of the flag remains.
- When the corresponding flag is set to 1, it remains 1 until it is cleared to 0 by software. (Accumulation flag)

DFS flag (Double-precision floating-point error summary flag)

This bit reflects the logical OR of the DFU, DFZ, DFO, and DFV flags.

The value of this register is not updated when the EHM and EHS bits in the DECNT register are 1.

(2) Double-Precision Floating-Point Comparison Result Register (DCMR)

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	_		-	-				-	_		-	_		_	-	—
Value after reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
		_	Ι	Ι				Ι			Ι			—		RES
Value after reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
b0	RES	Double-precision floating-point compare instruction result flag	0: Condition for comparison was not satisfied. 1: Condition for comparison was satisfied.	R/W
b31 to b1	—	Reserved	These bits are read as 0. The write value should be 0.	R/W



(3) Double-Precision Floating-Point Exception Handling Control Register (DECNT)

	b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
		—	—			Ι		Ι			Ι		—			EHS
Value after reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
		- -	_										_	_	Ι	EHM
Value after reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Bit	Symbol	Bit Name	Description	R/W
bO	ЕНМ	Double-precision floating-point exception information preservation mode bit	 0: Mode in which information on the sources of exceptions is not preserved. Information on the generation of double-precision floating-point exceptions is not preserved when they occur. 1: Mode in which information on the generation of exceptions is preserved. When a double-precision floating-point exception is generated and an interrupt request is sent to the interrupt controller, the EHS bit is changed to 1 to preserve the information that an exception has been generated. 	R/W
b15 to b1	_	Reserved	These bits are read as 0. The write value should be 0.	R/W
b16	EHS	Double-precision floating-point exception information preservation status bit	 0: Exception information is not being preserved. 1: Exception information is being preserved. Updating of the following registers stops when the EHM and EHS bits are 1, and interrupts due to double-precision floating-point exceptions do not occur. Double-precision floating-point status word Double-precision floating-point exception program counter Writing 0 to this bit releases the information at the time the exception was generated from preservation. 	R/W
b31 to b17	_	Reserved	These bits are read as 0. The write value should be 0.	R/W

(4) Double-Precision Floating-Point Exception Program Counter (DEPC)



The DEPC register holds the value of the program counter for the instruction that caused the most recent exception when a double-precision floating-point exception is generated and an interrupt request is sent to the interrupt controller. This register is read-only. The value of this register is not updated when the value of the EHS bit in the DECNT register is 1 while that of the EHM bit in the same register is also 1.

1.10.3 Double-Precision Floating-Point Exceptions

Double-precision floating-point exceptions are generated when any of the five exceptions specified in the IEEE 754 standard, namely overflow, underflow, inexact, division-by-zero, or invalid operation, or an attempt to use processing that is not implemented, is detected upon execution of a double-precision floating-point operation instruction. When a double-precision floating-point exception has been generated, the exception proceeds as the sending of an interrupt request to the interrupt controller without exception handling by the CPU. For the five exceptions, an interrupt request only proceeds when the given bit among the DEX, DEU, DEZ, DEO, or DEV bits in the DPSW is 1. The following is an outline of the events that cause double-precision floating-point exceptions.

1.10.3.1 Overflow

An overflow occurs when the absolute value of the result of an arithmetic operation is greater than the range of values that can be represented in the double-precision floating-point format. Executing the DTOF instruction causes an overflow when the absolute value of the result of conversion is greater than the range of values that can be represented in the single-precision floating-point format. Table 1.8 lists the results of operations when an overflow exception occurs.

Double-Precision Floating-Point		Operation Result (Val	ue in the Destination Register)
Rounding Mode	Sign of Result	DEO = 0	DEO = 1
Rounding towards –∞	+	+MAX	No change
	-	— ∞	
Rounding towards +∞	+	+∞	
	-	-MAX	
Rounding towards 0	+	+MAX	
	_	-MAX	
Rounding to the nearest value	+	+∞	
	_		

 Table 1.8
 Operation Results When an Overflow Exception Has Occurred

Note: An inexact exception occurs when the result of a double-precision floating-point arithmetic operation causes an overflow while DEO=0.

1.10.3.2 Underflow

An underflow occurs when the absolute value of the result of an arithmetic operation is smaller than the range of normalized values that can be represented in the double-precision floating-point format. (However, this does not apply when the result is 0.) Executing the DTOF instruction causes an underflow when the absolute value of the result of conversion is smaller than the range of values that can be represented in the single-precision floating-point format (however, this does not apply when the result is 0). Table 1.9 lists the results of operations when an underflow exception occurs.

Table 1.9 Operation Results When an Underflow Exception Has Occurred

Operation Result (Value in the Destination Register)	
DEU = 0	DEU = 1
DDN = 0: No change. (An unimplemented processing exception is generated.)	No change
DDN = 1: The value of 0 is returned.	



1.10.3.3 Inexact

An inexact exception occurs when the result of a hypothetical calculation with infinite precision differs from the actual result of the operation. Table 1.10 lists the conditions leading to an inexact exception and the results of operations.

Table 1.10 Conditions Leading to an Inexact Exception and the Operation Results

	Operation Result (Value in the Destination Register)					
Occurrence Condition	DEX = 0	DEX = 1				
An overflow exception has occurred while overflow exceptions are masked.	Refer to Table 1.8, Operation Results When an Overflow Exception Has Occurred	No change				
Rounding has been produced.	Value after rounding					

Note: 1. An inexact exception will not be generated when an underflow error occurs.

Note: 2. An inexact exception will not be generated when an overflow exception occurs while overflow exceptions are enabled, regardless of the rounding generation.

1.10.3.4 Division-by-Zero

Dividing a non-zero finite number by zero produces a division-by-zero exception. Table 1.11 lists the results of operations that have led to a division-by-zero exception. However, if the dividend is one of those listed in Table 1.12, the operation is not treated as division by zero.

Table 1.11 Operation Results When a Division-by Zero Exception Has Occurred

	Operation Result (Value in the Destination Register)		
Dividend	DEZ = 0	DEZ = 1	
Non-zero finite number	$\pm\infty$ (the sign bit is the logical exclusive or of the sign bits of the divisor and dividend)	No change	

Table 1.12 Dividends and Operations that are not Treated as Division by Zero

Dividend	Result
0	An invalid operation exception is generated.
x	No exception is generated. The result is ∞ .
Denormalized number (DDN = 0)	An unimplemented processing exception is generated.
QNaN	No exception is generated. The result is QNaN.
SNaN	An invalid operation exception is generated.



1.10.3.5 Invalid Operation

Executing an invalid operation produces an invalid exception. Table 1.13 lists the conditions leading to an invalid exception and the results of operations.

Table 1.13 Conditions Leading to an Invalid Exception and the Operation Results

	Operation Result (Value in the Destination Register)				
Occurrence Condition	DEV = 0	DEV = 1			
Operation on SNaN operands	QNaN	No change			
$+\infty + (-\infty), +\infty - (+\infty), -\infty - (-\infty)$	-				
$\infty \times \infty$	-				
$0 \div 0, \infty \div \infty$	-				
Square root operation on numbers smaller than 0	-				
Overflow in integer conversion or attempting integer conversion of NaN or ∞ when executing DTOI or DROUND instruction	The return value is 7FFFFFFh when the sign bit before conversion was 0 and 80000000h when the sign bit before conversion was 1.	-			
Overflow in integer conversion or attempting integer conversion of NaN or ∞ when executing DTOU instruction	The return value is FFFFFFFh when the most significant bit before conversion was 0 and 00000000h when the most significant bit before conversion was 1.	-			
Comparison of SNaN operands	No destination	-			

 Table 1.14 lists the rules for generating QNaNs as the results of operations.

Table 1.14 Rules for Generating QNaNs

Source Operands	Operation Result (Value in the Destination Register)
An SNaN and a QNaN	The SNaN source operand converted into a QNaN
Two SNaNs	src2 converted into a QNaN
Two QNaNs	src2
An SNaN and a real value	The SNaN source operand converted into a QNaN
A QNaN and a real value	The QNaN source operand
Neither source operand is an NaN and an invalid operation exception is generated	7FFFFFFFFFFFFF

Note: The SNaN is converted into a QNaN while the most significant bit in the fraction part is 1.

1.10.3.6 Unimplemented Processing

While DDN = 0, giving a denormalized number as an operand or calculation leading to an underflow constitutes processing of a double-precision floating-point arithmetic operation that is not implemented. An unimplemented processing exception will not occur with DDN = 1.

There is no enable bit to mask an unimplemented processing exception, so this processing exception cannot be masked. The destination register remains as is.



1.10.4 Data Types (for the Double-Precision Floating-Point Coprocessor)

The double-precision floating-point coprocessor can handle double-precision floating-point numbers.

In addition, it can handle single-precision floating-point numbers with the DTOF and FTOD instructions, and 32-bit integers with the DROUND, DTOI, DTOU, ITOD, and UTOD instructions.

For single-precision floating-point numbers, refer to section 1.5.2, Single-Precision Floating-Point Numbers, and for 32-bit integers, refer to section 1.5.1, Integer.

1.10.4.1 Double-Precision Floating-Point Numbers

The double-precision floating-point number is compliant with that specified in the IEEE754 standard. Operands of this type can be used in fifteen double-precision floating-point arithmetic instructions: DABS, DADD, DCMPcm, DDIV, DMUL, DNEG, DROUND, DSUB, DSQRT, DTOF, DTOI, DTOU, FTOD, ITOD, and UTOD.

Double precision 1	b63	E	 	 	 	b0
Legend S: Sign (1 bit) E: Exponent (11 bits F: Fraction (52 bits)						
Value = (-1) ^S × (1 +		E-1023)				

Figure 1.13 Double-Precision Floating-Point Number

The double-precision floating-point number can represent the values listed below.

- 0 < E < 2047 (normal numbers)
- E = 0 and F = 0 (signed zero)
- E = 0 and F > 0 (denormalized numbers)*
- E = 2047 and F = 0 (infinity (∞))
- E = 2047 and F > 0 (Not-a-Number (NaN))
- Note: * The number is treated as 0 when the DDN bit in the DPSW is 1. When the DDN bit is 0, an unimplemented processing exception is generated.



1.10.5 Data Arrangement (for the Double-Precision Floating-Point Coprocessor)

The double-precision floating-point coprocessor can handle 32-bit and 64-bit values. For 32-bit values, refer to section 1.6, Data Arrangement.

1.10.5.1 Arrangement of Data in the Double-Precision Floating-Point Registers

Figure 1.14 shows the relation between the sizes of registers and bit numbers.



Figure 1.14 Data Arrangement in Registers

1.10.5.2 Arrangement of Data for Double-Precision Floating-Point Numbers in Memory

A double-precision floating-point number is always represented as a double-longword (64 bits) in memory. The data arrangement is selectable as little endian or big endian. Figure 1.15 shows the arrangement of data in memory.



Figure 1.15 Data Arrangement in Memory



2. Addressing Modes

The following is a description of the notation and operations of each addressing mode. There are eleven types of addressing mode.

- Immediate
- Register direct
- Register indirect
- Register relative
- Post-increment register indirect
- Pre-decrement register indirect
- Indexed register indirect
- Control register direct
- PSW direct
- Program counter relative
- Accumulator direct

Products equipped with a double-precision floating-point coprocessor have a further two types of addressing mode.

- Double-precision floating-point data register direct
- Double-precision floating-point control register direct



2.1 Guide to This Section

The following sample shows how the information in this section is presented.



(1) Name

The name of the addressing mode is given here.

(2) Symbolic notation

This notation represents the addressing mode.

:8 or :16 represents the number of valid bits just before an instruction in this addressing mode is executed. This symbolic notation is added in the manual to represent the number of valid bits, and is not included in the actual program.

(3) Description

The operation and effective address range are described here.

(4) Operation diagram

The operation of the addressing mode is illustrated here.



2.2 Addressing Modes

Immediate			F0
#IMM:1	#IMM:1	#IMM:1	ь0
#IMM:2	The operand is the 1-bit immediate value		
#IMM:3	indicated by #IMM. This addressing mode is used to specify sources for RACL,	#IMM:2	b1b0
#IMM:4	RACW, RDACL, and RDACW instructions.		
#UIMM:4 #IMM:5	#IMM:2	#IMM:3	b2 b0
	The operand is the 2-bit immediate value		b3 b0
	indicated by #IMM. This addressing mode is used to specify sources for MVFACGU,	#IMM:4	b3 b0
	MVFACHI, MVFACLO, and MVFACMI instructions.	b31 #UIMM:4	b4 b3 b0
	#IMM:3		b4 b0
	The operand is the 3-bit immediate value indicated by #IMM. This addressing mode is used to specify the bit number for the bit manipulation instructions: BCLR, BM <i>Cnd</i> , BNOT, BSET, and BTST.	#IMM:5	
	#IMM:4		
	The operand is the 4-bit immediate value indicated by #IMM. This addressing mode is used to specify the interrupt priority level for the MVTIPL instruction.		
	#UIMM:4		
	The operand is the 4-bit immediate value indicated by #UIMM after zero extension to 32 bits. This addressing mode is used to specify sources for ADD, AND, CMP, MOV, MUL, OR, and SUB instructions.		
	#IMM:5		
	The operand is the 5-bit immediate value indicated by #IMM. This addressing mode is used in the following ways:		
	 to specify the bit number for the bit- manipulation instructions: BCLR, BMCnd, BNOT, BSET, and BTST; 		
	 to specify the bit number and bit width for the data transfer instructions: BFMOV and BFMOVZ; 		
	 to specify the number of bit places of shifting in certain arithmetic/logic instructions: SHAR, SHLL, and SHLR; and 		
	 to specify the number of bit places of rotation in certain arithmetic/logic instructions: ROTL and ROTR. 		



		I
Immediate		When the size specifier is B
#IMM:8	The operand is the value specified by the	#IMM:8
#SIMM:8	immediate value. In addition, the operand will be the result of zero-extending or sign-	
#UIMM:8	extending the immediate value when it is	When the size specifier is W b15 b8b7 b0
#IMM:16	specified by #UIMM or #SIMM. #IMM:n,	#SIMM:8
#SIMM:16	#UIMM:n, and #SIMM:n represent n-bit	#UIMM:8 Zero extension
#SIMM:24	long immediate values.	#UIMM:8
#IMM:32	For the range of IMM, refer to section 2.2.1, Ranges for Immediate Values.	#IMM:16
		When the size specifier is L
		b31 b8b7 b0 #UIMM:8 Zero extension
		b31 b8b7 b0 #SIMM:8 Sign extension
		b31 b16b15 b0 #SIMM:16 Sign extension
		b31 b24b23 b0
		#SIMM:24 Sign extension b31 b0
		#IMM:32
Register Direct		
Rn	The operand is the specified register. In	b31 Register b0
(Rn = R0 to R15)	addition, the Rn value is transferred to the	Rn
(/	program counter (PC) when this	Memory
	addressing mode is used with JMP and JSR instructions. The range of valid	Register
	addresses is from 00000000h to	Rn Direction of
	FFFFFFFFh. Rn (Rn = R0 to R15) can be	Register address
	specified.	PC incrementing
		
Register Indirect		
[Rn]	The value in the specified register is the	•
(Rn = R0 to R15)	effective address of the operand. The	Memory Register
(141 140 10 1110)	range of valid addresses is from	Rn address
	00000000h to FFFFFFFh. [Rn] (Rn = R0	Direction of address
	to R15) can be specified.	incrementing
Register Relative		Memory
dsp:5[Rn]	The effective address of the operand is the	Register
(Rn = R0 to R7)	least significant 32 bits of the sum of the	Rn address address
	displacement (dsp) value, after zero-	$dsp \rightarrow (x) \rightarrow (+)$
dsp:8[Rn]	extension to 32 bits and multiplication by 1, 2, or 4 according to the specification (see	Instruction that takes a size
(Rn = R0 to R15)	the diagram at right), and the value in the	specifier B: ×1
(specified register. The range of valid	
dsp:16[Rn]	addresses is from 00000000h to	.D: ×4
	FFFFFFFh. dsp:n represents an n-bit	Instruction that takes a size extension specifier P(III) < 1
(Rn = R0 to R15)	long displacement value. The following	.B/.UB : ×1 .W.UW : ×2
	mode can be specified: dsp:5[Rn] (Rn = R0 to R7),	.L: ×4
	dsp:8[Rn] (Rn = R0 to R15), and	
	dsp:16[Rn] (Rn = R0 to R15).	
	dsp:5[Rn] (Rn = R0 to R7) is used only with	
	MOV and MOVU instructions.	



Post-increment Re	egister Indirect		
[Rn+] (Rn = R0 to R15)	The value in the specified register is the effective address of the operand. The range of valid addresses is from 00000000h to FFFFFFFh. After the operation, 1, 2, or 4 is added to the value in the specified register according to the size specifier: .B, .W, or .L. This addressing mode is used with MOV and MOVU instructions.	When the	Register address (2) (1) (3) (4) (3) (4) (3) (4) (4) (3) (4) (4) (5) (4) (4) (4) (4) (5) (4) (5) (6) (6) (7) (7) (7) (7) (7) (7) (7) (7
Pre-decrement Re	gister Indirect		Memory
[–Rn] (Rn = R0 to R15)	According to the size specifier: .B, .W, or .L, 1, 2, or 4 is subtracted from the value in the specified register. The value after the operation is the effective address of the operand. The range of valid addresses is from 00000000h to FFFFFFFh. This addressing mode is used with MOV and MOVU instructions.	When the	size specifier is .B: -1 size specifier is .W: -2(2) size specifier is .L: -4 (4)
Indexed Register I	ndirect		Mamazi
[Ri, Rb] (Ri = R0 to R15, Rb = R0 to R15)	The effective address of the operand is the least significant 32 bits of the sum of the value in the index register (Ri), multiplied by 1, 2, or 4 according to the size specifier: .B, .W, or .L, and the value in the base register (Rb). The range of valid addresses is from 00000000h to FFFFFFFh. This addressing mode is used with MOV and MOVU instructions.	When the s	Base register address Index register (2) (1) (2) (2) (2) (2) (2) (2) (2) (2
Control Register D	lirect		
PC ISP USP INTB PSW BPC	The operand is the specified control register. This addressing mode is used with MVFC, MVTC, POPC, and PUSHC instructions. The PC is only selectable as the src operand of MVFC and PUSHC instructions.	PC ISP USP	Register b0 b31 b0 b31 b0 b31 b0 c b31 b31 b0 c b0 c c
BPSW FINTV FPSW		INTB	b31 b0
EXTB		PSW	b31 b0
		BPC	b31 b0
		BPSW	L
		FINTV	b31 b0
		FPSW	b31 b0
		EXTB	b31 b0



PSW Direct		
C Z S O I U	The operand is the specified flag or bit. This addressing mode is used with CLRPSW and SETPSW instructions.	b31 b24 b23 b16 PSW IPL[3:0] PM U I b15 b8 b7 b0 PSW IPL IPL IPL
Program Counter		Memory
pcdsp:3	When the branch distance specifier is .S, the effective address is the least significant 32 bits of the unsigned sum of the value in the program counter (PC) and the displacement (pcdsp) value. The range of the branch is from 3 to 10. The range of valid addresses is from 00000000h to FFFFFFFh. This addressing mode is to be used with the B <i>Cnd</i> (only applicable in BEQ, BZ, BNE, and BNZ), and BRA instructions.	PC Branch instruction of address incrementing
pcdsp:8	When the branch distance specifier is .B,	Memory
pcdsp:16 pcdsp:24	.W, or .A, the effective address is the signed sum of the value in the program counter (PC) and the displacement (pcdsp) value. The range of pcdsp depends on the branch distance specifier.	When the pcdsp value is negative pcdsp \rightarrow (+) \rightarrow Label Register
	For .B: –128 ≤ pcdsp:8 ≤ 127	PC Branch instruction address incrementing
	For .W: –32768 ≤ pcdsp:16 ≤ 32767	↓ Instanciary
	For .A: -8388608 ≤ pcdsp:24 ≤ 8388607	pcdsp → (+) → Label
	The range of valid addresses is from 00000000h to FFFFFFFh. This addressing mode with the branch distance specifier ".B" is for use with any of the B <i>Cnd</i> instructions and the BRA instruction, with the branch distance specifier ".W" is only for use with certain B <i>Cnd</i> instructions (BEQ, BZ, BNE, and BNZ) and the BRA and BSR instructions, and with the branch distance specifier ".A" is only for use with the BRA and BSR instructions.	When the pcdsp value is positive
Rn (Rn = R0 to R15)	The effective address is the signed sum of the value in the program counter (PC) and the Rn value. The range of the Rn value is from -2147483648 to 2147483647. The range of valid addresses is from 00000000h to FFFFFFFh. This addressing mode is used with BRA(.L) and BSR(.L) instructions.	Memory When the Rn value is negative Register PC Register Rn Register Register Rn When the Rn value is positive Register Rn Rn Register Rn Rn Register Rn Register Rn Register Rn Rn Register Rn Rn Register Rn Rn Register Rn Rn Rn Rn Rn Rn Rn Rn Rn Rn
Accumulator Direct	st	
A0, A1 (A0 = ACC0, A1 = ACC1)	The specified accumulators (ACC0 and ACC1) are operands.	An



Double-precision f	loating-point data register direct		600	L0
DRn (DRn = DR0 to	The operand is the specified double- precision floating-point data register.	DRn	b63 b	b0
DR15)	DRLn indicates the lower 32 bits and	DRLn	b63 b32 b31 b	b0
DRLn (DRLn = DRL0 to	DRHn indicates the upper 32 bits.	DIKEN	I	
DRL15)		DRHn	b63 b32 b31 b	b0
DRHn (DRHn = DRH0 to DRH15)				
Double-precision f	l loating-point control register direct			
Double-precision f	The operand is the specified double-	DPSW	b31 t	ь0
		DPSW		
DPSW	The operand is the specified double-	DPSW		ь0
DPSW DCMR	The operand is the specified double-		b31 t	ьо
DPSW DCMR DECNT	The operand is the specified double-		b31 t	
DPSW DCMR DECNT	The operand is the specified double-	DCMR	b31 t	ь0

2.2.1 Ranges for Immediate Values

Ranges for immediate values are listed in Table 2.1.

Unless specifically stated otherwise in descriptions of the various instructions under section 3.5, Instructions in Detail, ranges for immediate values are as listed below.

Table 2.1 Ranges for Immediate Values

IMM	In Decimal Notation	In Hexadecimal Notation	
IMM:1	1 or 2	1h or 2h	
IMM:2	0 to 2	0h to 2h	
IMM:3	0 to 7	0h to 7h	
IMM:4	0 to 15	0h to 0Fh	
UIMM:4	0 to 15	0h to 0Fh	
IMM:5	0 to 31	0h to 1Fh	
IMM:8	-128 to 255	-80h to 0FFh	
UIMM:8	0 to 255	0h to 0FFh	
SIMM:8	-128 to 127	-80h to 7Fh	
IMM:16	-32768 to 65535	-8000h to 0FFFFh	
SIMM:16	-32768 to 32767	-8000h to 7FFFh	
SIMM:24	-8388608 to 8388607	-800000h to 7FFFFh	
IMM:32	-2147483648 to 4294967295	-80000000h to 0FFFFFFFh	

Note: 1. The RX Family assembler from Renesas Electronics Corp. converts instruction codes with immediate values to have the optimal numbers of bits.

Note: 2. The RX Family assembler from Renesas Electronics Corp. is capable of depicting hexadecimal notation as a 32bit notation. For example "-127" in decimal notation, i.e. "-7Fh" in hexadecimal, can be expressed as "0FFFFF81h".

Note: 3. For the ranges of immediate values for INT and RTSD instructions, see the relevant descriptions under section 3.5, Instructions in Detail.



3. Instruction Descriptions

3.1 Overview of Instruction Set

The number of instructions for the RXv3 Architecture is 113. A variable-length instruction format of 1 to 8 bytes is used. The RXv3 instruction set architecture provides upward compatibility from the RXv1 and RXv2.

- Compared to the RXv1, the RXv2 realized higher speed arithmetic processing, comparable to that of a DSP, mainly through the addition of instructions for DSP and single-precision floating-point operations.
- Compared to the RXv2, the response of the RXv3 to interrupts has been made considerably faster, mainly through the addition of a register bank save function.
- Products equipped with a double-precision floating-point coprocessor have a further 21 instructions for double-precision floating-point processing.

The RXv3 instruction set is listed below.



List of Instructions (1 / 7)

Instruction Type	Mnemonic	Function	Instruction Described in Detail (on Page)	Instruction Code Described in Detail (on Page)	Notes
	vided instructions				
Arithmetic/	ABS	Absolute value	73	270	
logic	ADC	Addition with carry	74	271	
instructions	ADD	Addition without carry	75	272	
	AND	Logical AND	77	274	
	CMP	Comparison	92	291	
	DIV	Signed division	93	293	
	DIVU	Unsigned division	95	295	
	EMUL	Signed multiplication	99	297	
	EMULU	Unsigned multiplication	102	298	
	MAX	Selecting the highest value	134	310	
	MIN	Selecting the lowest value	135	312	
	MUL	Multiplication	146	321	
	NEG	Two's complementation	161	331	
	NOP	No operation	162	331	
	NOT	Logical complementation	163	332	
	OR	Logical OR	164	333	
	RMPA	Multiply-and-accumulate operation	182	341	
	ROLC	Rotation with carry to left	184	341	
	RORC	Rotation with carry to right	185	342	
	ROTL	Rotation to left	186	342	
	ROTR	Rotation to right	187	343	
	SAT	Saturation of signed 32-bit data	196	346	
	SATR	Saturation of signed 64-bit data for RMPA	197	346	
	SBB	Subtraction with borrow	198	347	
	SHAR	Arithmetic shift to the right	203	350	
	SHLL	Logical and arithmetic shift to the left	204	351	
	SHLR	Logical shift to the right	205	352	
	SUB	Subtraction without borrow	212	356	
	TST	Logical test	217	358	
	XOR	Logical Exclusive OR	223	361	Extended for the RXv3



List of Instructions (2 / 7)

Instruction Type			Instruction Described in Detail (on Page)	Instruction Code Described in Detail (on Page)	Notes
Single- precision	FADD	Single-precision floating-point addition	104	300	Extended for the RXv2
floating-point operation	FCMP	Single-precision floating-point comparison	107	301	
instructions	FDIV	Single-precision floating-point division	110	302	
	FMUL	Single-precision floating-point multiplication	112	303	Extended for the RXv2
	FSUB	Single-precision floating-point subtraction	117	305	Extended for the RXv2
	FSQRT	Single-precision floating-point square root	115	304	Supported by the RXv2 and later
	FTOI	Single-precision floating-point number to signed integer conversion	120	306	
	FTOU	Single-precision floating-point number to unsigned integer conversion	123	306	Supported by the RXv2 and later
	ITOF	Signed integer to single-precision floating-point number conversion	127	307	
	ROUND	Conversion from single-precision floating-point number to signed integer	188	344	
	UTOF	Unsigned integer to single-precision floating-point number conversion	218	359	Supported by the RXv2 and later
Data transfer instructions	BFMOV	Transferring bit-fields	81	280	Supported by the RXv3 and later
	BFMOVZ	Transferring a bit-field and setting the other bits at the destination to zero	82	280	Supported by the RXv3 and later
	MOV	Transferring data	136	313	
	MOVCO	Storing with LI flag clear	139	318	Supported by the RXv2 and later
	MOVLI	Loading with LI flag set	140	318	Supported by the RXv2 and later
	MOVU	Transfer unsigned data	141	319	
	POP	Restoring data from stack to register	166	334	
	POPC	Restoring a control register	167	335	Extended for the RXv2
	POPM	Restoring multiple registers from the stack	168	335	
	PUSH	Saving data on the stack	169	336	
	PUSHC	Saving a control register	170	337	Extended for the RXv2
	PUSHM	Saving multiple registers	171	337	
	REVL	Endian conversion	180	340	
	REVW	Endian conversion	181	340	



List of Instructions (3 / 7)

Instruction Type	Mnemor	nic	Function	Instruction Described in Detail (on Page)	Instruction Code Described in Detail (on Page)	Notes
Data transfer	SCCnd	SCGEU	Condition setting	199	348	
instructions		SCC		199	348	
		SCEQ		199	348	
		SCZ		199	348	
		SCGTU		199	348	
		SCPZ		199	348	
		SCGE		199	348	
		SCGT		199	348	
		SCO		199	348	
		SCLTU		199	348	
		SCNC		199	348	
		SCNE		199	348	
		SCNZ		199	348	
		SCLEU		199	348	
		SCN		199	348	
		SCLE		199	348	
		SCLT		199	348	
		SCNO		199	348	
	STNZ		Transfer with condition	210	354	Extended for the RXv2
	STZ		Transfer with condition	211	355	Extended for the RXv2
	XCHG		Exchanging values	221	360	
Branch	BCnd	BGEU	Relative conditional branch	80	278	
instructions		BC		80	278	
		BEQ		80	278	
		BZ		80	278	
		BGTU		80	278	
		BPZ		80	278	
		BGE		80	278	
		BGT		80	278	
		BO		80	278	
		BLTU		80	278	
		BNC		80	278	
		BNE		80	278	
		BNZ		80	278	
		BLEU		80	278	
		BN		80	278	
		BLE		80	278	
		BLT		80	278	
		BNO		80	278	



List of Instructions (4 / 7)

Instruction Type	Mnemon	ic	Function	Instruction Described in Detail (on Page)	Instruction Code Described in Detail (on Page)	Notes
Branch	BRA		Unconditional relative branch	86	284	
instructions	BSR		Relative subroutine branch	89	287	
	JMP		Unconditional jump	129	308	
	JSR		Jump to a subroutine	130	308	
	RTS		Returning from a subroutine	193	345	
	RTSD		Releasing stack frame and returning from subroutine	194	345	
Bit	BCLR		Clearing a bit	79	276	
manipulation	BMCnd	BMGEU	Conditional bit transfer	83	281	
instructions		BMC		83	281	
		BMEQ		83	281	
		BMZ		83	281	
		BMGTU		83	281	
		BMPZ		83	281	
		BMGE		83	281	
		BMGT		83	281	
		BMO		83	281	
		BMLTU		83	281	
		BMNC		83	281	
		BMNE		83	281	
		BMNZ		83	281	
		BMLEU		83	281	
		BMN		83	281	
		BMLE		83	281	
		BMLT		83	281	
		BMNO		83	281	
	BNOT		Inverting a bit	85	282	
	BSET		Setting a bit	88	285	
	BTST		Testing a bit	90	288	
String	SCMPU		String comparison	201	348	
manipulation instructions	SMOVB		Transferring a string backward	206	353	
1150 000015	SMOVF		Transferring a string forward	207	353	
	SMOVU		Transferring a string	208	353	
	SSTR		Storing a string	209	354	
	SUNTIL		Searching for a string	213	357	
	SWHILE		Searching for a string	215	357	

List of Instructions (5 / 7)

Instruction Type	nction Mnemonic Function		Instruction Described in Detail (on Page)	Instruction Code Described in Detail (on Page)	Notes
System	BRK	Unconditional trap	87	285	
manipulation instructions	CLRPSW	Clear a flag or bit in the PSW	91	290	
	INT	Software interrupt	126	307	
	MVFC	Transfer from a control register	155	326	Extended for the RXv2
	MVTC	Transfer to a control register	159	329	Extended for the RXv2
	MVTIPL (privileged instruction)	Interrupt priority level setting	160	330	
	RTE (privileged instruction)	Return from the exception	191	344	Extended for the RXv2
	RTFI (privileged instruction)	Return from the fast interrupt	192	345	Extended for the RXv2
	SETPSW	Setting a flag or bit in the PSW	202	349	
	WAIT (privileged instruction)	Waiting	220	360	
DSP instructions	EMACA	Extend multiply-accumulate to the accumulator	97	296	Supported by the RXv2 and later
	EMSBA	Extended multiply-subtract to the accumulator	98	296	Supported by the RXv2 and later
	EMULA	Extended multiply to the accumulator	101	298	Supported by the RXv2 and later
	MACHI	Multiply-Accumulate the upper word	131	309	Extended for the RXv2
	MACLH	Multiply-Accumulate the lower word and upper word	132	309	Supported by the RXv2 and later
	MACLO	Multiply-Accumulate the lower word	133	310	Extended for the RXv2
	MSBHI	Multiply-Subtract the upper word	143	320	Supported by the RXv2 and later
	MSBLH	Multiply-Subtract the lower word and upper word	144	320	Supported by the RXv2 and later
	MSBLO	Multiply-Subtract the lower word	145	321	Supported by the RXv2 and later
	MULHI	Multiply the upper word	148	323	Extended for the RXv2
	MULLH	Multiply the lower word and upper word	149	323	Supported by the RXv2 and later
	MULLO	Multiply the lower word	150	324	Extended for the RXv2
	MVFACGU	Move the guard longword from the accumulator	151	324	Supported by the RXv2 and later
	MVFACHI	Move the upper longword from accumulator	152	325	Extended for the RXv2
	MVFACLO	Move the lower longword from the accumulator	153	325	Supported by the RXv2 and later
	MVFACMI	Move the middle-order longword from the accumulator	154	326	Extended for the RXv2
	MVTACGU	Move the guard longword to the accumulator	156	327	Supported by the RXv2 and later



List of Instructions (6 / 7)

Instruction Type	Mnemonic	Function	Instruction Described in Detail (on Page)	Instruction Code Described in Detail (on Page)	Notes	
DSP instructions	MVTACHI	Move the upper longword to the accumulator	157	327	Extended for the RXv2	
	MVTACLO	Move the lower longword to the accumulator	158	328	Extended for the RXv2	
	RACL	Round the accumulator longword	172	338	Supported by the RXv2 and later	
	RACW	Round the accumulator word	174	338	Extended for the RXv2	
	RDACL	Round the accumulator longword	176	339	Supported by the RXv2 and later	
	RDACW	Round the accumulator word	178	339	Supported by the RXv2 and later	
Instructions for	or register bank save	function (optional)				
Instructions for register	RSTR (privileged instruction)	Collective restoration of register values	225	364	Supported by the RXv3 and later	
bank save function	SAVE (privileged instruction)	Collective saving of register values	226	364		
Double-precis	ion floating-point pr	ocessing instructions (optional)			·	
Double- precision	DMOV	Double-precision floating-point transferring data	236	368	Supported by products with the double-	
floating-point data transfer	DPOPM	Restoring multiple double-precision floating-point registers	241	372	precision floating-point coprocessor	
instructions	DPUSHM	Saving multiple double-precision floating-point registers	243	373		
	MVFDC	Transfer from double-precision floating-point control register	262	377		
	MVFDR	Transfer from double-precision floating-point comparison result register	263	377		
	MVTDC	Transfer to double-precision floating-point control register	264	378		
Double- precision	DABS	Double-precision floating-point absolute value	228	366	Supported by products with the double-	
floating-point operation	DADD	Double-precision floating-point addition without carry	229	366	precision floating-point coprocessor	
instructions	DCMPcm	Double-precision floating-point comparison	231	367		
	DDIV	Double-precision floating-point division	234	367		
	DMUL	Double-precision floating-point multiplication	238	371	1	
	DNEG	Double-precision floating-point negate	240	371	1	
	DROUND	Conversion from double-precision floating-point number to signed integer	245	374		
	DSQRT	Double-precision floating-point square root	248	374		



List of Instructions (7 / 7)

Instruction Type	Mnemonic	Function	Instruction Described in Detail (on Page)	Instruction Code Described in Detail (on Page)	Notes
Double- precision	DSUB	Double-precision floating-point subtraction	250	374	Supported by products with the double-
floating-point operation instructions	DTOF	Double-precision floating-point number to single-precision floating- point number conversion	252	375	precision floating-point coprocessor
	DTOI	Double-precision floating-point number to signed integer conversion	255	375	
	DTOU	Double-precision floating-point number to unsigned integer conversion	257	375	
	FTOD	Single-precision floating-point number to double-precision floating- point number conversion	259	376	
	ITOD	Signed integer to double-precision floating-point number conversion	261	376	
	UTOD	Unsigned integer to double- precision floating-point number conversion	265	378	



3.2 List of RXv3 Extended Instructions

For the RXv3 architecture, 4 instructions are added (newly added instructions) and the specifications of 1 instructions are extended (specification extended instructions) from the RXv2 architecture.

3.2.1 RXv3 Newly Added Instructions

 Table 3.1 lists the RXv3 instructions that are newly added compared to the RXv2 instruction set.

Table 3.1 List of Newly Added Instructions

Item	Mnemonic	Function
Data transfer	BFMOV	Transferring bit-fields
instructions	BFMOVZ	Transferring a bit-field and setting the other bits at the destination to zero
Instructions for register bank save function	RSTR (privileged instruction)	Collective restoration of register values
(optional)	SAVE (privileged instruction)	Collective saving of register values



3.2.2 Specification Extended Instructions

 Table 3.2 lists the RXv3 instructions with specifications extended from the RXv2 instruction set.

Table 3.2 List of Specification Extended Instructions

Item	Mnemonic	Overview of Specification Extension
Arithmetic/logic instructions	XOR	Three operands (src, sr2, and dst) are added and (Rs, Rs2, and Rd) can be specified.



3.3 Double-Precision Floating-Point Processing Instructions

 Table 3.3 lists the instructions for double-precision floating-point processing.

Item	Mnemonic	Function
Double-precision	DMOV	Double-precision floating-point transferring data
floating-point data transfer instructions	DPOPM	Restoring multiple double-precision floating-point registers
(optional)	DPUSHM	Saving multiple double-precision floating-point registers
(1)	MVFDC	Transfer from double-precision floating-point control register
	MVFDR	Transfer from double-precision floating-point comparison result register
	MVTDC	Transfer to double-precision floating-point control register
Double-precision	DABS	Double-precision floating-point absolute value
floating-point operation instructions (optional)	DADD	Double-precision floating-point addition without carry
instructions (optional)	DCMPcm	Double-precision floating-point comparison
	DDIV	Double-precision floating-point division
	DMUL	Double-precision floating-point multiplication
	DNEG	Double-precision floating-point negate
	DROUND	Conversion from double-precision floating-point number to signed integer
	DSQRT	Double-precision floating-point square root
	DSUB	Double-precision floating-point subtraction
	DTOF	Double-precision floating-point number to single-precision floating- point number conversion
	DTOI	Double-precision floating-point number to signed integer conversion
	DTOU	Double-precision floating-point number to unsigned integer conversion
	FTOD	Single-precision floating-point number to double-precision floating- point number conversion
	ITOD	Signed integer to double-precision floating-point number conversion
	UTOD	Unsigned integer to double-precision floating-point number conversion

Table 3.3 List of Double-Precision Floating-Point Processing Instructions



3.4 Guide to This Section

This section describes the functionality of each instruction by showing syntax, operation, function, src/dest to be selected, flag change, and description example.

The following shows how to read this section by using an actual page as an example.



(7) Flag Change

Flag	Change	Condition
С	-	
Z	\checkmark	The flag is set when dest is 0 after the operation; otherwise it is cleared.
S	\checkmark	The flag is set when the MSB of dest after the operation is 1; otherwise it is cleared.
0	\checkmark	 (1) The flag is set if dest before the operation was 80000000h; otherwise it is cleared. (2) The flag is set if src before the operation was 80000000h; otherwise it is cleared.

(8) (Instruction Format

	Processing		Operand	Code Size
Syntax	Size	src	dest	(Byte)
(1) ABS dest	L	-	Rd	2
(2) ABS src, dest	L	Rs	Rd	3

(9) Description Example

ABS R2 ABS R1, R2

(1) Mnemonic

Indicates the mnemonic name of the instruction explained on the given page. The center column gives a simple description of the operation and the full name of the instruction.

(2) Instruction Type

Indicates the type of instruction.

(3) Instruction Code

Indicates the page in which instruction code is listed. Refer to this page for instruction code.



(4) Syntax

Indicates the syntax of the instruction using symbols.

(a) Mnemonic

Describes the mnemonic.

(b) Size specifier .size

For data-transfer instructions, some string-manipulation instructions, and the RMPA instruction, a size specifier can be added to the end of the mnemonic. This determines the size of the data to be handled as follows.

- .B Byte (8 bits)
- .W Word (16 bits)
- .L Longword (32 bits)
- .D Double-longword (64 bits)
- (c) Operand src, dest

Describes the operand.

- src Source operand
- dest Destination operand
- Asrc Source operand (accumulator)
- Adest Destination operand (accumulator)

(5) Operation

Describes the operation performed by the instruction. A C-language-style notation is used for the descriptions of operations.

(a) Data type

signed char	Signed byte (8-bit) integer
signed short	Signed word (16-bit) integer
signed long	Signed longword (32-bit) integer
signed long long	Signed long longword (64-bit) integer
unsigned char	Unsigned byte (8-bit) integer
unsigned short	Unsigned word (16-bit) integer
unsigned long	Unsigned longword (32-bit) integer
unsigned long long	Unsigned long longword (64-bit) integer
float	Single-precision floating-point number
double	Double-precision floating-point number

(b) Pseudo-functions

/	
register(n):	Returns register Rn, where n is the register number (n: 0 to 15).
register_num(Rn):	Returns register number n for Rn or, DRn, DCRn.
sqrt(src):	Returns the square root of src.
isNaN(src):	Returns 1 when src is NaN.
DR(n):	Represents the double-precision floating-point data register DRn that has the register number n. (n: 0 to 15)
DCR(n):	Represents the double-precision floating-point control register DCRn that has the register number n. (n: 0 to 3)
bank(n):	Represents the save register bank that has the bank number n.
) Special notation	

(c) Special notation Rn[i+7:i]: Indicates the unsigned byte integer for bits (i + 7) to i of Rn. (n: 0 to 15, i: 24, 16, 8, or 0) Rm:Rn: Indicates the virtual 64-bit register for two connected registers. (m, n: 0 to 15. Rm is allocated to bits 63 to 32, Rn to bits 31 to 0.)

RENESAS

Rl:Rm:Rn:	Indicates the virtual 96-bit register for three connected registers.
	(l, m, n: 0 to 15. Rl is allocated to bits 95 to 64, Rm to bits 63 to 32, and Rn to
	bits 31 to 0.)
{byte3, byte2, byte1, byte0}:	Indicates the unsigned longword integer for four connected unsigned byte
	integers.
{ R1, R2,, ACC1}:	Represents the set of registers enumerated within "{}".

(6) Function

Explains the function of the instruction and precautions to be taken when using it.

(7) Flag Change

Indicates changes in the states of flags (O, S, Z, and C) in the PSW.

For single-precision floating-point operation instructions, changes in the states of flags (FX, FU, FZ, FO, FV, CE, CX, CU, CZ, CO, and CV) in the FPSW are also indicated.

For double-precision floating-point operation instructions, changes in the states of flags (DFX, DFU, DFZ, DFO, DFV, DCE, DCX, DCU, DCZ, DCO, and DCV) in the DPSW are also indicated.

The symbols in the table mean the following:

- -: The flag does not change.
- \checkmark : The flag changes depending on condition.

(8) Instruction Format

Indicates the instruction format.

Instruction Format

		Processing	Ope	rand		Code Size
()	Syntax	Size	src	src2	dest	(Byte)
(a)	(i) AND src, dest	Ĺ	#UIMM:4	-	(Rd)	2
		L	#81MM:8	-	Rd	3
(d)		L	#SIMM:16	-	Rd	4
(u)		L	#SIMM:24	-	Rd	5
			*MMM:32	-	Rd	6
(f)		-(<u> </u>)	Rs	-	Rd	2
		ų—	[Rs].memex	-	Rd	2 (memex == "UB") 3 (memex != "UB")
(e)		L	dsp:8[Rs].memex*	-	Rd	3 (memex == "UB") 4 (memex != "UB")
		L	dsp:16[Rs].momex*	-	Rd	4 (memex == "UB") 5 (memex != "UB")
	(2) AND src, src2, dest	L	Rs	Rs2	Rd	3

Instruction Format

	Processing	Operand		Code Size
Syntax	Size	src	_dest*	(Byte)
MVTC src, dest	L	#SIMM:8	Rx	4
	L	#SIMM:16	Rx	5
	L	#SIMM.24	Rx	6
	L	#IMM:32	Rx	7
	L	Rs	Rx	3
		Syntax Size	MVTC src, dest L #SIMM:8 L #SIMM:16 L #SIMM:24 L #IMM:32 L #IMM:32	Syntax Size src dest [°] MVTC src, dest L #SIMM:8 Rx L #SIMM:16 Rx L #SIMM:24 Rx L #IMM:32 Rx

Instruction Format

		Operand	Code Size
	Syntax	dest	(Byte)
(c)	SETPSW dost	(flag)	2



(a) Registers

Rs, Rs2, Rd, Rd2, Ri, and Rb mean that R0 to R15 are specifiable unless stated otherwise. A0 and A1 are specifiable as the accumulators for DSP instructions. DRs, DRs2, DRd, and DRd2 for the double-precision floating-point processing instructions are specifiable from

among DR0 to DR15. DRLs and DRLd are specifiable from among DRL0 to DRL15. DRHs and DRHd are specifiable from among DRH0 to DRH15.

(b) Control registers

Rx indicates that the PC, ISP, USP, INTB, PSW, BPC, BPSW, FINTV, FPSW, and EXTB are selectable. The PC is only selectable as the src operand of MVFC and PUSHC instructions.

DCRs, DCRs2, DCRd, and DCRd2 for the double-precision floating-point processing instructions are specifiable from among DPSW, DCMR, DECNT, and DEPC.

(c) Flag and bit

"flag" indicates that a bit (U or I) or a flag (O, S, Z, or C) in the PSW is specifiable.

(d) Immediate value

#IMM:n, #UIMM:n, and #SIMM:n indicate n-bit immediate values. When extension is necessary, UIMM specifies zero extension and SIMM specifies sign extension.

(e) Size extension specifier (.memex) appended to a memory operand

.memex indicates the size of an operand in memory and the form of extension. Each instruction with a sizeextension specifier is expanded accordingly and then executed at the corresponding processing size.

memex	Size	Extension
В	Byte	Sign extension
UB	Byte	Zero extension
W	Word	Sign extension
UW	Word	Zero extension
L	Longword	None

If the extension specifier is omitted, byte size is assumed for bit-manipulation instructions and longword size is assumed for other instructions.

(f) Processing size

The processing size indicates the size for transfer or calculation within the CPU.

(9) Description Example

Shows a description example for the instruction.



The following explains the syntax of BCnd, BRA, and BSR instructions by using the BRA instruction as an actual example.



Unconditional relative branch



Branch instruction Instruction Code Page: 285

Function

This instruction executes a relative branch to destination address specified by src.

Flag Change

This instruction does not affect the states of flags.

Instruction Format

			Code Size (Byte)	
Syntax	Length	src Range of pcdsp/Rs		
BRA(.length) src	S	pcdsp:3	$3 \le pcdsp \le 10$	1
	В	pcdsp:8	–128 ≤ pcdsp ≤ 127	2
	W	pcdsp:16	–32768 ≤ pcdsp ≤ 32767	3
	A	pcdsp:24	-8388608 ≤ pcdsp ≤ 8388607	4
	L	Rs	–2147483648 ≤ Rs ≤ 2147483647	2

Description Example

BRA label1 BRA.A label2 BRA R1 BRA.L R2

Note: For the RX Family assembler manufactured by Renesas Electronics Corp., enter a destination address specified by a label or an effective address as the displacement value (pcdsp:3, pcdsp:8, pcdsp:16, pcdsp:24). The value of the specified address minus the address where the instruction is allocated will be stored in the pcdsp section of the instruction.

Description Example

BRA label BRA 1000h

(4) Syntax

Indicates the syntax of the instruction using symbols.

(a) Mnemonic

Describes the mnemonic.

(b) Branch distance specifier .length

For branch or jump instructions, a branch distance specifier can be added to the end of the mnemonic. This determines the number of bits to be used to represent the relative distance value for the branch.

- .S 3-bit PC forward relative specification. Valid values are 3 to 10.
- .B 8-bit PC relative specification. Valid values are -128 to 127.
- .W 16-bit PC relative specification. Valid values are –32768 to 32767.
- .A 24-bit PC relative specification. Valid values are -8388608 to 8388607.
- .L 32-bit PC relative specification. Valid values are -2147483648 to 2147483647.



3.5 Instructions in Detail

The RXv3 instructions are described in detail in this section.

3.5.1 Standard provided instructions

The following pages give details of the standard provided instructions.


ABS

Absolute value



Page: 270

Syntax

- (1) ABS dest
- (2) ABS src, dest

Operation

```
    (1) if (dest < 0)
dest = -dest;
    (2) if (src < 0)
dest = -src;
else
dest = src;
```

Function

- (1) This instruction takes the absolute value of dest and places the result in dest.
- (2) This instruction takes the absolute value of src and places the result in dest.

Flag Change

Flag	Change	Condition
С	-	
Z	\checkmark	The flag is set when dest is 0 after the operation; otherwise it is cleared.
S	\checkmark	The flag is set when the MSB of dest after the operation is 1; otherwise it is cleared.
0	\checkmark	 (1) The flag is set if dest before the operation was 80000000h; otherwise it is cleared. (2) The flag is set if src before the operation was 80000000h; otherwise it is cleared.

Instruction Format

		Processing		Operand	Code Size
Syntax		Size	src	dest	(Byte)
(1) ABS	dest	L	-	Rd	2
(2) ABS	src, dest	L	Rs	Rd	3

Description Example

ABS R2 ABS R1, R2 Arithmetic/logic instruction



ADC

Addition with carry



Syntax

ADC src, dest

Arithmetic/logic instruction Instruction Code Page: 271

Operation

dest = dest + src + C;

Function

• This instruction adds dest, src, and the C flag and places the result in dest.

Flag Change

Flag	Change	Condition
С	\checkmark	The flag is set if an unsigned operation produces an overflow; otherwise it is cleared.
Z	\checkmark	The flag is set if dest is 0 after the operation; otherwise it is cleared.
S	\checkmark	The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared.
0	\checkmark	The flag is set if a signed operation produces an overflow; otherwise it is cleared.

Instruction Format

	Processing		Code Size	
Syntax	Size	src	dest	(Byte)
ADC src, dest	L	#SIMM:8	Rd	4
	L	#SIMM:16	Rd	5
	L	#SIMM:24	Rd	6
	L	#IMM:32	Rd	7
	L	Rs	Rd	3
	L	[Rs].L	Rd	4
	L	dsp:8[Rs].L [*]	Rd	5
	L	dsp:16[Rs].L [*]	Rd	6

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 4) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 1020 (255 × 24) can be specified; with dsp:16, values from 0 to 262140 (65535 × 4) can be specified. The value divided by 4 will be stored in the instruction code.

Description Example

ADC #127, R2 ADC R1, R2 ADC [R1], R2



Arithmetic/logic instruction

ADD

Addition without carry



Instruction Code

Page: 272

Syntax

- (1) ADD src, dest
- (2) ADD src, src2, dest

Operation

- (1) dest = dest + src;
- (2) dest = src + src2;

Function

- (1) This instruction adds dest and src and places the result in dest.
- (2) This instruction adds src and src2 and places the result in dest.

Flag Change

Flag	Change	Condition
С	\checkmark	The flag is set if an unsigned operation produces an overflow; otherwise it is cleared.
Z	\checkmark	The flag is set if dest is 0 after the operation; otherwise it is cleared.
S	\checkmark	The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared.
0	\checkmark	The flag is set if a signed operation produces an overflow; otherwise it is cleared.

Instruction Format

		Processing	Ope	Operand			
Syntax		Size	src	src2	dest	Code Size (Byte)	
(1) ADD	src, dest	L	#UIMM:4	-	Rd	2	
		L	#SIMM:8	-	Rd	3	
		L	#SIMM:16	-	Rd	4	
		L	#SIMM:24	-	Rd	5	
		L	#IMM:32	-	Rd	6	
		L	Rs	-	Rd	2	
		L	[Rs].memex	-	Rd	2 (memex == "UB") 3 (memex != "UB")	
		L	dsp:8[Rs].memex [*]	-	Rd	3 (memex == "UB") 4 (memex != "UB")	
		L	dsp:16[Rs].memex [*]	-	Rd	4 (memex == "UB") 5 (memex != "UB")	
(2) ADD	src, src2, dest	L	#SIMM:8	Rs	Rd	3	
		L	#SIMM:16	Rs	Rd	4	
		L	#SIMM:24	Rs	Rd	5	
		L	#IMM:32	Rs	Rd	6	
		L	Rs	Rs2	Rd	3	

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 510 (255 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 1020 (255 × 4) when the specifier is .L. With dsp:16, values from 0 to 131070 (65535 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 262140 (65535 × 4) when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.

Description Example

ADD #15, R2
ADD R1, R2
ADD [R1], R2
ADD [R1].UB, R2
ADD #127, R1, R2
ADD R1, R2, R3



Arithmetic/logic instruction

AND

Logical AND



Instruction Code

Page: 274

Syntax

- (1) AND src, dest
- (2) AND src, src2, dest

Operation

- (1) dest = dest & src;
- (2) dest = src & src2;

Function

- (1) This instruction logically ANDs dest and src and places the result in dest.
- (2) This instruction logically ANDs src and src2 and places the result in dest.

Flag Change

Flag	Change	Condition
С	-	
Z	\checkmark	The flag is set if dest is 0 after the operation; otherwise it is cleared.
S	\checkmark	The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared.
0	_	

Instruction Format

	Processing	Ope			
Syntax	Size	src	src2	dest	Code Size (Byte)
(1) AND src, dest	L	#UIMM:4	-	Rd	2
	L	#SIMM:8	-	Rd	3
	L	#SIMM:16	-	Rd	4
	L	#SIMM:24	-	Rd	5
	L	#IMM:32	-	Rd	6
	L	Rs	-	Rd	2
	L	[Rs].memex	-	Rd	2 (memex == "UB") 3 (memex != "UB")
	L	dsp:8[Rs].memex [*]	-	Rd	3 (memex == "UB") 4 (memex != "UB")
	L	dsp:16[Rs].memex [*]	-	Rd	4 (memex == "UB") 5 (memex != "UB")
(2) AND src, src2, dest	L	Rs	Rs2	Rd	3

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 510 (255 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 1020 (255 × 4) when the specifier is .L. With dsp:16, values from 0 to 131070 (65535 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 262140 (65535 × 4) when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.

R01US0316EJ0100 Rev.1.00 Nov 20, 2018



Description Example

AND #15, R2
AND R1, R2
AND [R1], R2
AND [R1].UW, R2
AND R1, R2, R3



BCLR

Clearing a bit

BCLR

Syntax

BCLR src, dest

Operation

- When dest is a memory location: unsigned char dest; dest &= ~(1 << (src & 7));
- When dest is a register: register unsigned long dest; dest &= ~(1 << (src & 31));

Function

- This instruction clears the bit of dest, which is specified by src.
- The immediate value given as src is the number (position) of the bit. The range for IMM:3 operands is 0 ≤ IMM:3 ≤ 7. The range for IMM:5 is 0 ≤ IMM:5 ≤ 31.

Flag Change

• This instruction does not affect the states of flags.

Instruction Format

	Processing		Operand			
Syntax	Size	src	dest	(Byte)		
(1) BCLR src, dest	В	#IMM:3	[Rd].B	2		
	В	#IMM:3	dsp:8[Rd].B	3		
	В	#IMM:3	dsp:16[Rd].B	4		
	В	Rs	[Rd].B	3		
	В	Rs	dsp:8[Rd].B	4		
	В	Rs	dsp:16[Rd].B	5		
(2) BCLR src, dest	L	#IMM:5	Rd	2		
	L	Rs	Rd	3		

Description Example

 BCLR
 #7, [R2]

 BCLR
 R1, [R2]

 BCLR
 #31, R2

 BCLR
 R1, R2





BCnd

Relative conditional branch

BCnd

Instruction Code Page: 278

Branch instruction

Syntax

BCnd(.length) src

Operation

if (*Cnd*) PC = PC + src;

Function

- This instruction makes the flow of relative branch to the location indicated by src when the condition specified by *Cnd* is true; if the condition is false, branching does not proceed.
- The following table lists the types of B*Cnd*.

BCnd		Condition	Expression	BCnd		Condition	Expression
BGEU, BC	C == 1	Equal to or greater than, C flag is 1	/ ≤	BLTU, BNC	C == 0	Less than/ C flag is 0	>
BEQ, BZ	Z == 1	Equal to/Z flag is 1	=	BNE, BNZ	Z == 0	Not equal to/Z flag is 0	¥
BGTU	(C & ~Z) == 1	Greater than	<	BLEU	(C & ~Z) == 0) Equal to or less than	≥
BPZ	S == 0	Positive or zero	0 ≤	BN	S == 1	Negative	0 >
BGE	(S ^ O) == 0	Equal to or greater than as signed integer	5	BLE	((S ^ O) Z) == 1	Equal to or less than as signed integer	2
BGT	((S ^ O) Z) == 0	Greater than as signed integer	<	BLT	(S ^ O) == 1	Less than as signed integer	>
BO	0 == 1	O flag is 1		BNO	O == 0	O flag is 0	

Flag Change

• This instruction does not affect the states of flags.

Instruction Format

			Code Size		
Syntax	Length	src	Range of pcdsp	(Byte)	
(1) BEQ.S src	S	pcdsp:3	3 ≤ pcdsp ≤ 10	1	
(2) BNE.S src	S	pcdsp:3	3 ≤ pcdsp ≤ 10	1	
(3) BCnd.B src	В	pcdsp:8	–128 ≤ pcdsp ≤ 127	2	
(4) BEQ.W src	W	pcdsp:16	–32768 ≤ pcdsp ≤ 32767	3	
(5) BNE.W src	W	pcdsp:16	–32768 ≤ pcdsp ≤ 32767	3	

Description Example

BC label1

BC.B label2

Note: For the RX Family assembler manufactured by Renesas Electronics Corp., enter a destination address specified by a label or an effective address as the displacement value (pcdsp:3, pcdsp:8, pcdsp:16). The value of the specified address minus the address where the instruction is allocated will be stored in the pcdsp section of the instruction.

Description Example

BC label

BC 1000h



BFMOV

Transferring bit-fields

BFMOV Data transfer instruction

> Instruction Code Page: 280

Syntax

BFMOV slsb, dlsb, width, src, dest

Operation

unsigned long tmp1, tmp2; tmp1 = (0FFFFFFFh >> (32-width)) << dlsb; tmp2 = (src >> slsb) << dlsb; dest = (tmp2 & tmp1) | (dest & ~tmp1);

Function

- The number of bits specified by width from the bit position slsb at the location src are transferred to the number of bits specified by width from the bit position dlsb at the location dest. The values of the rest of the bits at dest are retained.
- The range of slsb is $0 \le \text{slsb} \le 31$, the range of dlsb is $0 \le \text{dlsb} \le 31$, and the range of width is $1 \le \text{width} \le 31$.
- If (slsb + width) > 32 and (dlsb + width) > 32, then dest becomes undefined.



Flag Change

• This instruction does not affect the states of flags.

Instruction Format

		Processing		Operand				
Syntax		Size	slsb	dlsb	width	src	dest	(Byte)
BFMOV	slsb, dlsb, width, src, dest	L	#IMM:5	#IMM:5	#IMM:5	Rs	Rd	5

Description Example

BFMOV #5, #10, #3, R1, R2



BFMOVZ

Transferring a bit-field and setting the other bits at the destination to zero

BFMOVZ

Data transfer instruction Instruction Code Page: 280

Syntax

BFMOVZ slsb, dlsb, width, src, dest

Operation

unsigned long tmp1, tmp2; tmp1 = (0FFFFFFFh >> (32-width)) << dlsb; tmp2 = (src >> slsb) << dlsb; dest = (tmp2 & tmp1);

Function

- The number of bits specified by width from the bit position slsb at the location src are transferred to the number of bits specified by width from the bit position dlsb at the location dest. The rest of the bits at dest become 0.
- The range of slsb is $0 \le \text{slsb} \le 31$, the range of dlsb is $0 \le \text{dlsb} \le 31$, and the range of width is $1 \le \text{width} \le 31$.
- If (slsb + width) > 32 and (dlsb + width) > 32, then dest becomes undefined.



Flag Change

• This instruction does not affect the states of flags.

Instruction Format

		Processing			Operanc	I		Code Size
Syntax		Size	slsb	dlsb	width	src	dest	(Byte)
BFMOVZ	slsb, dlsb, width, src, dest	L	#IMM:5	#IMM:5	#IMM:5	Rs	Rd	5

Description Example

BFMOVZ #5, #10, #3, R1, R2



BMCnd

Syntax

BMCnd src, dest

Operation

- (1) When dest is a memory location: unsigned char dest; if (*Cnd*) dest |= (1 << (src & 7)); else dest &= ~(1 << (src & 7));

- When dest is a register: register unsigned long dest; if (*Cnd*) dest |= (1 << (src & 31)); else dest &= ~(1 << (src & 31));

Function

• This instruction moves the truth-value of the condition specified by *Cnd* to the bit of dest, which is specified by src; that is, 1 or 0 is transferred to the bit if the condition is true or false, respectively.

Conditional bit transfer

• The following table lists the types of BM*Cnd*.

BM <i>Cnd</i>		Condition	Expression	BMCnd		Condition	Expression
BMGEU, BMC	C == 1	Equal to or greater than/ C flag is 1	′≤	BMLTU, BMNC	C == 0	Less than/ C flag is 0	>
BMEQ, BMZ	Z == 1	Equal to/Z flag is 1	=	BMNE, BMNZ	Z == 0	Not equal to/Z flag is 0	¥
BMGTU	(C & ~Z) == 1	Greater than	<	BMLEU	(C & ~Z) == 0	Equal to or less than	2
BMPZ	S == 0	Positive or zero	0 ≤	BMN	S == 1	Negative	0 >
BMGE	(S ^ O) == 0	Equal to or greater than as signed integer	5	BMLE	((S ^ O) Z) == 1	Equal to or less than as signed integer	2
BMGT	((S ^ O) Z) == 0	Greater than as signed integer	<	BMLT	(S ^ O) == 1	Less than as signed integer	>
BMO	O == 1	O flag is 1		BMNO	O == 0	O flag is 0	

• The immediate value given as src is the number (position) of the bit. The range for IMM:3 operands is 0 ≤ IMM:3 ≤ 7. The range for IMM:5 is 0 ≤ IMM:5 ≤ 31.

Flag Change

• This instruction does not affect the states of flags.



BMCnd

Bit manipulation instruction Instruction Code Page: 281

Instruction Format

	Processing		Code Size	
Syntax	Size	src	dest	(Byte)
(1) BMCnd src, dest	В	#IMM:3	[Rd].B	3
	В	#IMM:3	dsp:8[Rd].B	4
	В	#IMM:3	dsp:16[Rd].B	5
(2) BMCnd src, dest	L	#IMM:5	Rd	3

Description Example

BMC #7, [R2] BMZ #31, R2



Bit manipulation instruction

BNOT

Inverting a bit

BNOT

Instruction Code Page: 282

Syntax

BNOT src, dest

Operation

- When dest is a memory location: unsigned char dest; dest ^= (1 << (src & 7));
- When dest is a register: register unsigned long dest; dest ^= (1 << (src & 31));

Function

- This instruction inverts the value of the bit of dest, which is specified by src, and places the result into the specified bit.
- The immediate value given as src is the number (position) of the bit. The range for IMM:3 operands is $0 \le IMM:3 \le 7$. The range for IMM:5 is $0 \le IMM:5 \le 31$.

Flag Change

• This instruction does not affect the states of flags.

Instruction Format

		Processing		Code Size	
Syntax	Size		src	dest	(Byte)
(1) BNOT sro	c, dest	В	#IMM:3	[Rd].B	3
		В	#IMM:3	dsp:8[Rd].B	4
		В	#IMM:3	dsp:16[Rd].B	5
		В	Rs	[Rd].B	3
		В	Rs	dsp:8[Rd].B	4
		В	Rs	dsp:16[Rd].B	5
(2) BNOT sro	c, dest	L	#IMM:5	Rd	3
		L	Rs	Rd	3

Description Example

BNOT	#7, [R2]
BNOT	R1, [R2]
BNOT	#31, R2
BNOT	R1, R2



BRA

Unconditional relative branch

BRA

Syntax

BRA(.length) src

Branch instruction Instruction Code Page: 284

Operation

PC = PC + src;

Function

• This instruction executes a relative branch to destination address specified by src.

Flag Change

• This instruction does not affect the states of flags.

Instruction Format

			Code Size	
Syntax	Length	src	Range of pcdsp/Rs	(Byte)
BRA(.length) src	S	pcdsp:3	3 ≤ pcdsp ≤ 10	1
	В	pcdsp:8	–128 ≤ pcdsp ≤ 127	2
	W	pcdsp:16	–32768 ≤ pcdsp ≤ 32767	3
	A	pcdsp:24	-8388608 ≤ pcdsp ≤ 8388607	4
	L	Rs	–2147483648 ≤ Rs ≤ 2147483647	2

Description Example

BRA label1 BRA.A label2 BRA R1 BRA.L R2

Note: For the RX Family assembler manufactured by Renesas Electronics Corp., enter a destination address specified by a label or an effective address as the displacement value (pcdsp:3, pcdsp:8, pcdsp:16, pcdsp:24). The value of the specified address minus the address where the instruction is allocated will be stored in the pcdsp section of the instruction.

Description Example

BRA label BRA 1000h



BRK

Syntax

BRK

Operation

tmp0 = PSW;U = 0;I = 0;PM = 0; tmp1 = PC + 1;PC = *IntBase; SP = SP - 4; *SP = tmp0; SP = SP - 4;*SP = tmp1;

Function

- This instruction generates an unconditional trap of number 0.
- This instruction causes a transition to supervisor mode and clears the PM bit in the PSW. •

Unconditional trap

- This instruction clears the U and I bits in the PSW.
- The address of the instruction next to the executed BRK instruction is saved.

Flag Change

- This instruction does not affect the states of flags.
- The state of the PSW before execution of this instruction is preserved on the stack.

Instruction Format

Syntax	Code Size (Byte)
BRK	1

Description Example

BRK

Nov 20, 2018





BRK

System manipulation instruction Instruction Code Page: 285

BSET

Setting a bit



Syntax

BSET src, dest

Operation

- When dest is a memory location: unsigned char dest; dest |= (1 << (src & 7));
- When dest is a register: register unsigned long dest; dest |= (1 << (src & 31));

Function

- This instruction sets the bit of dest, which is specified by src.
- The immediate value given as src is the number (position) of the bit. The range for IMM:3 operands is $0 \le IMM:3 \le 7$. The range for IMM:5 is $0 \le IMM:5 \le 31$.

Flag Change

• This instruction does not affect the states of flags.

Instruction Format

		Processing		Code Size	
Syntax		Size	src	dest	(Byte)
(1) BSET	src, dest	В	#IMM:3	[Rd].B	2
		В	#IMM:3	dsp:8[Rd].B	3
		В	#IMM:3	dsp:16[Rd].B	4
		В	Rs	[Rd].B	3
		В	Rs	dsp:8[Rd].B	4
		В	Rs	dsp:16[Rd].B	5
(2) BSET	src, dest	L	#IMM:5	Rd	2
		L	Rs	Rd	3

Description Example

BSET	#7, [R2]
BSET	R1, [R2]
BSET	#31, R2
BSET	R1, R2

Bit manipulation instruction Instruction Code Page: 285



BSR

Relative subroutine branch

Syntax

BSR(.length) src

Operation

SP = SP - 4; *SP = (PC + n) *; PC = PC + src;

Note: * (PC + n) is the address of the instruction following the BSR instruction. "n" indicates the code size. For details, refer to "Instruction Format".

Function

• This instruction executes a relative branch to destination address specified by src.

Flag Change

• This instruction does not affect the states of flags.

Instruction Format

			Code Size	
Syntax	Length	src	Range of pcdsp/Rs	(Byte)
BSR(.length) src	W	pcdsp:16	–32768 ≤ pcdsp ≤ 32767	3
	A	pcdsp:24	–8388608 ≤ pcdsp ≤ 8388607	4
	L	Rs	–2147483648 ≤ Rs ≤ 2147483647	2

Description Example

BSR label1 BSR.A label2 BSR R1 BSR.L R2

Note: For the RX Family assembler manufactured by Renesas Electronics Corp., enter a destination address specified by a label or an effective address as the displacement value (pcdsp:16, pcdsp:24). The value of the specified address minus the address where the instruction is allocated will be stored in the pcdsp section of the instruction.

Description Example

BSR label BSR 1000h Branch instruction Instruction Code Page: 287

BSR



Bit manipulation instruction

BTST

Testing a bit

BTST

Instruction Code Page: 288

Syntax

BTST src, src2

Operation

- (1) When src2 is a memory location: unsigned char src2;
 Z = ~((src2 >> (src & 7)) & 1);
 C = ((src2 >> (src & 7)) & 1);
- When src2 is a register: register unsigned long src2; Z = ~((src2 >> (src & 31)) & 1); C = ((src2 >> (src & 31)) & 1);

Function

- This instruction moves the inverse of the value of the bit of scr2, which is specified by src, to the Z flag and the value of the bit of scr2, which is specified by src, to the C flag.
- The immediate value given as src is the number (position) of the bit. The range for IMM:3 operands is $0 \le IMM:3 \le 7$. The range for IMM:5 is $0 \le IMM:5 \le 31$.

Flag Change

Flag	Change	Condition
С	\checkmark	The flag is set if the specified bit is 1; otherwise it is cleared.
Z	\checkmark	The flag is set if the specified bit is 0; otherwise it is cleared.
S	-	
0	-	

Instruction Format

		Processing		Code Size	
Syntax		Size	src	src2	(Byte)
(1) BTST	src, src2	В	#IMM:3	[Rs].B	2
		В	#IMM:3	dsp:8[Rs].B	3
		В	#IMM:3	dsp:16[Rs].B	4
		В	Rs	[Rs2].B	3
		В	Rs	dsp:8[Rs2].B	4
		В	Rs	dsp:16[Rs2].B	5
(2) BTST	src, src2	L	#IMM:5	Rs	2
		L	Rs	Rs2	3

Description Example

 BTST
 #7, [R2]

 BTST
 R1, [R2]

 BTST
 #31, R2

 BTST
 R1, R2



CLRPSW

Clear a flag or bit in the PSW



Syntax

CLRPSW dest

System manipulation instruction

Instruction Code Page: 290

Operation

dest = 0;

Function

- This instruction clears the O, S, Z, or C flag, which is specified by dest, or the U or I bit.
- In user mode, writing to the U or I bit is ignored. In supervisor mode, all flags and bits can be written to.

Flag Change

Change	Condition
*	
*	
*	
*	
	* * *

Note: * The specified flag becomes 0.

Instruction Format

	Operand	
Syntax	dest	Code Size (Byte)
CLRPSW dest	flag	2

Description Example

CLRPSW C CLRPSW Z



Arithmetic/logic instruction

CMP

Comparison



Instruction Code

Page: 291

Syntax

CMP src, src2

Operation

src2 - src;

Function

• This instruction changes the states of flags in the PSW to reflect the result of subtracting src from src2.

Flag Change

Flag	Change	Condition
С	\checkmark	The flag is set if an unsigned operation does not produce an overflow; otherwise it is cleared.
Z	\checkmark	The flag is set if the result of the operation is 0; otherwise it is cleared.
S	\checkmark	The flag is set if the MSB of the result of the operation is 1; otherwise it is cleared.
0	\checkmark	The flag is set if a signed operation produces an overflow; otherwise it is cleared.

Instruction Format

	Processing Ope		rand	
Syntax	Size	src	src2	Code Size (Byte)
CMP src, src2	L	#UIMM:4	Rs	2
	L	#UIMM:8 ^{*1}	Rs	3
	L	#SIMM:8 ^{*1}	Rs	3
	L	#SIMM:16	Rs	4
	L	#SIMM:24	Rs	5
	L	#IMM:32	Rs	6
	L	Rs	Rs2	2
	L	[Rs].memex	Rs2	2 (memex == "UB") 3 (memex != "UB")
	L	dsp:8[Rs].memex ^{*2}	Rs2	3 (memex == "UB") 4 (memex != "UB")
	L	dsp:16[Rs].memex ^{*2}	Rs2	4 (memex == "UB") 5 (memex != "UB")

Note: 1. Values from 0 to 127 are always specified as the instruction code for zero extension.

Note: 2. For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 510 (255 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 1020 (255 × 4) when the specifier is .L. With dsp:16, values from 0 to 131070 (65535 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 262140 (65535 × 4) when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.

Description Example

CMP	#7, R2
CMP	R1, R2
CMP	[R1], R2

Nov 20, 2018



Arithmetic/logic instruction

DIV

Signed division



Page: 293

Instruction Code

Syntax

DIV src, dest

Operation

dest = dest / src;

Function

- This instruction divides dest by src as signed values and places the quotient in dest. The quotient is rounded towards 0.
- The calculation is performed in 32 bits and the result is placed in 32 bits.
- The value of dest is undefined when the divisor (src) is 0 or when overflow is generated after the operation.

Flag Change

Flag	Change	Condition
С	-	
Z	-	
S	-	
0	\checkmark	This flag is set if the divisor (src) is 0 or the calculation is -2147483648 / -1; otherwise it is cleared.

Instruction Format

	Processing Opera		nd	
Syntax	Size	src	dest	Code Size (Byte)
DIV src, dest	L	#SIMM:8	Rd	4
	L	#SIMM:16	Rd	5
	L	#SIMM:24	Rd	6
	L	#IMM:32	Rd	7
	L	Rs	Rd	3
	L	[Rs].memex	Rd	3 (memex == "UB") 4 (memex != "UB")
	L	dsp:8[Rs].memex [*]	Rd	4 (memex == "UB") 5 (memex != "UB")
	L	dsp:16[Rs].memex [*]	Rd	5 (memex == "UB") 6 (memex != "UB")

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 510 (255 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 1020 (255 × 4) when the specifier is .L. With dsp:16, values from 0 to 131070 (65535 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 262140 (65535 × 4) when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.



Description Example

 DIV
 #10, R2

 DIV
 R1, R2

 DIV
 [R1], R2

 DIV
 3[R1].B, R2



Arithmetic/logic instruction

DIVU

Unsigned division



Instruction Code Page: 295

Syntax

DIVU src, dest

Operation

dest = dest / src;

Function

- This instruction divides dest by src as unsigned values and places the quotient in dest. The quotient is rounded towards 0.
- The calculation is performed in 32 bits and the result is placed in 32 bits.
- The value of dest is undefined when the divisor (src) is 0.

Flag Change

Flag	Change	Condition
С	-	
Z	-	
S	-	
0	\checkmark	The flag is set if the divisor (src) is 0; otherwise it is cleared.

Instruction Format

	Processing	Opera	nd	Code Size (Byte)
Syntax	Size	src	dest	
DIVU src, dest	L	#SIMM:8	Rd	4
	L	#SIMM:16	Rd	5
	L	#SIMM:24	Rd	6
	L	#IMM:32	Rd	7
	L	Rs	Rd	3
	L	[Rs].memex	Rd	3 (memex == "UB") 4 (memex != "UB")
	L	dsp:8[Rs].memex [*]	Rd	4 (memex == "UB") 5 (memex != "UB")
	L	dsp:16[Rs].memex [*]	Rd	5 (memex == "UB") 6 (memex != "UB")

For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value Note: * multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 510 (255×2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 1020 (255 × 4) when the specifier is .L. With dsp:16, values from 0 to 131070 (65535×2) can be specified when the size extension specifier is .W or .UW, or values from 0 to $262140 (65535 \times 4)$ when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.



Description Example

DIVU #10, R2DIVU R1, R2DIVU [R1], R2DIVU 3[R1].UB, R2



EMACA

Extend multiply-accumulate to the accumulator

EMACA

DSP instruction Instruction Code Page: 296

Syntax

EMACA src, src2, Adest

Operation

signed 72bit tmp; tmp = (signed long) src * (signed long) src2; Adest = Adest + tmp;

Function

• This instruction multiplies src by src2, and adds the result to the value in the accumulator (ACC). The result of addition is stored in ACC. src and src2 are treated as signed integers.



Flag Change

• This instruction does not affect the states of flags.

Instruction Format

		Opera	nd	
Syntax	src	src2	Adest	Code Size (Byte)
EMACA src, src2, Adest	Rs	Rs2	A0, A1	3

Description Example

EMACA R1, R2, A1



EMSBA

Extended multiply-subtract to the accumulator

Syntax

EMSBA src, src2, Adest

DSP instruction Instruction Code Page: 296

EMSBA

Operation

signed 72bit tmp; tmp = (signed long) src * (signed long) src2; Adest = Adest - tmp;

Function

• This instruction multiplies src by src2, and subtracts the result to the value in the accumulator (ACC). The result of subtraction is stored in ACC. src and src2 are treated as signed integers.



Flag Change

• This instruction does not affect the states of flags.

Instruction Format

		Opera	nd	
Syntax	src	src2	Adest	Code Size (Byte)
EMSBA src, src2, Adest	Rs	Rs2	A0, A1	3

Description Example

EMSBA R1, R2, A1



EMUL

Signed multiplication



Syntax

EMUL src, dest

Arithmetic/logic instruction Instruction Code Page: 297

Operation

dest2:dest = dest * src;

Function

- This instruction multiplies dest by src, treating both as signed values.
- The calculation is performed on src and dest as 32-bit operands to obtain a 64-bit result, which is placed in the register pair, dest2:dest (R(n+1):Rn).
- Any of the 15 general-purpose registers (Rn (n = 0 to 14)) is specifiable for dest.
- Note: The accumulator (ACC0) is used to perform the function. The value of ACC0 after executing the instruction is undefined.

Register Specified for dest	Registers Used for 64-Bit Extension		
R0	R1:R0		
R1	R2:R1		
R2	R3:R2		
R3	R4:R3		
R4	R5:R4		
R5	R6:R5		
R6	R7:R6		
R7	R8:R7		
R8	R9:R8		
R9	R10:R9		
R10	R11:R10		
R11	R12:R11		
R12	R13:R12		
R13	R14:R13		
R14	R15:R14		

Flag Change

• This instruction does not affect the states of flags.



Instruction Format

	Processing	Ορε	Code Size	
Syntax	Size	src	dest	(Byte)
EMUL src, dest	L	#SIMM:8	Rd (Rd = R0 to R14)	4
	L	#SIMM:16	Rd (Rd = R0 to R14)	5
	L	#SIMM:24	Rd (Rd = R0 to R14)	6
	L	#IMM:32	Rd (Rd = R0 to R14)	7
	L	Rs	Rd (Rd = R0 to R14)	3
	L	[Rs].memex	Rd (Rd = R0 to R14)	3 (memex == "UB") 4 (memex != "UB")
	L	dsp:8[Rs].memex [*]	Rd (Rd = R0 to R14)	4 (memex == "UB") 5 (memex != "UB")
	L	dsp:16[Rs].memex [*]	Rd (Rd = R0 to R14)	5 (memex == "UB") 6 (memex != "UB")

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 510 (255 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 1020 (255 × 4) when the specifier is .L. With dsp:16, values from 0 to 131070 (65535 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 262140 (65535 × 4) when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.

Description Example

EMUL #10, R2

EMUL R1, R2

EMUL [R1], R2

EMUL 8[R1].W, R2



EMULA

Extended multiply to the accumulator

Syntax

EMULA src, src2, Adest

Operation

Adest = (signed long) src * (signed long) src2;

Function

• This instruction multiplies src by src2, and places the result in the accumulator (ACC). src and src2 are treated as signed integers.



Flag Change

• This instruction does not affect the states of flags.

Instruction Format

		Operand						
Syntax	src	src2	Adest	Code Size (Byte)				
EMULA src, src2, Adest	Rs	Rs2	A0, A1	3				

Description Example

EMULA R1, R2, A1

DSP instruction Instruction Code Page: 298

EMULA



EMULU

Unsigned multiplication

Syntax

EMULU src, dest

Operation

dest2:dest = dest * src;

Function

- This instruction multiplies dest by src, treating both as unsigned values.
- The calculation is performed on src and dest as 32-bit operands to obtain a 64-bit result, which is placed in the register pair, dest2:dest (R(n+1):Rn).
- Any of the 15 general-purpose registers (Rn (n = 0 to 14)) is specifiable for dest.

Note: The accumulator (ACC0) is used to perform the function. The value of ACC0 after executing the instruction is undefined.

Registers Used for 64-Bit Extension			
R1:R0			
R2:R1			
R3:R2			
R4:R3			
R5:R4			
R6:R5			
R7:R6			
R8:R7			
R9:R8			
R10:R9			
R11:R10			
R12:R11			
R13:R12			
R14:R13			
R15:R14			
	R1:R0 R2:R1 R3:R2 R4:R3 R5:R4 R6:R5 R7:R6 R8:R7 R9:R8 R10:R9 R11:R10 R12:R11 R13:R12 R14:R13		

Flag Change

• This instruction does not affect the states of flags.



Arithmetic/logic instruction Instruction Code Page: 298



Instruction Format

	Processing	Оре		
Syntax	Size	src	dest	Code Size (Byte)
EMULU src, dest	L	#SIMM:8	Rd (Rd = R0 to R14)	4
	L	#SIMM:16	Rd (Rd = R0 to R14)	5
	L	#SIMM:24	Rd (Rd = R0 to R14)	6
	L	#IMM:32	Rd (Rd = R0 to R14)	7
	L	Rs	Rd (Rd = R0 to R14)	3
	L	[Rs].memex	Rd (Rd = R0 to R14)	3 (memex == "UB") 4 (memex != "UB")
	L	dsp:8[Rs].memex [*]	Rd (Rd = R0 to R14)	4 (memex == "UB") 5 (memex != "UB")
	L	dsp:16[Rs].memex [*]	Rd (Rd = R0 to R14)	5 (memex == "UB") 6 (memex != "UB")

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 510 (255 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 1020 (255 × 4) when the specifier is .L. With dsp:16, values from 0 to 131070 (65535 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 262140 (65535 × 4) when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.

Description Example

EMULU #10, R2 EMULU R1, R2 EMULU [R1], R2 EMULU 8[R1].UW, R2



Single-precision floating-point

operation instruction

FADD

Single-precision floating-point addition

FADD

Instruction Code Page: 300

Syntax

- (1) FADD src, dest
- (2) FADD src, src2, dest

Operation

- (1) dest = dest + src;
- (2) dest = src2 + src;

Function

- (1) This instruction adds the single-precision floating-point numbers stored in dest and src and places the result in dest.
- (2) This instruction adds the single-precision floating-point numbers stored in src2 and src and places the result in dest.
- Rounding of the result is in accord with the setting of the RM[1:0] bits in the FPSW.
- Handling of denormalized numbers depends on the setting of the DN bit in the FPSW.
- The operation result is +0 when the sum of (src and dest) and (src and src2) of the opposite signs is exactly 0 except in the case of a rounding mode towards -∞. The operation result is -0 when the rounding mode is towards -∞.

Flag Change

Flag	Change	Condition
С	-	
Z	\checkmark	The flag is set if the result of the operation is +0 or –0; otherwise it is cleared.
S	\checkmark	The flag is set if the sign bit (bit 31) of the result of the operation is 1; otherwise it is cleared.
0	-	
CV	\checkmark	The flag is set if an invalid operation exception is generated; otherwise it is cleared.
CO	\checkmark	The flag is set if an overflow exception is generated; otherwise it is cleared.
CZ	\checkmark	The value of the flag is 0.
CU	\checkmark	The flag is set if an underflow exception is generated; otherwise it is cleared.
CX	\checkmark	The flag is set if an inexact exception is generated; otherwise it is cleared.
CE	\checkmark	The flag is set if an unimplemented processing is generated; otherwise it is cleared.
FV	\checkmark	The flag is set if an invalid operation exception is generated, and otherwise left unchanged.
FO	\checkmark	The flag is set if an overflow exception is generated, and otherwise left unchanged.
FZ	-	
FU	\checkmark	The flag is set if an underflow exception is generated, and otherwise left unchanged.
FX	\checkmark	The flag is set if an inexact exception is generated, and otherwise left unchanged.

Note: The FX, FU, FO, and FV flags do not change if any of the exception enable bits EX, EU, EO, and EV is 1. The S and Z flags do not change when an exception is generated.

Instruction Format

		Processing		Operand			
Syntax		Size	src	src2	dest	(Byte)	
(1) FADD	src, dest	L	#IMM:32	_	Rd	7	
		L	Rs	_	Rd	3	
		L	[Rs].L	_	Rd	3	
		L	dsp:8[Rs].L [*]	_	Rd	4	
		L	dsp:16[Rs].L [*]	_	Rd	5	
(2) FADD	src, src2, dest	L	Rs	Rs2	Rd	3	

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 4) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 1020 (255 × 4) can be specified; with dsp:16, values from 0 to 262140 (65535 × 4) can be specified. The value divided by 4 will be stored in the instruction code.

Sources of Single-Precision Floating-Point Exceptions

Unimplemented processing Invalid operation Overflow Underflow Inexact

Description Example

FADD R1, R2 FADD [R1], R2 FADD R1, R2, R3

Supplementary Description

• The following tables show the correspondences between the src, src2, and dest values and the results of operations when the value of the DN bit in the FPSW is 0 or 1.

						src			
		Normalized	+0	-0	+∞	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	Denormalized	QNaN	SNaN
dest	Normalized	Sum							
or	+0		+0	*	Ī	-∞			
src2	-0		*	-0	Ī				
	+∞				+∞	Invalid operation			
	-8		-∞		Invalid operation	-8			
	Denormalized						Unimplemented		
							processing		
	QNaN							QNaN	
	SNaN								Invalid operation

When DN = 0



When DN = 1

			SIC							
		Normalized	+0,	-0,	+∞	-∞	QNaN	SNaN		
			+Denormalized	-Denormalized						
dest	Normalized	Sum	Norm	alized						
	+0, +Denormalized	Normalized	+0	*		-∞				
	–0, –Denormalized	Normalizeu	*	-0						
	+∞				+∞	Invalid operation				
	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~		-∞		Invalid operation	-8				
	QNaN						QNaN			
	SNaN							Invalid operation		

Note: * The result is -0 when the rounding mode is set to rounding towards  $-\infty$  and +0 in other rounding modes.



# FCMP

Single-precision floating-point comparison

## FCMP

## Syntax

FCMP src, src2

Single-precision floating-point operation instruction

> Instruction Code Page: 301

## Operation

src2 - src;

## Function

- This instruction compares the single-precision floating-point numbers stored in src2 and src and changes the states of flags according to the result.
- Handling of denormalized numbers depends on the setting of the DN bit in the FPSW.

## Flag Change

Flag	Change	Condition
С	-	
Z	$\checkmark$	The flag is set if src2 == src; otherwise it is cleared.
S	$\checkmark$	The flag is set if src2 < src; otherwise it is cleared.
0	$\checkmark$	The flag is set if an ordered classification based on the comparison result is impossible; otherwise it is cleared.
CV	$\checkmark$	The flag is set if an invalid operation exception is generated; otherwise it is cleared.
CO	$\checkmark$	The value of the flag is 0.
CZ	$\checkmark$	The value of the flag is 0.
CU	$\checkmark$	The value of the flag is 0.
CX	$\checkmark$	The value of the flag is 0.
CE	$\checkmark$	The flag is set if an unimplemented processing exception is generated; otherwise it is cleared.
FV	$\checkmark$	The flag is set if an invalid operation exception is generated; otherwise it does not change.
FO	-	
FZ	-	
FU	-	
FX	-	

Note: The FV flag does not change if the exception enable bit EV is 1. The O, S, and Z flags do not change when an exception is generated.

		Flag		
Condition	0	S	Z	
src2 > src	0	0	0	
src2 < src	0	1	0	
src2 == src	0	0	1	
Ordered classification impossible	1	0	0	



#### Instruction Format

	Processing	C	Operand	
Syntax	Size	src	src2	Code Size (Byte)
FCMP src, src2	L	#IMM:32	Rs	7
	L	Rs	Rs2	3
	L	[Rs].L	Rs2	3
	L	dsp:8[Rs].L [*]	Rs2	4
	L	dsp:16[Rs].L [*]	Rs2	5

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 4) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 1020 (255 × 4) can be specified; with dsp:16, values from 0 to 262140 (65535 × 4) can be specified. The value divided by 4 will be stored in the instruction code.

#### **Sources of Single-Precision Floating-Point Exceptions**

Unimplemented processing Invalid operation

#### **Description Example**

FCMP R1, R2 FCMP [R1], R2

#### **Supplementary Description**

The following tables show the correspondences between the src and src2 values and the results of operations when the value of the DN bit in the FPSW is 0 or 1.
 (>: src2 > src, <: src2 < src, =: src2 == src)</li>

						src				
		Normalized	+0	-0	+∞	∞	Denormalized	QNaN	SNaN	
src2	Normalized	Comparison		•						
	+0			_	<					
	-0		-	-		>				
	+∞		>		=					
	∞		<			=				
	Denormalized						Unimplemented processing			
	QNaN							Ordered classification impossible		
	SNaN							Invalid operation (Ordered classification impossible)		

#### When DN = 0


#### When DN = 1

				s	rc			
		Normalized	+0,	-0,	+∞	-∞	QNaN	SNaN
			+Denormalized	-Denormalized				
src2	Normalized	Comparison						
	+0,							
	+Denormalized		=	<	>			
	-0,		-					
	-Denormalized							
	+∞		>		=			
			<			=		
	QNaN					•	Ordered	
							classification	
							impossible	
	SNaN						Invalid op	
							(Ordered cla	
							imposs	ible)



## FDIV

Single-precision floating-point division

## **FDIV**

#### Syntax

FDIV src, dest

Single-precision floating-point operation instruction

Instruction Code Page: 302

### Operation

dest = dest / src;

### Function

- This instruction divides the single-precision floating-point number stored in dest by that stored in src and places the result in dest. Rounding of the result is in accord with the setting of the RM[1:0] bits in the FPSW.
- Handling of denormalized numbers depends on the setting of the DN bit in the FPSW.

## Flag Change

Flag	Change	Condition
С	-	
Z	$\checkmark$	The flag is set if the result of the operation is +0 or –0; otherwise it is cleared.
S	$\checkmark$	The flag is set if the sign bit (bit 31) of the result of the operation is 1; otherwise it is cleared.
0	-	
CV	$\checkmark$	The flag is set if an invalid operation exception is generated; otherwise it is cleared.
CO	$\checkmark$	The flag is set if an overflow exception is generated; otherwise it is cleared.
CZ	$\checkmark$	The flag is set if a division-by-zero exception is generated; otherwise it is cleared.
CU	$\checkmark$	The flag is set if an underflow exception is generated; otherwise it is cleared.
CX	$\checkmark$	The flag is set if an inexact exception is generated; otherwise it is cleared.
CE	$\checkmark$	The flag is set if an unimplemented processing exception is generated; otherwise it is cleared.
FV	$\checkmark$	The flag is set if an invalid operation exception is generated; otherwise it does not change.
FO	$\checkmark$	The flag is set if an overflow exception is generated; otherwise it does not change.
FZ	$\checkmark$	The flag is set if a division-by-zero exception is generated; otherwise it does not change.
FU	$\checkmark$	The flag is set if an underflow exception is generated; otherwise it does not change.
FX	$\checkmark$	The flag is set if an inexact exception is generated; otherwise it does not change.

Note: The FX, FU, FZ, FO, and FV flags do not change if any of the exception enable bits EX, EU, EZ, EO, and EV is 1. The S and Z flags do not change when an exception is generated.

#### Instruction Format

	Processing	(	Dperand	
Syntax	Size	src	dest	Code Size (Byte)
FDIV src, dest	L	#IMM:32	Rd	7
	L	Rs	Rd	3
	L	[Rs].L	Rd	3
	L	dsp:8[Rs].L [*]	Rd	4
	L	dsp:16[Rs].L [*]	Rd	5

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 4) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 1020 (255 × 4) can be specified; with dsp:16, values from 0 to 262140 (65535 × 4) can be specified. The value divided by 4 will be stored in the instruction code.

### Sources of Single-Precision Floating-Point Exceptions

Unimplemented processing Invalid operation Overflow Underflow Inexact Division-by-zero

## **Description Example**

FDIV R1, R2 FDIV [R1], R2

#### **Supplementary Description**

• The following tables show the correspondences between the src and dest values and the results of operations when the value of the DN bit in the FPSW is 0 or 1.

#### When DN = 0

						src			
		Normalized	+0	-0	+∞	-∞	Denormalized	QNaN	SNaN
dest	Normalized	Division	Division	-by-zero	0				
	+0	0	Involid o	noration	+0	-0			
	-0	0	invaliu u	peration	-0 +0				
	+∞	~	+∞	∞	Invalid operation				
	∞	$\sim$	-∞	+∞	invaliu c	peration			
	Denormalized						Unimplemented		
							processing		
	QNaN							QNaN	
	SNaN								Invalid
									operation

When DN = 1

				S	rc			
		Normalized	+0, +Denormalized	–0, –Denormalized	+∞	∞	QNaN	SNaN
dest	Normalized	Division	Division	Division-by-zero		0		
	+0, +Denormalized	0	Involid o	+0	-0			
	–0, –Denormalized		Invalid operation		-0	+0		
	+∞		+∞	+∞ -∞ -∞ +∞		Invalid operation		
	-∞	×	-∞					
	QNaN					QNaN		
	SNaN							Invalid operation



## FMUL

Single-precision floating-point multiplication

#### Syntax

- (1) FMUL src, dest
- (2) FMUL src, src2, dest

#### Operation

- (1) dest = dest * src;
- (2) dest = src2 * src;

#### Function

- (1) This instruction multiplies the single-precision floating-point number stored in dest by that stored in src and places the result in dest.
- (2) This instruction multiplies the single-precision floating-point number stored in src2 by that stored in src and places the result in dest.
- Rounding of the result is in accord with the setting of the RM[1:0] bits in the FPSW.
- Handling of denormalized numbers depends on the setting of the DN bit in the FPSW.
- Note: The value of ACC0 after executing the instruction is undefined regardless of generation of single-precision floating-point exceptions.

### Flag Change

Flag	Change	Condition
С	-	
Z	$\checkmark$	The flag is set if the result of the operation is +0 or –0; otherwise it is cleared.
S	$\checkmark$	The flag is set if the sign bit (bit 31) of the result of the operation is 1; otherwise it is cleared.
0	-	
CV	$\checkmark$	The flag is set if an invalid operation exception is generated; otherwise it is cleared.
CO	$\checkmark$	The flag is set if an overflow exception is generated; otherwise it is cleared.
CZ	$\checkmark$	The value of the flag is 0.
CU	$\checkmark$	The flag is set if an underflow exception is generated; otherwise it is cleared.
СХ	$\checkmark$	The flag is set if an inexact exception is generated; otherwise it is cleared.
CE	$\checkmark$	The flag is set if an unimplemented processing is generated; otherwise it is cleared.
FV	$\checkmark$	The flag is set if an invalid operation exception is generated, and otherwise left unchanged.
FO	$\checkmark$	The flag is set if an overflow exception is generated, and otherwise left unchanged.
FZ	-	
FU	$\checkmark$	The flag is set if an underflow exception is generated, and otherwise left unchanged.
FX	$\checkmark$	The flag is set if an inexact exception is generated, and otherwise left unchanged.

Note: The FX, FU, FO, and FV flags do not change if any of the exception enable bits EX, EU, EO, and EV is 1. The S and Z flags do not change when an exception is generated.

Page: 303

**FMUL** 



#### Instruction Format

	Processing		Operand			
Syntax	Size	src	src2	dest	(Byte)	
(1) FMUL src, dest	L	#IMM:32	-	Rd	7	
	L	Rs	-	Rd	3	
	L	[Rs].L	-	Rd	3	
	L	dsp:8[Rs].L [*]	-	Rd	4	
	L	dsp:16[Rs].L [*]	-	Rd	5	
(2) FMUL src, src2, dest	L	Rs	Rs2	Rd	3	

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 4) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 1020 (255 × 4) can be specified; with dsp:16, values from 0 to 262140 (65535 × 4) can be specified. The value divided by 4 will be stored in the instruction code.

#### **Sources of Single-Precision Floating-Point Exceptions**

Unimplemented processing Invalid operation Overflow Underflow Inexact

#### **Description Example**

FMUL R1, R2 FMUL [R1], R2 FMUL R1, R2, R3

#### **Supplementary Description**

• The following tables show the correspondences between the src and dest values and the results of operations when the value of the DN bit in the FPSW is 0 or 1.

						src			
		Normalized	+0	-0	+∞	-∞	Denormalized	QNaN	SNaN
dest	Normalized	Multiplication	ı		c	0			
or	+0		+0	-0	Invalid operation				
src2	-0		-0	+0					
	+∞	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	Invalid operation		+∞	∞			
	-∞-	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	Invaliu u	peration	-8	+∞			
	Denormalized						Unimplemented		
							processing		
	QNaN							QNaN	
	SNaN								Invalid
									operation

When DN = 0



#### When DN = 1

				s	rc			
		Normalized	+0,	-0,	+∞	-∞	QNaN	SNaN
			+Denormalized	-Denormalized				
dest	Normalized	Multiplication			c	0		
or	+0,		+0	-0				
01	+Denormalized		.0	0	Invalid operation			
src2	-0,		-0	+0				
0102	-Denormalized		• 					
	$+\infty$	×	Invalid c	peration	<b>+</b> ∞	-∞		
	$-\infty$	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	Invalid C	peration	-8	+∞		
	QNaN						QNaN	
	SNaN							Invalid
								operation



# FSQRT

Single-precision floating-point square root

## FSQRT

Syntax

FSQRT src, dest

Single-precision floating-point operation instruction

Instruction Code Page: 304

## Operation

dest = sqrt(src);

#### Function

- This instruction calculates the square root of the single-precision floating-point number stored in src and places the result in dest. Rounding of the result is in accord with the setting of the RM[1:0] bits in the FPSW.
- Handling of denormalized numbers depends on the setting of the DN bit in the FPSW.

## Flag Change

_ .

----

Flag	Change	Condition
С	-	
Z	$\checkmark$	The flag is set if the result of the operation is +0 or –0; otherwise it is cleared.
S	$\checkmark$	The flag is set if the sign bit (bit 31) of the result of the operation is 1; otherwise it is cleared.
0	-	
CV	$\checkmark$	The flag is set if an invalid operation exception is generated; otherwise it is cleared.
CO	$\checkmark$	The value of the flag is 0.
CZ	$\checkmark$	The value of the flag is 0.
CU	$\checkmark$	The value of the flag is 0.
CX	$\checkmark$	The flag is set if an inexact exception is generated; otherwise it is cleared.
CE	$\checkmark$	The flag is set if an unimplemented processing is generated; otherwise it is cleared.
FV	$\checkmark$	The flag is set if an invalid operation exception is generated, and otherwise left unchanged.
FO	-	
FZ	-	
FU	-	
FX	$\checkmark$	The flag is set if an inexact exception is generated, and otherwise left unchanged.

Note: The FX and FV flags do not change if any of the exception enable bits EX and EV is 1. The S and Z flags do not change when an exception is generated.

#### Instruction Format

	Processing		Operand	
Syntax	Size	src	dest	Code Size (Byte)
FSQRT src, dest	L	Rs	Rd	3
	L	[Rs].L	Rd	3
	L	dsp:8[Rs].L*	Rd	4
	L	dsp:16[Rs].L*	Rd	5

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 4) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 1020 (255 × 4) can be specified; with dsp:16, values from 0 to 262140 (65535 × 4) can be specified. The value divided by 4 will be stored in the instruction code.



### Sources of Single-Precision Floating-Point Exceptions

Unimplemented processing Invalid operation Inexact

#### **Description Example**

FSQRT R1, R2 FSQRT [R1], R2

#### **Supplementary Description**

• The following tables show the correspondences between the src values and the results of operations when the value of the DN bit in the FPSW is 0 or 1.

When DN = 0

	SIC								
	+Normalized	-Normalized	+0	-0	+∞	-∞	Denormalized	QNaN	SNaN
Result	Square root	Invalid operation	+0	-0	+∞	Invalid operation	Unimplemented processing	QNaN	Invalid operation

#### When DN = 1

						src				
	+Normalized	-Normalized	+0	-0	+∞	-∞	+Denormalized	-Denormalized	QNaN	SNaN
Result	Square root	Invalid operation	+0	-0	+∞	Invalid operation	+0	-0	QNaN	Invalid operation

#### Rules for Generating QNaN When Invalid Operation is Generated

Source Operands	Operation Results
SNaN	The SNaN source operand converted into a QNaN
Other than above	7FFFFFFh

Note: Corresponds to Table 1.7, Rules for Generating QNaNs.



Single-precision floating-point

## **FSUB**

Single-precision floating-point subtraction

## **FSUB**

Instruction Code Page: 305

operation instruction

#### Syntax

- (1) FSUB src, dest
- (2) FSUB src, src2, dest

#### Operation

- (1) dest = dest src;
- (2) dest = src2 src;

#### Function

- (1) This instruction subtracts the single-precision floating-point number stored in src from that stored in dest and places the result in dest.
- (2) This instruction subtracts the single-precision floating-point number stored in src from that stored in src2 and places the result in dest.
- Rounding of the result is in accord with the setting of the RM[1:0] bits in the FPSW.
- Handling of denormalized numbers depends on the setting of the DN bit in the FPSW.
- The operation result is +0 when subtracting src from dest (src from src2) with both the same signs is exactly 0 except in the case of a rounding mode towards -∞. The operation result is -0 when the rounding mode is towards -∞.

Flag	Change	Condition
С	-	
Z	$\checkmark$	The flag is set if the result of the operation is +0 or –0; otherwise it is cleared.
S	$\checkmark$	The flag is set if the sign bit (bit 31) of the result of the operation is 1; otherwise it is cleared.
0	-	
CV	$\checkmark$	The flag is set if an invalid operation exception is generated; otherwise it is cleared.
CO	$\checkmark$	The flag is set if an overflow exception is generated; otherwise it is cleared.
CZ	$\checkmark$	The value of the flag is 0.
CU	$\checkmark$	The flag is set if an underflow exception is generated; otherwise it is cleared.
CX	$\checkmark$	The flag is set if an inexact exception is generated; otherwise it is cleared.
CE	$\checkmark$	The flag is set if an unimplemented processing is generated; otherwise it is cleared.
FV	$\checkmark$	The flag is set if an invalid operation exception is generated, and otherwise left unchanged.
FO	$\checkmark$	The flag is set if an overflow exception is generated, and otherwise left unchanged.
FZ	-	
FU	$\checkmark$	The flag is set if an underflow exception is generated, and otherwise left unchanged.
FX	$\checkmark$	The flag is set if an inexact exception is generated, and otherwise left unchanged.

### Flag Change

Note: The FX, FU, FO, and FV flags do not change if any of the exception enable bits EX, EU, EO, and EV is 1. The S and Z flags do not change when an exception is generated.



#### Instruction Format

	Processing		Operand		
Syntax	Size	src	src2	dest	(Byte)
(1) FSUB src, dest	L	#IMM:32	-	Rd	7
	L	Rs	-	Rd	3
	L	[Rs].L	-	Rd	3
	L	dsp:8[Rs].L*	-	Rd	4
	L	dsp:16[Rs].L*	-	Rd	5
(2) FSUB src, src2, dest	L	Rs	Rs2	Rd	3

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 4) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 1020 (255 × 4) can be specified; with dsp:16, values from 0 to 262140 (65535 × 4) can be specified. The value divided by 4 will be stored in the instruction code.

#### **Sources of Single-Precision Floating-Point Exceptions**

Unimplemented processing Invalid operation Overflow Underflow Inexact

#### **Description Example**

FSUB R1, R2 FSUB [R1], R2 FSUB R1, R2, R3

#### **Supplementary Description**

• The following tables show the correspondences between the src and dest values and the results of operations when the value of the DN bit in the FPSW is 0 or 1.

When	DN	=	0
------	----	---	---

						src			
		Normalized	+0	-0	+∞	-∞	Denormalized	QNaN	SNaN
dest	Normalized	Subtraction							
	+0		*	+0	∞				
	-0		-0	*		+∞			
	+∞		+∞		Invalid operation				
	-∞		-~	)		Invalid operation			
	Denormalized						Unimplemented		
							processing		
	QNaN							QNaN	
	SNaN								Invalid operation



#### When DN = 1

			SrC					
		Normalized	+0,	-0,	+∞	-∞	QNaN	SNaN
			+Denormalized	-Denormalized				
dest	Normalized	Subtraction						
	+0, +Denormalized		*	+0	∞			
	–0, –Denormalized		-0	*		+∞		
	+∞		+∞		Invalid operation			
	-∞		—x	0		Invalid operation		
	QNaN						QNaN	
	SNaN							Invalid operation

Note: * The result is -0 when the rounding mode is set to rounding towards  $-\infty$  and +0 in other rounding modes.



Single-precision floating-point

operation instruction

## FTOI

Single-precision floating-point number to signed integer conversion



Instruction Code

Page: 306

Syntax

FTOI src, dest

#### Operation

dest = ( signed long ) src;

#### Function

- This instruction converts the single-precision floating-point number stored in src into a signed longword (32-bit) integer and places the result in dest.
- The result is always rounded towards 0, regardless of the setting of the RM[1:0] bits in the FPSW.

### Flag Change

Flag	Change	Condition
С	-	
Z	$\checkmark$	The flag is set if the result of the operation is 0; otherwise it is cleared.
S	$\checkmark$	The flag is set if the sign bit (bit 31) of the result of the operation is 1; otherwise it is cleared.
0	_	
CV	$\checkmark$	The flag is set if an invalid operation exception is generated; otherwise it is cleared.
CO	$\checkmark$	The value of the flag is 0.
CZ	$\checkmark$	The value of the flag is 0.
CU	$\checkmark$	The value of the flag is 0.
CX	$\checkmark$	The flag is set if an inexact exception is generated; otherwise it is cleared.
CE	$\checkmark$	The flag is set if an unimplemented processing exception is generated; otherwise it is cleared.
FV	$\checkmark$	The flag is set if an invalid operation exception is generated; otherwise it does not change.
FO	_	
FZ	_	
FU	-	
FX	$\checkmark$	The flag is set if an inexact exception is generated; otherwise it does not change.

Note: The FX and FV flags do not change if any of the exception enable bits EX and EV is 1. The S and Z flags do not change when an exception is generated.

#### Instruction Format

	Processing		Operand		
Syntax	Size	src	dest	Code Size (Byte)	
FTOI src, dest	L	Rs	Rd	3	
	L	[Rs].L	Rd	3	
	L	dsp:8[Rs].L [*]	Rd	4	
	L	dsp:16[Rs].L [*]	Rd	5	

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 4) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 1020 (255 × 4) can be specified; with dsp:16, values from 0 to 262140 (65535 × 4) can be specified. The value divided by 4 will be stored in the instruction code.

### **Sources of Single-Precision Floating-Point Exceptions**

Unimplemented processing Invalid operation Inexact

#### **Description Example**

FTOI R1, R2 FTOI [R1], R2

#### **Supplementary Description**

• The following tables show the correspondences between the src and dest values and the results of operations when the value of the DN bit in the FPSW is 0 or 1.

#### When DN = 0

src Value	(exponent is shown without bias)	dest	Exception	
src ≥ 0	+∞	When an invalid operation exception is generated with the EV = 1: No change	Invalid operation exception	
	31 ≤ Exponent ≤ 127	Other cases: 7FFFFFFh		
	$-126 \le Exponent \le 30$	00000000h to 7FFFF80h	None ^{*1}	
	+Denormalized number	No change	Unimplemented processing exception	
	+0	0000000h	None	
src < 0	-0	_		
	–Denormalized number	No change	Unimplemented processing exception	
	–126 ≤ Exponent ≤ 30	00000000h to 80000080h	None ^{*1}	
	$31 \le \text{Exponent} \le 127$	When an invalid operation exception is generated with the EV = 1: No change	Invalid operation exception* ²	
		Other cases: 80000000h		
NaN	QNaN	When an invalid operation exception is generated with the EV = 1: No change	Invalid operation exception	
		Other cases:		
	SNaN	 Sign bit = 0: 7FFFFFFh		
		Sign bit = 1: 80000000h		

Note: 1. An inexact exception occurs when the result is rounded.

Note: 2. No invalid operation exception occurs when src = CF000000h.



src Value	(exponent is shown without bias)	dest	Exception
src ≥ 0	+∞	When an invalid operation exception is generated with the EV = 1: No change	Invalid operation exception
	31 ≤ Exponent ≤ 127	Other cases: 7FFFFFFh	
	$-126 \le Exponent \le 30$	00000000h to 7FFFF80h	None ^{*1}
	+0, +Denormalized number	0000000h	None
src < 0	–0, –Denormalized number	_	
	$-126 \le Exponent \le 30$	00000000h to 80000080h	None ^{*1}
	$31 \leq \text{Exponent} \leq 127$	When an invalid operation exception is generated with the EV = 1: No change	Invalid operation exception ^{*2}
		Other cases: 80000000h	
NaN	QNaN	When an invalid operation exception is generated with the EV = 1: No change	Invalid operation exception
		Other cases:	
	SNaN	Sign bit = 0: 7FFFFFFh	
		Sign bit = 1: 80000000h	

#### When DN = 1

Note: 1. An inexact exception occurs when the result is rounded.

Note: 2. No invalid operation exception occurs when src = CF000000h.



Single-precision floating-point

## FTOU

Single-precision floating-point number to unsigned integer conversion

## FTOU

Instruction Code

Page: 306

operation instruction

Syntax

FTOU src, dest

#### Operation

dest = ( unsigned long ) src;

#### Function

- This instruction converts the single-precision floating-point number stored in src into an unsigned longword (32-bit) integer and places the result in dest.
- The result is always rounded towards 0, regardless of the setting of the RM[1:0] bits in the FPSW.

### Flag Change

Flag	Change	Condition
С	_	
Z	$\checkmark$	The flag is set if the result of the operation is 0; otherwise it is cleared.
S	$\checkmark$	The flag is set if bit 31 of the result of the operation is 1; otherwise it is cleared.
0	_	
CV	$\checkmark$	The flag is set if an invalid operation exception is generated; otherwise it is cleared.
CO	$\checkmark$	The value of the flag is 0.
CZ	$\checkmark$	The value of the flag is 0.
CU	$\checkmark$	The value of the flag is 0.
СХ	$\checkmark$	The flag is set if an inexact exception is generated; otherwise it is cleared.
CE	$\checkmark$	The flag is set if an unimplemented processing is generated; otherwise it is cleared.
FV	$\checkmark$	The flag is set if an invalid operation exception is generated, and otherwise left unchanged.
FO	-	
FZ	-	
FU	-	
FX	$\checkmark$	The flag is set if an inexact exception is generated, and otherwise left unchanged.

Note: The FX and FV flags do not change if any of the exception enable bits EX and EV is 1. The S and Z flags do not change when an exception is generated.

#### Instruction Format

	Processing	Operand		Code Size
Syntax	Size	src dest		(Byte)
FTOU src, dest	L	Rs	Rd	3
	L	[Rs].L	Rd	3
	L	dsp:8[Rs].L*	Rd	4
	L	dsp:16[Rs].L*	Rd	5

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 4) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 1020 (255 × 4) can be specified; with dsp:16, values from 0 to 262140 (65535 × 4) can be specified. The value divided by 4 will be stored in the instruction code.



### **Sources of Single-Precision Floating-Point Exceptions**

Unimplemented processing Invalid operation Inexact

#### **Description Example**

FTOU R1, R2 FTOU [R1], R2

#### **Supplementary Description**

• The following tables show the correspondences between the src and dest values and the results of operations when the value of the DN bit in the FPSW is 0 or 1.

#### When DN = 0

src Value (exponent is shown without bias)		dest	Exception	
$32 \leq Exponent \leq 127$		When an invalid operation exception is generated with the EV = 1: No change Other cases: FFFFFFFFh	Invalid operation	
	–126 ≤ Exponent ≤ 31	00000000h to FFFFF00h	None ^{*1}	
	+Denormalized number	No change	Unimplemented processing	
	+0	0000000h	None	
src < 0	-0	_		
	-Denormalized number	No change	Unimplemented processing	
	–Normalized number, – $\infty$	When an invalid operation exception is generated with the EV = 1: No change Other cases: 00000000h	Invalid operation	
NaN	QNaN	When an invalid operation exception is	Invalid operation	
	SNaN	generated with the EV = 1: No change Other cases: Most significant bit = 0: FFFFFFFFh Most significant bit = 1: 00000000h		

Note: 1. An inexact exception occurs when the result is rounded.



#### When DN = 1

src Value (exponent is shown without bias)		dest	Exception	
src ≥ 0	+∞	When an invalid operation exception is	Invalid operation	
	32 ≤ Exponent ≤ 127	generated with the EV = 1: No change Other cases: FFFFFFFh		
	$-126 \le Exponent \le 31$	00000000h to FFFFF00h	None ^{*1}	
	+0, +Denormalized number	0000000h	None	
src < 0	-0	_		
	–Normalized number, – $\infty$	When an invalid operation exception is generated with the EV = 1: No change Other cases: 00000000h	Invalid operation	
NaN	laN QNaN When an invalid operation ex		Invalid operation	
	SNaN	generated with the EV = 1: No change Other cases: Sign bit = 0: FFFFFFFh Sign bit = 1: 00000000h		

Note: 1. An inexact exception occurs when the result is rounded.



System manipulation instruction

# INT

#### Software interrupt

# INT

Instruction Code Page: 307

Syntax

INT src

### Operation

tmp0 = PSW; U = 0; I = 0; PM = 0; tmp1 = PC + 3; PC = *(IntBase + src * 4); SP = SP - 4; *SP = tmp0; SP = SP - 4; *SP = tmp1;

### Function

- This instruction generates the unconditional trap which corresponds to the number specified as src.
- The INT instruction number (src) is in the range  $0 \le \text{src} \le 255$ .
- This instruction causes a transition to supervisor mode, and clears the PM bit in the PSW to 0.
- This instruction clears the U and I bits in the PSW to 0.

#### Flag Change

- This instruction does not affect the states of flags.
- The state of the PSW before execution of this instruction is preserved on the stack.

#### Instruction Format

	Operand	Code Size (Byte)	
Syntax	src		
INT src	#IMM:8	3	

#### **Description Example**

INT #0



Single-precision floating-point

operation instruction

# ITOF

Signed integer to single-precision floating-point number conversion

## ITOF

Instruction Code

Page: 307

Syntax

ITOF src, dest

#### Operation

dest = ( float ) src;

### Function

• This instruction converts the signed longword (32-bit) integer stored in src into a single-precision floating-point number and places the result in dest. Rounding of the result is in accord with the setting of the RM[1:0] bits in the FPSW. 00000000h is handled as +0 regardless of the rounding mode.

### Flag Change

Flag	Change	Condition
С	-	
Z	$\checkmark$	The flag is set if the result of the operation is +0; otherwise it is cleared.
S	$\checkmark$	The flag is set if the sign bit (bit 31) of the result of the operation is 1; otherwise it is cleared.
0	-	
CV	$\checkmark$	The value of the flag is 0.
CO	$\checkmark$	The value of the flag is 0.
CZ	$\checkmark$	The value of the flag is 0.
CU	$\checkmark$	The value of the flag is 0.
CX	$\checkmark$	The flag is set if an inexact exception is generated; otherwise it is cleared.
CE	$\checkmark$	The value of the flag is 0.
FV	-	
FO	-	
FZ	-	
FU	-	
FX	$\checkmark$	The flag is set if an inexact exception is generated; otherwise it does not change.

Note: The FX flag does not change if the exception enable bit EX is 1. The S and Z flags do not change when an exception is generated.



#### **Instruction Format**

	Processing	Operand		Code Size
Syntax	Size	src	dest	(Byte)
ITOF src, dest	L	Rs	Rd	3
	L	[Rs].memex	Rd	3 (memex == "UB") 4 (memex != "UB")
	L	dsp:8[Rs].memex [*]	Rd	4 (memex == "UB") 5 (memex != "UB")
	L	dsp:16[Rs].memex [*]	Rd	5 (memex == "UB") 6 (memex != "UB")

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 510 (255 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 1020 (255 × 4) when the specifier is .L. With dsp:16, values from 0 to 131070 (65535 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 262140 (65535 × 4) when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.

#### **Sources of Single-Precision Floating-Point Exceptions**

Inexact

#### **Description Example**

ITOF R1, R2 ITOF [R1], R2 ITOF 16[R1].L, R2



# JMP

## Unconditional jump



Branch instruction Instruction Code Page: 308

# Syntax

JMP src

## Operation

PC = src;

## Function

• This instruction branches to the instruction specified by src.

## Flag Change

• This instruction does not affect the states of flags.

### Instruction Format

	Operand	Code Size	
Syntax	src	(Byte)	
JMP src	Rs	2	

### **Description Example**

JMP R1



# JSR

Jump to a subroutine

Syntax

JSR src

### Operation

SP = SP - 4; *SP = ( PC + 2 );^{*} PC = src;

Note: * (PC + 2) is the address of the instruction following the JSR instruction.

## Function

• This instruction causes the flow of execution to branch to the subroutine specified by src.

## Flag Change

• This instruction does not affect the states of flags.

### Instruction Format

	Operand	Code Size	
Syntax	src	(Byte)	
JSR src	Rs	2	

#### Description Example

JSR R1

Branch instruction Instruction Code Page: 308

**JSR** 



# MACHI

Multiply-Accumulate the upper word

# MACHI

DSP instruction Instruction Code Page: 309

### Syntax

MACHI src, src2, Adest

### Operation

signed short tmp1, tmp2; signed 72bit tmp3; tmp1 = (signed short) (src >> 16); tmp2 = (signed short) (src2 >> 16); tmp3 = (signed long) tmp1 * (signed long) tmp2; Adest = Adest + (tmp3 << 16);

### Function

• This instruction multiplies the upper 16 bits of src by the upper 16 bits of src2, and adds the result to the value in the accumulator (ACC). The addition is performed with the least significant bit of the result of multiplication corresponding to bit 16 of ACC. The result of addition is stored in ACC. The upper 16 bits of src and the upper 16 bits of src2 are treated as signed integers.



## Flag Change

• This instruction does not affect the states of flags.

#### Instruction Format

	Operand			Code Size
Syntax	src	src2	Adest	(Byte)
MACHI src, src2, Adest	Rs	Rs2	A0, A1	3

### **Description Example**

MACHI R1, R2, A1



## MACLH

Multiply-Accumulate the lower word and upper word

## MACLH

DSP instruction Instruction Code Page: 309

## Syntax

MACLH src, src2, Adest

## Operation

signed short tmp1, tmp2; signed 72bit tmp3; tmp1 = (signed short) src; tmp2 = (signed short) (src2 >> 16); tmp3 = (signed long) tmp1 * (signed long) tmp2; Adest = Adest + (tmp3 << 16);

## Function

• This instruction multiplies the lower 16 bits of src by the upper 16 bits of src2, and adds the result to the value in the accumulator (ACC). The addition is performed with the least significant bit of the result of multiplication corresponding to bit 16 of ACC. The result of addition is stored in ACC. The lower 16 bits of src and the upper 16 bits of src2 are treated as signed integers.



## Flag Change

• This instruction does not affect the states of flags.

#### Instruction Format

	Operand			Code Size
Syntax	src	src2	Adest	(Byte)
MACLH src, src2, Adest	Rs	Rs2	A0, A1	3

### **Description Example**

MACLH R1, R2, A1



## MACLO

Multiply-Accumulate the lower word

# MACLO

DSP instruction Instruction Code Page: 310

#### Syntax

MACLO src, src2, Adest

### Operation

signed short tmp1, tmp2; signed 72bit tmp3; tmp1 = (signed short) src; tmp2 = (signed short) src2; tmp3 = (signed long) tmp1 * (signed long) tmp2; Adest = Adest + (tmp3 << 16);

### Function

• This instruction multiplies the lower 16 bits of src by the lower 16 bits of src2, and adds the result to the value in the accumulator (ACC). The addition is performed with the least significant bit of the result of multiplication corresponding to bit 16 of ACC. The result of addition is stored in ACC. The lower 16 bits of src and the lower 16 bits of src2 are treated as signed integers.



## Flag Change

• This instruction does not affect the states of flags.

#### Instruction Format

	Operand			Code Size
Syntax	src	src2	Adest	(Byte)
MACLO src, src2, Adest	Rs	Rs2	A0, A1	3

## **Description Example**

MACLO R1, R2, A1



## MAX

Selecting the highest value



#### Syntax

MAX src, dest

#### Operation

if ( src > dest ) dest = src;

#### Function

• This instruction compares src and dest as signed values and places whichever is greater in dest.

### **Flag Change**

• This instruction does not affect the states of flags.

#### Instruction Format

	Processing	Operand		Code Size
Syntax	Size	src	dest	(Byte)
MAX src, dest	L	#SIMM:8	Rd	4
	L	#SIMM:16	Rd	5
	L	#SIMM:24	Rd	6
	L	#IMM:32	Rd	7
	L	Rs	Rd	3
	L	[Rs].memex	Rd	3 (memex == "UB") 4 (memex != "UB")
	L	dsp:8[Rs].memex [*]	Rd	4 (memex == "UB") 5 (memex != "UB")
	L	dsp:16[Rs].memex [*]	Rd	5 (memex == "UB") 6 (memex != "UB")

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 510 (255 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 1020 (255 × 4) when the specifier is .L. With dsp:16, values from 0 to 131070 (65535 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 262140 (65535 × 4) when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.

#### **Description Example**

#10, R2
R1, R2
[R1], R2
3[R1].B, R2



Arithmetic/logic instruction

## MIN

Selecting the lowest value



Page: 312

Instruction Code

#### Syntax

MIN src, dest

#### Operation

if ( src < dest ) dest = src;

#### Function

• This instruction compares src and dest as signed values and places whichever is smaller in dest.

#### **Flag Change**

• This instruction does not affect the states of flags.

#### Instruction Format

	Processing	Opera	nd	Code Size
Syntax	Size	src	dest	(Byte)
MIN src, dest	L	#SIMM:8	Rd	4
	L	#SIMM:16	Rd	5
	L	#SIMM:24	Rd	6
	L	#IMM:32	Rd	7
	L	Rs	Rd	3
	L	[Rs].memex	Rd	3 (memex == "UB") 4 (memex != "UB")
	L	dsp:8[Rs].memex [*]	Rd	4 (memex == "UB") 5 (memex != "UB")
	L	dsp:16[Rs].memex [*]	Rd	5 (memex == "UB") 6 (memex != "UB")

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 510 (255 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 1020 (255 × 4) when the specifier is .L. With dsp:16, values from 0 to 131070 (65535 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 262140 (65535 × 4) when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.

#### **Description Example**

MIN	#10, R2
MIN	R1, R2
MIN	[R1], R2
MIN	3[R1].B, R2



Data transfer instruction

## MOV

Transferring data



Instruction Code Page: 313

Syntax

MOV.size src, dest

#### Operation

dest = src;

#### Function

• This instruction transfers src to dest as listed in the following table.

src	dest	Function
Immediate value	Register	Transfers the immediate value to the register. When the immediate value is specified in less than 32 bits, it is transferred to the register after being zero-extended if specified as #UIMM and sign-extended if specified as #SIMM.
Immediate value	Memory location	Transfers the immediate value to the memory location in the specified size. When the immediate value is specified with a width in bits smaller than the specified size, it is transferred to the memory location after being zero-extended if specified as #UIMM and sign-extended if specified as #SIMM.
Register	Register	Transfers the data in the source register (src) to the destination register (dest). When the size specifier is .B, the data is transferred to the register (dest) after the byte of data in the LSB of the register (src) has been sign-extended to form a longword of data. When the size specifier is .W, the data is transferred to the register (dest) after the word of data from the LSB end of the register (src) has bee sign-extended to form a longword of data.
Register	Memory location	Transfers the data in the register to the memory location. When the size specifier is .B, the byte of data in the LSB of the register is transferred. When the size specifier is .W, the word of data from the LSB end of the register is transferred.
Memory location	Register	Transfers the data at the memory location to the register. When the size specifier is .B or .W, the data at the memory location are sign-extended to form a longword, which is transferred to the register.
Memory location	Memory location	Transfers the data with the specified size at the source memory location (src) to the specified size at the destination memory location (dest).

#### Flag Change

• This instruction does not affect the states of flags.

#### Instruction Format

		Processing	Ор	erand	Code Size
Syntax	Size	Size	src	dest	(Byte)
MOV.size src, dest	Store (she	ort format)			
	B/W/L	size	Rs (Rs = R0 to R7)	dsp:5[Rd] ^{*1} (Rd = R0 to R7)	2
	Load (sho	ort format)			
	B/W/L	L	dsp:5[Rs] ^{*1} (Rs = R0 to R7)	Rd (Rd = R0 to R7)	2
	Set imme	diate value to	register (short format	t)	
	L	L	#UIMM:4	Rd	2



		Processing		Operand	Code Size
Syntax	Size	Size	src	dest	(Byte)
MOV.size src, dest			memory location (		
	В	В	#IMM:8	dsp:5[Rd] ^{*1} (Rd = R0 to R7)	3
	W/L	size	#UIMM:8	dsp:5[Rd] ^{*1} (Rd = R0 to R7)	3
	Set imm	nediate value to	-		
	L	L	#UIMM:8 ^{*2}	Rd	3
	L	L	#SIMM:8 ^{*2}	Rd	3
	L	L	#SIMM:16	Rd	4
	L	L	#SIMM:24	Rd	5
	L	L	#IMM:32	Rd	6
		insfer between r	egisters (sign exte	ension)	
	B/W	L	Rs	Rd	2
	Data tra	insfer between r	egisters (no sign e	extension)	
	L	L	Rs	Rd	2
		nediate value to	memory location		
	В	В	#IMM:8	[Rd]	3
	В	В	#IMM:8	dsp:8[Rd] ^{*1}	4
	В	В	#IMM:8	dsp:16[Rd] ^{*1}	5
	W	W	#SIMM:8	[Rd]	3
	W	W	#SIMM:8	dsp:8[Rd] ^{*1}	4
	W	W	#SIMM:8	dsp:16[Rd] ^{*1}	5
	W	W	#IMM:16	[Rd]	4
	W	W	#IMM:16	dsp:8[Rd] ^{*1}	5
	W	W	#IMM:16	dsp:16[Rd] ^{*1}	6
	L	L	#SIMM:8	[Rd]	3
	L	L	#SIMM:8	dsp:8[Rd] ^{*1}	4
	L	L	#SIMM:8	dsp:16 [Rd] ^{*1}	5
	L	L	#SIMM:16	[Rd]	4
	L	L	#SIMM:16	dsp:8[Rd] ^{*1}	5
	L	L	#SIMM:16	dsp:16 [Rd] ^{*1}	6
	L	L	#SIMM:24	[Rd]	5
	L	L	#SIMM:24	dsp:8[Rd] ^{*1}	6
	L	L	#SIMM:24	dsp:16 [Rd] ^{*1}	7
	L	L	#IMM:32	[Rd]	6
	L	L	#IMM:32	dsp:8[Rd] ^{*1}	7
	L	L	#IMM:32	dsp:16 [Rd] ^{*1}	8
	Load			-	
	B/W/L	L	[Rs]	Rd	2
	B/W/L	L	dsp:8[Rs] ^{*1}	Rd	3
	B/W/L	L	dsp:16[Rs] ^{*1}	Rd	4
	B/W/L	L	[Ri, Rb]	Rd	3
	Store		-		
	B/W/L	size	Rs	[Rd]	2
	B/W/L	size	Rs	dsp:8[Rd] ^{*1}	3
	B/W/L	size	Rs	dsp:16[Rd] ^{*1}	4
					3



		Processing		Operand	Code Size
Syntax	Size	Size	src	dest	(Byte)
MOV.size src, dest	Data tra	nsfer between r	memory locations		
	B/W/L	size	[Rs]	[Rd]	2
	B/W/L	size	[Rs]	dsp:8[Rd] ^{*1}	3
	B/W/L	size	[Rs]	dsp:16[Rd] ^{*1}	4
	B/W/L	size	dsp:8[Rs] ^{*1}	[Rd]	3
	B/W/L	size	dsp:8[Rs] ^{*1}	dsp:8[Rd] ^{*1}	4
	B/W/L	size	dsp:8[Rs] ^{*1}	dsp:16[Rd] ^{*1}	5
	B/W/L	size	dsp:16[Rs] ^{*1}	[Rd]	4
	B/W/L	size	dsp:16[Rs] ^{*1}	dsp:8[Rd] ^{*1}	5
	B/W/L	size	dsp:16[Rs] ^{*1}	dsp:16[Rd] ^{*1}	6
	Store wi	th post-increme	nt ^{*3}		
	B/W/L	size	Rs	[Rd+]	3
	Store wi	th pre-decreme	nt ^{*3}		
	B/W/L	size	Rs	[–Rd]	3
	Load wi	th post-increme	nt ^{*4}		
	B/W/L	L	[Rs+]	Rd	3
	Load wi	th pre-decreme	nt ^{*4}		
	B/W/L	L	[–Rs]	Rd	3

- Note: 1. For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W, or by 4 when the specifier is .L) as the displacement value (dsp:5, dsp:8, dsp:16). With dsp:5, values from 0 to 62 ( $31 \times 2$ ) can be specified when the size specifier is .W, or values from 0 to 124 ( $31 \times 4$ ) when the specifier is .L. With dsp:8, values from 0 to 510 ( $255 \times 2$ ) can be specified when the size specifier is .W, or values from 0 to 131070 ( $65535 \times 2$ ) can be specified when the size specifier is .W, or values from 0 to 131070 ( $65535 \times 2$ ) can be specified when the size specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.
- Note: 2. For values from 0 to 127, an instruction code for zero extension is always selected.
- Note: 3. In cases of store with post-increment and store with pre-decrement, if the same register is specified for Rs and Rd, the value before updating the address is transferred as the source.
- Note: 4. In cases of load with post-increment and load with pre-decrement, if the same register is specified for Rs and Rd, the data transferred from the memory location are saved in Rd.

#### **Description Example**

MOV.L #0, R2 MOV.L #128:8, R2 MOV.L #-128:8, R2 MOV.L R1, R2 MOV.L #0, [R2] MOV.W [R1], R2 MOV.W [R1, R2], R3 MOV.W [R1, R2], R3 MOV.W [R1, [R2, R3] MOV.W [R1], [R2] MOV.B R1, [R2+] MOV.B R1, [R2+] MOV.B R1, [-R2] MOV.B [-R1], R2



# MOVCO

Syntax

MOVCO src, dest

## Operation

```
if (LI == 1) {
dest = src;
src = 0;
} else {
src = 1;
}
LI = 0;
```

### Function

When the LI flag is 1, data in src (register) is stored in dest (memory) and the LI flag and src are cleared to 0. When the LI flag is 0, data is not stored in src. Instead, 1 is set to src.

Storing with LI flag clear

The LI flag is in the inside of CPU. The bit can be accessed only by MOVCO, MOVLI, RTE or RTFI instruction. Customer can not access the LI flag directly.

Before executing the MOVCO instruction, execute the MOVLI instruction for the same address.

### Flag Change

• This instruction does not affect the states of flags.

#### Instruction Format

		Processing Operand			Code Size
Syntax		Size	src	dest	(Byte)
MOVCO	src, dest	L	Rs	[Rd]	3

#### Description Example

MOVCO R1, [R2]





Data transfer instruction Instruction Code Page: 318

# MOVLI

## Loading with LI flag set

**MOVLI**Data transfer instruction

a transfer instruction Instruction Code Page: 318

## Syntax

MOVLI src, dest

#### Operation

LI = 1; dest = src;

#### Function

This instruction transfers the longword data in src (memory) to dest (register). This instruction sets the LI flag along with the normal load operation.

The LI flag is cleared when the conditions below are satisfied. When an MOVCO instruction is executed When an RTE or RTFI instruction is executed.

The LI flag is in the inside of CPU. The bit can be accessed only by MOVCO, MOVLI, RTE or RTFI instruction. Customer can not access the LI flag directly.

#### Flag Change

• This instruction does not affect the states of flags.

#### Instruction Format

	Processing Operand		Code Size	
Syntax	Size	src	dest	(Byte)
MOVLI src, dest	L	[Rs]	Rd	3

#### **Description Example**

MOVLI [R1], R2



Data transfer instruction

# MOVU

Transfer unsigned data

MOVU

Instruction Code Page: 319

#### Syntax

MOVU.size src, dest

#### Operation

dest = src;

#### Function

• This instruction transfers src to dest as listed in the following table.

src	dest	Function
Register	Register	Transfers the byte or word of data from the LSB in the source register (src) to the destination register (dest), after zero-extension to form a longword data.
Memory location	Register	Transfers the byte or word of data at the memory location to the register, after zero-extension to form a longword data.

#### Flag Change

• This instruction does not affect the states of flags.

#### Instruction Format

		Processing	Op	perand	Code Size
Syntax		Size	src	dest	(Byte)
MOVU.size src, dest	Load (sh	ort format)			
	B/W	L	dsp:5[Rs]* ¹ (Rs = R0 to R7)	Rd (Rd = R0 to R7)	2
	Data trar	nsfer between r	egisters (zero exten	sion)	
	B/W	L	Rs	Rd	2
	Load				
	B/W	L	[Rs]	Rd	2
	B/W	L	dsp:8[Rs]* ¹	Rd	3
	B/W	L	dsp:16[Rs]* ¹	Rd	4
	B/W	L	[Ri, Rb]	Rd	3
	Load with	h post-increme	nt* ²		
	B/W	L	[Rs+]	Rd	3
	Load with	h pre-decremer	nt* ²		
	B/W	L	[–Rs]	Rd	3

- Note: 1. For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W) as the displacement value (dsp:5, dsp:8, dsp:16). With dsp:5, values from 0 to 62 (31 × 2) can be specified when the size specifier is .W. With dsp:8, values from 0 to 510 (255 × 2) can be specified when the size specifier is .W. With dsp:16, values from 0 to 131070 (65535 × 2) can be specified when the size specifier is .W. The value divided by 2 will be stored in the instruction code.
- Note: 2. In cases of load with post-increment and load with pre-decrement, if the same register is specified for Rs and Rd, the data transferred from the memory location are saved in Rd.



### **Description Example**

MOVU.W 2[R1], R2 MOVU.W R1, R2 MOVU.B [R1+], R2 MOVU.B [-R1], R2



# MSBHI

## Multiply-Subtract the upper word

# MSBHI

DSP instruction Instruction Code Page: 320

#### Syntax

MSBHI src, src2, Adest

## Operation

signed short tmp1, tmp2; signed 72bit tmp3; tmp1 = (signed short) (src >> 16); tmp2 = (signed short) (src2 >> 16); tmp3 = (signed long) tmp1 * (signed long) tmp2; Adest = Adest - (tmp3 << 16);

## Function

• This instruction multiplies the upper 16 bits of src by the upper 16 bits of src2, and subtracts the result from the value in the accumulator (ACC). The subtraction is performed with the least significant bit of the result of multiplication corresponding to bit 16 of ACC. The result of subtraction is stored in ACC. The upper 16 bits of src and the upper 16 bits of src2 are treated as signed integers.



## Flag Change

• This instruction does not affect the states of flags.

#### Instruction Format

		Operand					
Syntax	src	src2	Adest	Code Size (Byte)			
MSBHI src, src2, Adest	Rs	Rs2	A0, A1	3			

## **Description Example**

MSBHI R1, R2, A1



## **MSBLH**

Multiply-Subtract the lower word and upper word

## **MSBLH**

DSP instruction Instruction Code Page: 320

## Syntax

MSBLH src, src2, Adest

## Operation

signed short tmp1, tmp2; signed 72bit tmp3; tmp1 = (signed short) src; tmp2 = (signed short) (src2 >> 16); tmp3 = (signed long) tmp1 * (signed long) tmp2; Adest = Adest - (tmp3 << 16);

## Function

• This instruction multiplies the lower 16 bits of src by the upper 16 bits of src2, and subtracts the result from the value in the accumulator (ACC). The subtraction is performed with the least significant bit of the result of multiplication corresponding to bit 16 of ACC. The result of subtraction is stored in ACC. The lower 16 bits of src and the upper 16 bits of src2 are treated as signed integers.



### Flag Change

• This instruction does not affect the states of flags.

#### Instruction Format

	Operand			
Syntax	src	src2	Adest	Code Size (Byte)
MSBLH src, src2, Adest	Rs	Rs2	A0, A1	3

### **Description Example**

MSBLH R1, R2, A1


# **MSBLO**

Multiply-Subtract the lower word

## **MSBLO**

DSP instruction Instruction Code Page: 321

### Syntax

MSBLO src, src2, Adest

### Operation

signed short tmp1, tmp2; signed 72bit tmp3; tmp1 = (signed short) src; tmp2 = (signed short) src2; tmp3 = (signed long) tmp1 * (signed long) tmp2; Adest = Adest - (tmp3 << 16);

### Function

• This instruction multiplies the lower 16 bits of src by the lower 16 bits of src2, and subtracts the result from the value in the accumulator (ACC). The subtraction is performed with the least significant bit of the result of multiplication corresponding to bit 16 of ACC. The result of subtraction is stored in ACC. The lower 16 bits of src and the lower 16 bits of src2 are treated as signed integers.



## Flag Change

• This instruction does not affect the states of flags.

#### Instruction Format

Syntax	src	src2	Adest	Code Size (Byte)
MSBLO src, src2, Adest	Rs	Rs2	A0, A1	3

## **Description Example**

MSBLO R1, R2, A1





Arithmetic/logic instruction

# MUL

Multiplication

# MUL

Instruction Code

Page: 321

#### Syntax

- (1) MUL src, dest
- (2) MUL src, src2, dest

#### Operation

- (1) dest = src * dest;
- (2) dest = src * src2;

#### Function

- (1) This instruction multiplies src and dest and places the result in dest.
  - The calculation is performed in 32 bits and the lower 32 bits of the result are placed.
  - The operation result will be the same whether a singed or unsigned multiply is executed.
- (2) This instruction multiplies src and src2 and places the result in dest.
  - The calculation is performed in 32 bits and the lower 32 bits of the result are placed.
  - The operation result will be the same whether a singed or unsigned multiply is executed.
- Note: The accumulator (ACC0) is used to perform the function. The value of ACC0 after executing the instruction is undefined.

#### Flag Change

• This instruction does not affect the states of flags.

#### Instruction Format

		Processing		Operand			
Syntax		Size	src	src2	dest	Code Size (Byte)	
(1) MUL	src, dest	L	#UIMM:4	-	Rd	2	
		L	#SIMM:8	-	Rd	3	
		L	#SIMM:16	-	Rd	4	
		L	#SIMM:24	-	Rd	5	
		L	#IMM:32	-	Rd	6	
		L	Rs	-	Rd	2	
		L	[Rs].memex	-	Rd	2 (memex == "UB") 3 (memex != "UB")	
		L	dsp:8[Rs].memex [*]	-	Rd	3 (memex == "UB") 4 (memex != "UB")	
		L	dsp:16[Rs].memex*	-	Rd	4 (memex == "UB") 5 (memex != "UB")	
(2) MUL	src, src2, dest	L	Rs	Rs2	Rd	3	

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 510 (255 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 1020 (255 × 4) when the specifier is .L. With dsp:16, values from 0 to 131070 (65535 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 262140 (65535 × 4) when the specifier .L. The value divided by 2 or 4 will be stored in the instruction code.

#### **Description Example**

 MUL
 #10, R2

 MUL
 R1, R2

 MUL
 [R1], R2

 MUL
 4[R1].W, R2

 MUL
 R1, R2, R3



# MULHI

#### Syntax

MULHI src, src2, Adest

### Operation

signed short tmp1, tmp2; signed 72bit tmp3; tmp1 = (signed short) (src >> 16); tmp2 = (signed short) (src2 >> 16); tmp3 = (signed long) tmp1 * (signed long) tmp2; Adest = (tmp3 << 16);

#### Function

• This instruction multiplies the upper 16 bits of src by the upper 16 bits of src2, and stores the result in the accumulator (ACC). When the result is stored, the least significant bit of the result corresponds to bit 16 of ACC, and the section corresponding to bits 71 to 48 of ACC is sign-extended. Moreover, bits 15 to 0 of ACC are cleared to 0. The upper 16 bits of src and the upper 16 bits of src2 are treated as signed integers.

Multiply the upper word



## Flag Change

• This instruction does not affect the states of flags.

### Instruction Format

Syntax	src	src2	Adest	Code Size (Byte)
MULHI src, src2, Adest	Rs	Rs2	A0, A1	3

### **Description Example**

MULHI R1, R2, A1



# MULHI

DSP instruction Instruction Code Page: 323

## MULLH

Multiply the lower word and upper word

# MULLH

Syntax

MULLH src, src2, Adest

DSP instruction Instruction Code Page: 323

### Operation

signed short tmp1, tmp2; signed 72bit tmp3; tmp1 = (signed short) src; tmp2 = (signed short) (src2 >> 16); tmp3 = (signed long) tmp1 * (signed long) tmp2; Adest = (tmp3 << 16);

### Function

• This instruction multiplies the lower 16 bits of src by the upper 16 bits of src2, and stores the result in the accumulator (ACC). When the result is stored, the least significant bit of the result corresponds to bit 16 of ACC, and the section corresponding to bits 71 to 48 of ACC is sign-extended. Moreover, bits 15 to 0 of ACC are cleared to 0. The lower 16 bits of src and the upper 16 bits of src2 are treated as signed integers.



## Flag Change

• This instruction does not affect the states of flags.

#### Instruction Format

Syntax	src	src2	Adest	Code Size (Byte)
MULLH src, src2, Adest	Rs	Rs2	A0, A1	3

#### **Description Example**

MULLH R1, R2, A1



# MULLO

Multiply the lower word

# MULLO

DSP instruction Instruction Code Page: 324

#### Syntax

MULLO src, src2, Adest

### Operation

signed short tmp1, tmp2; signed 72bit tmp3; tmp1 = (signed short) src; tmp2 = (signed short) src2; tmp3 = (signed long) tmp1 * (signed long) tmp2; Adest = (tmp3 << 16);

### Function

• This instruction multiplies the lower 16 bits of src by the lower 16 bits of src2, and stores the result in the accumulator (ACC). When the result is stored, the least significant bit of the result corresponds to bit 16 of ACC, and the section corresponding to bits 71 to 48 of ACC is sign-extended. Moreover, bits 15 to 0 of ACC are cleared to 0. The lower 16 bits of src and the lower 16 bits of src2 are treated as signed integers.



## Flag Change

• This instruction does not affect the states of flags.

### Instruction Format

		Operar	nd	
Syntax	src	src2	Adest	Code Size (Byte)
MULLO src, src2, Adest	Rs	Rs2	A0, A1	3

### **Description Example**

MULLO R1, R2, A1



## **MVFACGU**

Move the guard longword from the accumulator

## **MVFACGU**

DSP instruction Instruction Code Page: 324

### Syntax

MVFACGU src, Asrc, dest

#### Operation

signed 72bit tmp; tmp = (signed 72bit) Asrc << src; dest = (signed long) (tmp >> 64);

#### Function

• The MVFACGU instruction is executed according to the following procedures.

#### Processing 1:

The value of the accumulator is shifted to the left by zero to two bits as specified by src.

b71	b64 b63	b48	b47	b32	b31	b16	b15	b0
			Shifte	ed to the left	by ze	ero to two bits	;	ļ
b71	b64 b63	b48	b47	b32	b31	b16	b15	b0

Processing 2:

Contents of the most significant 32 bits of the value after shifting are moved to dest.

b95	b72 b71	b64 b63		b32 b31	b0
	•	I	1	l	
b31	↓ ↓	b0			
	dest				

#### Flag Change

• This instruction does not affect the states of flags.

#### Instruction Format

Syntax	src	Asrc	dest	Code Size (Byte)
MVFACGU src, Asrc, dest	#IMM:2 (IMM:2 = 0 to 2)	A0, A1	Rd	3

#### **Description Example**

MVFACGU #1, A1, R1



## **MVFACHI**

#### Syntax

MVFACHI src, Asrc, dest

#### Operation

signed 72bit tmp; tmp = (signed 72bit) Asrc << src; dest = (signed long) (tmp >> 32);

#### **Function**

• The MVFACHI instruction is executed according to the following procedures.

#### Processing 1:

The value of the accumulator is shifted to the left by zero to two bits as specified by src.

Move the upper longword from accumulator

b71	b64 b63	b48	b47	b32	b31	b16	b15	b0
			Shifte	ed to the left	by ze	ero to two bits		
b71	b64 b63	b48	b47	b32	b31	b16	b15	b0

Processing 2:

Contents of bits 63 to 32 of the value after shifting are moved to dest.



#### **Flag Change**

This instruction does not affect the states of flags. •

#### Instruction Format

Syntax	src	Asrc	dest	Code Size (Byte)
MVFACHI src, Asrc, dest	#IMM:2 (IMM:2 = 0 to 2	A0, A1 2)	Rd	3

#### **Description Example**

MVFACHI #1, A1, R1

Nov 20, 2018



## **MVFACHI**

DSP instruction Instruction Code Page: 325

## **MVFACLO**

Move the lower longword from the accumulator

## **MVFACLO**

DSP instruction Instruction Code Page: 325

### Syntax

MVFACLO src, Asrc, dest

#### Operation

signed 72bit tmp; tmp = (signed 72bit) Asrc << src; dest = (signed long) tmp;

#### Function

• The MVFACLO instruction is executed according to the following procedures.

#### Processing 1:

The value of the accumulator is shifted to the left by zero to two bits as specified by src.

b71	b64 b63	b48	b47	b32	b31	b16	b15	b0
Ţ			Shifte	d to the left	by ze	ero to two bits	i	
b71	b64 b63	b48	b47	b32	b31	b16	b15	b0

Processing 2:

Contents of bits 31 to 0 of the value after shifting are moved to dest.



### Flag Change

• This instruction does not affect the states of flags.

#### Instruction Format

Syntax	src	Asrc	dest	Code Size (Byte)
MVFACLO src, Asrc, dest	#IMM:2 (IMM:2 = 0 to 2)	A0, A1	Rd	3

#### **Description Example**

MVFACLO #1, A1, R1

R01US0316EJ0100 Rev.1.00 Nov 20, 2018



## **MVFACMI**

Move the middle-order longword from the accumulator

## **MVFACMI**

DSP instruction Instruction Code Page: 326

#### Syntax

MVFACMI src, Asrc, dest

#### Operation

signed 72bit tmp; tmp = (signed 72bit) Asrc << src; dest = (signed long) (tmp >> 16);

#### Function

• The MVFACMI instruction is executed according to the following procedures.

#### Processing 1:

The value of the accumulator is shifted to the left by zero to two bits as specified by src.

b71	b64 b63	b48	b47	b32	b31	b16	b15	b0
			Shifte	ed to the left	by ze	ero to two bits		
b71	b64 b63	b48	b47	b32	b31	b16	b15	b0

Processing 2:

Contents of bits 47 to 16 of the value after shifting are moved to dest.



#### Flag Change

• This instruction does not affect the states of flags.

#### Instruction Format

Syntax	src	Asrc	dest	Code Size (Byte)
MVFACMI src, Asrc, dest	#IMM:2 (IMM:2 = 0 to 2)	A0, A1	Rd	3

#### **Description Example**

MVFACMI #1, A1, R1



## **MVFC**

Transfer from a control register

## **MVFC**

Page: 326

#### Syntax

MVFC src, dest

#### Operation

dest = src;

#### Function

- This instruction transfers src to dest.
- When the PC is specified as src, this instruction transfers its own address to dest.

#### Flag Change

• This instruction does not affect the states of flags.

#### Instruction Format

		Operand		
Syntax	Processing Size	src*	dest	Code Size (Byte)
MVFC src, dest	L	Rx	Rd	3

Note: * Selectable src: Registers PC, ISP, USP, INTB, EXTB, PSW, BPC, BPSW, FINTV, and FPSW

#### **Description Example**

MVFC USP, R1



## **MVTACGU**

Move the guard longword to the accumulator

#### Syntax

MVTACGU src, Adest

#### Operation

Adest = (Adest & 00FFFFFFFFFFFFFF) | ((signed 72bit) src << 64);

#### **Function**

This instruction moves the contents of src to the most significant 32 bits (bits 95 to 64) of the accumulator (ACC). •



#### **Flag Change**

This instruction does not affect the states of flags.

#### Instruction Format

Operand			
Syntax	src	Adest	Code Size (Byte)
MVTACGU src, Adest	Rs	A0, A1	3

#### **Description Example**

MVTACGU R1, A1



DSP instruction Instruction Code Page: 327



**MVTACHI** 

# MVTACHI

Move the upper longword to the accumulator

### Syntax

MVTACHI src, Adest

#### Operation

Adest = (Adest & FF0000000FFFFFFFh) | ((signed 72bit) src << 32);

#### Function

• This instruction moves the contents of src to the upper 32 bits (bits 63 to 32) of the accumulator (ACC).



### Flag Change

• This instruction does not affect the states of flags.

#### Instruction Format

Syntax	src	Adest	Code Size (Byte)
MVTACHI src, Adest	Rs	A0, A1	3

#### **Description Example**

MVTACHI R1, A1

Nov 20, 2018



## **MVTACLO**

Move the lower longword to the accumulator

### Syntax

MVTACLO src, Adest

#### Operation

Adest = (Adest & FFFFFFFF00000000h) | (unsigned 72bit) src;

#### Function

• This instruction moves the contents of src to the lower 32 bits (bits 31 to 0) of the accumulator (ACC).



#### Flag Change

• This instruction does not affect the states of flags.

#### Instruction Format

Syntax	src	Adest	Code Size (Byte)
MVTACLO src, Adest	Rs	A0, A1	3

#### **Description Example**

MVTACLO R1, A1

## **MVTACLO**

DSP instruction Instruction Code Page: 328



System manipulation instruction

# MVTC

#### Transfer to a control register



Instruction Code Page: 329

#### Syntax

MVTC src, dest

#### Operation

dest = src;

#### Function

- This instruction transfers src to dest.
- In user mode, writing to the ISP, INTB, EXTB, BPC, BPSW, and FINTV, and the IPL[3:0], PM, U, and I bits in the PSW is ignored. In supervisor mode, writing to the PM bit in the PSW is ignored.

#### Flag Change

Change	Condition
*	
*	
*	
*	

Note: * The flag changes only when dest is the PSW.

#### Instruction Format

			Operand	
Syntax	Processing Size	src	dest [*]	Code Size (Byte)
MVTC src, dest	L	#SIMM:8	Rx	4
	L	#SIMM:16	Rx	5
	L	#SIMM:24	Rx	6
	L	#IMM:32	Rx	7
	L	Rs	Rx	3

Note: * Selectable dest: Registers ISP, USP, INTB, EXTB, PSW, BPC, BPSW, FINTV, and FPSW Note that the PC cannot be specified as dest.

#### **Description Example**

MVTC #0FFFF000h, INTB MVTC R1, USP



# **MVTIPL**

Interrupt priority level setting



#### Syntax

MVTIPL src

#### Operation

IPL = src;

### Function

- This instruction transfers src to the IPL[3:0] bits in the PSW.
- This instruction is a privileged instruction. Attempting to execute this instruction in user mode generates a privileged instruction exception.
- The value of src is an unsigned integer in the range  $0 \le \text{src} \le 15$ .

### Flag Change

• This instruction does not affect the states of flags.

#### Instruction Format

	Operand	
Syntax	src	Code Size (Byte)
MVTIPL src	#IMM:4	3

#### **Description Example**

MVTIPL #2

Instruction Code Page: 330



# NEG

#### Two's complementation

## NEG

#### Syntax

- (1) NEG dest
- (2) NEG src, dest

#### Operation

- (1) dest = -dest;
- (2) dest = -src;

#### Function

- (1) This instruction arithmetically inverts (takes the two's complement of) dest and places the result in dest.
- (2) This instruction arithmetically inverts (takes the two's complement of) src and places the result in dest.

#### Flag Change

Flag	Change	Condition
С	$\checkmark$	The flag is set if dest is 0 after the operation; otherwise it is cleared.
Z	$\checkmark$	The flag is set if dest is 0 after the operation; otherwise it is cleared.
S	$\checkmark$	The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared.
0	$\checkmark$	<ul> <li>(1) The flag is set if dest before the operation was 80000000h; otherwise it is cleared.</li> <li>(2) The flag is set if src before the operation was 80000000h; otherwise it is cleared.</li> </ul>

#### Instruction Format

				Operand	
Syntax		Processing Size	src	dest	Code Size (Byte)
(1) NEG	dest	L	-	Rd	2
(2) NEG	src, dest	L	Rs	Rd	3

#### **Description Example**

NEG R1 NEG R1, R2 Arithmetic/logic instruction Instruction Code Page: 331



# NOP

No operation



#### Syntax

NOP

#### Operation

/* No operation */

#### Function

• This instruction executes no process. The operation will be continued from the next instruction.

#### Flag Change

• This instruction does not affect the states of flags.

#### **Instruction Format**

Syntax	Code Size (Byte)
NOP	1

#### **Description Example**

NOP

Arithmetic/logic instruction Instruction Code Page: 331



# NOT

#### Logical complementation

# NOT

- Syntax
- (1) NOT dest
- (2) NOT src, dest

#### Operation

- (1) dest = ~dest;
- (2) dest = ~src;

#### Function

- (1) This instruction logically inverts dest and places the result in dest.
- (2) This instruction logically inverts src and places the result in dest.

#### Flag Change

Flag	Change	Condition
С	-	
Z	$\checkmark$	The flag is set if dest is 0 after the operation; otherwise it is cleared.
S	$\checkmark$	The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared.
0	-	

#### Instruction Format

			Operand		
Syntax		Processing Size	src	dest	Code Size (Byte)
(1) NOT	dest	L	_	Rd	2
(2) NOT	src, dest	L	Rs	Rd	3

#### **Description Example**

NOT R1 NOT R1, R2 Arithmetic/logic instruction Instruction Code Page: 332



Arithmetic/logic instruction

## OR

Logical OR

OR

Instruction Code

Page: 333

#### Syntax

- (1) OR src, dest
- (2) OR src, src2, dest

#### Operation

- (1) dest = dest | src;
- (2) dest = src | src2;

#### Function

- (1) This instruction takes the logical OR of dest and src and places the result in dest.
- (2) This instruction takes the logical OR of src and src2 and places the result in dest.

#### Flag Change

Flag	Change	Condition
С	-	
Z	$\checkmark$	The flag is set if dest is 0 after the operation; otherwise it is cleared.
S	$\checkmark$	The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared.
0	-	

#### Instruction Format

		Processing	Operand			
Syntax		Size	src	src2 dest		Code Size (Byte)
(1) OR	src, dest	L	#UIMM:4	-	Rd	2
		L	#SIMM:8	-	Rd	3
		L	#SIMM:16	-	Rd	4
		L	#SIMM:24	_	Rd	5
		L	#IMM:32	-	Rd	6
		L	Rs	-	Rd	2
		L	[Rs].memex	-	Rd	2 (memex == "UB") 3 (memex != "UB")
		L	dsp:8[Rs].memex*	-	Rd	3 (memex == "UB") 4 (memex != "UB")
		L	dsp:16[Rs].memex [*]	-	Rd	4 (memex == "UB") 5 (memex != "UB")
(2) OR	src, src2, dest	L	Rs	Rs2	Rd	3

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 510 (255 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 1020 (255 × 4) when the specifier is .L. With dsp:16, values from 0 to 131070 (65535 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 262140 (65535 × 4) when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.

R01US0316EJ0100 Rev.1.00 Nov 20, 2018



## **Description Example**

OR	#8, R1
OR	R1, R2
OR	[R1], R2
OR	8[R1].L, R2
OR	R1, R2, R3



## POP

Restoring data from stack to register

## POP

Data transfer instruction Instruction Code Page: 334

#### Syntax

POP dest

#### Operation

tmp = *SP; SP = SP + 4; dest = tmp;

#### Function

- This instruction restores data from the stack and transfers it to dest.
- The stack pointer in use is specified by the U bit in the PSW.

### Flag Change

• This instruction does not affect the states of flags.

#### Instruction Format

		Operand		
Syntax	Processing Size	dest	Code Size (Byte)	
POP dest	L	Rd	2	

#### **Description Example**

POP R1



# POPC

#### Restoring a control register

**POPC** Data transfer instruction

> Instruction Code Page: 335

Syntax

POPC dest

#### Operation

tmp = *SP; SP = SP + 4; dest = tmp;

#### Function

- This instruction restores data from the stack and transfers it to the control register specified as dest.
- The stack pointer in use is specified by the U bit in the PSW.
- In user mode, writing to the ISP, INTB, EXTB, BPC, BPSW, and FINTV, and the IPL[3:0], PM, U, and I bits in the PSW is ignored. In supervisor mode, writing to the PM bit in the PSW is ignored.

### Flag Change

Change	Condition
*	
*	
*	
*	
	*

Note: * The flag changes only when dest is the PSW.

#### Instruction Format

			Operand	
Syntax	[	Processing Size	dest*	Code Size (Byte)
POPC	dest	L	Rx	2
Nata: *	Salaatabla	de et: De sietere ICD LICD INTE EX		

Note: * Selectable dest: Registers ISP, USP, INTB, EXTB, PSW, BPC, BPSW, FINTV, and FPSW Note that the PC cannot be specified as dest

#### **Description Example**

POPC PSW



## POPM

Restoring multiple registers from the stack

#### Syntax

POPM dest-dest2

#### Operation

```
signed char i;
for ( i = register_num(dest); i <= register_num(dest2); i++ ) {
   tmp = *SP;
   SP = SP + 4;
   register(i) = tmp;
}
```

#### Function

- This instruction restores values from the stack to the block of registers in the range specified by dest and dest2.
- The range is specified by first and last register numbers. Note that the condition (first register number < last register number) must be satisfied.
- R0 cannot be specified.
- The stack pointer in use is specified by the U bit in the PSW.
- Registers are restored from the stack in the following order:

R15 R14 R13 R12 R2 R1
-----------------------

Restoration is in sequence from R1.

### Flag Change

• This instruction does not affect the states of flags.

#### Instruction Format

Processing Operand		perand		
Syntax	Size	dest	dest2	Code Size (Byte)
POPM dest-dest2	L	Rd (Rd = R1 to R14)	Rd2 (Rd2 = R2 to R15)	2

### **Description Example**

POPM R1-R3 POPM R4-R8





Data transfer instruction Instruction Code Page: 335

# PUSH

Saving data on the stack

PUSH

#### Syntax

PUSH.size src

#### Operation

tmp = src; SP = SP - 4 *; *SP = tmp;

Note: * SP is decremented by 4 even when the size specifier (.size) is .B or .W. The upper 24 and 16 bits in the respective cases (.B and .W) are undefined.

#### Function

- This instruction pushes src onto the stack.
- When src is in register and the size specifier for the PUSH instruction is .B or .W, the byte or word of data from the LSB in the register are saved respectively.
- The transfer to the stack is processed in longwords. When the size specifier is .B or .W, the upper 24 or 16 bits are undefined respectively.
- The stack pointer in use is specified by the U bit in the PSW.

#### Flag Change

• This instruction does not affect the states of flags.

#### Instruction Format

			Operand	
Syntax	Size	Processing Size	src	Code Size (Byte)
PUSH.size src	B/W/L	L	Rs	2
	B/W/L	L	[Rs]	2
	B/W/L	L	dsp:8[Rs] [*]	3
	B/W/L	L	dsp:16[Rs] [*]	4

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 510 (255 × 2) can be specified when the size specifier is .W, or values from 0 to 1020 (255 × 4) when the specifier is .L. With dsp:16, values from 0 to 131070 (65535 × 2) can be specified when the size specifier is .W, or values from 0 to 1020 (255 × 4) when the specifier is .L. With dsp:16, values from 0 to 131070 (65535 × 2) can be specified when the size specifier is .W, or values from 0 to 262140 (65535 × 4) when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.

#### **Description Example**

PUSH.B R1 PUSH.L [R1] Data transfer instruction Instruction Code Page: 336



# PUSHC

#### Syntax

PUSHC src

#### Operation

tmp = src; SP = SP - 4; *SP = tmp;

#### Function

- This instruction pushes the control register specified by src onto the stack.
- The stack pointer in use is specified by the U bit in the PSW.
- When the PC is specified as src, this instruction pushes its own address onto the stack.

#### **Flag Change**

• This instruction does not affect the states of flags.

#### Instruction Format

		Operand	
Syntax	Processing Size	src*	Code Size (Byte)
PUSHC src	L	Rx	2

Saving a control register

Note: * Selectable src: Registers PC, ISP, USP, INTB, EXTB, PSW, BPC, BPSW, FINTV, and FPSW

#### **Description Example**

PUSHC PSW

**PUSHC** Data transfer instruction Instruction Code

Page: 337



## PUSHM

#### Saving multiple registers

**PUSHM** Data transfer instruction

> Instruction Code Page: 337

Syntax

PUSHM src-src2

#### Operation

```
signed char i;
for ( i = register_num(src2); i >= register_num(src); i-- ) {
   tmp = register(i);
   SP = SP - 4;
   *SP = tmp;
}
```

#### Function

- This instruction saves values to the stack from the block of registers in the range specified by src and src2.
- The range is specified by first and last register numbers. Note that the condition (first register number < last register number) must be satisfied.
- R0 cannot be specified.
- The stack pointer in use is specified by the U bit in the PSW.
- Registers are saved in the stack in the following order:

	R1		R13	R12	•••••	R2	R1
--	----	--	-----	-----	-------	----	----

Saving is in sequence from R15.

#### Flag Change

• This instruction does not affect the states of flags.

#### Instruction Format

		Ор	erand	
Syntax	Processing Size	src	src2	Code Size (Byte)
PUSHM src-src2	L	Rs (Rs = R1 to R14)	Rs2 (Rs2 = R2 to R15)	2

#### **Description Example**

PUSHM R1-R3 PUSHM R4-R8



# RACL

#### Round the accumulator longword

#### Syntax

RACL src, Adest

#### Operation

signed 72bit tmp; signed 73bit tmp73;

tmp = (signed 72bit) Adest << src; tmp73 = (signed 73bit) tmp + 000000000080000000h;

```
if (tmp73 > (signed 73bit) 0007FFFFFFF00000000h)
Adest = 007FFFFFF00000000h;
else if (tmp73 < (signed 73bit) 1FF8000000000000000)
Adest = FF800000000000000;
else
```

Adest = tmp & FFFFFFFFF0000000h;

#### Function

• This instruction rounds the value of the accumulator into a longword and stores the result in the accumulator.

b71 b6	4 b63	b48 b4	47 b32	b31	b16 b15	b0
	1	1	ACC		1	
		RACL ir	nstruction			
b71 b64	b63		b32	b31		b0
Sign		Data	a		0	

• The RACL instruction is executed according to the following procedures.

Processing 1:

The value of the accumulator is shifted to the left by one or two bits as specified by src.



DSP instruction Instruction Code Page: 338

RACL



#### Processing 2:

The value of the accumulator changes according to the value of 64 bits after the contents have been shifted to the left by one or two bits.



#### **Flag Change**

• This instruction does not affect the states of flags.

#### Instruction Format

		Operand	
Syntax	src	Adest	Code Size (Byte)
RACL src, Adest	#IMM:1 (IMM:1 = 1, 2)	A0, A1	3

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter 1 or 2 as the immediate value (IMM:1). The value minus 1 will be stored in the instruction code.

#### **Description Example**

RACL #1, A1 RACL #2, A0



# RACW

### Round the accumulator word



DSP instruction Instruction Code Page: 338

#### Syntax

RACW src, Adest

#### Operation

signed 72bit tmp; signed 73bit tmp73;

tmp = (signed 72bit) Adest << src; tmp73 = (signed 73bit) tmp + 000000000080000000h;

if (tmp73 > (signed 73bit) 00000007FFF0000000h) Adest = 0000007FFF0000000h; else if (tmp73 < (signed 73bit) 1FFFFFF80000000000h) Adest = FFFFF80000000000h; else

Adest = tmp & FFFFFFFFFF0000000h;

#### Function

• This instruction rounds the value of the accumulator into a word and stores the result in the accumulator.



• The RACW instruction is executed according to the following procedures.

#### Processing 1:

The value of the accumulator is shifted to the left by one or two bits as specified by src.





#### Processing 2:

The value of the accumulator changes according to the value of 64 bits after the contents have been shifted to the left by one or two bits.



#### Flag Change

• This instruction does not affect the states of flags.

#### Instruction Format

Syntax	src	Adest	Code Size (Byte)
RACW src, Adest	#IMM:1 (IMM:1 = 1, 2)	A0, A1	3

#### **Description Example**

RACW #1, A1 RACW #2, A0



**RDACL** 

DSP instruction

Instruction Code Page: 339

# RDACL

Round the accumulator longword

#### Syntax

RDACL src, Adest

#### Operation

signed 72bit tmp; tmp = (signed 72bit) Adest << src;

if (tmp > (signed 72bit) 007FFFFFFF00000000h) Adest = 007FFFFFF00000000h;

else if (tmp < (signed 72bit) FF80000000000000000)

Adest = FF8000000000000000;

#### else

Adest = tmp & FFFFFFFFFF0000000h;

#### Function

• This instruction rounds the value of the accumulator into a longword and stores the result in the accumulator.

b71 b64	b63	b48 b47	b32 b31	b16 b15	5 b0
	1	1	ACC	1	
		RDACL instruc	tion		
b71 b64	b63		↓		b0
Sign		Data		0	

• The RDACL instruction is executed according to the following procedures.

#### Processing 1:

The value of the accumulator is shifted to the left by one or two bits as specified by src.

b71	b64	b63	b48	b47	b32	b31	b16	b15	b0
			Shi	fted to the lef	t by o	one or two bit	s		Ţ
									Ť.
b71	b64 b	063	b48	b47	b32	b31	b16	b15	b0



#### Processing 2:

The value of the accumulator changes according to the value of 64 bits after the contents have been shifted to the left by one or two bits.



#### Flag Change

• This instruction does not affect the states of flags.

#### Instruction Format

Syntax	src	Adest	Code Size (Byte)
RDACL src, Adest	#IMM:1 (IMM:1 = 1, 2)	A0, A1	3

#### **Description Example**

RDACL #1, A1 RDACL #2, A0



# RDACW

#### Round the accumulator word

# RDACW

DSP instruction Instruction Code Page: 339

### Syntax

RDACW src, Adest

### Operation

signed 72bit tmp; tmp = (signed 72bit) Adest << src;

if (tmp > (signed 72bit) 0000007FFF00000000h) Adest = 0000007FFF0000000h;

else if (tmp < (signed 72bit) FFFFF80000000000) Adest = FFFFF80000000000h;

#### else

Adest = tmp & FFFFFFFFFF0000000h;

#### Function

• This instruction rounds the value of the accumulator into a word and stores the result in the accumulator.

b71	b64 b63	b48 b47	b32 b31	b16 b15	b0					
	1		ACC	1						
	RDACW instruction									
b71	b64b63		Ļ		b0					
	Sign	D	ata	0						

• The RDACW instruction is executed according to the following procedures.

#### Processing 1:

The value of the accumulator is shifted to the left by one or two bits as specified by src.

b71	b64 b63	b48	b47	b32	b31	b16	b15	b0
]		Shi	fted	to the left by	one	or two bits		
								ľ
b71	b64 b63	b48	b47	b32	b31	b16	b15	b0



#### Processing 2:

The value of the accumulator changes according to the value of 64 bits after the contents have been shifted to the left by one or two bits.



#### Flag Change

• This instruction does not affect the states of flags.

#### Instruction Format

Syntax	src	Adest	Code Size (Byte)
RDACW src, Adest	#IMM:1 (IMM:1 = 1, 2)	A0, A1	3

#### **Description Example**

RDACW #1, A1 RDACW #2, A1



# REVL

Endian conversion

REVL

#### Syntax

REVL src, dest

Data transfer instruction Instruction Code Page: 340

#### Operation

 $Rd = \{ Rs[7:0], Rs[15:8], Rs[23:16], Rs[31:24] \}$ 

#### Function

• This instruction converts the endian byte order within a 32-bit datum, which is specified by src, and saves the result in dest.

### Flag Change

• This instruction does not affect the states of flags.

#### Instruction Format

		Operand	
Syntax	src	dest	Code Size (Byte)
REVL src, dest	Rs	Rd	3

#### **Description Example**

REVL R1, R2




### REVW

#### Syntax

REVW src, dest

#### Operation

 $\mathsf{Rd} = \{ \, \mathsf{Rs}[23:16], \, \mathsf{Rs}[31:24], \, \mathsf{Rs}[7:0], \, \mathsf{Rs}[15:8] \, \}$ 

#### Function

• This instruction converts the endian byte order within the higher- and lower 16-bit data, which are specified by src, and saves the result in dest.

Endian conversion

#### Flag Change

• This instruction does not affect the states of flags.

#### Instruction Format

	Operand		
Syntax	src	dest	Code Size (Byte)
REVW src, dest	Rs	Rd	3

#### **Description Example**

REVW R1, R2

Data transfer instruction Instruction Code Page: 340

**REVW** 



### **RMPA**

Multiply-and-accumulate operation

**RMPA** 

Instruction Code Page: 341

#### Syntax

RMPA.size

#### Operation

```
while ( R3 != 0 ) {
    R6:R5:R4 = R6:R5:R4 + *R1 * *R2;
    R1 = R1 + n;
    R2 = R2 + n;
    R3 = R3 - 1;
}
```

Notes: 1. If this instruction is executed with R3 set to 0, it is ignored and has no effect on registers and flags.

2. When the size specifier (.size) is .B, .W, or .L, n is 1, 2, or 4, respectively.

#### Function

- This instruction performs a multiply-and-accumulate operation with the multiplicand addresses specified by R1, the multiplier addresses specified by R2, and the number of multiply-and-accumulate operations specified by R3. The operands and result are handled as signed values, and the result is placed in R6:R5:R4 as an 80-bit datum. Note that the upper 16 bits of R6 are set to the value obtained by sign-extending the lower 16 bits of R6.
- The greatest value that is specifiable in R3 is 00010000h.



- The data in R1 and R2 are undefined when instruction execution is completed.
- Specify the initial value in R6:R5:R4 before executing the instruction. Furthermore, be sure to set R6 to FFFFFFFh when R5:R4 is negative or to 00000000h if R5:R4 is positive.
- An interrupt request during execution of this instruction will be accepted, so processing of the instruction will be suspended. That is, execution of the instruction will continue on return from the interrupt processing routine. However, be sure to save the contents of the R1, R2, R3, R4, R5, R6, and PSW when an interrupt is generated and restore them when execution is returned from the interrupt routine.
- In execution of the instruction, the data may be prefetched from the multiplicand addresses specified by R1 and the multiplier addresses specified by R2, with R3 as the upper limit. For details of the data size to be prefetched, refer to the hardware manual of each product.
- Note: The accumulator (ACC0) is used to perform the function. The value of ACC0 after executing the instruction is undefined.



#### Flag Change

Flag	Change	Condition
С	-	
Z	-	
S	$\checkmark$	The flag is set if the MSB of R6 is 1; otherwise it is cleared.
0	$\checkmark$	The flag is set if the R6:R5:R4 data is greater than 2 63 –1 or smaller than –2 63 ; otherwise it is cleared.

#### **Instruction Format**

		Processing	
Syntax	Size	Size	Code Size (Byte)
RMPA.size	B/W/L	size	2

#### **Description Example**

RMPA.W



## ROLC

Rotation with carry to left

ROLC

#### Syntax

ROLC dest

#### Operation

```
dest <<= 1;
if ( C == 0 )
    dest &= FFFFFFEh;
else
    dest |= 00000001h;
```

#### Function

• This instruction treats dest and the C flag as a unit, rotating the whole one bit to the left.



#### Flag Change

Flag	Change	Condition
С	$\checkmark$	The flag is set if the shifted-out bit is 1; otherwise it is cleared.
Z	$\checkmark$	The flag is set if dest is 0 after the operation; otherwise it is cleared.
S	$\checkmark$	The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared.
0	-	

#### Instruction Format

	Processing	Operand		
Syntax	Size	dest	Code Size (Byte)	
ROLC dest	L	Rd	2	

#### **Description Example**

ROLC R1

Arithmetic/logic instruction Instruction Code Page: 341



## RORC

Rotation with carry to right

RORC

#### Syntax

RORC dest

#### Operation

```
dest >>= 1;
if ( C == 0 )
    dest &= 7FFFFFFh;
else
    dest |= 80000000h;
```

#### Function

• This instruction treats dest and the C flag as a unit, rotating the whole one bit to the right.



#### Flag Change

Flag	Change	Condition
С	$\checkmark$	The flag is set if the shifted-out bit is 1; otherwise it is cleared.
Z	$\checkmark$	The flag is set if dest is 0 after the operation; otherwise it is cleared.
S	$\checkmark$	The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared.
0	-	

#### Instruction Format

	Processing	Operand		
Syntax Size		dest	Code Size (Byte)	
RORC dest	L	Rd	2	

#### **Description Example**

RORC R1



## ROTL

Rotation to left

ROTL

#### Syntax

ROTL src, dest

Arithmetic/logic instruction Instruction Code Page: 342

#### Operation

unsigned long tmp0, tmp1; tmp0 = src & 31; tmp1 = dest << tmp0; dest = (( unsigned long ) dest >> ( 32 - tmp0 )) | tmp1;

#### Function

- This instruction rotates dest leftward by the number of bit positions specified by src and saves the value in dest. Bits overflowing from the MSB are transferred to the LSB and to the C flag.
- src is an unsigned integer in the range of  $0 \le \operatorname{src} \le 31$ .
- When src is in register, only five bits in the LSB are valid.



#### Flag Change

Flag	Change	Condition
С	$\checkmark$	After the operation, this flag will have the same LSB value as dest. In addition, when src is 0, this flag will have the same LSB value as dest.
Z	$\checkmark$	The flag is set if dest is 0 after the operation; otherwise it is cleared.
S	$\checkmark$	The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared.
0	-	

#### Instruction Format

dest	(Byte)
	(Dyte)
Rd	3
Rd	3
	Rd

#### **Description Example**

ROTL #1, R1 ROTL R1, R2



## ROTR

Rotation to right

ROTR

#### Syntax

ROTR src, dest

Arithmetic/logic instruction Instruction Code Page: 343

#### Operation

unsigned long tmp0, tmp1; tmp0 = src & 31; tmp1 = ( unsigned long ) dest >> tmp0; dest = ( dest << ( 32 - tmp0 )) | tmp1;

#### Function

- This instruction rotates dest rightward by the number of bit positions specified by src and saves the value in dest. Bits overflowing from the LSB are transferred to the MSB and to the C flag.
- src is an unsigned integer in the range of  $0 \le \operatorname{src} \le 31$ .
- When src is in register, only five bits in the LSB are valid.



#### Flag Change

Flag	Change	Condition
С	$\checkmark$	After the operation, this flag will have the same MSB value as dest. In addition, when src is 0, this flag will have the same MSB value as dest.
Z	$\checkmark$	The flag is set if dest is 0 after the operation; otherwise it is cleared.
S	$\checkmark$	The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared.
0	-	

#### Instruction Format

	Processing		Operand	Code Size
Syntax	Size	src	dest	(Byte)
ROTR src, dest	L	#IMM:5	Rd	3
	L	Rs	Rd	3

#### **Description Example**

 ROTR
 #1, R1

 ROTR
 R1, R2



### ROUND

Conversion from single-precision floating-point number to signed integer

### ROUND

Single-precision floating-point operation instruction

Instruction Code Page: 344

Syntax

ROUND src, dest

#### Operation

dest = ( signed long ) src;

#### Function

• This instruction converts the single-precision floating-point number stored in src into a signed longword (32-bit) integer and places the result in dest. The result is rounded according to the setting of the RM[1:0] bits in the FPSW.

Bits RM[1:0]	Rounding Mode
00b	Round to the nearest value
01b	Round towards 0
10b	Round towards + $\infty$
11b	Round towards $-\infty$

#### **Flag Change**

Flag	Change	Condition
С	-	
Z	$\checkmark$	The flag is set if the result of the operation is 0; otherwise it is cleared.
S	$\checkmark$	The flag is set if the sign bit (bit 31) of the result of the operation is 1; otherwise it is cleared.
0	-	
CV	$\checkmark$	The flag is set if an invalid operation exception is generated; otherwise it is cleared.
CO	$\checkmark$	The value of the flag is 0.
CZ	$\checkmark$	The value of the flag is 0.
CU	$\checkmark$	The value of the flag is 0.
CX	$\checkmark$	The flag is set if an inexact exception is generated; otherwise it is cleared.
CE	$\checkmark$	The flag is set if an unimplemented processing exception is generated; otherwise it is cleared.
FV	$\checkmark$	The flag is set if an invalid operation exception is generated; otherwise it does not change.
FO	-	
FZ	-	
FU	-	
FX	$\checkmark$	The flag is set if an inexact exception is generated; otherwise it does not change.

Note: The FX and FV flags do not change if any of the exception enable bits EX and EV is 1. The S and Z flags do not change when an exception is generated.



#### Instruction Format

	Processing	Operand		Code Size
Syntax	Size	src	dest	(Byte)
ROUND src, dest	L	Rs	Rd	3
	L	[Rs].L	Rd	3
	L	dsp:8[Rs].L [*]	Rd	4
	L	dsp:16[Rs].L [*]	Rd	5

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 4) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 1020 (255 × 4) can be specified; with dsp:16, values from 0 to 262140 (65535 × 4) can be specified. The value divided by 4 will be stored in the instruction code.

#### Sources of Single-Precision Floating-Point Exceptions

Unimplemented processing Invalid operation Inexact

#### **Description Example**

ROUND R1, R2 ROUND [R1], R2

#### **Supplementary Description**

• The following tables show the correspondences between the src and dest values and the results of operations when the value of the DN bit in the FPSW is 0 or 1.

#### When DN = 0

src Value (exponent is shown without bias)		dest	Exception	
src ≥ 0	+∞	When an invalid operation exception is generated with the EV = 1: No change	Invalid operation exception	
	31 ≤ Exponent ≤ 127	Other cases: 7FFFFFFh		
	–126 ≤ Exponent ≤ 30	00000000h to 7FFFF80h	None ^{*1}	
	+Denormalized number	No change	Unimplemented processing exception	
	+0	0000000h	None	
src < 0	-0	_		
	–Denormalized number	No change	Unimplemented processing exception	
	–126 ≤ Exponent ≤ 30	00000000h to 80000080h	None ^{*1}	
	$31 \leq \text{Exponent} \leq 127$	When an invalid operation exception is generated with the EV = 1: No change	Invalid operation exception	
	<u>~~</u>	Other cases: 80000000h		
NaN	QNaN	When an invalid operation exception is generated with the EV = 1: No change	Invalid operation exception	
		Other cases:		
	SNaN	 Sign bit = 0: 7FFFFFFh		
		Sign bit = 1: 80000000h		

Note: 1. An inexact exception occurs when the result is rounded.

Note: 2. No invalid operation exception occurs when src = CF000000h.



src Value	(exponent is shown without bias)	dest	Exception
src ≥ 0	+∞	When an invalid operation exception is generated with the EV = 1: No change	Invalid operation exception
	31 ≤ Exponent ≤ 127	Other cases: 7FFFFFFh	
	$-126 \le Exponent \le 30$	00000000h to 7FFFF80h	None ^{*1}
	+0, +Denormalized number	0000000h	None
src < 0	–0, –Denormalized number	_	
	$-126 \le Exponent \le 30$	00000000h to 80000080h	None ^{*1}
	$31 \le \text{Exponent} \le 127$	When an invalid operation exception is generated with the EV = 1: No change	Invalid operation exception ^{*2}
		Other cases: 80000000h	
NaN	QNaN	When an invalid operation exception is generated with the EV = 1: No change	Invalid operation exception
		Other cases:	
	SNaN	Sign bit = 0: 7FFFFFFh	
		Sign bit = 1: 80000000h	

#### When DN = 1

Note: 1. An inexact exception occurs when the result is rounded.

Note: 2. No invalid operation exception occurs when src = CF000000h.



## RTE

#### Syntax

RTE

#### Return from the exception

### RTE

System manipulation instruction Instruction Code Page: 344

#### Operation

PC = *SP; SP = SP + 4; tmp = *SP; SP = SP + 4; PSW = tmp; LI = 0:

#### Function

- This instruction returns execution from the exception handling routine by restoring the PC and PSW contents that were preserved when the exception was accepted.
- This instruction is a privileged instruction. Attempting to execute this instruction in user mode generates a privileged instruction exception.
- If returning is accompanied by a transition to user mode, the U bit in the PSW becomes 1.

#### Flag Change

Flag	Change	Condition
С	*	
Z	*	
S	*	
0	*	

Note: * The flags become the corresponding values on the stack.

#### Instruction Format

Syntax	Code Size (Byte)
RTE	2

#### **Description Example**

RTE



System manipulation instruction

## RTFI

Return from the fast interrupt

### RTFI

Instruction Code Page: 345

Syntax

RTFI

#### Operation

PSW = BPSW; PC = BPC; LI = 0:

#### Function

- This instruction returns execution from the fast-interrupt processing routine by restoring the PC and PSW contents that were saved in the BPC and BPSW when the fast interrupt request was accepted.
- This instruction is a privileged instruction. Attempting to execute this instruction in user mode generates a privileged instruction exception.
- If returning is accompanied by a transition to user mode, the U bit in the PSW becomes 1.
- The data in the BPC and BPSW are undefined when instruction execution is completed.

#### Flag Change

C         *           Z         *           S         *           O         *	Flag	Change	Condition
<u>Z</u> * <u>S</u> *	С	*	
<u>S</u>	Z	*	
0 *	S	*	
	0	*	

Note: * The flags become the corresponding values from the BPSW.

#### Instruction Format

Syntax	Code Size (Byte)
RTFI	2

#### **Description Example**

RTFI



## RTS

#### Syntax

RTS

#### Operation

PC = *SP; SP = SP + 4;

#### Function

• This instruction returns the flow of execution from a subroutine.

#### Flag Change

• This instruction does not affect the states of flags.

#### Instruction Format

Syntax	Code Size (Byte)
RTS	1

#### **Description Example**

RTS

#### Returning from a subroutine



Branch instruction Instruction Code Page: 345



### RTSD

Releasing stack frame and returning from subroutine

RTSD

Syntax

Branch instruction Instruction Code Page: 345

- (1) RTSD src
- (2) RTSD src, dest-dest2

#### Operation

(1) SP = SP + src; PC = *SP; SP = SP + 4;

(2) signed char i; SP = SP + ( src - ( register_num(dest2) - register_num(dest) +1 ) * 4 ); for ( i = register_num(dest); i <= register_num(dest2); i++ ) { tmp = *SP; SP = SP + 4; register(i) = tmp; } PC = *SP; SP = SP + 4;

#### Function

- (1) This instruction returns the flow of execution from a subroutine after deallocating the stack frame for the subroutine.
  - Specify src to be the size of the stack frame (auto conversion area).





- (2) This instruction returns the flow of execution from a subroutine after deallocating the stack frame for the subroutine and also restoring register values from the stack.
  - Specify src to be the total size of the stack frame (auto conversion area and register restore area).



- This instruction restores values for the block of registers in the range specified by dest and dest2 from the stack.
- The range is specified by first and last register numbers. Note that the condition (first register number ≤ last register number) must be satisfied.
- R0 cannot be specified.
- The stack pointer in use is specified by the U bit in the PSW.
- Registers are restored from the stack in the following order:



Restoration is in sequence from R1.

#### Flag Change

• This instruction does not affect the states of flags.

#### Instruction Format

		Operand Code Size			Code Size
Syntax		src	dest	dest2	(Byte)
(1) RTSD	SIC	#UIMM:8 [*]	-	_	2
(2) RTSD	src, dest-dest2	#UIMM:8 [*]	Rd (Rd = R1 to R15)	Rd2 (Rd2 = R1 to R15)	3

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 4) as the immediate value. With UIMM:8, values from 0 to 1020 (255 × 4) can be specified. The value divided by 4 will be stored in the instruction code.

#### **Description Example**

RTSD #4 RTSD #16, R5-R7



## SAT

#### Saturation of signed 32-bit data

### SAT

Syntax

SAT dest

#### Operation

if ( O == 1 && S == 1 ) dest = 7FFFFFF; else if ( O == 1 && S == 0 ) dest = 80000000h;

#### Function

- This instruction performs a 32-bit signed saturation operation.
- When the O flag is 1 and the S flag is 1, the result of the operation is 7FFFFFFF and it is placed in dest. When the O flag is 1 and the S flag is 0, the result of the operation is 80000000h and it is placed in dest. In other cases, the dest value does not change.

#### Flag Change

• This instruction does not affect the states of flags.

#### Instruction Format

	Processing	Operand	
Syntax	Size	dest	Code Size (Byte)
SAT dest	L	Rd	2

#### **Description Example**

SAT R1



## SATR

Saturation of signed 64-bit data for RMPA

## SATR

Syntax

SATR

Arithmetic/logic instruction Instruction Code Page: 346

#### Operation

#### Function

- This instruction performs a 64-bit signed saturation operation.
- When the O flag is 1 and the S flag is 0, the result of the operation is 000000007FFFFFFFFFFFFFFF and it is placed in R6:R5:R4. When the O flag is 1 and the S flag is 1, the result of the operation is FFFFFFFF800000000000000 and it is place in R6:R5:R4. In other cases, the R6:R5:R4 value does not change.

#### Flag Change

• This instruction does not affect the states of flags.

#### Instruction Format

Syntax	Code Size (Byte)
SATR	2

#### **Description Example**

SATR



## SBB

Subtraction with borrow

### SBB

#### Syntax

SBB src, dest

Arithmetic/logic instruction Instruction Code Page: 347

#### Operation

dest = dest - src - !C;

#### Function

• This instruction subtracts src and the inverse of the C flag (borrow) from dest and places the result in dest.

#### Flag Change

Flag	Change	Condition
С	$\checkmark$	The flag is set if an unsigned operation produces no overflow; otherwise it is cleared.
Z	$\checkmark$	The flag is set if dest is 0 after the operation; otherwise it is cleared.
S	$\checkmark$	The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared.
0	$\checkmark$	The flag is set if a signed operation produces an overflow; otherwise it is cleared.

#### Instruction Format

	Processing	(	Operand	Code Size
Syntax	Size	src	dest	(Byte)
SBB src, dest	L	Rs	Rd	3
	L	[Rs].L	Rd	4
	L	dsp:8[Rs].L [*]	Rd	5
	L	dsp:16[Rs].L [*]	Rd	6

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 4) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 1020 (255 × 4) can be specified; with dsp:16, values from 0 to 262140 (65535 × 4) can be specified. The value divided by 4 will be stored in the instruction code.

#### **Description Example**

 SBB
 R1, R2

 SBB
 [R1], R2



### SCCnd

Syntax

SCCnd.size dest

#### Operation

```
if ( Cnd )
dest = 1;
else
dest = 0;
```

#### Function

• This instruction moves the truth-value of the condition specified by *Cnd* to dest; that is, 1 or 0 is stored to dest if the condition is true or false, respectively.

Condition setting

• The following table lists the types of SC*Cnd*.

SCCnd		Condition	Expression	SCCnd		Condition	Expression
SCGEU, SCC	C == 1	Equal to or greater than/ C flag is 1	≤	SCLTU, SCNC	C == 0	Less than/ C flag is 0	>
SCEQ, SCZ	Z == 1	Equal to/ Z flag is 1	=	SCNE, SCNZ	Z == 0	Not equal to/ Z flag is 0	¥
SCGTU	(C & ~Z) == 1	Greater than	<	SCLEU	(C & ~Z) == 0	Equal to or less than	2
SCPZ	S == 0	Positive or zero	0 ≤	SCN	S == 1	Negative	0 >
SCGE	(S ^ O) == 0	Equal to or greater than as signed integer	5	SCLE	((S ^ O)  Z) == 1	Equal to or less than as signed integer	2
SCGT	((S ^ O)  Z) == 0	Greater than as signed integer	<	SCLT	(S ^ O) == 1	Less than as signed integer	>
SCO	O == 1	O flag is 1		SCNO	O == 0	O flag is 0	

#### Flag Change

• This instruction does not affect the states of flags.

#### Instruction Format

			Operand		
Syntax	Size Processing Size		dest	Code Size (Byte)	
SCCnd.size dest	L	L	Rd	3	
	B/W/L	size	[Rd]	3	
	B/W/L	size	dsp:8[Rd] [*]	4	
	B/W/L	size	dsp:16[Rd] [*]	5	

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 510 (255 × 2) can be specified when the size specifier is .W, or values from 0 to 1020 (255 × 4) when the specifier is .L. With dsp:16, values from 0 to 131070 (65535 × 2) can be specified when the size specifier is .W, or values from 0 to 1020 (255 × 4) when the specifier is .L. With dsp:16, values from 0 to 131070 (65535 × 2) can be specified when the size specifier is .W, or values from 0 to 262140 (65535 × 4) when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.



SCCnd Data transfer instruction Instruction Code

Page: 348

#### **Description Example**

SCC.L R2 SCNE.W [R2]



### SCMPU

String comparison

SCMPU

Instruction Code Page: 348

Syntax

SCMPU

#### Operation

```
unsigned char *R2, *R1, tmp0, tmp1;
unsigned long R3;
while ( R3 != 0 ) {
tmp0 = *R1++;
tmp1 = *R2++;
R3--;
if ( tmp0 != tmp1 || tmp0 == '\0' ) {
break;
}
```

Note: If this instruction is executed with R3 set to 0, it is ignored and has no effect on registers and flags.

#### Function

- This instruction compares strings in successively higher addresses specified by R1, which indicates the source address for comparison, and R2, which indicates the destination address for comparison, until the values do not match or the null character "\0" (= 00h) is detected, with the number of bytes specified by R3 as the upper limit.
- In execution of the instruction, the data may be prefetched from the source address for comparison specified by R1 and the destination address for comparison specified by R2, with R3 as the upper limit. For details of the data size to be prefetched, refer to the hardware manual of each product.
- The contents of R1 and R2 are undefined upon completion of the instruction.
- An interrupt request during execution of this instruction will be accepted, so processing of the instruction will be suspended. That is, execution of the instruction will continue on return from the interrupt processing routine. However, be sure to save the contents of the R1, R2, R3, and PSW when an interrupt is generated and restore them when execution is returned from the interrupt routine.

#### **Flag Change**

Flag	Change	Condition
С	$\checkmark$	This flag is set if the operation of (*R1 – *R2) as unsigned integers produces a value greater than or equal to 0; otherwise it is cleared.
Z	$\checkmark$	This flag is set if the two strings have matched; otherwise it is cleared.
S	-	
0	-	

#### Instruction Format

Syntax	Processing Size	Code Size (Byte)
SCMPU	В	2

#### **Description Example**

SCMPU



System manipulation instruction

### SETPSW

Setting a flag or bit in the PSW



Instruction Code Page: 349

#### Syntax

SETPSW dest

#### Operation

dest = 1;

#### Function

- This instruction clears the O, S, Z, or C flag, which is specified by dest, or the U or I bit.
- In user mode, writing to the U or I bit in the PSW will be ignored. In supervisor mode, all flags and bits can be written to.

#### Flag Change

Flag	Change	Condition
С	*	
Z	*	
S	*	
0	*	

Note: * The specified flag is set to 1.

#### Instruction Format

	Operand	Code Size
Syntax	dest	(Byte)
SETPSW dest	flag	2

#### **Description Example**

SETPSW C SETPSW Z



## SHAR

Arithmetic shift to the right

SHAR

Instruction Code Page: 350

#### Syntax

- (1) SHAR src, dest
- (2) SHAR src, src2, dest

#### Operation

- (1) dest = ( signed long ) dest >> ( src & 31 );
- (2) dest = ( signed long ) src2 >> ( src & 31 );

#### Function

- (1) This instruction arithmetically shifts dest to the right by the number of bit positions specified by src and saves the value in dest.
  - Bits overflowing from the LSB are transferred to the C flag.
  - src is an unsigned in the range of  $0 \le \operatorname{src} \le 31$ .
  - When src is in register, only five bits in the LSB are valid.
- (2) After this instruction transfers src2 to dest, it arithmetically shifts dest to the right by the number of bit positions specified by src and saves the value in dest.
  - Bits overflowing from the LSB are transferred to the C flag.
  - src is an unsigned integer in the range of  $0 \le \operatorname{src} \le 31$ .

MSB	dest	LSB → C

#### Flag Change

Flag	Change	Condition
С	$\checkmark$	The flag is set if the shifted-out bit is 1; otherwise it is cleared. However, when src is 0, this flag is also cleared.
Z	$\checkmark$	The flag is set if dest is 0 after the operation; otherwise it is cleared.
S	$\checkmark$	The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared.
0	$\checkmark$	The flag is cleared to 0.

#### Instruction Format

	Pro	cessing	Opera	ind	Code Size
Syntax	Size	e src	src2	dest	(Byte)
(1) SHAR sro	c, dest L	#IMM:5	_	Rd	2
	L	Rs	_	Rd	3
(2) SHAR sro	c, src2, dest L	#IMM:5	Rs	Rd	3

#### **Description Example**

 SHAR
 #3, R2

 SHAR
 R1, R2

 SHAR
 #3, R1, R2



## SHLL

Logical and arithmetic shift to the left

### SHLL

Instruction Code

Page: 351

#### Syntax

- (1) SHLL src, dest
- (2) SHLL src, src2, dest

#### Operation

- (1) dest = dest << ( src & 31 );
- (2) dest = src2 << ( src & 31 );

#### Function

- (1) This instruction arithmetically shifts dest to the left by the number of bit positions specified by src and saves the value in dest.
  - Bits overflowing from the MSB are transferred to the C flag.
  - When src is in register, only five bits in the LSB are valid.
  - src is an unsigned integer in the range of  $0 \le \operatorname{src} \le 31$ .
- (2) After this instruction transfers src2 to dest, it arithmetically shifts dest to the left by the number of bit positions specified by src and saves the value in dest.
  - Bits overflowing from the MSB are transferred to the C flag.
  - src is an unsigned integer in the range of  $0 \le \operatorname{src} \le 31$ .



#### Flag Change

Flag	Change	Condition
С	$\checkmark$	The flag is set if the shifted-out bit is 1; otherwise it is cleared. However, when src is 0, this flag is also cleared.
Z	$\checkmark$	The flag is set if dest is 0 after the operation; otherwise it is cleared.
S	$\checkmark$	The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared.
0	$\checkmark$	This bit is cleared to 0 when the MSB of the result of the operation is equal to all bit values that have been shifted out (i.e. the shift operation has not changed the sign); otherwise it is set to 1. However, when src is 0, this flag is also cleared.

#### Instruction Format

	Processi	ing	Operar	Code Size	
Syntax	Size	src	src2	dest	(Byte)
(1) SHLL src, dest	L	#IMM:5	_	Rd	2
	L	Rs	_	Rd	3
(2) SHLL src, src2, dest	L	#IMM:5	Rs	Rd	3

#### **Description Example**

SHLL #3, R2 SHLL R1, R2 SHLL #3, R1, R2



## SHLR

Logical shift to the right

SHLR

Instruction Code

Page: 352

#### Syntax

- (1) SHLR src, dest
- (2) SHLR src, src2, dest

#### Operation

- (1) dest = (unsigned long) dest >> (src & 31);
- (2) dest = ( unsigned long ) src2 >> ( src & 31 );

#### Function

- (1) This instruction logically shifts dest to the right by the number of bit positions specified by src and saves the value in dest.
  - Bits overflowing from the LSB are transferred to the C flag.
  - src is an unsigned integer in the range of  $0 \le \text{src} \le 31$ .
  - When src is in register, only five bits in the LSB are valid.
- (2) After this instruction transfers src2 to dest, it logically shifts dest to the right by the number of bit positions specified by src and saves the value in dest.
  - Bits overflowing from the LSB are transferred to the C flag.
  - src is an unsigned integer in the range of  $0 \le \operatorname{src} \le 31$ .

0 → MSB dest LSB → C
----------------------

#### Flag Change

Flag	Change	Condition
С	$\checkmark$	The flag is set if the shifted-out bit is 1; otherwise it is cleared. However, when src is 0, this flag is also cleared.
Z	$\checkmark$	The flag is set if dest is 0 after the operation; otherwise it is cleared.
S	$\checkmark$	The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared.
0	-	

#### Instruction Format

	Processi	ing	Operar	Code Size	
Syntax	Size	src	src2	dest	(Byte)
(1) SHLR src, dest	L	#IMM:5	_	Rd	2
	L	Rs	_	Rd	3
(2) SHLR src, src2, dest	L	#IMM:5	Rs	Rd	3

#### **Description Example**

 SHLR
 #3, R2

 SHLR
 R1, R2

 SHLR
 #3, R1, R2

R01US0316EJ0100 Rev.1.00 Nov 20, 2018



## SMOVB

Transferring a string backward

## SMOVB

Instruction Code Page: 353

Syntax

SMOVB

#### Operation

```
unsigned char *R1, *R2;
unsigned long R3;
while ( R3 != 0 ) {
 *R1-- = *R2--;
 R3 = R3 - 1;
}
```

Note: If this instruction is executed with R3 set to 0, it is ignored and has no effect on registers and flags.

#### Function

- This instruction transfers a string consisting of the number of bytes specified by R3 from the source address specified by R2 to the destination address specified by R1, with transfer proceeding in the direction of decreasing addresses.
- In execution of the instruction, data may be prefetched from the source address specified by R2, with R3 as the upper limit. For details of the data size to be prefetched, refer to the hardware manual of each product.
- The destination address specified by R1 should not be included in the range of data to be prefetched, which starts from the source address specified by R2.
- On completion of instruction execution, R1 and R2 indicate the next addresses in sequence from those for the last transfer.
- An interrupt request during execution of this instruction will be accepted, so processing of the instruction will be suspended. That is, execution of the instruction will continue on return from the interrupt processing routine. However, be sure to save the contents of the R1, R2, R3, and PSW when an interrupt is generated and restore them when execution is returned from the interrupt routine.

#### Flag Change

• This instruction does not affect the states of flags.

#### Instruction Format

Syntax	Processing Size	Code Size (Byte)
SMOVB	В	2

### Description Example

SMOVB



## SMOVF

Transferring a string forward

## SMOVF

Instruction Code Page: 353

Syntax

SMOVF

#### Operation

```
unsigned char *R1, *R2;
unsigned long R3;
while ( R3 != 0 ) {
 *R1++ = *R2++;
 R3 = R3 - 1;
}
```

Note: If this instruction is executed with R3 set to 0, it is ignored and has no effect on registers and flags.

#### Function

- This instruction transfers a string consisting of the number of bytes specified by R3 from the source address specified by R2 to the destination address specified by R1, with transfer proceeding in the direction of increasing addresses.
- In execution of the instruction, data may be prefetched from the source address specified by R2, with R3 as the upper limit. For details of the data size to be prefetched, refer to the hardware manual of each product.
- The destination address specified by R1 should not be included in the range of data to be prefetched, which starts from the source address specified by R2.
- On completion of instruction execution, R1 and R2 indicate the next addresses in sequence from those for the last transfer.
- An interrupt request during execution of this instruction will be accepted, so processing of the instruction will be suspended. That is, execution of the instruction will continue on return from the interrupt processing routine. However, be sure to save the contents of the R1, R2, R3, and PSW when an interrupt is generated and restore them when execution is returned from the interrupt routine.

#### Flag Change

• This instruction does not affect the states of flags.

#### Instruction Format

Syntax	Processing Size	Code Size (Byte)
SMOVF	В	2

### Description Example

SMOVF



SMOVU

Instruction Code Page: 353

### SMOVU

U

#### Syntax

SMOVU

#### Operation

```
unsigned char *R1, *R2, tmp;
unsigned long R3;
while ( R3 != 0 ) {
    tmp = *R2++;
    *R1++ = tmp;
    R3--;
    if ( tmp == '\0' ) {
        break;
    }
}
```

Note: If this instruction is executed with R3 set to 0, it is ignored and has no effect on registers and flags.

#### Function

• This instruction transfers strings successively from the source address specified by R2 to the higher destination addresses specified by R1 until the null character "\0" (= 00h) is detected, with the number of bytes specified by R3 as the upper limit. String transfer is completed after the null character has been transferred.

Transferring a string

- In execution of the instruction, data may be prefetched from the source address specified by R2, with R3 as the upper limit. For details of the data size to be prefetched, refer to the hardware manual of each product.
- The destination address specified by R1 should not be included in the range of data to be prefetched, which starts from the source address specified by R2.
- The contents of R1 and R2 are undefined upon completion of the instruction.
- An interrupt request during execution of this instruction will be accepted, so processing of the instruction will be suspended. That is, execution of the instruction will continue on return from the interrupt processing routine. However, be sure to save the contents of the R1, R2, R3, and PSW when an interrupt is generated and restore them when execution is returned from the interrupt routine.

#### Flag Change

• This instruction does not affect the states of flags.

#### Instruction Format

Syntax	Processing Size	Code Size (Byte)
SMOVU	В	2

#### **Description Example**

SMOVU



### SSTR

Storing a string

### SSTR

Instruction Code Page: 354

Syntax

SSTR.size

#### Operation

```
unsigned { char | short | long } *R1, R2;
unsigned long R3;
while ( R3 != 0 ) {
 *R1++ = R2;
 R3 = R3 - 1;
}
```

Notes: 1. If this instruction is executed with R3 set to 0, it is ignored and has no effect on registers and flags.

- 2. R1++: Incrementation is by the value corresponding to the size specifier (.size), i.e. by 1 for .B, 2 for .W, and 4 for .L.
- 3. R2: How much of the value in R2 is stored depends on the size specifier (.size): the byte from the LSB end of R2 is stored for .B, the word from the LSB end of R2 is stored for .W, and the longword in R2 is stored for .L.

#### Function

- This instruction stores the contents of R2 successively proceeding in the direction of increasing addresses specified by R1 up to the number specified by R3.
- On completion of instruction execution, R1 indicates the next address in sequence from that for the last transfer.
- An interrupt request during execution of this instruction will be accepted, so processing of the instruction will be suspended. That is, execution of the instruction will continue on return from the interrupt processing routine. However, be sure to save the contents of the R1, R2, R3, and PSW when an interrupt is generated and restore them when execution is returned from the interrupt routine.

#### Flag Change

• This instruction does not affect the states of flags.

#### Instruction Format

Syntax	Size	Processing Size	Code Size (Byte)
SSTR.size	B/W/L	size	2

#### **Description Example**

SSTR.W



# STNZ

Transfer with condition

STNZ

#### Syntax

STNZ src, dest

#### Operation

if ( Z == 0 ) dest = src;

#### Function

• This instruction moves src to dest when the Z flag is 0. dest does not change when the Z flag is 1.

#### **Flag Change**

• This instruction does not affect the states of flags.

#### Instruction Format

	Processing		Operand	Code Size
Syntax	Size	src	dest	(Byte)
STNZ src, dest	L	#SIMM:8	Rd	4
	L	#SIMM:16	Rd	5
	L	#SIMM:24	Rd	6
	L	#IMM:32	Rd	7
	L	Rs	Rd	3

#### **Description Example**

STNZ #1, R2 STNZ R1, R2



## STZ

Transfer with condition



**Syntax** 

STZ src, dest

#### Operation

if ( Z == 1 ) dest = src;

#### Function

• This instruction moves src to dest when the Z flag is 1. dest does not change when the Z flag is 0.

#### **Flag Change**

• This instruction does not affect the states of flags.

#### Instruction Format

Processing		Operand	
Size	src	dest	Code Size (Byte)
L	#SIMM:8	Rd	4
L	#SIMM:16	Rd	5
L	#SIMM:24	Rd	6
L	#IMM:32	Rd	7
L	Rs	Rd	3
	Processing Size L L L L L L	Size         src           L         #SIMM:8           L         #SIMM:16           L         #SIMM:24           L         #IMM:32	SizesrcdestL#SIMM:8RdL#SIMM:16RdL#SIMM:24RdL#IMM:32Rd

#### **Description Example**

STZ #1, R2 STZ R1, R2 Data transfer instruction Instruction Code Page: 355



## SUB

#### Subtraction without borrow

### SUB

Instruction Code

Page: 356

- Syntax
- (1) SUB src, dest
- (2) SUB src, src2, dest

#### Operation

- (1) dest = dest src;
- (2) dest = src2 src;

#### Function

- (1) This instruction subtracts src from dest and places the result in dest.
- (2) This instruction subtracts src from src2 and places the result in dest.

#### Flag Change

Flag	Change	Condition
С	$\checkmark$	The flag is set if an unsigned operation produces no overflow; otherwise it is cleared.
Z	$\checkmark$	The flag is set if dest is 0 after the operation; otherwise it is cleared.
S	$\checkmark$	The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared.
0	$\checkmark$	The flag is set if a signed operation produces an overflow; otherwise it is cleared.

#### Instruction Format

	Processing	0			
Syntax	Size	src	src2	dest	Code Size (Byte)
(1) SUB src, dest	L	#UIMM:4	-	Rd	2
	L	Rs	-	Rd	2
	L	[Rs].memex	-	Rd	2 (memex == "UB") 3 (memex != "UB")
	L	dsp:8[Rs].memex [*]	-	Rd	3 (memex == "UB") 4 (memex != "UB")
	L	dsp:16[Rs].memex [*]	-	Rd	4 (memex == "UB") 5 (memex != "UB")
(2) SUB src, src2, dest	L	Rs	Rs2	Rd	3

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 510 (255 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 1020 (255 × 4) when the specifier is .L. With dsp:16, values from 0 to 131070 (65535 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 262140 (65535 × 4) when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.

#### **Description Example**

- SUB #15, R2
- SUB R1, R2
- SUB [R1], R2
- SUB 1[R1].B, R2
- SUB R1, R2, R3



SUNTIL

Instruction Code Page: 357

### SUNTIL

#### Syntax

SUNTIL.size

#### Operation

```
unsigned { char | short | long } *R1;
unsigned long R2, R3, tmp;
while ( R3 != 0 ) {
    tmp = ( unsigned long ) *R1++;
    R3--;
    if ( tmp == R2 ) {
        break;
    }
}
```

Notes: 1. If this instruction is executed with R3 set to 0, it is ignored and has no effect on registers and flags.

2. R1++: Incrementation is by the value corresponding to the size specifier (.size), i.e. by 1 for .B, 2 for .W, and 4 for .L.

#### Function

• This instruction searches a string for comparison from the first address specified by R1 for a match with the value specified in R2, with the search proceeding in the direction of increasing addresses and the number specified by R3 as the upper limit on the number of comparisons. When the size specifier (.size) is .B or .W, the byte or word data on the memory is compared with the value in R2 after being zero-extended to form a longword of data.

Searching for a string

- In execution of the instruction, data may be prefetched from the destination address for comparison specified by R1, with R3 as the upper limit. For details of the data size to be prefetched, refer to the hardware manual of each product.
- Flags change according to the results of the operation "*R1 R2".
- The value in R1 upon completion of instruction execution indicates the next address where the data matched. Unless there was a match within the limit, the value in R1 is the next address in sequence from that for the last comparison.
- The value in R3 on completion of instruction execution is the initial value minus the number of comparisons.
- An interrupt request during execution of this instruction will be accepted, so processing of the instruction will be suspended. That is, execution of the instruction will continue on return from the interrupt processing routine. However, be sure to save the contents of the R1, R2, R3, and PSW when an interrupt is generated and restore them when execution is returned from the interrupt routine.

#### Flag Change

Flag	Change	Condition
С	$\checkmark$	The flag is set if a comparison operation as unsigned integers results in any value equal to or greater than 0; otherwise it is cleared.
Z	$\checkmark$	The flag is set if matched data is found; otherwise it is cleared.
S	-	
0	-	



#### **Instruction Format**

Syntax	Size	Processing Size	Code Size (Byte)
SUNTIL.size	B/W/L	L	2

#### **Description Example**

SUNTIL.W



SWHILE

Instruction Code Page: 357

### SWHILE

#### **Syntax**

SWHILE.size

#### Operation

```
unsigned { char | short | long } *R1;
unsigned long R2, R3, tmp;
while (R3 != 0) {
 tmp = ( unsigned long ) *R1++;
  R3--;
 if (tmp != R2) {
    break;
 }
```

}

```
Notes: 1. If this instruction is executed with R3 set to 0, it is ignored and has no effect on registers and flags.
```

2. R1++: Incrementation is by the value corresponding to the size specifier (.size), i.e. by 1 for .B, 2 for .W, and 4 for I

#### Function

This instruction searches a string for comparison from the first address specified by R1 for an unmatch with the value specified in R2, with the search proceeding in the direction of increasing addresses and the number specified by R3 as the upper limit on the number of comparisons. When the size specifier (.size) is. B or .W, the byte or word data on the memory is compared with the value in R2 after being zero-extended to form a longword of data.

Searching for a string

- In execution of the instruction, data may be prefetched from the destination address for comparison specified by R1, with R3 as the upper limit. For details of the data size to be prefetched, refer to the hardware manual of each product.
- Flags change according to the results of the operation "*R1 R2".
- The value in R1 upon completion of instruction execution indicates the next addresses where the data did not match. If all the data contents match, the value in R1 is the next address in sequence from that for the last comparison.
- The value in R3 on completion of instruction execution is the initial value minus the number of comparisons.
- An interrupt request during execution of this instruction will be accepted, so processing of the instruction will be suspended. That is, execution of the instruction will continue on return from the interrupt processing routine. However, be sure to save the contents of the R1, R2, R3, and PSW when an interrupt is generated and restore them when execution is returned from the interrupt routine.

#### Flag Change

Flag	Change	Condition
С	$\checkmark$	The flag is set if a comparison operation as unsigned integers results in any value equal to or greater than 0; otherwise it is cleared.
Z	$\checkmark$	The flag is set if all the data contents match; otherwise it is cleared.
S	-	
0	-	



#### **Instruction Format**

Syntax	Size	Processing Size	Code Size (Byte)
SWHILE.size	B/W/L	L	2

#### **Description Example**

SWHILE.W


## TST

Logical test

## TST

#### Syntax

TST src, src2

### Operation

src2 & src;

### Function

• This instruction changes the flag states in the PSW according to the result of logical AND of src2 and src.

### Flag Change

Flag	Change	Condition
С	-	
Z	$\checkmark$	The flag is set if the result of the operation is 0; otherwise it is cleared.
S	$\checkmark$	The flag is set if the MSB of the result of the operation is 1; otherwise it is cleared.
0	-	

#### Instruction Format

	Processing		perand	
Syntax	Size	src	src2	Code Size (Byte)
TST src, src2	L	#SIMM:8	Rs	4
	L	#SIMM:16	Rs	5
	L	#SIMM:24	Rs	6
	L	#IMM:32	Rs	7
	L	Rs	Rs2	3
	L	[Rs].memex	Rs2	3 (memex == "UB") 4 (memex != "UB")
	L	dsp:8[Rs].memex [*]	Rs2	4 (memex == "UB") 5 (memex != "UB")
	L	dsp:16[Rs].memex [*]	Rs2	5 (memex == "UB") 6 (memex != "UB")

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 510 (255 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 1020 (255 × 4) when the specifier is .L. With dsp:16, values from 0 to 131070 (65535 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 262140 (65535 × 4) when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.

#### **Description Example**

TST #7, R2

TST R1, R2

TST [R1], R2

TST 1[R1].UB, R2

Arithmetic/logic instruction Instruction Code Page: 358



Single-precision floating-point

## UTOF

Unsigned integer to single-precision floating-point number conversion

## UTOF

Syntax

UTOF src, dest

operation instruction Instruction Code Page: 359

#### Operation

dest = ( float ) (unsigned long ) src;

#### Function

• This instruction converts the signed longword (32-bit) integer stored in src into a single-precision floating-point number and places the result in dest. Rounding of the result is in accord with the setting of the RM[1:0] bits in the FPSW. 00000000h is handled as +0 regardless of the rounding mode.

### **Flag Change**

Flag	Change	Condition
С	-	
Z	$\checkmark$	The flag is set if the result of the operation is 0; otherwise it is cleared.
S	$\checkmark$	The value of the flag is 0.
0	-	
CV	$\checkmark$	The value of the flag is 0.
CO	$\checkmark$	The value of the flag is 0.
CZ	$\checkmark$	The value of the flag is 0.
CU	$\checkmark$	The value of the flag is 0.
CX	$\checkmark$	The flag is set if an inexact exception is generated; otherwise it is cleared.
CE	$\checkmark$	The value of the flag is 0.
FV	-	
FO	-	
FZ	-	
FU	-	
FX	$\checkmark$	The flag is set if an inexact exception is generated, and otherwise left unchanged.

Note: The FX flag does not change if the exception enable bit EX is 1. The S and Z flags do not change when an exception is generated.



#### Instruction Format

	Processing Size	Operand		Code Size
Syntax		src	dest	(Byte)
UTOF src, dest	L	Rs	Rd	3
	L	[Rs].memex	Rd	3 (memex == "UB") 4 (memex != "UB")
	L	dsp:8[Rs].memex*	Rd	4 (memex == "UB") 5 (memex != "UB")
	L	dsp:16[Rs].memex*	Rd	5 (memex == "UB") 6 (memex != "UB")

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 510 (255 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 1020 (255 × 4) when the specifier is .L. With dsp:16, values from 0 to 131070 (65535 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 262140 (65535 × 4) when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.

#### **Sources of Single-Precision Floating-Point Exceptions**

Inexact

#### **Description Example**

UTOF R1, R2 UTOF [R1], R2 UTOF 16[R1].L, R2



System manipulation instruction

## WAIT

Waiting



Instruction Code Page: 360

Syntax

WAIT

## Operation

## Function

- This instruction stops program execution. Program execution is then restarted by acceptance of a non-maskable interrupt, interrupt, or generation of a reset.
- This instruction is a privileged instruction. Attempting to execute this instruction in user mode generates a privileged instruction exception.
- The I bit in the PSW becomes 1.
- The address of the PC saved at the generation of an interrupt is the one next to the WAIT instruction.
- Note: For the power-down state when the execution of the program is stopped, refer to the hardware manual of each product.

## **Flag Change**

• This instruction does not affect the states of flags.

#### Instruction Format

Syntax	Code Size (Byte)
WAIT	2

#### **Description Example**

WAIT



Data transfer instruction

# XCHG

Exchanging values

**XCHG** 

Instruction Code Page: 360

#### Syntax

XCHG src, dest

### Operation

tmp = src; src = dest; dest = tmp;

#### Function

• This instruction exchanges the contents of src and dest as listed in the following table.

src	dest	Function	
Register	Register	Exchanges the data in the source register (src) and the destination register (dest).	
Memory location	Register	Exchanges the data at the memory location and the register. When the size extension specifier (.size) is .B or .UB, the byte of data in the LSB of the register is exchanged with the data at the memory location. When the size extension specifier (.size) is .W or .UW, the word of data in the LSB of the register is exchanged with the data at the memory location. When the size extension specifier is other than .L, the data at the memory location is transferred to the register after being extended with the specified type of extension to form a longword of data.	

• This instruction may be used for the exclusive control. For details, refer to the hardware manual of each product.

## Flag Change

• This instruction does not affect the states of flags.

## Instruction Format

	Processing	Operand		
Syntax	Size	src	dest	Code Size (Byte)
XCHG src, dest	L	Rs	Rd	3
	L	[Rs].memex	Rd	3 (memex == "UB") 4 (memex != "UB")
	L	dsp:8[Rs].memex*	Rd	4 (memex == "UB") 5 (memex != "UB")
	L	dsp:16[Rs].memex*	Rd	5 (memex == "UB") 6 (memex != "UB")

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 510 (255 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 1020 (255 × 4) when the specifier is .L. With dsp:16, values from 0 to 131070 (65535 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 262140 (65535 × 4) when the specifier .L. The value divided by 2 or 4 will be stored in the instruction code.

R01US0316EJ0100 Rev.1.00 Nov 20, 2018 RENESAS

## **Description Example**

XCHG R1, R2 XCHG [R1].W, R2



Arithmetic/logic instruction

## XOR

Logical Exclusive OR



Instruction Code

Page: 361

#### Syntax

- (1) XOR src, dest
- (2) XOR src, src2, dest

#### Operation

- (1) dest = dest ^ src;
- (2) dest = src2 ^ src;

#### Function

- (1) This instruction exclusive ORs dest and src and places the result in dest.
- (2) This instruction exclusive ORs src2 and src and places the result in dest.

## Flag Change

Flag	Change	Condition
С	-	
Z	$\checkmark$	The flag is set if dest is 0 after the operation; otherwise it is cleared.
S	$\checkmark$	The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared.
0	-	

#### Instruction Format

	Processing	Operand			
Syntax	Size	src	src2	dest	Code Size (Byte)
(1) XOR src, dest	L	#SIMM:8	-	Rd	4
	L	#SIMM:16	-	Rd	5
	L	#SIMM:24	-	Rd	6
	L	#IMM:32	-	Rd	7
	L	Rs	-	Rd	3
	L	[Rs].memex	-	Rd	3 (memex == "UB") 4 (memex != "UB")
	L	dsp:8[Rs].memex*	-	Rd	4 (memex == "UB") 5 (memex != "UB")
	L	dsp:16[Rs].memex*	-	Rd	5 (memex == "UB") 6 (memex != "UB")
(2) XOR src, src2, dest	L	Rs	Rs2	Rd	3

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 510 (255 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 1020 (255 × 4) when the specifier is .L. With dsp:16, values from 0 to 131070 (65535 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 262140 (65535 × 4) when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.

#### **Description Example**

XOR	#8, R1
XOR	R1, R2
XOR	[R1], R2
XOR	16[R1].L, R2
XOR	R1, R2, R3



## 3.5.2 Instructions for Register Bank Save Function

The following pages give details of the instructions for register bank save function.



## RSTR

Collective restoration of register values

## RSTR

### Syntax

RSTR src

Instructions for register bank save function Instruction Code Page: 364

#### Operation

{ R1, R2, R3, R4, R5, R6, R7, R8, R9, R10, R11, R12, R13, R14, R15, USP, FPSW, ACC0, ACC1 } = bank(src);

#### Function

- This instruction collectively restores the values in a save register bank to CPU registers (R1 to R15, USP, FPSW, ACC0, and ACC1).
- The bank number of the source for restoration is specified by src.
- This instruction is privileged. Attempting to execute it in user mode leads to a privileged instruction exception.
- For the availability of save register banks and the range of bank numbers (which is determined by the capacity of the memory installed for use as save register banks), refer to the hardware manuals for the respective products.
- When a bank number that does not exist is specified, the operation is not defined.

## Flag Change

• This instruction does not affect the states of flags.

#### Instruction Format

Syntax	Processing Size	src	Code Size (Byte)
RSTR src	_	#UIMM:8	4
	_	Rs	4

#### **Description Example**

RSTR #5 RSTR R1



Instructions for register bank save function

## SAVE

Collective saving of register values

## SAVE

Instruction Code Page: 364

#### Syntax

SAVE src

### Operation

bank(src) = { R1, R2, R3, R4, R5, R6, R7, R8, R9, R10, R11, R12, R13, R14, R15, USP, FPSW, ACC0, ACC1};

#### Function

- This instruction collectively saves the values of CPU registers (R1 to R15, USP, FPSW, ACC0, and ACC1) in a save register bank.
- The bank number of the destination for saving is specified by src.
- This instruction is privileged. Attempting to execute it in user mode leads to a privileged instruction exception.
- For the availability of save register banks and the range of bank numbers (which is determined by the capacity of the memory installed for use as save register banks), refer to the hardware manuals for the respective products.
- When a bank number that does not exist is specified, the operation is not defined.

## Flag Change

• This instruction does not affect the states of flags.

#### Instruction Format

Syntax	Processing Size	src	Code Size (Byte)
SAVE src	_	#UIMM:8	4
	_	Rs	4

#### **Description Example**

SAVE #5 SAVE R1



## 3.5.3 Double-Precision Floating-Point Processing Instructions

The following pages give details of the double-precision floating-point processing instructions.



## DABS

Double-precision floating-point absolute value

## DABS

#### Syntax

DABS src, dest

Double-precision floating-point operation instruction Instruction Code

Page: 366

## Operation

if ( src < 0 ) dest = -src; else dest = src;

## Function

This instruction calculates the absolute value of the double-precision floating-point number stored in src and places the result in dest.

• Denormalized numbers are handled in the same way regardless of the setting of the DDN bit in the DPSW.

## Flag Change

• This instruction does not affect the states of flags.

#### Instruction Format

			Operand	
Syntax	Processing Size	src	dest	Code Size (Byte)
DABS src, dest	D	DRs	DRd	4

### Sources of Double-Precision Floating-Point Exceptions

None

### **Description Example**

DABS DR0, DR1

### **Supplementary Description**

• The following table shows the correspondences between src value and the result of operations

					src				
	+Normalized	-Normalized	+0	-0	+∞	-∞	Denormalized	QNaN	SNaN
Reslut	+Normalized	+Normalized	+0	+0	+∞	+∞	Positive denormalized numbers	Positive QNaN	Positive SNaN



Double-precision floating-point

## DADD

Double-precision floating-point addition without carry



Instruction Code

Page: 366

operation instruction

Syntax

DADD src, src2, dest

#### Operation

dest = src2 + src;

#### Function

This instruction adds the double-precision floating-point numbers stored in src2 and src and places the result in dest.

- Rounding of the result is in accord with the setting of the DRM[1:0] bits in the DPSW.
- Handling of denormalized numbers depends on the setting of the DDN bit in the DPSW.
- The operation result is +0 when the sum of (src and src2) of the opposite signs is exactly 0 except in the case of a rounding mode towards -∞. The operation result is -0 when the rounding mode is towards -∞.

### **Flag Change**

Flag	Change	Condition
С	-	
Z	-	
S	-	
0	-	
DCV	$\checkmark$	The flag is set if an invalid operation exception is generated; otherwise it is cleared.
DCO	$\checkmark$	The flag is set if an overflow exception is generated; otherwise it is cleared.
DCZ	$\checkmark$	The value of the flag is 0.
DCU	$\checkmark$	The flag is set if an underflow exception is generated; otherwise it is cleared.
DCX	$\checkmark$	The flag is set if an inexact exception is generated; otherwise it is cleared.
DCE	$\checkmark$	The flag is set if an unimplemented processing is generated; otherwise it is cleared.
DFV	$\checkmark$	The flag is set if an invalid operation exception is generated, and otherwise left unchanged.
DFO	$\checkmark$	The flag is set if an overflow exception is generated, and otherwise left unchanged.
DFZ	-	
DFU	$\checkmark$	The flag is set if an underflow exception is generated, and otherwise left unchanged.
DFX	$\checkmark$	The flag is set if an inexact exception is generated, and otherwise left unchanged.

Note: The DFX, DFU, DFZ, DFO, and DFV flags do not change if any of the exception enable bits (DEX, DEU, DEZ, DEO, and DEV) in the DPSW is 1.

#### Instruction Format

	ng	Operand				
Syntax	Size	src	src2	dest	(Byte)	
DADD src, src2, dest	D	DRs	DRs2	DRd	4	



#### **Sources of Double-Precision Floating-Point Exceptions**

Unimplemented processing Invalid operation Overflow Underflow Inexact

## **Description Example**

DADD DR0, DR1, DR2

#### **Supplementary Description**

• The following tables show the correspondences between the src and src2 values and the results of operations when the value of the DDN bit in the DPSW is 0 or 1.

						src			
		Normalized	+0	-0	+∞	-∞	Denormalized	QNaN	SNaN
src2	Normalized	Sum							
	+0		+0	*		-∞			
	-0		*	-0					
	+∞				+∞	Invalid operation			
	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~		-∞		Invalid operation	-8			
	Denormalized						Unimplemented processing		
	QNaN							QNaN	
	SNaN								Invalid operation

When DDN = 0

Note: * The result is -0 when the rounding mode is set to rounding towards $-\infty$ and +0 in other rounding modes.

When DDN = 1

			SrC					
		Normalized	+0,	-0,	+∞	-∞	QNaN	SNaN
			+Denormalized	-Denormalized				
src2	Normalized	Sum	Norm	alized				
	+0, +Denormalized	Normalized	+0	*		-∞		
	–0, –Denormalized	Normalized	*	-0				
	+∞				+∞	Invalid operation		
	-∞		-∞		Invalid operation	-∞		
	QNaN						QNaN	
	SNaN							Invalid
								operation

Note: * The result is -0 when the rounding mode is set to rounding towards $-\infty$ and +0 in other rounding modes.

DCMPcm

Double-precision floating-point comparison

DCMPcm

Double-precision floating-point operation instruction Instruction Code Page: 367

Syntax

DCMPcm src, src2

Operation

```
If ( cm == UN )

RES = isNaN(src) || isNaN(src2);

else if (cm == EQ)

RES = ( src2 == src );

else if (cm == LT)

RES = ( src2 < src );

else if (cm == LE)

RES = ( src2 <= src );
```

Function

This instruction compares the double-precision floating-point numbers stored in src2 and src based on the condition specified by cm and indicates the result in the RES bit of the DCMR register. That is, if the numbers satisfy the condition specified by cm, the RES bit becomes 1, and if not, the bit becomes 0.

Comparison Condition

cm	Definition	Description
UN	Unordered	This condition is for detecting cases where classification of order based on the comparison is impossible.
EQ	src2 == src	This condition is for detecting that src2 is equal to src.
LT	src2 < src	This condition is for detecting that src2 is less than src.
LE	src2 ≤ src	This condition is for detecting that src2 is less than or equal to src.



Flag Change

Flag	Change	Condition
С	-	
Z	-	
S	-	
0	-	
DCV	\checkmark	The flag is set if an invalid operation exception is generated; otherwise it is cleared.
DCO	\checkmark	The value of the flag is 0.
DCZ	\checkmark	The value of the flag is 0.
DCU	\checkmark	The value of the flag is 0.
DCX	\checkmark	The value of the flag is 0.
DCE	\checkmark	The flag is set if an unimplemented processing exception is generated; otherwise it is cleared.
DFV	\checkmark	The flag is set if an invalid operation exception is generated; otherwise it does not change.
DFO	-	
DFZ	-	
DFU	-	
DFX	_	

Note: The DFV flag does not change if the exception enable bit (DEV) in the DPSW is 1.

Instruction Format

			Operand	
Syntax	Processing Size	src	src2	Code Size (Byte)
DCMPcm src, src2	D	DRs	DRs2	4

Sources of Double-Precision Floating-Point Exceptions

Unimplemented processing Invalid operation

Description Example

DCMPEQ DR0, DR1



Supplementary Description

The following tables show the correspondences between the src and src2 values and the results of operations when the value of the DDN bit in the DPSW is 0 or 1.
 (>: src2 > src, <: src2 < src, =: src2 == src)

When DDN = 0

						src			
		Normalized	+0	-0	+∞	-∞	Denormalized	QNaN	SNaN
src2	Normalized	Comparison							
	+0		_	_	<	>			
	-0		-	-		-			
	+∞		>		=				
	-∞		<			=			
	Denormalized						Unimplemented processing		
	QNaN							Ordered classification impossible	
	SNaN							Invalid ope (Ordered clas impossi	ssification

When DDN = 1

				s	rc			
		Normalized	+0,	-0,	+∞	-∞	QNaN	SNaN
			+Denormalized	-Denormalized				
src2	Normalized	Comparison						
	+0,				<			
	+Denormalized		-	=		>		
	–0, –Denormalized							
	+∞		>		=			
	-∞		<			=		
	QNaN						Ordered classification impossible	
	SNaN						Invalid op (Ordered cla imposs	ssification

DDIV

Double-precision floating-point division

DDIV

Syntax

DDIV src, src2, dest

Double-precision floating-point operation instruction

Instruction Code Page: 367

Operation

dest = src2 / src;

Function

This instruction divides the double-precision floating-point number stored in src2 by that stored in src and places the result in dest.

- Rounding of the result is in accord with the setting of the DRM[1:0] bits in the DPSW.
- Handling of denormalized numbers depends on the setting of the DDN bit in the DPSW.

Flag Change

Flag	Change	Condition
С	-	
Z	-	
S	-	
0	-	
DCV	\checkmark	The flag is set if an invalid operation exception is generated; otherwise it is cleared.
DCO	\checkmark	The flag is set if an overflow exception is generated; otherwise it is cleared.
DCZ	\checkmark	The flag is set if a division-by-zero exception is generated; otherwise it is cleared.
DCU	\checkmark	The flag is set if an underflow exception is generated; otherwise it is cleared.
DCX	\checkmark	The flag is set if an inexact exception is generated; otherwise it is cleared.
DCE	\checkmark	The flag is set if an unimplemented processing exception is generated; otherwise it is cleared.
DFV	\checkmark	The flag is set if an invalid operation exception is generated; otherwise it does not change.
DFO	\checkmark	The flag is set if an overflow exception is generated; otherwise it does not change.
DFZ	\checkmark	The flag is set if a division-by-zero exception is generated; otherwise it does not change.
DFU	\checkmark	The flag is set if an underflow exception is generated; otherwise it does not change.
DFX	\checkmark	The flag is set if an inexact exception is generated; otherwise it does not change.

Note: The DFX, DFU, DFZ, DFO, and DFV flags do not change if any of the exception enable bits (DEX, DEU, DEZ, DEO, and DEV) in the DPSW is 1.

Instruction Format

	Processi	ng	Operan	d	Code Size
Syntax	Size	src	src2	dest	(Byte)
DDIV src, src2, dest	D	DRs	DRs2	DRd	4

Sources of Double-Precision Floating-Point Exceptions

Unimplemented processing Invalid operation Overflow Underflow Inexact Division-by-zero



Description Example

DDIV DR0, DR1, DR2

Supplementary Description

• The following tables show the correspondences between src and src2 values and the results of operations when the value of the DDN bit in the DPSW is 0 or 1.

When DDN = 0

						src			
		Normalized	+0	-0	+∞	∞	Denormalized	QNaN	SNaN
src2	Normalized	Division	Division	-by-zero	()			
	+0	0	Involid o	peration	+0	-0			
	-0	0	invaliu u	peration	-0	+0			
	+∞	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	+∞	-∞	Involid c	peration			
	∞		-∞	+∞	invaliu c	peration			
	Denormalized						Unimplemented		
							processing		
	QNaN							QNaN	
	SNaN								Invalid
									operation

When DDN = 1

				s	rc			
		Normalized	+0,	-0,	+∞	-∞	QNaN	SNaN
			+Denormalized	-Denormalized				
src2	Normalized	Division	Division	-by-zero	(0		
	+0, +Denormalized	0	Involid o	peration	+0	-0		
	–0, –Denormalized	. 0			-0	+0		
	+∞	8	+∞	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	Involid c	peration		
	-∞	. &	-∞	+∞	invaliu u	peration		
	QNaN						QNaN	
	SNaN							Invalid operation



DMOV

Double-precision floating-point transferring data

Syntax

DMOV.size src, dest

Double-precision floating-point data transfer instruction

> Instruction Code Page: 368

DMOV

Operation

dest = src;

Function

• This instruction transfers src to dest in the ways described in the following table.

src	dest	Function
General-purpose register	Double-precision floating-point data register	The data are transferred from the source register (src) to a double-precision floating-point data register (dest). The size specifier .L or .D can be selected. The size specifier .D can only be selected when the upper 32 bits in the double- precision floating-point data register (dest) are specified. When the upper 32 bits in the double-precision floating-point data register (dest) are specified, 0 is transferred to the lower 32 bits if the size specifier is .D, or the lower 32 bits are retained for the size specifier .L. When the lower 32 bits in the double-precision floating-point data register (dest) are specified, the upper 32 bits are retained.
Double-precision floating-point data register	General-purpose register	The data are transferred from a double-precision floating-point data register (src) to the destination register (dest). Only the size specifier .L can be selected. Either the upper 32 bits or the lower 32 bits of the double-precision floating-point data register (src) are specified.
Double-precision floating-point data register	Double-precision floating-point data register	The data are transferred from one double-precision floating-point data register (src) to another double-precision floating-point data register (dest). Only the size specifier .D can be selected.
Double-precision floating-point data register	Memory location	The data are transferred from a double-precision floating-point data register to locations in memory. Only the size specifier .D can be selected.
Memory location	Double-precision floating-point data register	The data are transferred from memory locations to a double-precision floating- point data register. Only the size specifier .D can be selected.
Immediate value	Double-precision floating-point data register	The immediate value specified as an operand of the instruction is transferred to a double-precision floating-point data register (dest). The size specifier .L or .D can be selected. The size specifier .D can only be selected when the upper 32 bits in the double-precision floating-point data register (dest) are specified. When the upper 32 bits in the double-precision floating-point data register (dest) are specified, 0 is transferred to the lower 32 bits if the size specifier is .D, or the lower 32 bits are retained if the size specifier is .L. When the lower 32 bits in the double-precision floating-point data register (dest) are specified, the upper 32 bits are retained.

Flag Change

• This instruction does not affect the states of flags.



Instruction Format

		Processing		Operand	Code Size
Syntax	Size	Size	src	dest	(Byte)
DMOV.size src, dest	Data tra	ansfer between r	egisters		
	D	D	Rs	DRHd	4
	L	L	Rs	DRHd	4
	L	L	Rs	DRLd	4
	L	L	DRHs	Rd	4
	L	L	DRLs	Rd	4
	D	D	DRs	DRd	4
	Store				
	D	D	DRs	[Rd]	4
	D	D	DRs	dsp:8[Rd] ^{*1}	5
	D	D	DRs	dsp:16[Rd] ^{*1}	6
	Load				
	D	D	[Rs]	DRd	4
	D	D	dsp:8[Rs] ^{*1}	DRd	5
	D	D	dsp:16[Rs] ^{*1}	DRd	6
	Set imn	nediate value to	register		
	D	D	#IMM:32	DRHd	7
	L	L	#IMM:32	DRHd	7
	L	L	#IMM:32	DRLd	7

Note: 1. For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 4 when the size extension specifier is .D) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 1020 (255 × 24) can be specified when the size specifier is .D; with dsp:16, values from 0 to 262140 (65535 × 4) can be specified when the size specifier is .D. The value divided by 4 will be stored in the instruction code.

Sources of Double-Precision Floating-Point Exceptions

None

Description Example

DMOV.D R1, DRH2 DMOV.L R1, DRH2 DMOV.L R1, DRL2 DMOV.L DRH2, R1 DMOV.L DRL2, R1 DMOV.D DR0, DR1 DMOV.D DR1, [R1] DMOV.D [R1], DR1 DMOV.D #3FF00000h, DRH2 DMOV.L #4C000000h, DRH2 DMOV.L #0000000h, DRL2



DMUL

Double-precision floating-point multiplication

Syntax

DMUL src, src2, dest

Double-precision floating-point operation instruction

> Instruction Code Page: 371

DMUL

Operation

dest = src2 * src;

Function

This instruction multiplies the double-precision floating-point number stored in src2 and src and places the result in dest.

- Rounding of the result is in accord with the setting of the DRM[1:0] bits in the DPSW.
- Handling of denormalized numbers depends on the setting of the DDN bit in the DPSW.

Flag Change

Flag	Change	Condition
С	-	
Z	-	
S	-	
0	-	
DCV	\checkmark	The flag is set if an invalid operation exception is generated; otherwise it is cleared.
DCO	\checkmark	The flag is set if an overflow exception is generated; otherwise it is cleared.
DCZ	\checkmark	The value of the flag is 0.
DCU	\checkmark	The flag is set if an underflow exception is generated; otherwise it is cleared.
DCX	\checkmark	The flag is set if an inexact exception is generated; otherwise it is cleared.
DCE	\checkmark	The flag is set if an unimplemented processing is generated; otherwise it is cleared.
DFV	\checkmark	The flag is set if an invalid operation exception is generated, and otherwise left unchanged.
DFO	\checkmark	The flag is set if an overflow exception is generated, and otherwise left unchanged.
DFZ	-	
DFU	\checkmark	The flag is set if an underflow exception is generated, and otherwise left unchanged.
DFX	\checkmark	The flag is set if an inexact exception is generated, and otherwise left unchanged.
NI - 4 - 1		

Note: The DFX, DFU, DFZ, DFO, and DFV flags do not change if any of the exception enable bits (DEX, DEU, DEZ, DEO, and DEV) in the DPSW is 1.

Instruction Format

	Processi	ng	Operan	d	Code Size
Syntax	Size	src	src2	dest	(Byte)
DMUL src, src2, dest	D	DRs	DRs2	DRd	4

Sources of Double-Precision Floating-Point Exceptions

Unimplemented processing Invalid operation Overflow Underflow Inexact



Description Example

DMUL DR0, DR1, DR2

Supplementary Description

• The following tables show the correspondences between the src and src2 values and the results of operations when the value of the DDN bit in the DPSW is 0 or 1.

When DDN = 0

						src			
		Normalized	+0	-0	+∞	∞	Denormalized	QNaN	SNaN
src2	Normalized	Multiplication	ı		c	0			
	+0		+0	-0	Involid o	noration			
	-0		-0	+0		peration			
	+∞	8	Involid o	peration	+∞	∞			
	∞	0	invaliu u	peration	∞	+∞			
	Denormalized						Unimplemented		
							processing		
	QNaN							QNaN	
	SNaN								Invalid
									operation

When DDN = 1

				s	rc			
		Normalized	+0,	- 0,	+∞	-∞	QNaN	SNaN
			+Denormalized	-Denormalized				
src2	Normalized	Multiplication			c	0		
	+0,		+0	-0				
	+Denormalized		.0	0	Invalid o	peration		
	-0,		-0	+0	invalia c	peration		
	-Denormalized		•			-		
	+∞	- ∞	Invalid o	peration	+∞	∞		
	-∞	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~		peration	-8	+∞		
	QNaN						QNaN	
	SNaN							Invalid
								operation



DNEG

Double-precision floating-point negate

Syntax

DNEG src, dest

Double-precision floating-point operation instruction

Instruction Code Page: 371

DNEG

Operation

dest = -src;

Function

The instruction negates the double-precision floating-point number stored in src and places the result in dest.

• Denormalized numbers are handled in the same way regardless of the setting of the DDN bit in the DPSW.

Flag Change

• This instruction does not affect the states of flags.

Instruction Format

			Operand	
Syntax	Processing Size	src	dest	Code Size (Byte)
DNEG src, dest	D	DRs	DRd	4

Sources of Double-Precision Floating-Point Exceptions

None

Description Example

DNEG DR0, DR1

Supplementary Description

• The following table shows the correspondences between src value and the result of operations

					src	;			
	+Normalized	-Normalized	+0	-0	+∞	$-\infty$	Denormalized	QNaN	SNaN
Result	-Normalized	+Normalized	-0	+0	-8	+∞	Negated denormalized numbers	Negated QNaN	Negated SNaN



DPOPM

Restoring multiple double-precision floating-point registers

DPOPM

Double-precision floating-point data transfer instruction Instruction Code Page: 372

Syntax

DPOPM.size dest-dest2

Operation

```
signed char i;
for ( i = register_num(dest); i <= register_num(dest2); i++ ) {
    tmp = *SP;
    SP = SP + (( size == D ) ? 8 : 4);
    If ( size == D ) {
        DR(i) = tmp;
    } else {
        DCR(i) = tmp;
    }
}
```

Function

This instruction collectively restores values of double-precision floating-point registers in the range specified by dest and dest2 from the stack.

- The range is specified by dest and dest2. Note that the register number for dest must be no higher than the register number for dest2.
- The stack pointer in use is specified by the U bit in the PSW.
- The values to be transferred to are those of double-precision floating-point data registers when size = D.
- The values to be transferred to are those of double-precision floating-point control registers when size = L.
- Registers are restored from the stack in the following order:

Size = D

DR15 DR14 DR13 ••• DR2 DR1 DR0
--

Restoration is in sequence from DR0.

Size = L

DCR3	DCR2	DCR1	DCR0
DEPC	DECNT	DCMR	DPSW

Restoration is in sequence from DCR0.

Flag Change

• This instruction does not affect the states of flags.

Instruction Format

		C	Operand	
Syntax	Processing Size	dest	dest2	Code Size (Byte)
DPOPM.size dest-dest2	D	DRd	DRd2	3
	L	DCRd	DCRd2	3



Sources of Double-Precision Floating-Point Exceptions

None

Description Example

DPOPM.D DR0-DR15 DPOPM.L DPSW-DCMR DPOPM.D DR1-DR1



Double-precision floating-point

DPUSHM

data transfer instruction

Instruction Code Page: 373

DPUSHM

Syntax

DPUSHM.size src-src2

Operation

```
signed char i;
for ( i = register_num(src2); i >= register_num(src); i-- ) {
    tmp = ( size == D ) ? DR(i) : DCR(i);
    SP = SP - (( size == D ) ? 8 : 4);
    *SP = tmp;
}
```

Function

This instruction collectively places the values of the double-precision floating-point registers in the range specified by src and src2 on the stack.

Saving multiple double-precision floating-point registers

- The range is specified by src and src2. Note that the register number for src must be no higher than the register number for src2.
- The stack pointer in use is specified by the U bit in the PSW.
- The values to be transferred to are those of double-precision floating-point data registers when size = D.
- The values to be transferred to are those of double-precision floating-point control registers when size = L.
- Registers are restored from the stack in the following order:



Flag Change

• This instruction does not affect the states of flags.

Instruction Format

			Operand		
Syntax	Processing Size	src	src2	Code Size (Byte)	
DPUSHM.size src-src2	D	DRs	DRs2	3	
	L	DCRs	DCRs2	3	

Sources of Double-Precision Floating-Point Exceptions

None



Description Example

DPUSHM.D DR0-DR15 DPUSHM.L DPSW-DCMR DPUSHM.D DR1-DR1



DROUND

Conversion from double-precision floating-point number to signed integer

DROUND

Instruction Code

Page: 374

Double-precision floating-point operation instruction

Syntax

DROUND src, dest

Operation

dest = (signed long) src;

Function

This instruction converts the double-precision floating-point number stored in src into a signed longword (32-bit) integer and places the result in the lower 32 bits of dest.

- The result is rounded according to the setting of the DRM[1:0] bits in the DPSW.
- The upper 32 bits (bits 63 to 32) of dest are undefined.

Bits DRM[1:0]	Rounding Mode
00b	Round to the nearest value
01b	Round towards 0
10b	Round towards + ∞
11b	Round towards $-\infty$

Flag Change

Flag	Change	Condition
С	-	
Z	-	
S	-	
0	-	
DCV	\checkmark	The flag is set if an invalid operation exception is generated; otherwise it is cleared.
DCO	\checkmark	The value of the flag is 0.
DCZ	\checkmark	The value of the flag is 0.
DCU	\checkmark	The value of the flag is 0.
DCX	\checkmark	The flag is set if an inexact exception is generated; otherwise it is cleared.
DCE	\checkmark	The flag is set if an unimplemented processing exception is generated; otherwise it is cleared.
DFV	\checkmark	The flag is set if an invalid operation exception is generated; otherwise it does not change.
DFO	-	
DFZ	-	
DFU	-	
DFX	\checkmark	The flag is set if an inexact exception is generated; otherwise it does not change.
Noto:	The DEV and I	DEV flags do not change if any of the exception enable bits (DEX and DEV) in the DDSW is 1

Note: The DFX and DFV flags do not change if any of the exception enable bits (DEX and DEV) in the DPSW is 1.

Instruction Format

		Operand			
Syntax	Processing Size	src	dest	Code Size (Byte)	
DROUND src, dest	D	DRs	DRd	4	



Sources of Double-Precision Floating-Point Exceptions

Unimplemented processing Invalid operation Inexact

Description Example

DROUND DR0, DR1

Supplementary Description

The following tables show the correspondences between the src value and the results of operations when the value of the DDN bit in the DPSW is 0 or 1.

When DDN = 0

src Value (exponent is shown without bias) dest^{*1}

src Value	(exponent is shown without bia	s) dest ^{*1}	Exception
src ≥ 0	+∞	7FFFFFFh	Invalid operation
	31 ≤ Exponent ≤ 1023		exception
	$-1022 \le Exponent \le 30$	00000000h to 7FFFFFFh	None ^{*2, *3}
	+Denormalized number	No change	Unimplemented processing exception
	+0	0000000h	None
src < 0	-0		
	–Denormalized number	No change	Unimplemented processing exception
	$-1022 \le Exponent \le 30$	00000000h to 80000000h	None ^{*2}
	31 ≤ Exponent ≤ 1023	80000000h ^{*4}	Invalid operation
			exception ^{*2, *5}
NaN	QNaN	Sign bit = 0: 7FFFFFFFh	Invalid operation
	SNaN	Sign bit = 1: 80000000h	exception

Note: 1. dest is left unchanged if any of the double-precision floating-point exceptions is generated while the corresponding DEj (j= X, U, Z, O, or V) is 1.

Note: 2. If an invalid operation exception is not generated, rounding of the value will cause an inexact exception.

Note: 3. If the value after rounding exceeds 7FFFFFFh, an invalid operation exception is generated.

Note: 4. dest becomes 80000000h regardless of the value after rounding.

Note: 5. No invalid operation exception occurs when the value after rounding is 80000000h.

When DDN = 1

src Value	(exponent is shown without bi	as) dest ^{*1}	Exception
src ≥ 0	+∞	7FFFFFFh	Invalid operation
	$31 \leq \text{Exponent} \leq 1023$		exception
	$-1022 \le Exponent \le 30$	00000000h to 7FFFFFFh	None ^{*2, *3}
	+Denormalized number	0000000h	None
	+0		
src < 0	-0,		
	-Denormalized number		
	$-1022 \le Exponent \le 30$	00000000h to 8000000h	None ^{*2}
	$31 \le Exponent \le 1023$	80000000h ^{*4}	Invalid operation
	<u>—∞</u>		exception ^{*2, *5}
NaN	QNaN	Sign bit = 0: 7FFFFFFFh	Invalid operation
	SNaN	Sign bit = 1: 80000000h	exception



- Note: 1. dest is left unchanged if any of the double-precision floating-point exceptions is generated while the corresponding DEj (j= X, U, Z, O, or V) is 1.
- Note: 2. If an invalid operation exception is not generated, rounding of the value will cause an inexact exception.
- Note: 3. If the value after rounding exceeds 7FFFFFFh, an invalid operation exception is generated.
- Note: 4. dest becomes 80000000h regardless of the value after rounding.
- Note: 5. No invalid operation exception occurs when the value after rounding is 80000000h.



DSQRT

Double-precision floating-point square root

DSQRT

Syntax

DSQRT src, dest

Double-precision floating-point operation instruction

Instruction Code Page: 374

Operation

dest = sqrt(src);

Function

This instruction calculates the square root of the double-precision floating-point number stored in src and places the result in dest.

- Rounding of the result is in accord with the setting of the DRM[1:0] bits in the DPSW. •
- Handling of denormalized numbers depends on the setting of the DDN bit in the DPSW.

Flag Change

Flag	Change	Condition
С	-	
Z	-	
S	-	
0	_	
DCV	\checkmark	The flag is set if an invalid operation exception is generated; otherwise it is cleared.
DCO	\checkmark	The value of the flag is 0.
DCZ	\checkmark	The value of the flag is 0.
DCU	\checkmark	The value of the flag is 0.
DCX	\checkmark	The flag is set if an inexact exception is generated; otherwise it is cleared.
DCE	\checkmark	The flag is set if an unimplemented processing is generated; otherwise it is cleared.
DFV	\checkmark	The flag is set if an invalid operation exception is generated, and otherwise left unchanged
DFO	-	
DFZ	-	
DFU	-	
DFX	\checkmark	The flag is set if an inexact exception is generated, and otherwise left unchanged.
Note:	The DFX and [DFV flags do not change if any of the exception enable bits (DEX and DEV) in the DPSW is 1

The DFX and DFV flags do not change if any of the exception enable bits (DEX and DEV) in the DPSW is 1.

Instruction Format

			Operand			
Syntax	Processing Size	src	dest	Code Size (Byte)		
DSQRT src, dest	D	DRs	DRd	4		

Sources of Double-Precision Floating-Point Exceptions

Unimplemented processing Invalid operation Inexact

Description Example

DSQRT DR0, DR1



Supplementary Description

• The following tables show the correspondences between the src values and the results of operations when the value of the DDN bit in the DPSW is 0 or 1.

When DDN = 0

	src									
	+Normalized	-Normalized	+0	-0	+∞	-∞	Denormalized	QNaN	SNaN	
Result	Square root	Invalid operation	+0	-0	+∞	Invalid operation	Unimplemented processing	QNaN	Invalid operation	

When DDN = 1

	src									
	+Normalized	-Normalized	+0	-0	+∞	-∞	+Denormalized	-Denormalized	QNaN	SNaN
Result	Square root	Invalid operation	+0	-0	+∞	Invalid operation	+0	-0	QNaN	Invalid operation

Rules for Generating QNaN When Invalid Operation is Generated

Source Operands	Operation Results		
SNaN	The SNaN source operand converted into a QNaN		
Other than above	7FFFFFFFFFFFFF		



DSUB

Double-precision floating-point subtraction

DSUB

Syntax

DSUB src, src2, dest

Double-precision floating-point operation instruction

Instruction Code Page: 374

Operation

dest = src2 - src;

Function

This instruction subtracts the double-precision floating-point number stored in src from the one in src2 and places the result in dest.

- Rounding of the result is in accord with the setting of the DRM[1:0] bits in the DPSW.
- Handling of denormalized numbers depends on the setting of the DDN bit in the DPSW.
- The operation result is +0 when subtracting src from src2 with the opposite signs is exactly 0 except in the case of a rounding mode towards $-\infty$. The operation result is -0 when the rounding mode is towards $-\infty$.

Flag Change

Flag	Change	Condition
С	-	
Z	-	
S	-	
0	-	
DCV	\checkmark	The flag is set if an invalid operation exception is generated; otherwise it is cleared.
DCO	\checkmark	The flag is set if an overflow exception is generated; otherwise it is cleared.
DCZ	\checkmark	The value of the flag is 0.
DCU	\checkmark	The flag is set if an underflow exception is generated; otherwise it is cleared.
DCX	\checkmark	The flag is set if an inexact exception is generated; otherwise it is cleared.
DCE	\checkmark	The flag is set if an unimplemented processing is generated; otherwise it is cleared.
DFV	\checkmark	The flag is set if an invalid operation exception is generated, and otherwise left unchanged.
DFO	\checkmark	The flag is set if an overflow exception is generated, and otherwise left unchanged.
DFZ	-	
DFU	\checkmark	The flag is set if an underflow exception is generated, and otherwise left unchanged.
DFX	\checkmark	The flag is set if an inexact exception is generated, and otherwise left unchanged.

Note: The DFX, DFU, DFZ, DFO, and DFV flags do not change if any of the exception enable bits (DEX, DEU, DEZ, DEO, and DEV) in the DPSW is 1.

Instruction Format

	Processing Operand			Code Size	
Syntax	Size	src	src2	dest	(Byte)
DSUB src, src2, dest	D	DRs	DRs2	DRd	4



Sources of Double-Precision Floating-Point Exceptions

Unimplemented processing Invalid operation Overflow Underflow Inexact

Description Example

DSUB DR0, DR1, DR2

Supplementary Description

• The following tables show the correspondences between the src and src2 values and the results of operations when the value of the DDN bit in the DPSW is 0 or 1.

		src							
		Normalized	+0	-0	+∞	-∞	Denormalized	QNaN	SNaN
src2	Normalized	Subtraction							
	+0		*	+0					
	-0		-0	*		+∞			
	+∞		+∞		Invalid operation				
	-∞		∞—			Invalid operation			
	Denormalized		Unimplemented						
							processing		
	QNaN							QNaN	
	SNaN								Invalid operation

When DDN = 0

Note: * The result is -0 when the rounding mode is set to rounding towards $-\infty$ and +0 in other rounding modes.

When DDN = 1

		src						
		Normalized	+0,	— 0,	+∞	∞	QNaN	SNaN
			+Denormalized	-Denormalized				
src2	Normalized	Subtraction						
	+0, +Denormalized		*	+0	∞			
	–0, –Denormalized		-0	*		+∞		
	+∞		+∞	Invalid operation				
	-∞		x)		Invalid operation		
	QNaN	QNaN						
	SNaN							Invalid operation

Note: * The result is -0 when the rounding mode is set to rounding towards $-\infty$ and +0 in other rounding modes.

Double-precision floating-point

DTOF

Double-precision floating-point number to single-precision floating-point number conversion



Instruction Code

Page: 375

operation instruction

Syntax

DTOF src, dest

Operation

dest = (float) src;

Function

This instruction converts the double-precision floating-point number stored in src into a single-precision floating-point number and places the result in the lower 32 bits of dest.

- Rounding of the result is in accord with the setting of the DRM[1:0] bits in the DPSW.
- The upper 32 bits (bits 63 to 32) of dest are undefined.

Flag Change

Flag	Change	Condition
С	-	
Z	-	
S	-	
0	-	
DCV	\checkmark	The flag is set if an invalid operation exception is generated; otherwise it is cleared.
DCO	\checkmark	The flag is set if an overflow exception is generated; otherwise it is cleared.
DCZ	\checkmark	The value of the flag is 0.
DCU	\checkmark	The flag is set if an underflow exception is generated; otherwise it is cleared.
DCX	\checkmark	The flag is set if an inexact exception is generated; otherwise it is cleared.
DCE	\checkmark	The flag is set if an unimplemented processing is generated; otherwise it is cleared.
DFV	\checkmark	The flag is set if an invalid operation exception is generated, and otherwise left unchanged.
DFO	-	
DFZ	-	
DFU	-	
DFX	\checkmark	The flag is set if an inexact exception is generated, and otherwise left unchanged.
Note:	The DFX and I	DFV flags do not change if any of the exception enable bits (DEX and DEV) in the DPSW is 1.

of the exception enable bits (DEX and DEV) do not change if any

Instruction Format

	Processing		Operand			
Syntax	Size	src	dest	Code Size (Byte)		
DTOF src, dest	D	DRs	DRd	4		

Sources of Double-Precision Floating-Point Exceptions

Unimplemented processing Invalid operation Overflow Underflow Inexact


Description Example

DTOF DR0, DR1

Supplementary Description

• The following tables show the correspondences between the src value and the results of operations when the value of the DDN bit in the DPSW is 0 or 1.

When DDN = 0

src Value (exponent is shown without bias)		dest ^{*1}	Exception
src ≥ 0	+∞	+∞	None
	128 ≤ Exponent ≤ 1023	_	Overflow exception
	$-126 \le Exponent \le 127$	Result of operation	None ^{*2, *3}
	–1022 ≤ Exponent ≤ –127	No change	Unimplemented processing exception Underflow exception
	+Denormalized number	No change	Unimplemented processing exception
	+0	+0	None
src < 0	-0	-0	
	–Denormalized number	No change	Unimplemented processing exception
	–1022 ≤ Exponent ≤ –127	No change	Unimplemented processing exception Underflow exception
	$-126 \le Exponent \le 127$	Result of operation	None ^{*2, *3}
	128 ≤ Exponent ≤ 1023		Overflow exception
	-∞-	_	None
NaN	QNaN	QNaN ^{*4}	None
	SNaN	SNaN ^{*5}	Invalid operation exception

Note: 1. dest is left unchanged if any of the double-precision floating-point exceptions is generated while the corresponding DEj (j= X, U, Z, O, or V) is 1.

Note: 2. An inexact exception occurs when the result is rounded.

Note: 3. An overflow exception is generated if the exponent after rounding is 128.

Note: 4. dest becomes a QNaN which has the same sign as the input QNaN and contains bits [51:29] of the input value as the fraction.

Note: 5. dest becomes a QNaN which has the same sign as the input SNaN and contains bits [51:29] of the input value after it has been converted into a QNaN as the fraction.



When DDN = 1

src Value	(exponent is shown without bia	as) dest ^{*1}	Exception
src ≥ 0	+∞	+∞	None
	128 ≤ Exponent ≤ 1023		Overflow exception
	$-126 \le Exponent \le 127$	Result of operation	None ^{*2, *3}
	$-1022 \le Exponent \le -127$	+0	Underflow exception
	+Denormalized number	+0	None
	+0	+0	None
src < 0	-0	-0	
	-Denormalized number	-0	None
	$-1022 \le Exponent \le -127$	-0	Underflow exception
	$-126 \le Exponent \le 127$	Result of operation	None ^{*2, *3}
	128 ≤ Exponent ≤ 1023	-∞-	Overflow exception
	-∞-		None
NaN	QNaN	QNaN ^{*4}	None
	SNaN	SNaN ^{*5}	Invalid operation exception

Note: 1. dest is left unchanged if any of the double-precision floating-point exceptions is generated while the corresponding DEj (j= X, U, Z, O, or V) is 1.

Note: 2. An inexact exception occurs when the result is rounded.

Note: 3. An overflow exception is generated if the exponent after rounding is 128.

Note: 4. dest becomes a QNaN which has the same sign as the input QNaN and contains bits [51:29] of the input value as the fraction.

Note: 5. dest becomes a QNaN which has the same sign as the input SNaN and contains bits [51:29] of the input value after it has been converted into a QNaN as the fraction.



operation instruction

Double-precision floating-point

DTO

Double-precision floating-point number to signed integer conversion



Instruction Code

Page: 375

Syntax

DTOI src, dest

Operation

dest = (long) src;

Function

This instruction converts the double-precision floating-point number stored in src into a signed longword (32-bit) integer and places the result in the lower 32 bits of dest.

- The result is always rounded towards 0, regardless of the setting of the DRM[1:0] bits in the DPSW.
- The upper 32 bits (bits 63 to 32) of dest are undefined.

Flag Change

Flag	Change	Condition
С	-	
Z	-	
S	_	
0	-	
DCV	\checkmark	The flag is set if an invalid operation exception is generated; otherwise it is cleared.
DCO	\checkmark	The value of the flag is 0.
DCZ	\checkmark	The value of the flag is 0.
DCU	\checkmark	The value of the flag is 0.
DCX	\checkmark	The flag is set if an inexact exception is generated; otherwise it is cleared.
DCE	\checkmark	The flag is set if an unimplemented processing exception is generated; otherwise it is cleared.
DFV	\checkmark	The flag is set if an invalid operation exception is generated; otherwise it does not change.
DFO	_	
DFZ	-	
DFU	-	
DFX	\checkmark	The flag is set if an inexact exception is generated; otherwise it does not change.
Note:	The DFX and [DFV flags do not change if any of the exception enable bits (DEX and DEV) in the DPSW is 1.

Instruction Format

			Operand	
Syntax	Processing Size	src dest		Code Size (Byte)
DTOI src, dest	D	DRs	DRd	4

Sources of Double-Precision Floating-Point Exceptions

Unimplemented processing Invalid operation Inexact

Description Example

DTOI DR0, DR1



Excontion

Supplementary Description

• The following tables show the correspondences between the src value and the results of operations when the value of the DDN bit in the DPSW is 0 or 1.

When DDN = 0

src Value	(exponent is shown without bias	s) dest ^{*1}	Exception Invalid operation	
src ≥ 0	+∞	7FFFFFFh		
	31 ≤ Exponent ≤ 1023		exception	
	–1022 ≤ Exponent ≤ 30	00000000h to 7FFFFFFh	None ^{*2, *3}	
	+Denormalized number	No change	Unimplemented processing exception	
	+0	0000000h	None	
src < 0	-0			
	-Denormalized number	No change	Unimplemented processing exception	
	–1022 ≤ Exponent ≤ 30	00000000h to 80000000h	None ^{*2}	
	31 ≤ Exponent ≤ 1023	80000000h ^{*4}	Invalid operation	
	<u></u>		exception ^{*2, *5}	
NaN	QNaN	Sign bit = 0: 7FFFFFFFh	Invalid operation	
	SNaN	Sign bit = 1: 80000000h	exception	

Note: 1. dest is left unchanged if any of the double-precision floating-point exceptions is generated while the corresponding DEj (j= X, U, Z, O, or V) is 1.

Note: 2. If an invalid operation exception is not generated, rounding of the value will cause an inexact exception.

Note: 3. If the value after rounding exceeds 7FFFFFFh, an invalid operation exception is generated.

Note: 4. dest becomes 80000000h regardless of the value after rounding.

Note: 5. No invalid operation exception occurs when the value after rounding is 80000000h.

When DDN = 1

src Value (exponent is shown without bias) dest^{*1}

SIC value	(exponent is shown without b	ias/ uesi	Exception	
src ≥ 0	+∞	7FFFFFFh	Invalid operation	
	$31 \le Exponent \le 1023$		exception	
	–1022 ≤ Exponent ≤ 30	00000000h to 7FFFFFFh	None ^{*2, *3}	
	+Denormalized number	0000000h	None	
	+0			
src < 0	-0			
	–Denormalized number			
	–1022 ≤ Exponent ≤ 30	00000000h to 8000000h	None ^{*2}	
	$31 \le Exponent \le 1023$	80000000h ^{*4}	Invalid operation	
	-∞		exception ^{*2, *5}	
NaN	QNaN	Sign bit = 0: 7FFFFFFFh	Invalid operation	
	SNaN	Sign bit = 1: 80000000h	exception	

Note: 1. dest is left unchanged if any of the double-precision floating-point exceptions is generated while the corresponding DEj (j= X, U, Z, O, or V) is 1.

Note: 2. If an invalid operation exception is not generated, rounding of the value will cause an inexact exception.

Note: 3. If the value after rounding exceeds 7FFFFFFh, an invalid operation exception is generated.

Note: 4. dest becomes 80000000h regardless of the value after rounding.

Note: 5. No invalid operation exception occurs when the value after rounding is 80000000h.



DTOU

Double-precision floating-point number to unsigned integer conversion

DTOU

Instruction Code

Page: 375

Double-precision floating-point operation instruction

Syntax

DTOU src, dest

Operation

dest = (unsigned long) src;

Function

This instruction converts the double-precision floating-point number stored in src into an unsigned longword (32-bit) integer and places the result in the lower 32 bits of dest.

- The result is always rounded towards 0, regardless of the setting of the DRM[1:0] bits in the DPSW.
- The upper 32 bits (bits 63 to 32) of dest are undefined.

Flag Change

Flag	Change	Condition
С	-	
Z	-	
S	-	
0	-	
DCV	\checkmark	The flag is set if an invalid operation exception is generated; otherwise it is cleared.
DCO	\checkmark	The value of the flag is 0.
DCZ	\checkmark	The value of the flag is 0.
DCU	\checkmark	The value of the flag is 0.
DCX	\checkmark	The flag is set if an inexact exception is generated; otherwise it is cleared.
DCE	\checkmark	The flag is set if an unimplemented processing is generated; otherwise it is cleared.
DFV	\checkmark	The flag is set if an invalid operation exception is generated, and otherwise left unchanged.
DFO	-	
DFZ	-	
DFU	-	
DFX	\checkmark	The flag is set if an inexact exception is generated, and otherwise left unchanged.
Note:	The DFX and [DFV flags do not change if any of the exception enable bits (DEX and DEV) in the DPSW is 1.

do not change If any of the exception enable bits (DEX and

Instruction Format

	Processi	sing Operand		Code Size
Syntax	Size	src	dest	(Byte)
DTOU src, dest	D	DRs	DRd	4

Sources of Double-Precision Floating-Point Exceptions

Unimplemented processing Invalid operation Inexact



Description Example

DTOU DR0, DR1

Supplementary Description

• The following tables show the correspondences between the src value and the results of operations when the value of the DDN bit in the DPSW is 0 or 1.

When DDN = 0

src Value	(exponent is shown without bia	as) dest ^{*1}	Exception	
src ≥ 0	+∞	FFFFFFFh	Invalid operation	
	32 ≤ Exponent ≤ 1023		exception	
	–1022 ≤ Exponent ≤ 31	00000000h to FFFFFFFh	None ^{*2, *3}	
	+Denormalized number	No change	Unimplemented processing exception	
	+0	0000000h	None	
src < 0	-0			
	–Denormalized number	No change	Unimplemented processing exception	
	–Normalized number, – ∞	0000000h	Invalid operation exception	
NaN	QNaN	Most significant bit = 0: FFFFFFFh	Invalid operation	
	SNaN	Most significant bit = 1: 0000000h	exception	

Note: 1. dest is left unchanged if any of the double-precision floating-point exceptions is generated while the corresponding DEj (j= X, U, Z, O, or V) is 1.

Note: 2. An inexact exception occurs when the result is rounded.

Note: 3. If the value after rounding exceeds FFFFFFFh, an invalid operation exception is generated.

When DDN = 1

src Value	(exponent is shown without bia	Exception	
src ≥ 0	+∞	FFFFFFFh	Invalid operation
	$32 \leq \text{Exponent} \leq 1023$		exception
	$-1022 \le Exponent \le 31$	00000000h to FFFFFFFh	None ^{*2, *3}
	+0, +Denormalized number	0000000h	None
src < 0	–0, –Denormalized number		
	–Normalized number, – ∞	0000000h	Invalid operation exception
NaN	QNaN	Sign bit = 0: FFFFFFFFh	Invalid operation
	SNaN	Sign bit = 1: 00000000h	exception

Note: 1. dest is left unchanged if any of the double-precision floating-point exceptions is generated while the corresponding DEj (j= X, U, Z, O, or V) is 1.

Note: 2. An inexact exception occurs when the result is rounded.

Note: 3. If the value after rounding exceeds FFFFFFFh, an invalid operation exception is generated.



FTOD

Single-precision floating-point number to double-precision floating-point number conversion

FTOD

Instruction Code

Page: 376

Double-precision floating-point operation instruction

Syntax

FTOD src, dest

Operation

dest = (double) src;

Function

This instruction converts the single-precision floating-point number stored in src into a double-precision floating-point number and places the result in dest.

Flag Change

Change	Condition
-	
-	
-	
-	
\checkmark	The flag is set if an invalid operation exception is generated; otherwise it is cleared.
\checkmark	The value of the flag is 0.
\checkmark	The value of the flag is 0.
\checkmark	The value of the flag is 0.
\checkmark	The value of the flag is 0.
\checkmark	The flag is set if an unimplemented processing is generated; otherwise it is cleared.
\checkmark	The flag is set if an invalid operation exception is generated, and otherwise left unchanged.
-	
-	
-	
-	
	- - - - - - - - - - - - - - - - - - -

Note: The DFV flag does not change if the exception enable bit (DEV) in the DPSW is 1.

Instruction Format

			Operand	
Syntax	Processing Size	src	dest	Code Size (Byte)
FTOD src, dest	D	Rs	DRd	4

Sources of Double-Precision Floating-Point Exceptions

Unimplemented processing Invalid operation

Description Example

FTOD R1, DR1



Supplementary Description

• The following tables show the correspondences between the src value and the results of operations when the value of the DDN bit in the DPSW is 0 or 1.

When DDN = 0

src Value	(exponent is shown without bi	as) dest ^{*1}	Exception
src ≥ 0	+∞	+∞	None
	$-126 \le Exponent \le 127$	Result of operation	None
	+Denormalized number	No change	Unimplemented processing exception
	+0	+0	None
src < 0	-0	-0	
	-Denormalized number	No change	Unimplemented processing exception
	$-126 \le Exponent \le 127$	Result of operation	None
	-∞		None
NaN	QNaN	QNaN ^{*2}	None
	SNaN	SNaN ^{*3}	Invalid operation exception

Note: 1. dest is left unchanged if any of the double-precision floating-point exceptions is generated while the corresponding DEj (j= X, U, Z, O, or V) is 1.

Note: 2. dest becomes a QNaN with the same sign as the input QNaN. Bits [22:0] of the input value become bits [51:29] of the fraction, and bits [28:0] of the fraction become 0.

Note: 3. dest becomes a QNaN with the same sign as the input SNaN, and bits [22:0] of the input value are converted into a QNaN and stored in bits [51:29] of the fraction. Bits [28:0] of the fraction become 0.

When DDN = 1

src Value	(exponent is shown without bi	as) dest ^{*1}	Exception
src ≥ 0	+∞	+∞	None
	$-126 \le Exponent \le 127$	Result of operation	None
	+Denormalized number	+0	None
	+0	+0	None
src < 0	-0	-0	
	-Denormalized number	-0	None
	$-126 \le Exponent \le 127$	Result of operation	None
	-∞		None
NaN	QNaN	QNaN ^{*2}	None
	SNaN	SNaN ^{*3}	Invalid operation exception

Note: 1. dest is left unchanged if any of the double-precision floating-point exceptions is generated while the corresponding DEj (j= X, U, Z, O, or V) is 1.

Note: 2. dest becomes a QNaN with the same sign as the input QNaN. Bits [22:0] of the input value become bits [51:29] of the fraction, and bits [28:0] of the fraction become 0.

Note: 3. dest becomes a QNaN with the same sign as the input SNaN, and bits [22:0] of the input value are converted into a QNaN and stored in bits [51:29] of the fraction. Bits [28:0] of the fraction become 0.



operation instruction

Double-precision floating-point

ITOD

Signed integer to double-precision floating-point number conversion

ITOD

Instruction Code

Page: 376

Syntax

ITOD src, dest

Operation

dest = (double) src;

Function

This instruction converts the signed longword (32-bit) integer stored in src into a double-precision floating-point number and places the result in dest.

Flag Change

Flag	Change	Condition
С	-	
Z	-	
S	-	
0	-	
DCV	\checkmark	The value of the flag is 0.
DCO	\checkmark	The value of the flag is 0.
DCZ	\checkmark	The value of the flag is 0.
DCU	\checkmark	The value of the flag is 0.
DCX	\checkmark	The value of the flag is 0.
DCE	\checkmark	The value of the flag is 0.
DFV	-	
DFO	-	
DFZ	-	
DFU	-	
DFX	-	

Instruction Format

	Operand				
Syntax	Processing Size	src	dest	Code Size (Byte)	
ITOD src, dest	D	Rs	DRd	4	

Sources of Double-Precision Floating-Point Exceptions

None

Description Example

ITOD R1, DR0



data transfer instruction

Double-precision floating-point

MVFDC

Instruction Code

Page: 377

MVFDC

Transfer from double-precision floating-point control register

Syntax

MVFDC src, dest

Operation

dest = src;

Function

This instruction transfers src to dest.

Flag Change

• This instruction does not affect the states of flags.

Instruction Format

	Operand				
Syntax	Processing Size	src*	dest	Code Size (Byte)	
MVFDC src, dest	L	DCRs	Rd	4	

Note: * Selectable src: Registers DPSW, DCMR, DECNT, and DEPC

Sources of Double-Precision Floating-Point Exceptions

None

Description Example

MVFDC DPSW, R2



MVFDR

Transfer from double-precision floating-point comparison result register

MVFDR

Double-precision floating-point data transfer instruction Instruction Code Page: 377

Syntax

MVFDR

Operation

Z = DCMR.RES;

Function

This instruction transfers the value of the RES bit in the DCMR to the Z flag of the PWS.

Flag Change

Flag	Change	Condition
С	_	
Z	\checkmark	The value of DCMR.RES is written here.
S	_	
0	_	
Noto:	The values of	hits in the DDSW do not change

Note: The values of bits in the DPSW do not change.

Instruction Format

Syntax	Code Size (Byte)
MVFDR	3

Sources of Double-Precision Floating-Point Exceptions

None

Description Example

MVFDR



data transfer instruction

Double-precision floating-point

MVTDC

Instruction Code

Page: 378

MVTDC

Transfer to double-precision floating-point control register

Syntax

MVTDC src, dest

Operation

dest = src;

Function

This instruction transfers src to dest.

Flag Change

• This instruction does not affect the states of flags.

Instruction Format

	Operand					
Syntax	Processing Size	src dest [*]		Code Size (Byte)		
MVTDC src, dest	L	Rs	DCRd	4		

Note: * Selectable dest: Registers DPSW, DCMR, DECNT, and DEPC

Sources of Double-Precision Floating-Point Exceptions

None

Description Example

MVTDC R1,DPSW



UTOD

Unsigned integer to double-precision floating-point number conversion

UTOD

Double-precision floating-point operation instruction

Instruction Code Page: 378

Syntax

UTOD src, dest

Operation

dest = (double) src;

Function

This instruction converts the unsigned longword (32-bit) integer stored in src into a double-precision floating-point number and places the result in dest.

Flag Change

Flag	Change	Condition
С	-	
Z	-	
S	-	
0	-	
DCV	\checkmark	The value of the flag is 0.
DCO	\checkmark	The value of the flag is 0.
DCZ	\checkmark	The value of the flag is 0.
DCU	\checkmark	The value of the flag is 0.
DCX	\checkmark	The value of the flag is 0.
DCE	\checkmark	The value of the flag is 0.
DFV	-	
DFO	-	
DFZ	-	
DFU	-	
DFX	_	

Instruction Format

Syntax	Processing Size	src	dest	Code Size (Byte)	
UTOD src, dest	D	Rs	DRd	4	

Sources of Double-Precision Floating-Point Exceptions

None

Description Example

UTOD R1, DR0



4. Instruction Code

4.1 Guide to This Section

This section describes instruction codes by showing the respective opcodes.

The following shows how to read this section by using an actual page as an example.





(1) Mnemonic

Indicates the mnemonic name of the instruction explained on the given page.

(2) List of Code Size

Indicates the number of bytes the instruction requires. An individual RXv3 CPU instruction takes up from one to eight bytes.

(3) Syntax

Indicates the syntax of the instruction using symbols.

(4) Instruction Code

Indicates the instruction code. The code in parentheses may be selected or omitted depending on src/dest to be selected.





The contents of the operand, that is the byte at (address of the instruction +2) or (following address of the instruction +3) in the previous page, are arranged as shown in Figure 4.1.



Figure 4.1 Immediate (IMM) and Displacement (dsp) Values

The abbreviations such as for rs, rd, ld, and mi represent the following.

- rs: Source register
- rs2: Second source register
- rd: Destination register
- rd2: Second destination register
- ri: Index register
- rb: Base register
- li: Length of immediate
- ld: Length of displacement
- lds: Length of source displacement
- ldd: Length of destination displacement
- mi: Memory extension size infix
- imm: Immediate
- dsp: Displacement
- cd: Condition code
- cr: Control register
- cb: Control bit
- sz: Size specifier
- ad: Addressing
- nm: Number of registers
- cm: Compare condition



4.2 Instruction Code Described in Detail

The instruction codes for the RXv3 instructions are described in detail in this section.

4.2.1 Standard provided instructions

The following pages give details of the instruction codes for the standard provided instructions.



ABS

ABS

Code Size

Syntax		src	dest	Code Size (Byte)
(1) ABS	dest	-	Rd	2
(2) ABS	src, dest	Rs	Rd	3

(1) ABS dest

D/						b0	b7				b0
0 1	1	1	1	1	1	0	0	0	1	0	rd[3:0]

rd[3:0]		dest
0000b to 1111b	Rd	R0 (SP) to R15

(2) ABS src, dest

b7							b0	b7							b0	b7	b0
1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	rs[3:0]	rd[3:0]

rs[3:0]/rd[3:0]	src/dest				
0000b to 1111b	Rs/Rd	R0 (SP) to R15			



ADC

ADC

Code Size

Syntax	src	dest	Code Size (Byte)
(1) ADC src, dest	#SIMM:8	Rd	4
	#SIMM:16	Rd	5
	#SIMM:24	Rd	6
	#IMM:32	Rd	7
(2) ADC src, dest	Rs	Rd	3
(3) ADC src, dest	[Rs].L	Rd	4
	dsp:8[Rs].L	Rd	5
	dsp:16[Rs].L	Rd	6

(1) ADC src, dest

b7						b0	b7						b0	b7				b0
1 1	1	1	1	1	0	1	0	1	1	1	li[1:0]	0	0	0	0	1	0	rd[3:0]



i[1:0]	src	rd[3:0]		dest
01b	#SIMM:8	0000b to 1111b	Rd	R0 (SP) to
10b	#SIMM:16			
11b	#SIMM:24			
00b	#IMM:32			

(2) ADC src, dest



ld[1:0]	src	rs[3:0]/rd[3:0]	s	src/dest
11b	Rs	0000b to 1111b	Rs/Rd	R0 (SP) to R15

(3) ADC src, dest



mi[1:0]	memex	ld[1:0]	src
10b	L	00b	[Rs]
		01b	dsp:8[Rs]
		10b	dsp:16[Rs]



b0 b7

imm[3:0]

R01US0316EJ0100 Rev.1.00 Nov 20, 2018

RX Family RXv3 Instruction Set Architecture

Code Size

ADD

Syntax	src	src2	dest	Code Size (Byte)
(1) ADD src, dest	#UIMM:4	-	Rd	2
(Instruction code for three operands)	#SIMM:8	-	Rd	3
	#SIMM:16	-	Rd	4
	#SIMM:24	-	Rd	5
	#IMM:32	-	Rd	6
(2) ADD src, dest	Rs	-	Rd	2
	[Rs].memex	-	Rd	2 (memex == "UB") 3 (memex != "UB")
	dsp:8[Rs].memex	-	Rd	3 (memex == "UB") 4 (memex != "UB")
	dsp:16[Rs].memex	-	Rd	4 (memex == "UB") 5 (memex != "UB")
(3) ADD src, src2, dest	#SIMM:8	Rs	Rd	3
	#SIMM:16	Rs	Rd	4
	#SIMM:24	Rs	Rd	5
	#IMM:32	Rs	Rd	6
(4) ADD src, src2, dest	Rs	Rs2	Rd	3

(1) ADD src, dest

b7



b0

rd[3:0]

mi[1:0]	memex	ld[1:0]	src
00b	В	11b	Rs
01b	W	00b	[Rs]
10b	L	01b	dsp:8[Rs]
11b	UW	10b	dsp:16[Rs]

rs[3:0]/rd[3:0]		src/dest
0000b to 1111b	Rs/Rd	R0 (SP) to R15



(3) ADD src, src2, dest



rs[3:0]/rs2[3:0]/rd[3:0]	src/src	c2/dest
0000b to 1111b	Rs/Rs2/Rd	R0 (SP) to R15



AND

Syntax		src	src2	dest	Code Size (Byte)
(1) AND	src, dest	#UIMM:4	-	Rd	2
(2) AND	src, dest	#SIMM:8	-	Rd	3
		#SIMM:16	-	Rd	4
		#SIMM:24	-	Rd	5
		#IMM:32	-	Rd	6
(3) AND	src, dest	Rs	-	Rd	2
		[Rs].memex	-	Rd	2 (memex == "UB") 3 (memex != "UB")
		dsp:8[Rs].memex	-	Rd	3 (memex == "UB") 4 (memex != "UB")
		dsp:16[Rs].memex	-	Rd	4 (memex == "UB") 5 (memex != "UB")
(4) AND	src, src2, dest	Rs	Rs2	Rd	3

(1) AND src, dest



imm[3:0]	src		rd[3:0]	dest		
0000b to 1111b	#UIMM:4	0 to 15	0000b to 1111b	Rd	R0 (SP) to R15	

(2) AND src, dest



li[1:0]	src
01b	#SIMM:8
10b	#SIMM:16
11b	#SIMM:24
00b	#IMM:32

rd[3:0]	dest	
0000b to 1111b	Rd	R0 (SP) to R15

AND



(3) AND src, dest



mi[1:0]	memex	ld[1:0]	src
00b	В	11b	Rs
01b	W	00b	[Rs]
10b	L	01b	dsp:8[Rs]
11b	UW	10b	dsp:16[Rs]

rs[3:0]/rd[3:0]	src/dest	
0000b to 1111b	Rs/Rd	R0 (SP) to R15
<u> </u>		()

(4) AND src, src2, dest

b	7	b0 b7									b0 b7			
1	1	1	1	1	1	1	1	0	1	0	0	rd[3:0]	rs[3:0]	rs2[3:0]
rs	rs[3:0]/rs2[3:0]/rd[3:0]					sı	·c/s	src	2/dest		7			

rs[3:0]/rs2[3:0]/rd[3:0]	src/src2/dest				
0000b to 1111b	Rs/Rs2/Rd	R0 (SP) to R15			



BCLR

BCLR

Code Size

Syntax	src	dest	Code Size (Byte)
(1) BCLR src, dest	#IMM:3	[Rd].B	2
	#IMM:3	dsp:8[Rd].B	3
	#IMM:3	dsp:16[Rd].B	4
(2) BCLR src, dest	Rs	[Rd].B	3
	Rs	dsp:8[Rd].B	4
	Rs	dsp:16[Rd].B	5
(3) BCLR src, dest	#IMM:5	Rd	2
(4) BCLR src, dest	Rs	Rd	3

(1) BCLR src, dest



ld[1:0]	dest	rd[3:0]	dest	dest		imm[2:0]	src		
00b	[Rd]	0000b to 1111b	Rd	R0 (SP) to R15		000b to 111b	#IMM:3	0 to 7	
01b	dsp:8[Rd]				•				
10b	dsp:16[Rd]								

(2) BCLR src, dest



ld[1:0]	dest	rs[3:0]/rd[3:0]	src/dest	
00b	[Rd]	0000b to 1111b	Rs/Rd	R0 (SP) to R15
01b	dsp:8[Rd]			
10b	dsp:16[Rd]			

(3) BCLR src, dest

imm[4:0]	src		rd[3:0]	dest	
00000b to 11111b	#IMM:5	0 to 31	0000b to 1111b	Rd	R0 (SP) to R15



(4) BCLR src, dest

b7	b0 b7									b0 b7						
1 1 1	1 1	1 1	0	0	0	1	1	0	0 0 1 ld[1:0] rd[3:0				rs[3:0]	_		
ld[1:0]		rs[3:0)]/r	d[3	3:0] src/dest			est]					
11b	11b Rd				000	00k	o to	o 11	11k)	Rs/Rd	R0 (S	R0 (SP) to R15			



BCnd

Code Size

Syntax	src	Code Size (Byte)
(1) BCnd.S src	pcdsp:3	1
(2) BCnd.B src	pcdsp:8	2
(3) BCnd.W src	pcdsp:16	3

(1) BCnd.S src

b7 b0 0 0 1 cd dsp[2:0]*

Note: * dsp[2:0] specifies pcdsp:3 = src.

cd	BCnd
0b	BEQ, BZ
1b	BNE, BNZ

dsp[2:0]	Branch Distance					
011b	3					
100b	4					
101b	5					
110b	6					
111b	7					
000b	8					
001b	9					
010b	10					

(2) BCnd.B src



Note: * Address indicated by pcdsp:8 = src minus the address of the instruction

cd[3:0]	BCnd	cd[3:0]	BCnd
0000b	BEQ, BZ	1000b	BGE
0001b	BNE, BNZ	1001b	BLT
0010b	BGEU, BC	1010b	BGT
0011b	BLTU, BNC	1011b	BLE
0100b	BGTU	1100b	BO
0101b	BLEU	1101b	BNO
0110b	BPZ	1110b	BRA.B
0111b	BN	1111b	Reserved





(3) BCnd.W src



Note: * Address indicated by pcdsp:16 = src minus the address of the instruction

cd	BCnd
0b	BEQ, BZ
1b	BNE, BNZ



BFMOV

Code Size

	Operand													
Syntax		slsb	dlsb	width	src	dest	Code Size (Byte)							
(1) BFMOV	slsb, dlsb, width, src, dest	#IMM:5	#IMM:5	#IMM:5	Rs	Rd	5							

(1) BFMOV slsb, dlsb, width, src, dest

b7	b0 b7 b0 b7									b0	b7 b0			slsb, dlsb, width					
1	1	1	1	1	1	0	0	0	1	0	1	1	1	1	0	rs[3:0]	rd[3:0]		#IMM:16*

Note: * The #IMM:16 value is generated based on the following rule according to the operands slsb, dlsb, and width. #IMM:16 = (((dlsb + width) & 1Fh) << 10) | (dlsb << 5) | ((dlsb - slsb) & 1Fh)

Imaga	b15		b0
Image	0 (dlsb + width) & 1Fh	dlsb	(dlsb - slsb) & 1Fh

rs[3:0]/rd[3:0]	src/dest					
0000b to 1111b	Rs/Rd	R0 (SP) to R15				

BFMOVZ

BFMOVZ

Code Size

	Operand														
Syntax		slsb	dlsb	width	src	dest	Code Size (Byte)								
(1) BFMOVZ	slsb, dlsb, width, src, dest	#IMM:5	#IMM:5	#IMM:5	Rs	Rd	5								

(1) BFMOVZ slsb, dlsb, width, src, dest

b7	7 b0 b7									b0	b7	b0	slsb, dlsb, width						
1	1	1	1	1	1	0	0	0	1	0	1	1	0	1	0	rs[3:0]	rd[3:0]		#IMM:16*

Note: * The #IMM:16 value is generated based on the following rule according to the operands slsb, dlsb, and width. #IMM:16 = (((dlsb + width) & 1Fh) << 10) | (dlsb << 5) | ((dlsb - slsb) & 1Fh)

Image h15

ł	515			b0
	0	(dlsb + width) & 1Fh	dlsb	(dlsb - slsb) & 1Fh

rs[3:0]/rd[3:0]	src/dest			
0000b to 1111b	Rs/Rd	R0 (SP) to R15		



BFMOV



BMCnd

Code Size

Syntax	src	dest	Code Size (Byte)
(1) BMCnd src, dest	#IMM:3	[Rd].B	3
	#IMM:3	dsp:8[Rd].B	4
	#IMM:3	dsp:16[Rd].B	5
(2) BMCnd src, dest	#IMM:5	Rd	3

(1) BMCnd src, dest

b7 1 1 1 1 1 1	b0 1 0 0	b7 1 1 1	imm[2:0]	b0 ld[1:0]	b7 _ rd[3:0]	b0 _cd[3:0]		I[1:0] 00b 01b 10b	dest None dsp:8 dsp:16	
imm[2:0]		src		7	ld[1:0]	dest	\			
000b to 111b	#IMM:3	0 to 7		1	00b	[Rd]				
				_	01b	dsp:8[Rd]				
					10b	dsp:16[Rd]				

rd[3:0]	dest		
0000b to 1111b	Rd	R0 (SP) to R15	

cd[3:0]	BMCnd	cd[3:0]	BMCnd
0000b	BMEQ, BMZ	1000b	BMGE
0001b	BMNE, BMNZ	1001b	BMLT
0010b	BMGEU, BMC	1010b	BMGT
0011b	BMLTU, BMNC	1011b	BMLE
0100b	BMGTU	1100b	BMO
0101b	BMLEU	1101b	BMNO
0110b	BMPZ	1110b	Reserved
0111b	BMN	1111b	Reserved

(2) BMCnd src, dest

b7								b0	b0				
1	1	1	1	1	1	0	1	1	1	1	imm[4:0]	cd[3:0]	rd[3:0]

imm[4:0]	:	src
00000b to 11111b	#IMM:5	0 to 31

cd[3:0]	BM <i>Cnd</i>	cd[3:0]	BMCnd
0000b	BMEQ, BMZ	1000b	BMGE
0001b	BMNE, BMNZ	1001b	BMLT
0010b	BMGEU, BMC	1010b	BMGT
0011b	BMLTU, BMNC	1011b	BMLE
0100b	BMGTU	1100b	BMO
0101b	BMLEU	1101b	BMNO
0110b	BMPZ	1110b	Reserved
0111b	BMN	1111b	Reserved

rd[3:0]	dest			
0000b to 1111b	Rd	R0 (SP) to R15		



BM*Cnd*

BNOT

BNOT

Code Size

src	dest	Code Size (Byte)
#IMM:3	[Rd].B	3
#IMM:3	dsp:8[Rd].B	4
#IMM:3	dsp:16[Rd].B	5
Rs	[Rd].B	3
Rs	dsp:8[Rd].B	4
Rs	dsp:16[Rd].B	5
#IMM:5	Rd	3
Rs	Rd	3
	#IMM:3 #IMM:3 #IMM:3 Rs Rs Rs #IMM:5	#IMM:3 [Rd].B #IMM:3 dsp:8[Rd].B #IMM:3 dsp:16[Rd].B #IMM:3 dsp:16[Rd].B Rs [Rd].B Rs dsp:8[Rd].B Rs dsp:16[Rd].B Rs dsp:16[Rd].B Rs dsp:16[Rd].B #IMM:5 Rd

(1) BNOT src, dest

b7	b0 b7	b0 b7	b0	ld[1:0] dest
1 1 1 1	1 1 0 0 1 1 1	imm[2:0] ld[1:0] rd[3:0] 1	1 1 1	/ 00b None
				01b dsp:8
				10b dsp:16

imm[2:0]	sro	0
000b to 111b	#IMM:3	0 to 7

ld[1:0]	dest
00b	[Rd]
01b	dsp:8[Rd]
10b	dsp:16[Rd]

rd[3:0]		dest
0000b to 1111b	Rd	R0 (SP) to R15

(2) BNOT src, dest

dsp:8[Rd]

dsp:16[Rd]

01b

10b





(3) BNOT src, dest



(4) BNOT src, dest

b7							b0	b7		b0 b7						b0
1	1	1	1	1	1	0	0	0	1	1	0	1	1	ld[1:0]	rd[3:0]	rs[3:0]

ld[1:0]	dest	rs[3:0]/rd[3:0]	s	rc/dest
11b	Rd	0000b to 1111b	Rs/Rd	R0 (SP) to R15



BRA

Code Size

Syntax	src	Code Size (Byte)
(1) BRA.S src	pcdsp:3	1
(2) BRA.B src	pcdsp:8	2
(3) BRA.W src	pcdsp:16	3
(4) BRA.A src	pcdsp:24	4
(5) BRA.L src	Rs	2

(1) BRA.S src

b7					b0	
0	0	0	0	1	dsp[2:0]*	

Note: * dsp[2:0] specifies pcdsp:3 = src.

dsp[2:0]	Branch Distance
011b	3
100b	4
101b	5
110b	6
111b	7
000b	8
001b	9
010b	10

(2) BRA.B src

b7							b0	src
0	0	1	0	1	1	1	0	pcdsp:8*

Note: * Address indicated by pcdsp:8 = src minus the address of the instruction

(3) BRA.W src



Note: * Address indicated by pcdsp:16 = src minus the address of the instruction

(4) BRA.A src



Note: * Address indicated by pcdsp:24 = src minus the address of the instruction



(5) BRA.L src

ł	b7		b0 b7										Ł	0	
	0	1	1	1	1	1	1	1	0	1	0	0	rs[3	:0]	
															_
r	s[3	3:0]							sr	Ċ]	
0	00)0b	to	111	1b	I	Rs		R	0 (SP) to	R15		

BRK

Code Size

Syntax	Code Size (Byte)
(1) BRK	1

(1) BRK



BSET

Code Size

Syntax	src	dest	Code Size (Byte)
(1) BSET src, dest	#IMM:3	[Rd].B	2
	#IMM:3	dsp:8[Rd].B	3
	#IMM:3	dsp:16[Rd].B	4
(2) BSET src, dest	Rs	[Rd].B	3
	Rs	dsp:8[Rd].B	4
	Rs	dsp:16[Rd].B	5
(3) BSET src, dest	#IMM:5	Rd	2
(4) BSET src, dest	Rs	Rd	3

(1) BSET src, dest



ld[1:0]	dest	rd[3:0]		dest	imm[2:0]		src
00b	[Rd]	0000b to 1111b	Rd	R0 (SP) to R15	000b to 111b	#IMM:3	0 to 7
01b	dsp:8[Rd]						÷
10b	dsp:16[Rd]						



BSET

BRK

(2) BSET src, dest



	ld[1:0]	d	est	
/	00b	None		
	01b	dsp:8]	
	10b	dsp:16] /
				/

dest	rs[3:0]/rd[3:0]		src/dest
[Rd]	0000b to 1111b	Rs/Rd	R0 (SP) to R15
dsp:8[Rd]			

(3) BSET src, dest

dsp:16[Rd]

ld[1:0]

00b

01b

10b

	b7							b0 b7			b0			
	0	1	1	1	1	0	0	imm[4:0]		rd[3:0]				
_											_			
ſ	im	n[4	:0]					ş	src			rd[3:0]		dest
ĺ	000	000	b to) 11	111 [.]	1b	i	#IMM:5	0	to 31		0000b to 1111b	Rd	R0 (SP) to R15

(4) BSET src, dest

b7		b0 b7							b0 b7				b0					
1	1	1	1	1	1	0	0	0	1	1	0	0	0	ld[1:0]	rd	[3:0]	rs[3:0]	
ld[′	1:0	1	d	est				rs	s[3:	01/	rdſ	3:0	1			src/de	st	



BSR

BSR

Code Size

Syntax	src	Code Size (Byte)
(1) BSR.W src	pcdsp:16	3
(2) BSR.A src	pcdsp:24	4
(3) BSR.L src	Rs	2

(1) BSR.W src



Note: * Address indicated by pcdsp:16 = src minus the address of the instruction

(2) BSR.A src



Note: * Address indicated by pcdsp:24 = src minus the address of the instruction

(3) BSR.L src

b7							b0	b7				b0
0	1	1	1	1	1	1	1	0	1	0	1	rs[3:0]

rs[3:0]	src				
0000b to 1111b	Rs	R0 (SP) to R15			



BTST

BTST

Code Size

src	src2	Code Size (Byte)
#IMM:3	[Rs].B	2
#IMM:3	dsp:8[Rs].B	3
#IMM:3	dsp:16[Rs].B	4
Rs	[Rs2].B	3
Rs	dsp:8[Rs2].B	4
Rs	dsp:16[Rs2].B	5
#IMM:5	Rs	2
Rs	Rs2	3
	#IMM:3 #IMM:3 #IMM:3 Rs Rs Rs Rs #IMM:5	#IMM:3 [Rs].B #IMM:3 dsp:8[Rs].B #IMM:3 dsp:16[Rs].B #IMM:3 dsp:16[Rs].B Rs [Rs2].B Rs dsp:8[Rs2].B Rs dsp:16[Rs2].B Rs dsp:16[Rs2].B #IMM:5 Rs

(1) BTST src, src2



ld[1:0]	src2	rs[3:0]		src2]	imm[2:0]		src
00b	[Rs]	0000b to 1111b	Rs	R0 (SP) to R15		000b to 111b	#IMM:3	0 to
01b	dsp:8[Rs]					E		
10b	dsp:16[Rs]							

(2) BTST src, src2



ld[1:0]	src2	rs[3:0]/rs2[3:0]		src/src2
00b	[Rs2]	0000b to 1111b	Rs/Rs2	R0 (SP) to R15
01b	dsp:8[Rs2]			
10b	dsp:16[Rs2]			

(3) BTST src, src2




(4) BTST src, src2

b7							b0	b7						b0	b7		b0
1	1	1	1	1	1	0	0	0	1	1	0	1	0	ld[1:0]	rs2[3:0]	rs[3:0]
																	· · · · · ·
ld[1	:0]		SI	rc2				rs	s[3:	:0]/	rs2	2[3:	0]		S	rc/sro	:2
11b)		R	s2				0	000)b t	o 1	111	b	Rs/R	s2	R0 (\$	SP) to R15



CLRPSW

Code Size

Syntax	dest	Code Size (Byte)
(1) CLRPSW dest	flag	2

(1) CLRPSW dest

b7				b0	b7					b0
0 1 1	1 1	1	1	1	1	0	1	1	cb	[3:0]
										i.
cb[3:0]	dest									
0000b	flag			С						
0001b				Ζ						
0010b			ſ	S						
0011b			ſ	0						
0100b			ſ	Res	ser	ved				
0101b			Ī	Res	ser	ved				
0110b			Ī	Res	ser	ved				
0111b			ſ	Res	serv	ved				
1000b			Ī	I						
1001b			Ī	U						
1010b			Ī	Res	ser	ved				
1011b			ſ	Res	serv	ved				
1100b	1		ſ	Res	serv	ved				
1101b	1		ſ	Res	serv	ved				
1110b	1		ſ	Res	serv	ved				
1111b				Res	serv	ved				

CLRPSW



CMP

Code Size

CMP

Syntax		src	src2	Code Size (Byte)
(1) CMP	src, src2	#UIMM:4	Rs	2
(2) CMP	src, src2	#UIMM:8	Rs	3
(3) CMP	src, src2	#SIMM:8	Rs	3
		#SIMM:16	Rs	4
		#SIMM:24	Rs	5
		#IMM:32	Rs	6
(4) CMP	src, src2	Rs	Rs2	2
		[Rs].memex	Rs2	2 (memex == "UB") 3 (memex != "UB")
		dsp:8[Rs].memex	Rs2	3 (memex == "UB") 4 (memex != "UB")
		dsp:16[Rs].memex	Rs2	4 (memex == "UB") 5 (memex != "UB")

(1) CMP src, src2



(2) CMP src, src2



rs2[3:0]		src2
0000b to 1111b	Rs	R0 (SP) to R15

(3) CMP src, src2



li[1:0]	src
01b	#SIMM:8
10b	#SIMM:16
11b	#SIMM:24
00b	#IMM:32

rs2[3:0]	src2				
0000b to 1111b	Rs	R0 (SP) to R15			



(4) CMP src, src2 When memex == "UB" or src == Rs b7 ld[1:0] b0 b7 src b0 0 1 0 0 0 1 Id[1:0] 11b None rs[3:0] rd[3:0] 00b None 01b dsp:8 10b dsp:16 When memex != "UB" ld[1:0] b7 memex b0 b7 b0 0 0 0 0 1 1 0 mi[1:0] 0 0 1 Id[1:0] b0 b7 src b0 None rs[3:0] rd[3:0] 00b None 01b dsp:8 10b dsp:16

mi[1:0]	memex	ld[1:0]	src
00b	В	11b	Rs
01b	W	00b	[Rs]
10b	L	01b	dsp:8[Rs]
11b	UW	10b	dsp:16[Rs]

rs[3:0]/rs2[3:0]	sr	c/src2
0000b to 1111b	Rs/Rs2	R0 (SP) to R15

R01US0316EJ0100 Rev.1.00 Nov 20, 2018



DIV

DIV

Code Size

Syntax	src	dest	Code Size (Byte)
(1) DIV src, dest	#SIMM:8	Rd	4
	#SIMM:16	Rd	5
	#SIMM:24	Rd	6
	#IMM:32	Rd	7
(2) DIV src, dest	Rs	Rd	3
	[Rs].memex	Rd	3 (memex == "UB") 4 (memex != "UB")
	dsp:8[Rs].memex	Rd	4 (memex == "UB") 5 (memex != "UB")
	dsp:16[Rs].memex	Rd	5 (memex == "UB") 6 (memex != "UB")

(1) DIV src, dest



I	i[1:0]	src	
/	01b	#SIMM:8	
/	10b	#SIMM:16	
	11b	#SIMM:24	
/	00b	#IMM:32	/

li[1:0]	src
01b	#SIMM:8
10b	#SIMM:16
11b	#SIMM:24
00b	#IMM:32

rd[3:0]		dest
0000b to 1111b	Rd	R0 (SP) to R15



src

10b dsp:16

(2) DIV src, dest



When memex != "UB"

b7	memex	b0 b7	b0 b7	b0 b7	b0 ld[1:0]	sro
0 0		1 0 mi[1:0] 1	1 0 0 0 ld[1:0] 0 0 0 0		rd[3:0] / 11b No	one
					00b No	one
					01b ds	ip:8

mi[1:0]	memex	ld[1:0]	src
00b	В	11b	Rs
01b	W	00b	[Rs]
10b	L	01b	dsp:8[Rs]
11b	UW	10b	dsp:16[Rs]

rs[3	3:0]/rd[3:0]	src/dest		
000	0b to 1111b	Rs/Rd	R0 (SP) to R15	



DIVU

DIVU

Code Size

Syntax	src	dest	Code Size (Byte)
(1) DIVU src, dest	#SIMM:8	Rd	4
	#SIMM:16	Rd	5
	#SIMM:24	Rd	6
	#IMM:32	Rd	7
(2) DIVU src, dest	Rs	Rd	3
	[Rs].memex	Rd	3 (memex == "UB") 4 (memex != "UB")
	dsp:8[Rs].memex	Rd	4 (memex == "UB") 5 (memex != "UB")
	dsp:16[Rs].memex	Rd	5 (memex == "UB") 6 (memex != "UB")

(1) DIVU src, dest



I	i[1:0]		
/	01b	#SIMM:8	
(10b	#SIMM:16	
	11b	#SIMM:24	
/	00b	#IMM:32	

li[1:0]	src
01b	#SIMM:8
10b	#SIMM:16
11b	#SIMM:24
00b	#IMM:32

dest
d R0 (SP) to R15

(2) DIVU src, dest

When memex == "UB" or src == Rs



b7 meme	x b0 b7	b0 b7	b0 b7	<u>b0</u> ld[1:0] src
0 0 0 0) 1 1 0 mi[1:0] 1	0 0 0 ld[1:0] 0 0	0 0 1 0 0 1 rs[3:0]	rd[3:0] / 11b None
				00b None
				01b dsp:8

mi[1:0]	memex	ld[1:0]	src
00b	В	11b	Rs
01b	W	00b	[Rs]
10b	L	01b	dsp:8[Rs
11b	UW	10b	dsp:16[F

rs[3:0]/rd[3:0]	src/dest		
0000b to 1111b	Rs/Rd	R0 (SP) to R15	



10b dsp:16

Code Size

Syntax	src	dest2	Adest	Code Size (Byte)
(1) EMACA src, src2, Adest	Rs	Rs2	A0, A1	3

(1) EMACA src, src2, Adest



а	Adest	rs[3:0]/rs2[3:0]	src/src2	
0b	A0	0000b to 1111b	Rs/Rs2	R0 (SP) to R15
1b	A1			· · · · · · · · · · · · · · · · · · ·

EMSBA

Code Size

Syntax	src	dest2	Adest	Code Size (Byte)
(1) EMSBA src, src2, Adest	Rs	Rs2	A0, A1	3

(1) EMSBA src, src2, Adest

b7							b0	b7							b0	b7	b0	
1	1	1	1	1	1	0	1	0	1	0	0	а	1	1	1	rs[3:0]	rs2[3:0]	

а	Adest	rs[3:0]/rs2[3:0]	src/src2	
0b	A0	0000b to 1111b	Rs/Rs2	R0 (SP) to R15
1b	A1			





EMSBA

EMUL

Code Size

Syntax	src	dest	Code Size (Byte)
(1) EMUL src, dest	#SIMM:8	Rd	4
	#SIMM:16	Rd	5
	#SIMM:24	Rd	6
	#IMM:32	Rd	7
(2) EMUL src, dest	Rs	Rd	3
	[Rs].memex	Rd	3 (memex == "UB") 4 (memex != "UB")
	dsp:8[Rs].memex	Rd	4 (memex == "UB") 5 (memex != "UB")
	dsp:16[Rs].memex	Rd	5 (memex == "UB") 6 (memex != "UB")

(1) EMUL src, dest





li[1:0]	src
01b	#SIMM:8
10b	#SIMM:16
11b	#SIMM:24
00b	#IMM:32

dest		
R0 (SP) to R14		

(2) EMUL src, dest

When memex == "UB" or src == Rs



When memex != "UB"



lo	d[1:0]	src	
/	11b	None		
[00b	None		
	01b	dsp:8		
/	10b	dsp:16	i	

mi[1:0]	memex	ld[1:0
00b	В	11b
01b	W	00b
10b	L	01b
11b	UW	10b

[1:0]	src
b	Rs
)b	[Rs]
lb	dsp:8[Rs]
)b	dsp:16[Rs]

rs[3:0]		src
0000b to 1111b	Rs	R0 (SP) to R15
rd[3:0]		dest

rd[3:0]	dest		
0000b to 1110b	Rd	R0 (SP) to R14	

EMUL



EMULA

Code Size



(1) EMULA src, src2, Adest



EMULU

A1

EMULU

Code Size

1b

Syntax	src	dest	Code Size (Byte)
(1) EMULU src, dest	#SIMM:8	Rd	4
	#SIMM:16	Rd	5
	#SIMM:24	Rd	6
	#IMM:32	Rd	7
(2) EMULU src, dest	Rs	Rd	3
	[Rs].memex	Rd	3 (memex == "UB") 4 (memex != "UB")
	dsp:8[Rs].memex	Rd	4 (memex == "UB") 5 (memex != "UB")
	dsp:16[Rs].memex	Rd	5 (memex == "UB") 6 (memex != "UB")

(1) EMULU src, dest



li[1:0]	src
01b	#SIMM:8
10b	#SIMM:16
11b	#SIMM:24
00b	#IMM:32

rd[3:0]		dest
0000b to 1110b	Rd	R0 (SP) to R14



EMULA



(2) EMULU src, dest





FADD

FADD

Code Size

src	src2	dest	Code Size (Byte)
#IMM:32		Rd	7
Rs	_	Rd	3
[Rs].L	_	Rd	3
dsp:8[Rs].L	_	Rd	4
dsp:16[Rs].L	_	Rd	5
Rs	Rs2	Rd	3
	#IMM:32 Rs [Rs].L dsp:8[Rs].L dsp:16[Rs].L	#IMM:32 — Rs — [Rs].L — dsp:8[Rs].L — dsp:16[Rs].L —	#IMM:32 — Rd Rs — Rd [Rs].L — Rd dsp:8[Rs].L — Rd dsp:16[Rs].L — Rd

(1) FADD src, dest

b7							b0	b7						_	b0	b7				b0	src
1	1	1	1	1	1	0	1	0	1	1	1	0	0	1	0	0	0	1	0	rd[3:0]	#IMM:32

rd[3:0]		dest
0000b to 1111b	Rd	R0 (SP) to R15

(2) FADD src, dest

b7		b0 b7									b0 b7				b0	
1	1	1	1	1	1	0	0	1	0	0	0	1	0	ld[1:0]	rs[3:0]	rd[3:0]

lo	d[1:0]] src	
/	11b	None	
	00b	None	
	01b	dsp:8	
\langle	10b	dsp:16	

ld[1:0]	src]	rs[3:0]/rd[3:0]		src/dest
11b	Rs		0000b to 1111b	Rs/Rd	R0 (SP) to R15
00b	[Rs]	1			
01b	dsp:8[Rs]	1			
10b	dsp:16[Rs]	1			

(3) FADD src, src2, dest

b7		b0 b7										b0	b0	
1	1	1	1	1	1	1	1	1	0	1	0	rd[3:0]	rs[3:0]	rs2[3:0]

rs[3:0]/rs2[3:0]/rd[3:0]	src/src2/dest	
0000b to 1111b	Rs/Rs2/Rd	R0 (SP) to R15



FCMP

Section 4 Instruction Code

FCMP

Code Size

Syntax	src	src2	Code Size (Byte)
(1) FCMP src, src2	#IMM:32	Rs	7
(2) FCMP src, src2	Rs	Rs2	3
	[Rs].L	Rs2	3
	dsp:8[Rs].L	Rs2	4
	dsp:16[Rs].L	Rs2	5

(1) FCMP src, src2

b7	b0 b7						b0 b7								b0	src					
1	1	1	1	1	1	0	1	0	1	1	1	0	0	1	0	0	0	0	1	rs[3:0]	#IMM:32

rs[3:0]		src2
0000b to 1111b	Rs	R0 (SP) to R15

(2) FCMP src, src2

t	b7		b0 b7												b0	b0	
	1	1	1	1	1	1	0	0	1	0	0	0	0	1	ld[1:0]	rs[3:0]	rs2[3:0]
																	·

lo	d[1:0] si	rc
/	11b	None	
/	00b	None	
l	01b	dsp:8] /
	10b	dsp:16	

ld[1:0]	src
11b	Rs
00b	[Rs]
01b	dsp:8[Rs]
10b	dsp:16[Rs]

rs[3:0]/rs2[3:0]	src/src2								
0000b to 1111b	Rs/Rs2	R0 (SP) to R15							



FDIV

FDIV

Code Size

Syntax	src	dest	Code Size (Byte)
(1) FDIV src, dest	#IMM:32	Rd	7
(2) FDIV src, dest	Rs	Rd	3
	[Rs].L	Rd	3
	dsp:8[Rs].L	Rd	4
	dsp:16[Rs].L	Rd	5

(1) FDIV src, dest

b7	b0 b7						b0 b7								b0	src					
1	1	1	1	1	1	0	1	0	1	1	1	0	0	1	0	0	1	0	0	rd[3:0]	#IMM:32

rd[3:0]		dest
0000b to 1111b	Rd	R0 (SP) to R15

(2) FDIV src, dest

_	b7			b0 b7											b0	b0	
	1	1	1	1	1	1	0	0	1	0	0	1	0	0	ld[1:0]	rs[3:0]	rd[3:0]
																	<u> </u>

lo	d[1:0]]	src	
/	11b	None		
/	00b	None		
(01b	dsp:8		
/	10b	dsp:16] /

ld[1:0]	src
11b	Rs
00b	[Rs]
01b	dsp:8[Rs]
10b	dsp:16[Rs]

rs[3:0]/rd[3:0]	src/dest				
0000b to 1111b	Rs/Rd	R0 (SP) to R15			



FMUL

FMUL

Code Size

Syntax	src	src2	dest	Code Size (Byte)
(1) FMUL src, dest	#IMM:32	—	Rd	7
(2) FMUL src, dest	Rs	_	Rd	3
	[Rs].L	_	Rd	3
	dsp:8[Rs].L	_	Rd	4
	dsp:16[Rs].L	_	Rd	5
(3) FMUL src, src2, dest	Rs	Rs2	Rd	3

src/dest

Rs/Rd

R0 (SP) to R15

(1) FMUL src, dest

b7							b0	b7							b0	b7				b0	_	src
1	1	1	1	1	1	0	1	0	1	1	1	0	0	1	0	0	0	1	1	rd[3:0]		#IMM:32

rd[3:0]		dest
0000b to 1111b	Rd	R0 (SP) to R15

(2) FMUL src, dest

b7		b0 b7										b0 b7			b0	
1	1	1	1	1	1	0	0	1	0	0	0	1	1	ld[1:0]	rs[3:0]	rd[3:0]

lo	1[1:0]] src	
/	11b	None	
	00b	None	
	01b	dsp:8	
$\langle \rangle$	10b	dsp:16	

ld[1:0]	src	rs[3:0]/rd[3:0]
11b	Rs	0000b to 1111b
00b	[Rs]	
01b	dsp:8[Rs]	
10b	dsp:16[Rs]	

(3) FMUL src, src2, dest

b7							b0	b7				b0	b7	b0
1	1	1	1	1	1	1	1	1	0	1	1	rd[3:0]	rs[3:0]	rs2[3:0]

rs[3:0]/rs2[3:0]/rd[3:0]	src/src2/dest	
0000b to 1111b	Rs/Rs2/Rd	R0 (SP) to R15

FSQRT

Code Size

Syntax	src	dest	Code Size (Byte)
(1) FSQRT src, dest	Rs	Rd	3
	[Rs].L	Rd	3
	dsp:8[Rs].L	Rd	4
	dsp:16[Rs].L	Rd	5

(1) FSQRT src, dest





ld[1:0]	src
11b	Rs
00b	[Rs]
01b	dsp:8[Rs]
10b	dsp:16[Rs]

rs[3:0]/rd[3:0]	src/dest				
0000b to 1111b	Rs/Rd	R0 (SP) to R15			

FSQRT



FSUB

FSUB

Code Size

Syntax	src	src2	dest	Code Size (Byte)
(1) FSUB src, dest	#IMM:32	—	Rd	7
(2) FSUB src, dest	Rs	—	Rd	3
	[Rs].L		Rd	3
	dsp:8[Rs].L	_	Rd	4
	dsp:16[Rs].L	—	Rd	5
(3) FSUB src, src2, dest	Rs	Rs2	Rd	3
1				

(1) FSUB src, dest

b7							b0	b7						_	b0	b7				b0	src
1	1	1	1	1	1	0	1	0	1	1	1	0	0	1	0	0	0	0	0	rd[3:0]	#IMM:32

rd[3:0]	dest					
0000b to 1111b	Rd	R0 (SP) to R15				

(2) FSUB src, dest

b7		b0 b7										b0 b7			b0	
1	1	1	1	1	1	0	0	1	0	0	0	0	0	ld[1:0]	rs[3:0]	rd[3:0]

lo	d[1:0] src	
/	11b	None	
	00b	None	
	01b	dsp:8	
\langle	10b	dsp:16	

ld[1:0]	src	rs[3:0]/rd[3:0]		src/dest
11b	Rs	0000b to 1111b	Rs/Rd	R0 (SP) to R15
00b	[Rs]		•	
01b	dsp:8[Rs]	-		
10b	dsp:16[Rs]	1		

(3) FSUB src, src2, dest

b7		b0 b7									b0	b0		
1	1	1	1	1	1	1	1	1	0	0	0	rd[3:0]	rs[3:0]	rs2[3:0]

rs[3:0]/rs2[3:0]/rd[3:0]	src/src2/dest	est			
0000b to 1111b	Rs/Rs2/Rd	R0 (SP) to R15			



FTOI

FTOI

Code Size

Syntax	src	dest	Code Size (Byte)
(1) FTOI src, dest	Rs	Rd	3
	[Rs].L	Rd	3
	dsp:8[Rs].L	Rd	4
	dsp:16[Rs].L	Rd	5

(1) FTOI src, dest





ld[1:0]	src
11b	Rs
00b	[Rs]
01b	dsp:8[Rs]
10b	dsp:16[Rs]

rs[3:0]/rd[3:0]	S	rc/dest
0000b to 1111b	Rs/Rd	R0 (SP) to R15

FTOU

Code Size

Syntax	src	dest	Code Size (Byte)
FTOU src, dest	Rs	Rd	3
	[Rs].L	Rd	3
	dsp:8[Rs].L	Rd	4
	dsp:16[Rs].L	Rd	5

(1) FTOU src, dest



R01US0316	EJ0100	Rev.1.00
Nov 20, 201	8	

[Rs]

dsp:8[Rs]

dsp:16[Rs]

00b

01b

10b



Page 306 of 396

FTOU

INT

Code Size



ITOF

ITOF

Code Size

Syntax	src	dest	Code Size (Byte)
(1) ITOF src, dest	Rs	Rd	3
	[Rs].memex	Rd	3 (memex == "UB") 4 (memex != "UB")
	dsp:8[Rs].memex	Rd	4 (memex == "UB") 5 (memex != "UB")
	dsp:16[Rs].memex	Rd	5 (memex == "UB") 6 (memex != "UB")

(1) ITOF src, dest

When memex == "UB" or src == Rs



When memex != "UB"



mi[1:0]	memex	ld[1:0]	src	rs[3:0]/rd[3:0]	
00b	В	11b	Rs	0000b to 1111b	Rs/Rd
1b	W	00b	[Rs]		
0b	L	01b	dsp:8[Rs]		
1b	UW	10b	dsp:16[Rs]		

Section 4 Instruction Code

INT



JMP

Code Size



JSR

JSR

Code Size

Syntax		src	Code Size (Byte)
(1) JSR	src	Rs	2

(1) JSR src

b7		b0 b7									b0		
0	1	1	1	1	1	1	1	0	0	0	1	rs[3:0]	
rs[3:0]							s	src			
000)0b	to	111	1b	F	٦s			R) (S	SP)	to R15	



JMP

MACHI

Code Size

Syntax	src	src2	Adest	Code Size (Byte)
(1) MACHI src, src2, Adest	Rs	Rs2	A0, A1	3

(1) MACHI src, src2, Adest



MACLH

MACLH

Code Size

Syntax	src	src2	Adest	Code Size (Byte)
(1) MACLH src, src2, Adest	Rs	Rs2	A0, A1	3

(1) MACLH src, src2, Adest

b7							b0	b7	b0 b7						b0		
1	1	1	1	1	1	0	1	0	0	0	0	а	1	1	0	rs[3:0]	rs2[3:0]

а	Adest	rs[3:0]/rs2[3:0]	src/src2	
0b	A0	000	00b to 1111b	Rs/Rs2	R0 (SP) to R15
1b	A1				



MACHI

Code Size

Syntax	src	src2	Adest	Code Size (Byte)
(1) MACLO src, src2, Adest	Rs	Rs2	A0, A1	3

(1) MACLO src, src2, Adest



MAX

Section 4 Instruction Code

MACLO

MAX

Code Size

Syntax	src	dest	Code Size (Byte)
(1) MAX src, dest	#SIMM:8	Rd	4
	#SIMM:16	Rd	5
	#SIMM:24	Rd	6
	#IMM:32	Rd	7
(2) MAX src, dest	Rs	Rd	3
	[Rs].memex	Rd	3 (memex == "UB") 4 (memex != "UB")
	dsp:8[Rs].memex	Rd	4 (memex == "UB") 5 (memex != "UB")
	dsp:16[Rs].memex	Rd	5 (memex == "UB") 6 (memex != "UB")

(1) MAX src, dest





li[1:0]	src
01b	#SIMM:8
10b	#SIMM:16
11b	#SIMM:24
00b	#IMM:32

dest		
R0 (SP) to R15		



(2) MAX src, dest



mi[1:0]	memex	ld[1:0]	src
00b	В	11b	Rs
01b	W	00b	[Rs]
10b	L	01b	dsp:8[Rs]
11b	UW	10b	dsp:16[Rs]

rs[3:0]/rd[3:0]	src/dest		
0000b to 1111b	Rs/Rd	R0 (SP) to R15	



MIN

MIN

Syntax		src	dest	Code Size (Byte)
(1) MIN src, dest		#SIMM:8	Rd	4
		#SIMM:16	Rd	5
		#SIMM:24	Rd	6
		#IMM:32	Rd	7
(2) MIN src,	src, dest	Rs	Rd	3
		[Rs].memex	Rd	3 (memex == "UB") 4 (memex != "UB")
		dsp:8[Rs].memex	Rd	4 (memex == "UB") 5 (memex != "UB")
		dsp:16[Rs].memex	Rd	5 (memex == "UB") 6 (memex != "UB")

(1) MIN src, dest



I	i[1:0]	src	
/	01b	#SIMM:8	\ \
/	10b	#SIMM:16	١
	11b	#SIMM:24	/
/	00b	#IMM:32	

li[1:0]	src	rd[3:0]		dest
01b	#SIMM:8	0000b to 1111b	Rd	R0 (SP) to R15
10b	#SIMM:16			
11b	#SIMM:24			
00b	#IMM:32			

(2) MIN src, dest

When memex == "UB" or src == Rs





mi[1:0]	memex	ld[1:0]	src	rs[3:0]/rd[3:0]
00b	В	11b	Rs	0000b to 1111b
01b	W	00b	[Rs]	·
10b	L	01b	dsp:8[Rs]	
11b	UW	10b	dsp:16[Rs]	

R01US0316EJ0100 Nov 20, 2018	Rev.1.00
100 20, 2010	



10b dsp:16

src/dest

Rs/Rd

R0 (SP) to R15

MOV

Code Size

		Processing			Code Size
Syntax	Size	Size	src	dest	(Byte)
(1) MOV.size src, dest	B/W/L	size	Rs (Rs = R0 to R7)	dsp:5[Rd] (Rd = R0 to R7)	2
(2) MOV.size src, dest	B/W/L	L	dsp:5[Rs] (Rs = R0 to R7)	Rd (Rd = R0 to R7)	2
(3) MOV.size src, dest	L	L	#UIMM:4	Rd	2
(4) MOV.size src, dest	В	В	#IMM:8	dsp:5[Rd] (Rd = R0 to R7)	3
	W/L	size	#UIMM:8	dsp:5[Rd] (Rd = R0 to R7)	3
(5) MOV.size src, dest	L	L	#UIMM:8	Rd	3
(6) MOV.size src, dest	L	L	#SIMM:8	Rd	3
	L	L	#SIMM:16	Rd	4
	L	L	#SIMM:24	Rd	5
	L	L	#IMM:32	Rd	6
(7) MOV.size src, dest	B/W	L	Rs	Rd	2
	L	L	Rs	Rd	2
(8) MOV.size src, dest	В	В	#IMM:8	[Rd]	3
	В	В	#IMM:8	dsp:8[Rd]	4
	В	В	#IMM:8	dsp:16[Rd]	5
	W	W	#SIMM:8	[Rd]	3
	W	W	#SIMM:8	dsp:8[Rd]	4
	W	W	#SIMM:8	dsp:16[Rd]	5
	W	W	#IMM:16	[Rd]	4
	W	W	#IMM:16	dsp:8[Rd]	5
	W	W	#IMM:16	dsp:16[Rd]	6
	L	L	#SIMM:8	[Rd]	3
	L	L	#SIMM:8	dsp:8[Rd]	4
	L	L	#SIMM:8	dsp:16 [Rd]	5
	L	L	#SIMM:16	[Rd]	4
	L	L	#SIMM:16	dsp:8[Rd]	5
	L	L	#SIMM:16	dsp:16 [Rd]	6
	L	L	#SIMM:24	[Rd]	5
	L	L	#SIMM:24	dsp:8[Rd]	6
	L	L	#SIMM:24	dsp:16 [Rd]	7
	L	L	#IMM:32	[Rd]	6
	L	L	#IMM:32	dsp:8[Rd]	7
	L	L	#IMM:32	dsp:16 [Rd]	8
(9) MOV.size src, dest	B/W/L	L	[Rs]	Rd	2
	B/W/L	L	dsp:8[Rs]	Rd	3
	B/W/L	L	dsp:16[Rs]	Rd	4
(10)MOV.size src, dest	B/W/L	L	[Ri, Rb]	Rd	3
(11) MOV.size src, dest	B/W/L	size	Rs	[Rd]	2
	B/W/L	size	Rs	dsp:8[Rd]	3
	B/W/L	size	Rs	dsp:16[Rd]	4

MOV



RX Family RXv3 Instruction Set Architecture

Syntax	Size	Processing Size	src	dest	Code Size (Byte)
(12)MOV.size src, dest	B/W/L	size	Rs	[Ri, Rb]	3
(13)MOV.size src, dest	B/W/L	size	[Rs]	[Rd]	2
	B/W/L	size	[Rs]	dsp:8[Rd]	3
	B/W/L	size	[Rs]	dsp:16[Rd]	4
	B/W/L	size	dsp:8[Rs]	[Rd]	3
	B/W/L	size	dsp:8[Rs]	dsp:8[Rd]	4
	B/W/L	size	dsp:8[Rs]	dsp:16[Rd]	5
	B/W/L	size	dsp:16[Rs]	[Rd]	4
	B/W/L	size	dsp:16[Rs]	dsp:8[Rd]	5
	B/W/L	size	dsp:16[Rs]	dsp:16[Rd]	6
(14)MOV.size src, dest	B/W/L	size	Rs	[Rd+]	3
	B/W/L	size	Rs	[-Rd]	3
(15)MOV.size src, dest	B/W/L	L	[Rs+]	Rd	3
	B/W/L	L	[–Rs]	Rd	3

(1) MOV.size src, dest



sz[1:0]	Size	dsp[4:0]	dsp:5
00b	В	00000b to 11111b	0 to 31
01b	W		
10b	L		

rs[2:0]/rd[2:0]	src/dest		
000b to 111b	Rs/Rd	R0 (SP) to R7	

(2) MOV.size src, dest

b7 1 0 sz	[1:0] 1	b0	b7 rs[2:0] rd[: dsp[4:0]	b0 2:0]			
sz[1:0]	Size		dsp[4:0]	dsp:5	rs[2:0]/rd[2:0]		src/dest
00b	В		00000b to 11111b	0 to 31	000b to 111b	Rs/Rd	R0 (SP) to R7
01b	W					•	
10b	L						

(3) MOV.size src, dest

	b7	b0 b7	b0		
	0 1 1 0 0 1 1	0 imm[3:0]	rd[3:0]		
[imm[3:0]		src	rd[3:0]	dest



(4) MOV.size src, dest



(5) MOV.size src, dest

b7							b0	b7				b0	src
0	1	1	1	0	1	0	1	0	1	0	0	rd[3:0]	#UIMM:8

rd[3:0]		dest
0000b to 1111b	Rd	R0 (SP) to R15

(6) MOV.size src, dest



li[1:0]	src	rd[3:0]		dest
01b	#SIMM:8	0000b to 1111b	Rd	R0 (SP) to R15
10b	#SIMM:16			
11b	#SIMM:24			
00b	#IMM:32]		

(7) MOV.size src, dest

b7						b0	b7	b0
1	1	sz[1:0]	1	1	1	1	rs[3:0]	rd[3:0]

sz[1:0]	Size	rs[3:0]/rd[3:0]		src/dest
00b	В	0000b to 1111b	Rs/Rd	R0 (SP) to R15
01b	W			
10b	L			



(8) MOV.size src, dest



ld[1:0]	dest	rd[3:0]		dest
00b	[Rd]	0000b to 1111b	Rd	R0 (SP) to R15
01b	dsp:8[Rd]			
10b	dsp:16[Rd]			

li[1:0]	src	s
01b	#SIMM:8	00
10b	#SIMM:16	01
11b	#SIMM:24	1(
00b	#IMM:32	

sz[1:0]	Size
00b	В
01b	W
10b	L

(9) MOV.size src, dest

1 1 sz[1:0] 1 1 ld[1:0] rs[3:0] rd[3:0]	

	src	
None		
dsp:8		
dsp:16	6] /
	None dsp:8	None

sz[1:0]	Size	ld[1:0]	src	1	rs[3:0]/rd[3:0]		src/dest
00b	В	00b	[Rs]		0000b to 1111b	Rs/Rd	R0 (SP) to R15
01b	W	01b	dsp:8[Rs]				
10b	L	10b	dsp:16[Rs]				

(10) MOV.size src, dest

b7							b0	b7			b0	b7	b0
1	1	1	1	1	1	1	0	0	1	sz[1:0]	ri[3:0]	rb[3:0]	rd[3:0]

sz[1:0]	Size	ri[3:0]/rb[3:0]/rd[3:0]		src/dest
00b	В	0000b to 1111b	Ri/Rb/Rd	R0 (SP) to R15
01b	W		-	
10b	L			

(11) MOV.size src, dest



	ld[1:0]		dest	
/	00b	None		
1	01b	dsp:8		
	10b	dsp:1	6] /

sz[1:0]	Size	ld[1:0]	dest	rs[3:0]/rd[3:0]		src/dest
00b	В	00b	[Rd]	0000b to 1111b	Rs/Rd	R0 (SP)
01b	W	01b	dsp:8[Rd]			
10b	L	10b	dsp:16[Rd]			



(12) MOV.size src, dest



sz[1:0]	Size	rs[3:0]/ri[3:0]/rb[3:0]		src/dest
00b	В	0000b to 1111b	Rs/Ri/Rb	R0 (SP) to R15
01b	W			
10b	L			

(13) MOV.size src, dest



sz[1:0]	Size	lds[1:0	0]/ldd[1:0]	src/dest
00b	В	00b		[Rs]/[Rd]
01b	W	01b		dsp:8[Rs]/dsp:8[Rd]
10b	L	10b		dsp:16[Rs]/dsp:16[Rd]

rs[3:0]/rd[3:0]		src/dest
0000b to 1111b	Rs/Rd	R0 (SP) to R15

(14) MOV.size src, dest



ad[1:0]	Addressing	sz[1:0]	Size	rs[3:0]/rd[3:0]		src/dest
00b	Rs, [Rd+]	00b	В	0000b to 1111b	Rs/Rd	R0 (SP
01b	Rs, [-Rd]	01b	W	•	•	
	•	10b	L			

(15) MOV.size src, dest

b0 b7 b0 b7 b7 b0 1 0 1 0 0 0 ad[1:0] sz[1:0] rs[3:0] rd[3:0] 1 1 1 1 1 1

1:0]	Addressing	sz[1:0]	Size	rs[3:0]/rd[3:0]		src/d
10b	[Rs+], Rd	00b	В	0000b to 1111b	Rs/Rd	R0 (
11b	[-Rs], Rd	01b	W			
		10b	L			

MOVCO

Code Size

Syntax	Size	Processing Size	src	dest	Code Size (Byte)
(1) MOVCO src, dest	L	L	Rs	[Rd]	3
(1) MOVCO src, des	t				
b7 b0 b7		b0 b7	b0		
1 1 1 1 1 1 0 1 0	0 1 0	0 1 1 1 rd[3:0]	rs[3:0]		
rs[3:0]/rd[3:0]	src/dest				
0000b to 1111b	Rs/Rd	R0 (SP) to R15			

MOVLI

MOVLI

Code Size

Syntax	Size	Processing Size	src	dest	Code Size (Byte)
(1) MOVLI src, dest	L	L	[Rs]	Rd	3

(1) MOVLI src, dest

b7		b0 b7								b0 b7				b0			
1	1	1	1	1	1	0	1	0	0	1	0	1	1	1	1	rs[3:0]	rd[3:0]

rs[3:0]/rd[3:0]	src/dest	
0000b to 1111b	Rs/Rd	R0 (SP) to R15



MOVU

MOVU

Code Size

Syntax	Size	Processing Size	src	dest	Code Size (Byte)
(1) MOVU.size src, dest	B/W	L	dsp:5[Rs] (Rs = R0 to R7)	Rd (Rd = R0 to R7)	2
(2) MOVU.size src, dest	B/W	L	Rs	Rd	2
	B/W	L	[Rs]	Rd	2
	B/W	L	dsp:8[Rs]	Rd	3
	B/W	L	dsp:16[Rs]	Rd	4
(3) MOVU.size src, dest	B/W	L	[Ri, Rb]	Rd	3
(4) MOVU.size src, dest	B/W	L	[Rs+]	Rd	3
	B/W	L	[–Rs]	Rd	3

(1) MOVU.size src, dest



sz	Size	dsp[4:0]	dsp:5		rs[2:0]/rd[2:0]		src/dest
0b	В	00000b to 11111b	0 to 31		000b to 111b	Rs/Rd	R0 (SP) to R7
1b	W			-			

(2) MOVU.size src, dest



sz	Size	ld[1:0]	src		rs[3:0]/rd[3:0]		src/dest
0b	В	11b	Rs		0000b to 1111b	Rs/Rd	R0 (SP) to R15
1b	W	00b	[Rs]		<u>.</u>	•	
		01b	dsp:8[Rs]				
		10b	dsp:16[Rs]	1			

(3) MOVU.size src, dest

b7							b0	b7				b0	b7	b0
1	1	1	1	1	1	1	0	1	1	0	sz	ri[3:0]	rb[3:0]	rd[3:0]

sz	Size	ri[3:0]/rb[3:0]/rd[3:0]	S	src/dest
0b	В	0000b to 1111b	Ri/Rb/Rd	R0 (SP) to R15
1b	W			



(4) MOVU.size src, dest



MSBHI

MSBHI

Code Size

Syntax	src	src2	Adest	Code Size (Byte)
(1) MSBHI src, src2, Adest	Rs	Rs2	A0, A1	3

(1) MSBHI src, src2, Adest

b7		b0 b7										b0	b7	b0			
1	1	1	1	1	1	0	1	0	1	0	0	а	1	0	0	rs[3:0]	rs2[3:0]

а	Adest	rs[3:0]/rs2[3:0]	src/src2	
0b	A0	0000b to 1111b	Rs/Rs2	R0 (SP) to R15
1b	A1			

MSBLH

MSBLH

Code Size

Syntax	src	src2	Adest	Code Size (Byte)
(1) MSBLH src, src2, Adest	Rs	Rs2	A0, A1	3

(1) MSBLH src, src2, Adest

b7		b0 b7									b0 b7				b0		
1	1	1	1	1	1	0	1	0	1	0	0	а	1	1	0	rs[3:0]	rs2[3:0]

а	Adest	rs[3:0]/rs2[3:0]	src/src2	
0b	A0	0000b to 1111b	Rs/Rs2	R0 (SP) to R15
1b	A1			



MSBLO

MSBLO

Code Size

Syntax	src	src2	Adest	Code Size (Byte)
(1) MSBLO src, src2, Adest	Rs	Rs2	A0, A1	3

(1) MSBLO src, src2, Adest

b0 b7 b0 b7 b7 b0 1 1 1 1 0 1 0 1 0 a 1 0 1 1 rs[3:0] rs2[3:0] 1 rs[3:0]/rs2[3:0] а Adest src/src2 0b A0 0000b to 1111b Rs/Rs2 R0 (SP) to R15 1b A1

MUL

MUL

Code Size

Syntax	src	src2	dest	Code Size (Byte)
(1) MUL src, dest	#UIMM:4	-	Rd	2
(2) MUL src, dest	#SIMM:8	-	Rd	3
	#SIMM:16	-	Rd	4
	#SIMM:24	-	Rd	5
	#IMM:32	-	Rd	6
(3) MUL src, dest	Rs	-	Rd	2
	[Rs].memex	_	Rd	2 (memex == "UB") 3 (memex != "UB")
	dsp:8[Rs].memex	-	Rd	3 (memex == "UB") 4 (memex != "UB")
	dsp:16[Rs].memex	_	Rd	4 (memex == "UB") 5 (memex != "UB")
(4) MUL src, src2, dest	Rs	Rs2	Rd	3

(1) MUL src, dest

b7	7 b0 b7									
0	1	1	0	0	0	1	1	imm[3:0]	rd[3:0]	

imm[3:0]		src	rd[3:0]		dest
0000b to 1111b	#UIMM:4	0 to 15	0000b to 1111b	Rd	R0 (SP) to R15







(4) MUL src, src2, dest

b7	,						b0	b7				b0	_		
1	1	1	1	1	1	1	1	0	0	1	1	rd[3:0]	rs[3:0]	rs2[3:0]	

rs[3:0]/rs2[3:0]/rd[3:0]	src/src	2/dest
0000b to 1111b	Rs/Rs2/Rd	R0 (SP) to R15

MULHI

MULHI

Code Size

Syntax	src	src2	Adest	Code Size (Byte)
(1) MULHI src, src2, Adest	Rs	Rs2	A0, A1	3

(1) MULHI src, src2, Adest



MULLH

MULLH

Code Size

Syntax	src	src2	Adest	Code Size (Byte)
(1) MULLH src, src2, Adest	Rs	Rs2	A0, A1	3

(1) MULLH src, src2, Adest

b7		b0 b7													b0	b7	b0
1	1	1	1	1	1	0	1	0	0	0	0	а	0	1	0	rs[3:0]	rs2[3:0]

a Adest		rs[3:0]	/rs2[3:0]	src/src2		
0b	A0	0000b	to 1111b	Rs/Rs2	R0 (SP) to R15	
1b	A1					



MULLO

MULLO

Code Size

Syntax	src	src2	Adest	Code Size (Byte)
(1) MULLO src, src2, Adest	Rs	Rs2	A0, A1	3

(1) MULLO src, src2, Adest



MVFACGU

MVFACGU

Code Size

Syntax	src	Asrc	dest	Code Size (Byte)		
(1) MVFACGU src, Asrc, dest	#IMM:2	A0, A1	Rd	3		

(1) MVFACGU src, Asrc, dest

b7							b0	b7						b0 b7	b0
1	1	1	1	1	1	0	1	0	0	0	1	1	1	1 <mark>imm</mark> a imm [1] a [0] 1 1	rd[3:0]

a	Asrc	imm[1:0]	src		dest	
0b	A0	00	#IMM:2	2	Rd	R0 (SP) to R15
1b	A1	01				
		10		0		
		11	1	1		


MVFACHI

MVFACHI

Code Size

Syntax	src	Asrc	dest	Code Size (Byte)
(1) MVFACHI src, Asrc, dest	#IMM:2	A0, A1	Rd	3

(1) MVFACHI src, Asrc, dest

b7 b0 b7 b0 b7 b0 1 1 1 1 0 1 0 1</

а	Asrc	imm[1:0]	src		dest	
0b	A0	00	#IMM:2	2	Rd	R0 (SP) to R15
1b	A1	01				
		10		0		
		11	1	1	1	

MVFACLO

MVFACLO

Code Size

а

0b

1b

Syntax	src	Asrc	dest	Code Size (Byte)
(1) MVFACLO src, Asrc, dest	#IMM:2	A0, A1	Rd	3

(1) MVFACLO src, Asrc, dest

Asrc

A0

A1

 b7
 b0
 b7
 b0
 b7
 b0
 b0

 1
 1
 1
 1
 0
 1
 0
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1<

imm[[1:0] src		dest	
00	#IMM:2	2	Rd	R0 (SP) to R15
01				
10		0		
11		1		



MVFACMI

MVFACMI

Code Size

a 0b 1b

Syntax	src	Asrc	dest	Code Size (Byte)
(1) MVFACMI src, Asrc, dest	#IMM:2	A0, A1	Rd	3

(1) MVFACMI src, Asrc, dest

Asrc	imm[1:0] src		dest	
A0	00	#IMM:2	2	Rd R0 (SP) t	o R15
A1	01			·	
	10		0		
	11		1		

MVFC

MVFC

Code Size

Syntax	src	dest	Code Size (Byte)
(1) MVFC src, dest	Rx	Rd	3

(1) MVFC src, dest

b0 b7 b0 b7 b0 b7 0 1 0 1 0 1 0 1 cr[3:0] rd[3:0] 1 1 1 1 1 1 1 0

cr[3:0]		src	
0000b	Rx	PSW	
0001b		PC	
0010b		USP	
0011b		FPSW	
0100b		Reserved	
0101b		Reserved	
0110b		Reserved	
0111b		Reserved	
1000b		BPSW	
1001b		BPC	
1010b		ISP	
1011b		FINTV	
1100b		INTB	
1101b		EXTB	
1110b to 1111b		Reserved	

0000b to 1111b	Rd R0 (SP) to	
		RIC
		RI



MVTACGU

MVTACGU

Code Size

Syntax	src	Adest	Code Size (Byte)
(1) MVTACGU src, Adest	Rs	A0, A1	3

(1) MVTACGU src, Adest



MVTACHI

MVTACHI

Code Size

Syntax	src	Adest	Code Size (Byte)
(1) MVTACGU src, Adest	Rs	A0, A1	3

(1) MVTACHI src, Adest

b7							b0	b7							b0	b7				b0
1	1	1	1	1	1	0	1	0	0	0	1	0	1	1	1	а	0	0	0	rs[3:0]

а	Adest	rs[3:0]		src
0b	A0	0000b to 1111b	Rs	R0 (SP) to R15
1b	A1			



MVTACLO

MVTACLO

Code Size

1b

Syntax	src	Adest	Code Size (Byte)
(1) MVTACLO src, Adest	Rs	A0, A1	3

(1) MVTACLO src, Adest

A1

b7							b0	b7	· · · · · · · · ·					b0 b7					b0	
1	1	1	1	1	1	0	1	0	0	0	1	0	1	1	1	а	0	0	1	rs[3:0]
	а			А	des	st			rs[3:0]								src			
	0b				A0				0000b to 1111b				b	Rs R0 (SP) to R15					(SP) to R15	



MVTC

Code Size

Syntax	src	dest	Code Size (Byte)
(1) MVTC src, dest	#SIMM:8	Rx	4
	#SIMM:16	Rx	5
	#SIMM:24	Rx	6
	#IMM:32	Rx	7
(2) MVTC src, dest	Rs	Rx	3

(1) MVTC src, dest





li[1:0]	src
01b	#SIMM:8
10b	#SIMM:16
11b	#SIMM:24
00b	#IMM:32

cr[3:0]		dest
0000b	Rx	PSW
0001b		Reserved
0010b		USP
0011b		FPSW
0100b		Reserved
0101b		Reserved
0110b		Reserved
0111b		Reserved
1000b		BPSW
1001b		BPC
1010b		ISP
1011b		FINTV
1100b	1	INTB
1101b	1	EXTB
1110b to 1111b		Reserved



(2) MVTC src, dest



cr[3:0]		dest	rs[3:0]		src
0000b	Rx	PSW	0000b to 1111b	Rs	R0 (SP) to R15
0001b		Reserved			
0010b		USP			
0011b		FPSW			
0100b		Reserved			
0101b		Reserved			
0110b		Reserved			
0111b		Reserved			
1000b		BPSW			
1001b		BPC			
1010b		ISP			
1011b		FINTV			
1100b		INTB			
1101b		EXTB			
1110b to 1111b		Reserved			

MVTIPL

MVTIPL

Code Size

Syntax	src	Code Size (Byte)
(1) MVTIPL src	#IMM:4	3

(1) MVTIPL src





NEG

Code Size

Syntax	sr	C	dest	Code Size (Byte)
(1) NEG des	st –		Rd	2
(2) NEG src	c, dest R	6	Rd	3

(1) NEG dest

0 1 1 1 1 1 1 0 0 0 1 rd[3:0]	b7						b0	b7				b0
	0	1	1	1	1	1	0	0	0	0	1	rd[3:0]

rd[3:0]		dest
0000b to 1111b	Rd	R0 (SP) to R15

(2) NEG src, dest

rs[3:0]/rd[3:0]	9	src/dest
0000b to 1111b	Rs/Rd	R0 (SP) to R15

NOP

NOP

Code Size

Syntax	Code Size (Byte)
(1) NOP	1

(1) NOP



NEG



NOT

NOT

Code Size

Syntax		src	dest	Code Size (Byte)
(1) NOT	dest	-	Rd	2
(2) NOT	src, dest	Rs	Rd	3

(1) NOT dest

b7							b0	b7				b0
0	1	1	1	1	1	1	0	0	0	0	0	rd[3:0]

rd[3:0]		dest
0000b to 1111b	Rd	R0 (SP) to R15

(2) NOT src, dest

b7							b0	b7							b0	b7	b0
1	1	1	1	1	1	0	0	0	0	1	1	1	0	1	1	rs[3:0]	rd[3:0]

rs[3:0]/rd[3:0]	9	src/dest
0000b to 1111b	Rs/Rd	R0 (SP) to R15



OR

OR

Code Size

Syntax		src	src2	dest	Code Size (Byte)
(1) OR	src, dest	#UIMM:4	-	Rd	2
(2) OR	src, dest	#SIMM:8	-	Rd	3
		#SIMM:16	-	Rd	4
		#SIMM:24	-	Rd	5
		#IMM:32	-	Rd	6
(3) OR	src, dest	Rs	-	Rd	2
		[Rs].memex	-	Rd	2 (memex == "UB") 3 (memex != "UB")
		dsp:8[Rs].memex	-	Rd	3 (memex == "UB") 4 (memex != "UB")
		dsp:16[Rs].memex	-	Rd	4 (memex == "UB") 5 (memex != "UB")
(4) OR	src, src2, dest	Rs	Rs2	Rd	3

(1) OR src, dest

0 1 1 0 0 1 0 1 imm[3:0] rd[3:0]	b7							b0	b7	b0
	0	1	1	0	0	1	0	1	imm[3:0]	rd[3:0]

imm[3:0]		src	rd[3:0]		dest
0000b to 1111b	#UIMM:4	0 to 15	0000b to 1111b	Rd	R0 (SP) to R15

(2) OR src, dest



li[1:0]	src
01b	#SIMM:8
10b	#SIMM:16
11b	#SIMM:24
00b	#IMM:32

	dest
Rd	R0 (SP) to R15
	Rd



(3) OR src, dest



mi[1:0]	memex	ld[1:0]	src	rs[3:0]/rd[3:0]		src/dest
00b	В	11b	Rs	0000b to 1111b	Rs/Rd	R0 (SP) t
01b	W	00b	[Rs]			
10b	L	01b	dsp:8[Rs]			
11b	UW	10b	dsp:16[Rs]			

(4) OR src, src2, dest

b7							b0 b7					b0	b0 b7		
1	1	1	1	1	1	1	1	0	1	0	1	rd[3:0]	rs[3:0]	rs2[3:0]	

rs[3:0]/rs2[3:0]/rd[3:0]	src/src2/dest				
0000b to 1111b	Rs/Rs2/Rd	R0 (SP) to R15			

POP

POP

Code Size

Syntax	dest	Code Size (Byte)
(1) POP dest	Rd	2

(1) POP dest

b7							b0	b7				b0
0	1	1	1	1	1	1	0	1	0	1	1	rd[3:0]

rd[3:0]		dest
0000b to 1111b	Rd	R0 (SP) to R15



POPC

Code Size

Syntax	dest	Code Size (Byte)
(1) POPC dest	Rx	2

(1) POPC dest

b7	b0 b7	b0
0 1 1 1 1 1 1	0 1 1	1 0 cr[3:0]
cr[3:0]		dest
0000b	Rx	PSW
0001b		Reserved
0010b		USP
0011b		FPSW
0100b		Reserved
0101b		Reserved
0110b		Reserved
0111b		Reserved
1000b		BPSW
1001b		BPC
1010b		ISP
1011b		FINTV
1100b		INTB
1101b	1	EXTB
1110b to 1111b	1	Reserved

POPM

POPM

Code Size

Syntax	dest	dest2	Code Size (Byte)
(1) POPM dest-dest2	Rd	Rd2	2

(1) POPM dest-dest2

b7	b0 b7		b0	
0 1 1 0 1	0 1 1 0 1 1 1 1 rd[3:0]			
rd[3:0]	d	dest	rd2[3:0]	dest2

POPC



PUSH

Code Size

Syntax	src	Code Size (Byte)
(1) PUSH.size src	Rs	2
(2) PUSH.size src	[Rs]	2
	dsp:8[Rs]	3
	dsp:16[Rs]	4

(1) PUSH.size src

_	b7							b0	b7			b0
	0	1	1	1	1	1	1	0	1	0	sz[1:0]	rs[3:0]

sz[1:0]	Size	rs[3:0]		src
00b	В	0000b to 1111b	Rs	R0 (SP) to R15
01b	W			
10b	L			

(2) PUSH.size src



ld[1:0]	src	rs[3:0]		src
00b	[Rs]	0000b to 1111b	Rs	R0 (SP) to R15
1b	dsp:8[Rs]	<u>.</u>	•	
10b	dsp:16[Rs]			

PUSH

PUSHC

Code Size

Syntax	src	Code Size (Byte)
(1) PUSHC src	Rx	2

(1) PUSHC src

b7	b0 b7						
0 1 1 1 1 1 1	0	1	1	0	0	cr[3:0]	
-							
cr[3:0]				9	src		
0000b	Rx			P	SW	1	
0001b				P	С		
0010b	1			U	SP		
0011b	1			FF	PS/	N	
0100b	1			R	ese	erved	
0101b	1	Reserved					
0110b	1			R	ese	erved	
0111b	1			R	ese	erved	
1000b	1			BI	PSI	W	
1001b	1			BI	РС		
1010b	1			IS	Ρ		
1011b	1			F١	NT	V	
1100b	1			IN	ITB	5	
1101b	1			E)	XTE	3	
1110b to 1111b	1			R	ese	erved	

PUSHM

PUSHM

Code Size

Syntax	src	src2	Code Size (Byte)
(1) PUSHM src-src2	Rs	Rs2	2

(1) PUSHM src-src2

b7	b0 b7		b0	
0 1 1 0 1	I 1 0 rs[3:	:0] rs2[3:0]		
rs[3:0]	SI	rc	rs2[3:0]	src2

Section 4 Instruction Code

PUSHC



RACL

RACL

Code Size

Syntax	src	Adest	Code Size (Byte)
(1) RACL src, Adest	#IMM:1 (IMM:1 = 1, 2)	A0, A1	3

(1) RACL src, Adest

b7							b0	b7							b0	b7							b0
1	1	1	1	1	1	0	1	0	0	0	1	1	0	0	1	а	0	0	imm	0	0	0	0

а	Adest	imm		src/src2
0b	A0	0b,1b	#IMM:1	1, 2
1b	A1			

RACW

RACW

Code Size

Syntax	src	Adest	Code Size (Byte)
(1) RACW src, Adest	#IMM:1	A0, A1	3

(1) RACW src, Adest

b7							b0	b7							b0	b7							b0
1	1	1	1	1	1	0	1	0	0	0	1	1	0	0	0	0	0	0	imm	0	0	0	0

а	Adest	imm	src/src2						
0b	A0	0b, 1b	#IMM:1 1, 2						
1b	A1								



RDACL

Code Size

Syntax	src	Adest	Code Size (Byte)
(1) RDACL src, Adest	#IMM:1 (IMM:1 = 1, 2)	A0, A1	3

(1) RDACL src, Adest

b7	7							b0	b7							b0	b7							b0
1		1	1	1	1	1	0	1	0	0	0	1	1	0	0	1	а	1	0	imm	0	0	0	0

а	Adest	imm		src/src2
0b	A0	0b,1b	#IMM:1	1, 2
1b	A1			

RDACW

RDACW

Code Size

Syntax	src	Adest	Code Size (Byte)
(1) RDACW src, Adest	#IMM:1	A0, A1	3
	(IMM:1 = 1, 2)		

(1) RDACW src, Adest

b7							b0	b7							b0	b7							b0
1	1	1	1	1	1	0	1	0	0	0	1	1	0	0	0	а	1	0	imm	0	0	0	0

а	Adest	imm		src/src2
0b	A0	0b, 1b	#IMM:1	1, 2
1b	A1			



RDACL

REVL

Code Size



REVW

Code Size

Syntax	src	dest	Code Size (Byte)
(1) REVW src, dest	Rs	Rd	3

(1) REVW src, dest

1 1 1 1 1 1 0	0 1 0 1	1 0 0 1 0 1 rs[3:0]	rd[3:0]

rs[3:0]/rd[3:0]	\$	src/dest
0000b to 1111b	Rs/Rd	R0 (SP) to R15



REVW

RMPA

Code Size

Syntax	Size	Code Size (Byte)
(1) RMPA.size	В	2
	W	2
	L	2

(1) RMPA.size

_	b7							b0	b7						b0
	0	1	1	1	1	1	1	1	1	0	0	0	1	1	sz[1:0]

sz[1:0]	Size
00b	В
01b	W
10b	L

ROLC

Code Size

Syntax	dest	Code Size (Byte)
(1) ROLC dest	Rd	2

(1) ROLC dest

b7							b0	b7				b0
0	1	1	1	1	1	1	0	0	1	0	1	rd[3:0]

rd[3:0]		dest
0000b to 1111b	Rd	R0 (SP) to R15





ROLC

RORC

Code Size

Syntax	dest	Code Size (Byte)
(1) RORC dest	Rd	2

(1) RORC dest

b7							b0	b7					b0
0	1	1	1	1	1	1	0	0	1	0	0	rd[3:0]	
													1
rd[3:0]							d	est			
000)0b	to	111	l1b	I	Rd			RC) (S	P)	to R15	

ROTL

Code Size

Syntax	src	dest	Code Size (Byte)
(1) ROTL src, dest	#IMM:5	Rd	3
(2) ROTL src, dest	Rs	Rd	3

(1) ROTL src, dest

b7							b0	b7							b0 b7	b0
1	1	1	1	1	1	0	1	0	1	1	0	1	1	1	imm[4:0]	rd[3:0]

imm[4:0]		src	rd[3:0]		dest
00000b to 11111b	#IMM:5	0 to 31	0000b to 1111b	Rd	R0 (SP) to R15

(2) ROTL src, dest

b7							b0	b7							b0	b7	b0
1	1	1	1	1	1	0	1	0	1	1	0	0	1	1	0	rs[3:0]	rd[3:0]

rs[3:0]/rd[3:0]	S	src/dest
0000b to 1111b	Rs/Rd	R0 (SP) to R15



ROTL

ROTR

ROTR

Code Size

Syntax	src	dest	Code Size (Byte)
(1) ROTR src, dest	#IMM:5	Rd	3
(2) ROTR src, dest	Rs	Rd	3

(1) ROTR src, dest

b7											b0					
1	1	1	1	1	1	0	1	0	1	1	0	1	1	0	imm[4:0]	rd[3:0]

imm[4:0]		src]	rd[3:0]		dest
00000b to 11111b	#IMM:5	0 to 31		0000b to 1111b	Rd	R0 (SP) to R15

(2) ROTR src, dest

b	,						b0	b7							b0	b7	b0	
1	1	1	1	1	1	0	1	0	1	1	0	0	1	0	0	rs[3:0]	rd[3:0]]

rs[3:0]/rd[3:0]	src/dest						
0000b to 1111b	Rs/Rd	R0 (SP) to R15					



ROUND

Code Size

Syntax	src	dest	Code Size (Byte)
(1) ROUND src, dest	Rs	Rd	3
	[Rs].L	Rd	3
	dsp:8[Rs].L	Rd	4
	dsp:16[Rs].L	Rd	5

(1) ROUND src, dest





ld[1:0]	src
11b	Rs
00b	[Rs]
01b	dsp:8[Rs]
10b	dsp:16[Rs]

rs[3:0]/rd[3:0]	Ş	src/dest						
0000b to 1111b	Rs/Rd	R0 (SP) to R15						

RTE

Code Size

Syntax	Code Size (Byte)
(1) RTE	2

(1) RTE

b	7							b0	b7							b0
(1	1	1	1	1	1	1	1	0	0	1	0	1	0	1



RTE

RTFI

Code Size

Syntax	Code Size (Byte)
(1) RTFI	2

(1) RTFI

b7							b0	b7							b0
0	1	1	1	1	1	1	1	1	0	0	1	0	1	0	0

RTS

Code Size

Syntax	Code Size (Byte)
(1) RTS	1

(1) RTS

b7							b0
0	0	0	0	0	0	1	0

RTSD

Code Size

Syntax		src	dest	dest2	Code Size (Byte)
(1) RTSD	src	#UIMM:8	-	-	2
(2) RTSD	src, dest-dest2	#UIMM:8	Rd	Rd2	3

(1) RTSD src



(2) RTSD src, dest-dest2

b7							b0	b7	b0	src
0	0	1	1	1	1	1	1	rd[3:0]	rd2[3:0]	#UIMM:8

rd[3:0]/rd2[3:0]	des	t/dest2
0001b to 1111b	Rd/Rd2	R1 to R15

RTFI

RTS

RTSD



SAT

Code Size

Syntax	dest	Code Size (Byte)
(1) SAT dest	Rd	2
(1) SAT dest		
b7 b0 b7	b0	

rd[3:0]		dest
0000b to 1111b	Rd	R0 (SP) to R15

SATR

SATR

Code Size

Syntax	Code Size (Byte)
(1) SATR	2

(1) SATR

b7							b0	b7							b0
0	1	1	1	1	1	1	1	1	0	0	1	0	0	1	1



SAT

SBB

SBB

Code Size

Syntax	src	dest	Code Size (Byte)
(1) SBB src, dest	Rs	Rd	3
(2) SBB src, dest	[Rs].L	Rd	4
	dsp:8[Rs].L	Rd	5
	dsp:16[Rs].L	Rd	6

(1) SBB src, dest

b7		b0 b7												b0		
1	1	1	1	1	1	0	0	0	0	0	0	0	0	ld[1:0]	rs[3:0]	rd[3:0]

ld[1:0]	src	rs[3:0]/rd[3:0]		src/dest
11b	Rs	0000b to 1111b	Rs/Rd	R0 (SP) to R15

(2) SBB src, dest

b7	m	emex			b0	b7						b0	b7							b0	b7	b0	ld[1:	0]	src	
0	0 0 0	0	1	1	0	1	0	1	0	0	0	ld[1:0]	0	0	0	0	0	0	0	0	rs[3:0]	rd[3:0]	00b	None	_	
																							01b	dsp:8		
																							\ 10b	dsp:16]/

ld[1:0]	src
00b	[Rs]
01b	dsp:8[Rs]
10b	dsp:16[Rs]

rs[3:0]/rd[3:0]		src/dest
0000b to 1111b	Rs/Rd	R0 (SP) to R15



SC Cnd

Code Size

Syntax	Size	dest	Code Size (Byte)
(1) SCCnd.size dest	L	Rd	3
	B/W/L	[Rd]	3
	B/W/L	dsp:8[Rd]	4
	B/W/L	dsp:16[Rd]	5

(1) SCCnd.size dest



I	d[1:0]] (lest	
/	11b	None		
[00b	None		
	01b	dsp:8		
	10b	dsp:16		

sz[1:0]	Size		ld[1:0]	dest
00b	В		11b	Rd
01b	W		00b	[Rd]
10b	L		01b	dsp:8[Rd]
		•	10b	dsp:16[Rd]

rd[3:0]		dest
0000b to 1111b	Rd	R0 (SP) to R15

cd[3:0]	SCCnd	cd[3:0]	SCCnd
0000b	SCEQ, SCZ	1000b	SCGE
0001b	SCNE, SCNZ	1001b	SCLT
0010b	SCGEU, SCC	1010b	SCGT
0011b	SCLTU, SCNC	1011b	SCLE
0100b	SCGTU	1100b	SCO
0101b	SCLEU	1101b	SCNO
0110b	SCPZ	1110b	Reserved
0111b	SCN	1111b	Reserved

SCMPU

Code Size

Syntax	Code Size (Byte)
(1) SCMPU	2

(1) SCMPU



Section 4 Instruction Code

SCMPU



SETPSW

Code Size

Syntax	dest	Code Size (Byte)
(1) SETPSW dest	flag	2

(1) SETPSW dest

b7		b0	b7						b0
0 1 1 1 1	1 1	1	1	0	1	0		cb[3:0]	
	1								
cb[3:0]				d	est				
0000b	flag			С					
0001b				Ζ					
0010b				S					
0011b				0					
0100b				Re	ese	rve	d		
0101b				Re	ese	rve	d		
0110b				Re	ese	rve	d		
0111b				Re	ese	rve	d		
1000b				I					
1001b				U					
1010b				Re	ese	rve	d		
1011b				Re	ese	rve	d		
1100b				Re	se	rve	d		
1101b				Re	ese	rve	d		
1110b				Re	se	rve	d		
1111b				Re	ese	rve	d		

SETPSW



SHAR

SHAR

Code Size

Syntax	src	src2	dest	Code Size (Byte)
(1) SHAR src, dest	#IMM:5	-	Rd	2
(2) SHAR src, dest	Rs	-	Rd	3
(3) SHAR src, src2, dest	#IMM:5	Rs	Rd	3

(1) SHAR src, dest

b7							b0 b7	b0
0	1	1	0	1	0	1	imm[4:0]	rd[3:0]

imm[4:0]		src	rd[3:0]		dest
00000b to 11111b	#IMM:5	0 to 31	0000b to 1111b	Rd	R0 (SP) to R15

(2) SHAR src, dest

b7							b0	b7							b0	b7	b0
1	1	1	1	1	1	0	1	0	1	1	0	0	0	0	1	rs[3:0]	rd[3:0]

rs[3:0]/rd[3:0]	S	src/dest
0000b to 1111b	Rs/Rd	R0 (SP) to R15

(3) SHAR src, src2, dest

b7							b0	b7			b0	b7 b			
1	1	1	1	1	1	0	1	1	0	1	imm[4:0]	rs2[3:0]	rd[3:0]		

imm[4:0]		src	Ì	rs2[3:0]/rd[3:0]		src2/dest
00000b to 11111b	#IMM:5	0 to 31		0000b to 1111b	Rs/Rd	R0 (SP) to R15



SHLL

SHLL

Code Size

Syntax	src	src2	dest	Code Size (Byte)
(1) SHLL src, dest	#IMM:5	-	Rd	2
(2) SHLL src, dest	Rs	-	Rd	3
(3) SHLL src, src2, dest	#IMM:5	Rs	Rd	3

(1) SHLL src, dest

b7							b0 b7	b0
0	1	1	0	1	1	0	imm[4:0]	rd[3:0]

imm[4:0]		src	rd[3:0]	dest		
00000b to 11111b	#IMM:5	0 to 31	0000b to 1111b	Rd	R0 (SP) to R15	

(2) SHLL src, dest

b7							b0	b7							b0	b7	b0
1	1	1	1	1	1	0	1	0	1	1	0	0	0	1	0	rs[3:0]	rd[3:0]

rs[3:0]/rd[3:0]		src/dest
0000b to 1111b	Rs/Rd	R0 (SP) to R15

(3) SHLL src, src2, dest

 b7
 b0
 b7
 b0
 b7
 b0

 1
 1
 1
 1
 0
 1
 1
 0
 , imm[4;0]
 , rs2[3:0], rd[3:0]
 , rd[3:0]

imm[4:0]		src]	rs2[3:0]/rd[3:0]	S	src2/dest
00000b to 11111b	#IMM:5	0 to 31		0000b to 1111b	Rs/Rd	R0 (SP) to R15



SHLR

SHLR

Code Size

Syntax	src	src2	dest	Code Size (Byte)
(1) SHLR src, dest	#IMM:5	-	Rd	2
(2) SHLR src, dest	Rs	_	Rd	3
(3) SHLR src, src2, dest	#IMM:5	Rs	Rd	3

(1) SHLR src, dest

b7							b0 b7	b0
0	1	1	0	1	0	0	imm[4:0]	rd[3:0]

imm[4:0]		src	rd[3:0]		dest
00000b to 11111b	#IMM:5	0 to 31	0000b to 1111b	Rd	R0 (SP) to R15

(2) SHLR src, dest

b7							b0	b7							b0	b7	b0
1	1	1	1	1	1	0	1	0	1	1	0	0	0	0	0	rs[3:0]	rd[3:0]

rs[3:0]/rd[3:0]		src/dest
0000b to 1111b	Rs/Rd	R0 (SP) to R15

(3) SHLR src, src2, dest

b7							b0	b7			b0	b7	b0
1	1	1	1	1	1	0	1	1	0	0	imm[4:0]	rs2[3:0]	rd[3:0]

imm[4:0]		src	rs2[3:0]/rd[3:0]	s	rc2/dest
00000b to 11111b	#IMM:5	0 to 31	0000b to 1111b	Rs/Rd	R0 (SP) to R15



SMOVB

Code Size

SyntaxCode Size (Byte)(1) SMOVB2

(1) SMOVB

b7							b0	b7							b0
0	1	1	1	1	1	1	1	1	0	0	0	1	0	1	1

SMOVF

Code Size

(1) SMOVF 2	Syntax	Code Size (Byte)
	(1) SMOVF	2

(1) SMOVF

b7							b0	b7							b0
0	1	1	1	1	1	1	1	1	0	0	0	1	1	1	1

SMOVU

Code Size

Syntax	Code Size (Byte)
(1) SMOVU	2

(1) SMOVU

b7							b0	b7							b0
0	1	1	1	1	1	1	1	1	0	0	0	0	1	1	1



SMOVB

SMOVF

SMOVU

RENESA	S
--------	---

SSTR

Code Size

Syntax	Size	Processing Size	Code Size (Byte)
(1) SSTR.size	В	В	2
	W	W	2
	L	L	2

(1) SSTR.size

b7							b0	b7						b0
0	1	1	1	1	1	1	1	1	0	0	0	1	0	sz[1:0]

sz[1:0]	Size
00b	В
01b	W
10b	L

STNZ

Code Size

Syntax	src	dest	Code Size (Byte)
(1) STNZ src, dest	#SIMM:8	Rd	4
	#SIMM:16	Rd	5
	#SIMM:24	Rd	6
	#IMM:32	Rd	7
(2) STNZ src, dest	Rs	Rd	3

(1) STNZ src, dest





li[1:0]	src
01b	#SIMM:8
10b	#SIMM:16
11b	#SIMM:24
00b	#IMM:32

rd[3:0]		dest
0000b to 1111b	Rd	R0 (SP) to R15

STNZ

(2) STNZ src, dest

b7							b0	b7							b0	b7				b0
1	1	1	1	1	1	0	0	0	1	0	0	1	0	1	1	rs[3:0]		rd[3:0]	

rs[3:0/rd[3:0]	src/dest					
0000b to 1111b	Rs/Rd	R0 (SP) to R15				

STZ

STZ

Code Size

Syntax	src	dest	Code Size (Byte)
(1) STZ src, dest	#SIMM:8	Rd	4
	#SIMM:16	Rd	5
	#SIMM:24	Rd	6
	#IMM:32	Rd	7
(2) STZ src, dest	Rs	Rd	3

(1) STZ src, dest



li[1:0]		
/ 01b	#SIMM:8	
10b	#SIMM:16	
11b	#SIMM:24	
00b	#IMM:32	/

li[1:0]	src	ro
01b	#SIMM:8	0
10b	#SIMM:16	
11b	#SIMM:24	
00b	#IMM:32	

rd[3:0]		dest
0000b to 1111b	Rd	R0 (SP) to R15

(2) STZ src, dest

b7		b0 b7							b0 b7				b0				
1	1	1	1	1	1	0	0	0	1	0	0	1	0	1	1	rs[3:0]	rd[3:0]

rs[3:0/rd[3:0]	src/dest					
0000b to 1111b	Rs/Rd	R0 (SP) to R15				

SUB

SUB

Code Size

MM:4 –].memex – :8[Rs].memex –	Rd	l 2	ex == "UB")
].memex –	Rd	l 2 (mem	,
-		· ·	,
:8[Rs].memex -			CA = OD
	Rd	· ·	ex == "UB") ex != "UB")
:16[Rs].memex -	Rd		ex == "UB") ex != "UB")
R	ks2 Rd	I 3	
ь0			
rd[3:0]		dest]
0000b to 1	111b Rd	R0 (SP) to R15	1
	ьо гd[3:0]		5 (mem Rs2 Rd 3

b7	b0 b7	b0	ld[1:0] src	
0 1 0	0 0 0 ld[1:0] rs[3:0]	rd[3:0]	11b None	\
			00b None	
			01b dsp:8	
			10b dsp:16	/

When memex != "UB"



mi[1:0]	memex	ld[1:0]	src	src rs[3:0]/rd[3:0]			src/dest
00b	В	11b	Rs		0000b to 1111b	Rs/Rd	R0 (SP) t
01b	W	00b	[Rs]				
10b	L	01b	dsp:8[Rs]				
11b	UW	10b	dsp:16[Rs]	1			

(3) SUB src, src2, dest

rs[3:0]/rs2[3:0]/rd[3:0]	src/src2/dest						
0000b to 1111b	Rs/Rs2/Rd	R0 (SP) to R15					



SUNTIL

Code Size

Syntax	Size	Processing Size	Code Size (Byte)
(1) SUNTIL.size	В	В	2
	W	W	2
	L	L	2

(1) SUNTIL.size

b7							b0	b7						b0
0	1	1	1	1	1	1	1	1	0	0	0	0	0	sz[1:0]

sz[1:0]	Size
00b	В
01b	W
10b	L

SWHILE

SWHILE

Code Size

Syntax	Size	Processing Size	Code Size (Byte)
(1) SWHILE.size	В	В	2
	W	W	2
	L	L	2

(1) SWHILE.size

_	b7							b0	b7						b0
	0	1	1	1	1	1	1	1	1	0	0	0	0	1	sz[1:0]

sz[1:0]	Size
00b	В
01b	W
10b	L



Section 4 Instruction Code

TST

TST

Code Size

Syntax	src	src2	Code Size (Byte)
(1) TST src, src2	#SIMM:8	Rs	4
	#SIMM:16	Rs	5
	#SIMM:24	Rs	6
	#IMM:32	Rs	7
(2) TST src, src2	Rs	Rs2	3
	[Rs].memex	Rs2	3 (memex == "UB") 4 (memex != "UB")
	dsp:8[Rs].memex	Rs2	4 (memex == "UB") 5 (memex != "UB")
	dsp:16[Rs].memex	Rs2	5 (memex == "UB") 6 (memex != "UB")

(1) TST src, src2



li[1:0]	src	
/ c)1b	#SIMM:8	\backslash
	l0b	#SIMM:16	
1	1b	#SIMM:24	
\ c	00b	#IMM:32	/

li[1:0]	src	rs2[3:0]	src2				
01b	#SIMM:8	0000b to 1111b	Rs	R0 (SP) to R1			
10b	#SIMM:16		•				
11b	#SIMM:24						
00b	#IMM:32						

(2) TST src, src2

When memex == "UB" or src == Rs



When memex != "UB"



lo	d[1:0]	src	
/	11b	None		
[00b	None		
	01b	dsp:8		
/	10b	dsp:16	ì	\Box /

mi[1:0]	memex]	ld[1:0]	src
00b	В	1	11b	Rs
01b	W	1	00b	[Rs]
10b	L	1	01b	dsp:8[Rs]
11b	UW		10b	dsp:16[Rs]

rs[3:0]/rs2[3:0]		src/src2					
0000b to 1111b	Rs/Rs2	R0 (SP) to R15					



UTOF

Section 4 Instruction Code

UTOF

Code Size

Syntax	src	dest	Code Size (Byte)			
(1) UTOF src, dest	Rs	Rd	3			
	[Rs].memex	Rd	3 (memex == "UB") 4 (memex != "UB")			
	dsp:8[Rs].memex	Rd	4 (memex == "UB") 5 (memex != "UB")			
	dsp:16[Rs].memex	Rd	5 (memex == "UB") 6 (memex != "UB")			

(1) UTOF src, dest



mi[1:0]	memex	ld[1:0]	src
00b	В	11b	Rs
01b	W	00b	[Rs]
10b	L	01b	dsp:8[Rs]
11b	UW	10b	dsp:16[Rs]

rs[3:0]/rd[3:0]	src/dest	
0000b to 1111b	Rs/Rd	R0 (SP) to R15



WAIT

XCHG

WAIT

Code Size

Syntax	Code Size (Byte)
(1) WAIT	2

(1) WAIT

b7							b0	b7							b0
0	1	1	1	1	1	1	1	1	0	0	1	0	1	1	0

XCHG

Code Size

Syntax	src	dest	Code Size (Byte)
(1) XCHG src, dest	Rs	Rd	3
	[Rs].memex	Rd	3 (memex == "UB") 4 (memex != "UB")
	dsp:8[Rs].memex	Rd	4 (memex == "UB") 5 (memex != "UB")
	dsp:16[Rs].memex	Rd	5 (memex == "UB") 6 (memex != "UB")

(1) XCHG src, dest



When memex != "UB"





mi[1:0]	memex	ld[1:0]	src
00b	В	11b	Rs
01b	W	00b	[Rs]
10b	L	01b	dsp:8[Rs]
11b	UW	10b	dsp:16[Rs]

rs[3:0]/rd[3:0]	src/dest		
0000b to 1111b	Rs/Rd	R0 (SP) to R15	




XOR



Code Size

Syntax		src	src2	dest	Code Size (Byte)
(1) XOR	src, dest	#SIMM:8	_	Rd	4
		#SIMM:16	_	Rd	5
		#SIMM:24	_	Rd	6
		#IMM:32	_	Rd	7
(2) XOR	src, dest	Rs	_	Rd	3
		[Rs].memex	_	Rd	3 (memex == "UB") 4 (memex != "UB")
		dsp:8[Rs].memex	—	Rd	4 (memex == "UB") 5 (memex != "UB")
		dsp:16[Rs].memex	_	Rd	5 (memex == "UB") 6 (memex != "UB")
(3) XOR	src, src2, dest	Rs	Rs2	Rd	3

(1) XOR src, dest





li[1:0]	src	rd[3
01b	#SIMM:8	000
10b	#SIMM:16	
11b	#SIMM:24	
00b	#IMM:32	

rd[3:0]		dest			
0000b to 1111b	Rd	R0 (SP) to R15			

(2) XOR src, dest

When memex == "UB" or src == Rs



lo	d[1:0]	src	
/	11b	None		
(00b	None		
	01b	dsp:8		
/	10b	dsp:16		

mi[1:0]	memex] [ld[1:0]	src
00b	В		11b	Rs
01b	W] [00b	[Rs]
10b	L] [01b	dsp:8[Rs]
11b	UW] [10b	dsp:16[Rs]

rs[3:0]/rd[3:0]		src/dest		
0000b to 1111b	Rs/Rd	R0 (SP) to R15		



(3) XOR src, src2, dest

b7							b0	b7				b0	b7	b0
1	1	1	1	1	1	1	1	0	1	1	0	rd[3:0]	rs[3:0]	rs2[3:0]

rs[3:0]/rs2[3:0]/rd[3:0]	src/src2/dest			
0000b to 1111b	Rs/Rs2/Rd	R0 (SP) to R15		



4.2.2 Instructions for Register Bank Save Function

The following pages give details of the instructions for register bank save function.



RSTR

Code Size

Syntax	src	Code Size (Byte)
(1) RSTR src	#UIMM:8	4
(2) RSTR src	Rs	4

(1) RSTR src

b7	b0	b7 b0	b7 b0	src
1 1	1 1 1 1 0 1	0 1 1 1 0 1 1 0	1 1 1 1 0 0 0 0	#UIMM:8

(2) RSTR src



rs[3:0]		src
0000b to 1111b	Rs	R0 (SP) to R15

SAVE

Code Size

Syntax	src	Code Size (Byte)
(1) SAVE src	#UIMM:8	4
(2) SAVE src	Rs	4

(1) SAVE src



(2) SAVE src



rs[3:0]		src
0000b to 1111b	Rs	R0 (SP) to R15

RSTR

RENESAS

SAVE

4.2.3 Double-Precision Floating-Point Processing Instructions

The following pages give details of the instruction codes for the double-precision floating-point processing instructions.



DABS

Code Size



DADD

DADD

Code Size

Syntax	src	src2	dest	Co	de Siz	ze (Byte)	
DADD src, src2, dest	DRs	DRs2	DRd	4			
b7 b0	b7	b0	b7		bC) b7	b0
0 1 1 1 0 1 1 0	1 0 0 1	0 0 0 0	rs2[3:0]	0 0	0 0	rd[3:0]	rs[3:0]
rs[3:0]/rs2[3:0]/rd[3:0]	src/src2/de	st					
0000b to 1111b	DRs/DRs2/	DRd DR0 to	DR15				



DABS

DCMPcm

DCMPcm

Code Size

src	src2	Code Size (Byte)	
DRs	DRs2	4	
b7	b0 b7	b0 b7	b0
1 0 0 1 0	0 0 0 rs2[3:0]	1 0 0 0 cm[3	:0] rs[3:0]
DRs/DRs2	OR0 to DR15		
Condition			
UN			
EQ			
LT			
LE			
			DDI\
	DRs b7 1 0 0 1 0 Src/src2 DRs/DRs2 UN EQ LT	DRs DRs2 b7 b0 b7 1 0 1 0 0 0 rs2[3:0] src/src2 DRs/DRs2 DR0 to DR15	DRs DRs2 4 b7 b0 b7 b0 b7 1 0 1 0 0 0 rs2[3:0] 1 0 0 cm[3 src/src2 DRs/DRs2 DR0 to DR15 UN

Code Size

Syntax	src	src2 dest Code Size (Byte)				
DDIV src, src2, dest	DRs	DRs2	DRd	4		
b7	b0 b7	b0	b7	b0 b7	b0	
0 1 1 1 0 1	1 0 1 0 0	1 0 0 0 0	rs2[3:0] 0	1 0 1 rd[3:0]	rs[3:0]	

rs[3:0]/rs2[3:0]/rd[3:0]	src/src2/dest	
0000b to 1111b	DRs/DRs2/DRd	DR0 to DR15



DMOV

DMOV

Code Size

			Processing	Operand		Code Size			
Syntax	Format	Size	Size	src	dest	(Byte)			
DMOV.size src, dest	Data tran	sfer betwe	between registers						
	(1)	D	D	Rs	DRHd	4			
	(2)	L	L	Rs	DRHd	4			
	(3)	L	L	Rs	DRLd	4			
	(4)	L	L	DRHs	Rd	4			
	(5)	L	L	DRLs	Rd	4			
	(6)	D	D	DRs	DRd	4			
	Store								
	(7)	D	D	DRs	[Rd]	4			
		D	D	DRs	dsp:8[Rd]* ¹	5			
		D	D	DRs	dsp:16[Rd]* ¹	6			
	Load								
	(8)	D	D	[Rs]	DRd	4			
		D	D	dsp:8[Rs]* ¹	DRd	5			
		D	D	dsp:16[Rs]* ¹	DRd	6			
	Set imme	ediate value	Э						
	(9)	D	D	#IMM:32	DRHd	7			
	(10)	L	L	#IMM:32	DRHd	7			
	(11)	L	L	#IMM:32	DRLd	7			

Note: 1. For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 8 when the size extension specifier is .D) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 2040 (255 × 8) can be specified when the size specifier is .D. With dsp:16, values from 0 to 524280 (65535 × 8) can be specified when the size specifier is .D. The value divided by 8 will be stored in the instruction code.

(1) DMOV.size src, dest

b7	b0 b7	b	0 b7	t	0 b7	b0
1 1 1 1 1 1	0 1 0	1 1 0 1 1	1 1 0 0	0 0 rs[3:0]	rd[3:0]	0 0 1 1
rs[3:0]	src		rd[3	3:0]	dest	
rs[3:0] 0000b to 1111b	src Rs	R0(SP) to R15		3:0] 00b to 1111b	dest DRHd	DRH0 to DRH15

(2) DMOV.size src, dest



rs[3:0]	src		rd[3:0]	dest	_
0000b to 1111b	Rs	R0(SP) to R15	0000b to 1111b	DRHd	DRH0 to DRH15



(3) DMOV.size src, dest



dsp:16[Rd]

10b



(8) DMOV.size src, dest





DMUL

DMUL

Code Size



rs[3:0]/rs2[3:0]/rd[3:0]	src/src2/dest	
0000b to 1111b	DRs/DRs2/DRd	DR0 to DR15

DNEG

DNEG

Code Size

Syntax						de	st					de	st			Co	de	Size	e (Byte)				
DNEG	src, dest			DRd					DRd				4										
b7					b0	b7							b0	b7				b0	b7				b0
0 1 1	1 1	0	1	1	0	1	0	0	1	0	0	0	0	rs[3:0]	1	1	0	0	rd[3:0]	0	0	1	0

rs[3:0]/rd[3:0]	src/dest	
0000b to 1111b	DRs/DRd	DR0 to DR15



DPOPM

DPOPM

Code Size

0010b

0011b

				Operand	ł		Code Size
Syntax	F	ormat	Processing Size	dest	de	est2	(Byte)
DPOPM.size dest-dest	t2 (1)	D	DRd	DI	Rd2	3
	(2)	L	DCRd	D	CRd2	3
(1) DPOPM.size d	est-dest2						
b7	b0 b7		b0 b7		b0		
0 1 1 1 0 1 0	0 1 1 0	1 1	1 0 0 0	rd[3:0]	nm[3:0]		
rs[3:0]	dest			nm[3:0]		num(dest2 -	- dest)
0000b to 1111b	DRd	DR0	to DR15	0000b to	1111b	d2 – d* ¹	
							er of registers between DRd and DRd2, minus
(2) DPOPM.size d	est-dest2						
b7	b0 b7		b0 b7		b0		
0 1 1 1 0 1	0 1 1 0	1 0	1 0 0 0	rd[3:0]	nm[3:0]]	
	•						
rs[3:0]	dest			nm[3:0]		num(dest2 -	– dest)
0000b	DCRd	DCR	0/DPSW	0000b to		d2 – d* ¹	
0001b		DCR	1/DCMR	Note: 1.	d2 – d indicate	es the numbe	er of registers between

DCR2/DECNT

DCR3/DEPC

te: 1. d2 – d indicates the number of registers between DCRd and DCRd2, including DCRd and DCRd2, minus 1.



DPUSHM

DPUSHM

Code Size

0011b

				Operan	d		Code Size
Syntax		Format	Processing Siz	dest	de	est2	(Byte)
DPUSHM.size src-src2	2	(1)	D	DRs	DI	Rs2	3
		(2)	L	DCRs	D	CRs2	3
(1) DPUSHM.size	src-sro	:2					
b7	b0 b7		b0 b	7	b0		
0 1 1 1 0 1 () 1 1	0 1 1		rs[3:0]	nm[3:0]	1	
						3	
rs[3:0]	src			nm[3:0]		num(src2 – src	c)
0000b to 1111b	DRs	DR0	to DR15	0000b to) 1111b	s2 – s* ¹	,
				Note: 1.			of registers between s and DRs2, minus
(2) DPUSHM.size	src-sro	:2					
b7	b0 b7		b0 b	7	. b0	_	
0 1 1 1 0 1 0	0 1 1	0 1 0	0 0 0 0	rs[3:0]	nm[3:0]		
rs[3:0]	src			nm[3:0]		num(src2 – src	c)
0000b	DCRs	DCR	R0/DPSW	0000b to	0011b	s2 – s* ¹	
0001b	1	DCR	R1/DCMR	Note: 1.			of registers between
0010b]	DCR	2/DECNT		DCRs and DC	CRs2, including	DCRs and DCRs2,

DCR3/DEPC

minus 1.



DROUND

DROUND

Code Size



DSQRT	
DJURI	

DSQRT

Code Size

DSQRT src, dest DRs DRd 4	Syntax		src	dest	Code Size (Byte)
	DSQRT	src, dest	DRs	DRd	4

b7	b0 b7	b0 b7	b0 b7	b0
0 1 1 1 0 1	1 0 1 0 0 1	0 0 0 0 rs[3:0]	1 1 0 1 rd[3:0]	0 0 0 0

rs[3:0]/rd[3:0]	src/dest				
0000b to 1111b	DRs/DRd	DR0 to DR15			

DSUB

DSUB

Code Size

Synta	x						sro	;			sro	:2			dest		Co	de	Siz	e (Byte)		
DSUE	3 src	, sro	c2,	des	t		DR	ls			DF	ls2			DRd		4					
b7						b0	b7							b0	b7				b0	b7		b0
0 1	1	1	0	1	1	0	1	0	0	1	0	0	0	0	rs2[3:0]	0	0	0	1	rd[3:0]	rs[3:0]	
<u></u>																						

rs[3:0]/rs2[3:0]/rd[3:0]	src/src2/dest				
0000b to 1111b	DRs/DRs2/DRd	DR0 to DR15			



DTOF

Code Size



rs[3:0]/rd[3:0]	src/dest				
0000b to 1111b	DRs/DRd	DR0 to DR15			

DTOI

Code Size

Syntax	(src	dest	Code Size (Byte)
DTOI	src, dest	DRs	DRd	4

b7	b0 b7	b0 b7	b0 b7	b0
0 1 1 1 0 1 1		0 0 0 0 rs[3:0]	1 1 0 1 rd[3:0]	1 0 0 0

rs[3:0]/rd[3:0]	src/dest	
0000b to 1111b	DRs/DRd	DR0 to DR15

DTOU

DTOU

Code Size



rs[3:0]/rd[3:0]	src/dest	
0000b to 1111b	DRs/DRd	DR0 to DR15

DTOF

DTO



FTOD

Code Size

FTOD src, dest Rs DRd 4 b7 b0 b7 b0 b7 b0 b7 b0	b7 b0 b7 b0 b7 b0 b7 b0 b7 b0 1 1 1 1 1 1 1 1 1 1 0 0 0 rs[3:0] rd[3:0] 1 0 1 0	Syntax	src		dest	Code	Size (Byte)	
b7 b0 b7 b0 b7 b0 b7 b0	1 1 1 1 1 1 0 1 0 1 1 1 1 0 1 1 1 0 1 0	FTOD src, dest	Rs		DRd	4		
		b7	b0 b7		b0 b7		b0 b7	b0
1 1 1 1 1 1 1 0 1 0 1 1 1 0 1 1 1 0 1 0		1 1 1 1 1	1 0 1 0 1	1 1 0 1	1 1 1	0 0 0 rs[3:0]	rd[3:0]	1 0 1 0
rs[3:0] src rd[3:0] dest		0000b to 1111b	Rs	R0(SP) to R1	5	0000b to 1111b	DRd	DR0 to DR15

ITOD

ITOD

Code Size

Syntax	x						sro	;					de	st					Code Siz	e (Byte)				
ITOD	sr	c, d	est				Rs						DR	d					4					
b7						b0	b7							b0	b7				b0	b7				b0
1 1	1	1	1	1	0	1	0	1	1	1	0	1	1	1	1	0	0	0	rs[3:0]	rd[3:0]	1	0	0	1

rs[3:0]	src		rd[3:0]	dest	
0000b to 1111b	Rs	R0(SP) to R15	0000b to 1111b	DRd	DR0 to DR15

FTOD

MVFDC

Code Size



rs[3:0]	src	
0000b	DCRs	DCR0/DPSW
0001b		DCR1/DCMR
0010b		DCR2/DECNT
0011b		DCR3/DEPC

0000b to 1111b	Rd	R0(SP) to R15

MVFDR

MVFDR

Code Size

Syntax	Code Size (Byte)
MVFDR	3

b7							b0	b7							b0	b7							b0
0	1	1	1	0	1	0	1	1	0	0	1	0	0	0	0	0	0	0	1	1	0	1	1



MVFDC

MVTDC

Code Size

Syntax						src	;					de	st					Code Siz	e (Byte)				
MVTDC	src,	des	st			Rs						DC	Rd					4					
b7				I	b0	b7							b0	b7				b0	b7				b0
1 1 1	1	1	1	0	1	0	1	1	1	0	1	1	1	1	0	0	0	rs[3:0]	rd[3:0]	0	1	0	0
rs[3:0]				sr	с										r	d[3:0)]		dest				
0000b to	1111b			R	s			R)(SF) to	0 R1	5			0	000	b		DCRd	DC	R0/[DPS	W
				•				•							0	001	b			DC	R1/[DCN	1R
																				_			

0010b

0011b

UTOD

UTOD

DCR2/DECNT

DCR3/DEPC

Code Size

Syntax	src	dest	Code Size (Byte)	
UTOD src, dest	Rs	DRd	4	_
b7	b0 b7	b0 b7	b0 b7	b0
1 1 1 1 1 1	0 1 0 1	1 1 0 1 1 1 1 0	0 0 rs[3:0] rd[3:0] 1 1 0 1
rs[3:0]	src	r	d[3:0] dest	
0000b to 1111b	Rs	R0(SP) to R15 0	000b to 1111b DRd	DR0 to DR15

MVTDC

5. EXCEPTIONS

5.1 Types of Exception

During the execution of a program by the CPU, the occurrence of certain events may necessitate suspending execution of the main flow of the program and starting the execution of another flow. Such events are called exceptions.

Figure 5.1 shows the types of exception.

The occurrence of an exception causes the processor mode to switch to supervisor mode.



Figure 5.1 Types of Exception



5.1.1 Undefined Instruction Exception

An undefined instruction exception occurs when execution of an undefined instruction (an instruction not implemented) is detected.

5.1.2 Privileged Instruction Exception

A privileged instruction exception occurs when execution of a privileged instruction is detected while operation is in user mode. Privileged instructions can only be executed in supervisor mode.

5.1.3 Access Exception

When it detects an error in memory access, the CPU generates an access exception. Detection of memory protection errors for memory protection units generates exceptions of two types: instruction-access exceptions and operand-access exceptions.

5.1.4 Address Exceptions

Address exceptions are generated in response to 64-bit operand access to addresses that are not multiples of four.

5.1.5 Single-Precision Floating-Point Exceptions

Single-precision floating-point exceptions are generated when any of the five exceptions specified in the IEEE754 standard, namely overflow, underflow, inexact, division-by-zero, or invalid operation, or an attempts to use processing that is not implemented, is detected upon execution of a single-precision floating-point operation instruction. Exception handling by the CPU only proceeds when any among the EX, EU, EZ, EO, or EV bits in the FPSW, which corresponding to the five types of exception, is set to 1.

5.1.6 Reset

A reset through input of the reset signal to the CPU causes the exception handling. This has the highest priority of any exception and is always accepted.

5.1.7 Non-Maskable Interrupt

The non-maskable interrupt is generated by input of the non-maskable interrupt signal to the CPU and is only used when the occurrence of a fatal fault has been detected in the system. Never end the exception handling routine for the non-maskable interrupt with an attempt to return to the program that was being executed at the time of interrupt generation.

5.1.8 Interrupts

Interrupts are generated by the input of interrupt signals to the CPU. The interrupt with the highest priority can be selected for handling as a fast interrupt. In the case of the fast interrupt, hardware pre-processing and hardware post-processing are handled fast. The priority level of the fast interrupt is fifteen (the highest). The exception processing of interrupts is masked when the I bit in PSW is 0.

5.1.9 Unconditional Trap

An unconditional trap is generated when the INT or BRK instruction is executed.



5.2 Exception Handling Procedure

For exception handling, part of the processing is handled automatically by hardware and part is handled by a program (the exception handling routine) that has been written by the user. Figure 5.2 shows the handling procedure when an exception other than a reset is accepted.



Figure 5.2 Outline of the Exception Handling Procedure

When an exception is accepted, hardware processing by the CPU is followed by vector table access to acquire the address of the branch destination. A vector address is allocated to each exception. The branch destination address of the exception handling routine for the given exception is written to each vector address.

Hardware pre-processing by the CPU handles saving of the contents of the program counter (PC) and processor status word (PSW). In the case of the fast interrupt, the contents are saved in the backup PC (BPC) and the backup PSW (BPSW), respectively. In the case of other exceptions, the contents are preserved in the stack. General purpose registers and control registers other than the PC and PSW that are to be used within the exception handling routine must be

preserved by user program code at the start of the exception handling routine.

At the end of exception handling routine, after the restoration of registers saved by the user, the RTE instruction is executed to return from the exception handling routine to the original program. For return from the fast interrupt, the RTFI instruction is used instead. In the case of the non-maskable interrupt, end the program or reset the system without returning to the original program.

Hardware post-processing by the CPU handles restoration of the pre-exception contents of the PC and PSW. In the case of the fast interrupt, the contents of the BPC and BPSW are restored to the PC and PSW, respectively. In the case of other exceptions, the contents are restored from the stack to the PC and PSW.

The stack or the save register bank can be used to save and restore the general-purpose and other registers at the start and end of an exception handling routine.

- (1) Saving to and restoring from the save register bank is executed by using the SAVE and RSTR instructions if a corresponding product incorporates save register banks.
- (2) When a corresponding product does not incorporate save register banks or when a product with save register banks saves or restores a register that is not intended for saving or restoring with the SAVE or RSTR instruction, use the PUSH or POP instruction for saving to and restoring from the stack.

Using the save register bank is usually faster than using the stack, except when the number of registers that require saving and restoring in transitions to and from an exception-handling routine is extremely small.



5.3 Acceptance of Exceptions

When an exception occurs, the CPU suspends the execution of the program and processing branches to the start of the exception handling routine.

5.3.1 Timing of Acceptance and Saved PC Value

Table 5.1 lists the timing of acceptance and program counter (PC) value to be saved for each type of exception event.

Table 5.1 Timing of Acceptance and Saved PC Value

Exception		Type of Handling	Timing of Acceptance	Value Saved in the BPC/ on the Stack
Undefined	instruction exception	Instruction canceling type	During instruction execution	PC value of the instruction that generated the exception
Privileged	instruction exception	Instruction canceling type	During instruction execution	PC value of the instruction that generated the exception
Access ex	ception	Instruction canceling type	During instruction execution	PC value of the instruction that generated the exception
Address ex	kception	Instruction canceling type	During instruction execution	PC value of the instruction that generated the exception
Single-pree exceptions	cision floating-point	Instruction canceling type	During instruction execution	PC value of the instruction that generated the exception
Reset		Program abandonment type	Any machine cycle	None
Non- maskable interrupt	During execution of the RMPA, SCMPU, SMOVB, SMOVF, SMOVU, SSTR, SUNTIL, and SWHILE instructions	Instruction suspending type	During instruction execution	PC value of the instruction being executed
	Other than the above	Instruction completion type	At the next break between instructions	PC value of the next instruction
Interrupts	During execution of the RMPA, SCMPU, SMOVB, SMOVF, SMOVU, SSTR, SUNTIL, and SWHILE instructions	Instruction suspending type	During instruction execution	PC value of the instruction being executed
	Other than the above	Instruction completion type	At the next break between instructions	PC value of the next instruction
Unconditio	nal trap	Instruction completion type	At the next break between instructions	PC value of the next instruction



5.3.2 Vector and Site for Preserving the PC and PSW

The vector for each type of exception and the site for preserving the contents of the program counter (PC) and processor status word (PSW) are listed in Table 5.2.

Table 5.2 Vector and Site for Preserving the PC and PSW

Exception		Vector	Site for Preserving the PC and PSW
Undefined in	struction exception	Exception vector table	Stack
Privileged ins	struction exception	Exception vector table	Stack
Access exce	ption	Exception vector table	Stack
Address exce	eption	Exception vector table	Stack
Single-precis	ion floating-point exceptions	Exception vector table	Stack
Reset		Exception vector table	Nowhere
Non-maskab	le interrupt	Exception vector table	Stack
Interrupts Fast interrupt		FINTV	BPC and BPSW
	Other than the above	Interrupt vector table	Stack
Unconditiona	ll trap	Interrupt vector table	Stack



5.4 Hardware Processing for Accepting and Returning from Exceptions

This section describes the hardware processing for accepting and returning from an exception other than a reset.

- (1) Hardware pre-processing for accepting an exception
- (a) Preserving the PSW

(For the fast interrupt)

 $PSW \rightarrow BPSW$

(For other exceptions)

 $PSW \rightarrow Stack$

- Note: The FPSW is not saved by the hardware preprocessing. If floating-point operation instructions are to be used within an exception handling routine, save the FPSW on the stack from within the exception handling routine.
- (b) Updating of the PM, U, and I bits in the PSW
 - I: Cleared to 0

U: Cleared to 0

PM: Cleared to 0

(c) Preserving the PC

(For the fast interrupt) PC \rightarrow BPC (For other exceptions) PC \rightarrow Stack

(d) Set the branch-destination address of the exception handling routine in the PC

Processing is shifted to the exception handling routine by acquiring the vector corresponding to the exception and branching accordingly.

- (2) Hardware post-processing for executing RTE and RTFI instructions
 - (a) Restoring the PSW

(For the fast interrupt) BPSW \rightarrow PSW (For other exceptions) Stack \rightarrow PSW

(b) Restoring the PC
 (For the fast interrupt)
 BPC → PC

(For other exceptions) Stack \rightarrow PC

(c) Clearing the LI flag



5.5 Hardware Pre-processing

The sequences of hardware pre-processing from reception of each exception request to execution of the associated exception handling routine are explained below.

5.5.1 Undefined Instruction Exception

- (1) The value of the processor status word (PSW) is saved on the stack (ISP).
- (2) The processor mode select bit (PM), the stack pointer select bit (U), and the interrupt enable bit (I) in the PSW are cleared to 0.
- (3) The value of the program counter (PC) is saved on the stack (ISP).
- (4) The vector is fetched from the value of EXTB + address 0000 005Ch.
- (5) The PC is set to the fetched address and processing branches to the start of the exception handling routine.

5.5.2 Privileged Instruction Exception

- (1) The value of the processor status word (PSW) is saved on the stack (ISP).
- (2) The processor mode select bit (PM), the stack pointer select bit (U), and the interrupt enable bit (I) in the PSW are cleared to 0.
- (3) The value of the program counter (PC) is saved on the stack (ISP).
- (4) The vector is fetched from the value of EXTB + address 0000 0050h.
- (5) The PC is set to the fetched address and processing branches to the start of the exception handling routine.

5.5.3 Access Exception

- (1) The value of the processor status word (PSW) is saved on the stack (ISP).
- (2) The processor mode select bit (PM), the stack pointer select bit (U), and the interrupt enable bit (I) in the PSW are cleared to 0.
- (3) The value of the program counter (PC) is saved on the stack (ISP).
- (4) The vector is fetched from the value of EXTB + address 0000 0054h.
- (5) The PC is set to the fetched address and processing branches to the start of the exception handling routine.

5.5.4 Address Exceptions

- (1) The value of the processor status word (PSW) is saved on the stack (ISP).
- (2) The processor mode select bit (PM), the stack pointer select bit (U), and the interrupt enable bit (I) in the PSW are cleared to 0.
- (3) The value of the program counter (PC) is saved on the stack (ISP).
- (4) The vector is fetched from the value of EXTB + address 0000 0060h.
- (5) The PC is set to the fetched address and processing branches to the start of the exception handling routine.

5.5.5 Single-Precision Floating-Point Exceptions

- (1) The value of the processor status word (PSW) is saved on the stack (ISP).
- (2) The processor mode select bit (PM), the stack pointer select bit (U), and the interrupt enable bit (I) in the PSW are cleared to 0.
- (3) The value of the program counter (PC) is saved on the stack (ISP).
- (4) The vector is fetched from the value of EXTB + address 0000 0064h.
- (5) The PC is set to the fetched address and processing branches to the start of the exception handling routine.

5.5.6 Reset

- (1) The control registers are initialized.
- (2) The address of the processing routine is fetched from the vector address, FFFFFFCh.
- (3) The PC is set to the fetched address.

5.5.7 Non-Maskable Interrupt

- (1) The value of the processor status word (PSW) is saved on the stack (ISP).
- (2) The processor mode select bit (PM), the stack pointer select bit (U), and the interrupt enable bit (I) in the PSW are cleared to 0.
- (3) If the interrupt was generated during the execution of an RMPA, SCMPU, SMOVB, SMOVF, SMOVU, SSTR, SUNTIL, or SWHILE instruction, the value of the program counter (PC) for that instruction is saved on the stack (ISP). For other instructions, the PC value of the next instruction is saved.
- (4) The processor interrupt priority level bits (IPL[3:0]) in the PSW are set to Fh.
- (5) The vector is fetched from the value of EXTB + address 0000 0078h.
- (6) The PC is set to the fetched address and processing branches to the start of the exception handling routine.

5.5.8 Interrupts

- (1) The value of the processor status word (PSW) is saved on the stack (ISP) or, for the fast interrupt, in the backup PSW (BPSW).
- (2) The processor mode select bit (PM), the stack pointer select bit (U), and the interrupt enable bit (I) in the PSW are cleared to 0.
- (3) If the interrupt was generated during the execution of an RMPA, SCMPU, SMOVB, SMOVF, SMOVU, SSTR, SUNTIL, or SWHILE instruction, the value of the program counter (PC) for that instruction is saved on the stack (ISP). For other instructions, the PC value of the next instruction is saved. Saving of the PC is in the backup PC (BPC) for fast interrupts and on the stack for other interrupts.
- (4) The processor interrupt priority level bits (IPL[3:0]) in the PSW indicate the interrupt priority level of the interrupt.
- (5) The vector for an interrupt source other than the fast interrupt is fetched from the interrupt vector table. For the fast interrupt, the address is fetched from the fast interrupt vector register (FINTV).
- (6) The PC is set to the fetched address and processing branches to the start of the exception handling routine.

5.5.9 Unconditional Trap

- (1) The value of the processor status word (PSW) is saved on the stack (ISP).
- (2) The processor mode select bit (PM), the stack pointer select bit (U), and the interrupt enable bit (I) in the PSW are cleared to 0.
- (3) The value of the program counter (PC) is saved on the stack (ISP).
- (4) For the INT instruction, the value at the vector corresponding to the INT instruction number is fetched from the interrupt vector table.

For the BRK instruction, the value at the vector from the start address is fetched from the interrupt vector table.

(5) The PC is set to the fetched address and processing branches to the start of the exception handling routine.



5.6 Return from Exception Handling Routines

Executing the instructions listed in Table 5.3 at the end of the corresponding exception handling routines restores the values of the program counter (PC) and processor status word (PSW) that were saved on the stack or in the backup PC (BPC) or the backup PSW (BPSW) by the hardware preprocessing.

Table 5.3 Return from Exception Handling Routines

Exception		Instruction for Return
Undefined instruction exception		RTE
Privileged instruction exception		RTE
Access exception		RTE
Address exception		RTE
Single-precision floating-point exceptions*		RTE
Reset		Return is impossible
Non-maskable interrupt		Return is disabled
Interrupts	Fast interrupt	RTFI
	Other than the above	RTE
Unconditional trap		RTE

5.7 Order of Priority for Exceptions

The order of priority for exceptions is given in Table 5.4. When multiple exceptions are generated at the same time, the exception with the highest priority is accepted first.

Table 5.4 Order of Priority for Exceptions

Order of Pri	ority	Exception
High	1	Reset
	2	Non-maskable interrupt
	3	Interrupts
	4	Instruction access exception
	5	Undefined instruction exception
		Privileged instruction exception
	6	Unconditional trap
	7	Address exception
	8	Operand access exception
Low	9	Single-precision floating-point exceptions



5.8 Exception Generated in Coprocessor

This section describes exceptions generated in the coprocessor and handling of them.

5.8.1 Double-Precision Floating-Point Exceptions

Double-precision floating-point exceptions are generated when any of the five exceptions specified in the IEEE 754 standard, namely overflow, underflow, inexact, division-by-zero, or invalid operation, or an attempt to use processing that is not implemented, is detected upon execution of a double-precision floating-point operation instruction. When a double-precision floating-point exception has been generated, the exception proceeds as the sending of an interrupt request to the interrupt controller without exception handling by the CPU. For the five exceptions, an interrupt request only proceeds when the given bit among the DEX, DEU, DEZ, DEO, or DEV bits in the DPSW is 1. For the vector numbers allocated to the interrupt controller, refer to the hardware manuals for the respective products.



Index

Numerics

0 flush bit of denormalized number (DDN bit)	42
0 flush bit of denormalized number (DN bit)	25

Α

access exception 38	0
accumulator (ACC) 2	6
accumulator direct 5-	4
address exception	0

В

С

C flag (carry flag)	21
carry flag (C flag)	21
CE flag (unimplemented processing cause flag)	24
CO flag (overflow cause flag)	24
control register direct	53
control registers	18
CU flag (underflow cause flag)	24
CV flag (invalid operation cause flag)	24
CX flag (inexact cause flag)	24
CZ flag (division-by-zero cause flag)	24

D

DCE flag (unimplemented processing cause flag)		
DCMR (double-precision floating-point comparison result		
register)	42	
DCO flag (overflow cause flag)	41	
DCU flag (underflow cause flag)	41	
DCV flag (invalid operation cause flag)	41	
DCX flag (inexact cause flag)	41	
DCZ flag (division-by-zero cause flag)	41	
DDN bit (0 flush bit of denormalized number)	42	
DECNT (double-precision floating-point exception handling		
control register)	43	
DEO bit (overflow exception enable bit)	42	
DEPC (double-precision floating-point exception program		
counter)	43	

DEU bit (underflow exception enable bit)	42
DEV bit (invalid operation exception enable bit)	42
DEX bit (inexact exception enable bit)	42
DEZ bit (division-by-zero exception enable bit)	42
DFO flag (overflow flag)	42
DFS flag (double-precision floating-point error summary	
flag)	42
DFU flag (underflow flag)	42
DFV flag (invalid operation flag)	42
DFX flag (inexact flag)	42
DFZ flag (division-by-zero flag)	42
division-by-zero cause flag (CZ flag)	24
division-by-zero cause flag (DCZ flag)	41
division-by-zero exception enable bit (DEZ bit)	42
division-by-zero exception enable bit (EZ bit)	25
division-by-zero flag (DFZ flag)	42
division-by-zero flag (FZ flag)	25
DN bit (0 flush bit of denormalized number)	25
louble-precision floating-point	47
double-precision floating-point compare instruction result	
flag (RES flag)	42
double-precision floating-point comparison result register	12
(DCMR)	42
double-precision floating-point control register direct	55 20
double-precision floating-point coprocessor	38
double-precision floating-point data register direct	55
(DFS flag)	42
double-precision floating-point exception handling control	
register (DECNT)	43
louble-precision floating-point exception information	
preservation mode bit (EHM bit)	43
double-precision floating-point exception information	
preservation status bit (EHS bit)	43
double-precision floating-point exception program counter (DEPC)	43
double-precision floating-point exceptions	
double-precision floating-point exceptions	202
(DRM[1:0] bits)	41
double-precision floating-point status word (DPSW)	
DPSW (double-precision floating-point status word)	
DRM[1:0] bits (double-precision floating-point	
rounding-mode setting bits)	41

Ε

EHM bit (double-precision floating-point exception	
information preservation mode bit)	43
EHS bit (double-precision floating-point exception	
information preservation status bit)	43
EO bit (overflow exception enable bit)	25



EU bit (underflow exception enable bit)	25
EV bit (invalid operation exception enable bit)	25
EX bit (inexact exception enable bit)	25
exception vector table	34
exception vector table register (EXTB)	25
EXTB (exception vector table register)	25
EZ bit (division-by-zero exception enable bit)	25

F

fast interrupt vector register (FINTV)	22
FINTV (fast interrupt vector register)	22
FO flag (overflow flag)	25
FPSW (single-precision floating-point status word)	23
FS flag (single-precision floating-point error summary flag).	25
FU flag (underflow flag)	25
FV flag (invalid operation flag)	25
FX flag (inexact flag)	25
FZ flag (division-by-zero flag)	25

G

general-purpose registers	(R0 (SP) to R15)	18
---------------------------	------------------	----

I

I bit (interrupt enable bit)	21
immediate	51
indexed register indirect	. 53
inexact cause flag (CX flag)	. 24
inexact cause flag (DCX flag)	. 41
inexact exception enable bit (DEX bit)	. 42
inexact exception enable bit (EX bit)	
inexact flag (DFX flag)	. 42
inexact flag (FX flag)	. 25
INTB (interrupt table register)	. 19
integer	. 31
interrupt enable bit (I bit)	. 21
interrupt stack pointer (ISP)	. 19
interrupt table register (INTB)	. 19
interrupt vector table	. 35
interrupts	380
invalid operation cause flag (CV flag)	. 24
invalid operation cause flag (DCV flag)	. 41
invalid operation exception enable bit (DEV bit)	. 42
invalid operation exception enable bit (EV bit)	. 25
invalid operation flag (DFV flag)	. 42
invalid operation flag (FV flag)	. 25
IPL[3:0] bits (processor interrupt priority level)	. 21
ISP (interrupt stack pointer)	. 19

Ν

NaN (Not a Number)	29
non-maskable interrupt	380

0

O flag (overflow flag)	21
order of priority for exceptions	388
overflow cause flag (CO flag)	24
overflow cause flag (DCO flag)	41
overflow exception enable bit (DEO bit)	42
overflow exception enable bit (EO bit)	25
overflow flag (DFO flag)	42
overflow flag (FO flag)	25
overflow flag (O flag)	

Ρ

PC (program counter) 19
PM bit (processor mode select bit) 21
post-increment register indirect 53
pre-decrement register indirect 53
privileged instruction
privileged instruction exception
processor interrupt priority level (IPL[3:0] bits) 21
processor mode 30
processor mode select bit (PM bit) 21
processor status word (PSW) 20
program counter (PC) 19
program counter relative 54
PSW (processor status word)
PSW direct

Q

QNaN (Quiet NaN)	29

R

R0 (SP) to R15 (general-purpose registers) 1	8
register (n) 6	8
register bank save function	7
register direct	2
register indirect	2
register relative	2
register num (Rn)	8
RES flag (double-precision floating-point compare	
instruction result flag) 4	2
reset	0



setting bits) 24
Rounding to the nearest value 24, 41
Rounding towards $-\infty$ 24, 41
Rounding towards $+\infty$ 24, 41
Rounding towards 0 24, 41

S

U

U bit (stack pointer select bit)	. 21
unconditional trap	380
undefined instruction exception	380
underflow cause flag (CU flag)	. 24
underflow cause flag (DCU flag)	. 41
underflow exception enable bit (DEU bit)	. 42
underflow exception enable bit (EU bit)	. 25
underflow flag (DFU flag)	. 42
underflow flag (FU flag)	. 25
unimplemented processing cause flag (CE flag)	. 24
unimplemented processing cause flag (DCE flag)	. 41
user mode	. 30
user stack pointer (USP)	. 19
USP (user stack pointer)	. 19

V

vector table 34

Ζ

Z flag (zero flag)	21
zero flag (Z flag)	21

REVISION HISTORY RX Family RXv3 Instruction Set Architecture Software

		Description		
Rev.	Date	Page	Summary	
1.00	Nov 20, 2018	_	First edition issued	



RX Family RXv3 Instruction Set Architecture User's Manual: Software

Publication Date: Rev.1.00 Nov 20, 2018

Published by: Renesas Electronics Corporation



Renesas Electronics Corporation

SALES OFFICES

Refer to "http://www.renesas.com/" for the latest and detailed information.

http://www.renesas.com

Reness Electronics Corporation TOYOSU FORESIA 3::2:4:1 TOYOSU FORESIA 3::2:4:1 Te: +1:408-432:4988, Fax: +1:408-434:5351 Reness Electronics Canada Limited 9:251 Yongs Erites, Suite BSOP Richmond Hill, Ontario Canada L4C 9T3 Tei: +1:905:237:2004 Reness Electronics Canada Limited 9:251 Yongs Erites, Suite BSOP Richmond Hill, Ontario Canada L4C 9T3 Tei: +1:905:237:2004 Reness Electronics Canada Limited Dukes Meadow, Milboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tei: +4:905:237:2004 Reness Electronics Europe Limited Dukes Meadow, Milboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tei: +4:9211-6503-0, Fax: +49:211-6503-1327 Reness Electronics Carone Germany Tei: +49:2351-155, Fax: +49:211-6503-1327 Reness Electronics (Shanghai) Co., Ltd. Room 1709 Quantum Plaza, No.27 ZhichunLu, Haidian District, Beijing, 100191 P. R. China Tei: +80-10:2357-1657 Reness Electronics (Shanghai) Co., Ltd. Noti 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, 200333 P. R. China Tei: +80-62:12226-0888, Fax: +40-62:12226-0999 Reness Electronics Taiwan Co., Ltd. Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, 200333 P. R. China Tei: +80-62:155-6688, Fax: +40-62:13:2286-0990 Reness Electronics Taiwan Co., Ltd. Unit 101.101, Tower S, 555 Langao Road, Putuo District, Shanghai, 200333 P. R. China Tei: +80-62:155-6688, Fax: +40-62:13:2286-0990 Reness Electronics Mang Road, Taiei 10543, Taiwan Tei: +80-62:155-6688, Fax: +40-62:13:3000 Reness Electronics Mang Road, Taiei 10543, Taiwan Tei: +80-62:155-9608, Fax: +40-62:15:3000 Reness Electronics Mang Road, Taiei 10543, Taiwan Tei: +03-79:50500, Fax: +40-62:13:3000 Reness Electronics Mang Road, Taiei 10543, Taiwan Tei: +03-79:505390, Fax: +40-62:13:3000 Reness Electronics Malaysia Sth.Bhd. Unit 120, Flock B, Manara Amcour, Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tei: +02-3755-3930, Fax: +40-62:13:3000 Reness Electronics Mala PV. Ltd. RX Family RXv3 Instruction Set Architecture

