# RX Family RXv3 Instruction Set Architecture 

User's Manual: Software

## RENESAS 32-Bit MCU RX Family

[^0]
## Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.
Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.
6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

## How to Use This Manual

This manual is designed to provide users with an understanding of $R X v 3$ instruction set architecture ( $R X v 3$ ). The manual contains detailed descriptions of CPU features and instruction sets. The manual is intended for users who are designing application systems using this CPU. Target users are expected to understand the fundamentals of microcomputers.

## Notation in This Manual

The following is a list of the elements of the notation used in this manual.

| Classification | Notation | Meaning |
| :---: | :---: | :---: |
| Symbols | IMM | Immediate value |
|  | SIMM | Immediate value for sign extension according to the processing size |
|  | UIMM | Immediate value for zero extension according to the processing size |
|  | src, src2 | Source of an instruction operand |
|  | dest | Destination of an instruction operand |
|  | dsp | Displacement of relative addressing |
|  | pcdsp | Displacement of relative addressing of the program counter |
|  | [ ] | Represents indirect addressing |
|  | Rn | General-purpose register. R0 to R15 are specifiable unless stated otherwise. |
|  | Rs | General-purpose register as a source. R0 to R15 are specifiable unless stated otherwise. |
|  | Rs2 | In the instructions where two general-purpose registers can be specified for operand, the first general-purpose register specified as a source is described as Rs and the second general-purpose register specified as a source is described as Rs2. |
|  | Rd | General-purpose register as a destination. R0 to R15 are specifiable unless stated otherwise. |
|  | Rd2 | In the instructions where two general-purpose registers can be specified for operand, the first general-purpose register specified as a destination is described as Rd and the second general-purpose register specified as a destination is described as Rd2. |
|  | Rb | General-purpose register specified as a base register. R0 to R15 are specifiable unless stated otherwise. |
|  | Ri | General-purpose register as an index register. R0 to R15 are specifiable unless stated otherwise. |
|  | Rx | Represents a control register. The PC, ISP, USP, INTB, EXTB, PSW, BPC, BPSW, FINTV, and FPSW are selectable, although the PC is only selectable as the src operand of MVFC and PUSHC instructions. |
|  | flag | Represents a bit ( U or I) or flag ( $\mathrm{O}, \mathrm{S}, \mathrm{Z}$, or C) in the PSW. |
|  | Adest | Accumulator as a destination. A0 and A 1 are specifiable. |
|  | Asrc | Accumulator as a source. A0 and A1 are specifiable. |
|  | tmp, tmp0, tmp1, tmp2, tmp3 etc. | Temporary registers |
|  | slsb, dlsb, width | Indicates bit-field information for the bit-field transfer instructions. |
|  | DRs, DRs2 | Represent double-precision floating-point data registers (as sources). DR0 to DR15 are specifiable. |
|  | DRLs | Represents the lower 32 bits in double-precision floating-point data registers (as sources). DRL0 to DRL15 are specifiable. |
|  | DRHs | Represents the upper 32 bits in double-precision floating-point data registers (as sources). DRH0 to DRH15 are specifiable. |
|  | DRd, DRd2 | Represent double-precision floating-point data registers (as destinations). DR0 to DR15 are specifiable. |
|  | DRLd | Represents the lower 32 bits in double-precision floating-point data registers (as destinations). DRL0 to DRL15 are specifiable. |
|  | DRHd | Represents the upper 32 bits in double-precision floating-point data registers (as destinations). DRH0 to DRH15 are specifiable. |


| Classification | Notation | Meaning |
| :---: | :---: | :---: |
| Symbols | DCRs, DCRs2 | Represent double-precision floating-point control registers (as sources). DPSW, DCMR, DECNT, and DEPC are specifiable. |
|  | DCRd, DCRd2 | Represent double-precision floating-point control registers (as destinations). DPSW, DCMR, DECNT, and DEPC are specifiable. |
| Values | 000b | Binary number |
|  | 0000h | Hexadecimal number |
| Bit length | \#IMM:8 etc. | Represents the effective bit length for the operand symbol. |
|  | :1 | Indicates an effective length of one bit. |
|  | :2 | Indicates an effective length of two bits. |
|  | :3 | Indicates an effective length of three bits. |
|  | :4 | Indicates an effective length of four bits. |
|  | :5 | Indicates an effective length of five bits. |
|  | :8 | Indicates an effective length of eight bits. |
|  | :16 | Indicates an effective length of 16 bits. |
|  | :24 | Indicates an effective length of 24 bits. |
|  | :32 | Indicates an effective length of 32 bits. |
| Size specifiers | MOV.W etc. | Indicates the size that an instruction handles. |
|  | . ${ }^{\text {a }}$ | Byte (8 bits) is specified. |
|  | W | Word (16 bits) is specified. |
|  | . L | Longword ( 32 bits ) is specified. |
|  | . D | Double-longword (64 bits) is specified. |
| Branch distance specifiers | BRA.A etc. | Indicates the length of the valid bits to represent the distance to the branch relative destination. |
|  | . S | 3-bit PC forward relative is specified. The range of valid values is 3 to 10. |
|  | . ${ }^{\text {B }}$ | 8 -bit PC relative is specified. The range of valid values is -128 to 127. |
|  | . W | 16-bit PC relative is specified. The range of valid values is -32768 to 32767. |
|  | . ${ }^{\text {A }}$ | 24-bit PC relative is specified. The range of valid values is -8388608 to 8388607. |
|  | . L | 32-bit PC relative is specified. The range of valid values is -2147483648 to 2147483647. |
| Size extension specifiers added to memory operands | dsp:16[Rs].UB etc. | Indicates the size of a memory operand and the type of extension. If the specifier is omitted, the memory operand is handled as longword. |
|  | . ${ }^{\text {B }}$ | Byte (8 bits) is specified. The extension is sign extension. |
|  | UB | Byte ( 8 bits) is specified. The extension is zero extension. |
|  | W | Word (16 bits) is specified. The extension is sign extension. |
|  | UW | Word (16 bits) is specified. The extension is zero extension. |
|  | . L | Longword ( 32 bits ) is specified. |


| Classification | Notation | Meaning |
| :---: | :---: | :---: |
| Operations | (Operations in this manual are written in accord with C language syntax. The following is the notation in this manual.) |  |
|  | = | Assignment operator. The value on the right is assigned to the variable on the left. |
|  | - | Indicates negation as a unary operator or a "difference" as a binary operator. |
|  | + | Indicates "sum" as a binary operator. |
|  | * | Indicates a pointer or a "product" as a binary operator. |
|  | 1 | Indicates "quotient" as a binary operator. |
|  | \% | Indicates "remainder" as a binary operator. |
|  | ~ | Indicates bit-wise "NOT" as a unary operator. |
|  | \& | Indicates bit-wise "AND" as a binary operator. |
|  | \| | Indicates bit-wise "OR" as a binary operator. |
|  | $\wedge$ | Indicates bit-wise "Exclusive OR" as a binary operator. |
|  | ; | Indicates the end of a statement. |
|  | \{ \} | Indicates the start and end of a complex sentence. Multiple statements can be put in $\}$. |
|  | if (expression) statement 1 else statement 2 | Indicates an if-statement. The expression is evaluated; statement 1 is executed if the result is true and statement 2 is executed if the result is false. |
|  | for (statement 1; expression; statement 2) statement 3 | Indicates a for-statement. After executing statement 1 and then evaluating the expression, statement 3 is executed if the result is true. After statement 3 is executed the first time, the expression is evaluated after executing statement 2. |
|  | do statement while (expression); | Indicates a do-statement. As long as the expression is true, the statement is executed. Regardless of whether the expression is true or false, the statement is executed at least once. |
|  | while (expression) statement | Indicates a while-statement. As long as the expression is true, the statement is executed. |
| Operations | ==, != | Comparison operators. "==" means "is equal to" and "!=" means "is not equal to". |
|  | >, < | Comparison operators. ">" means "greater than" and "<" means "less than". |
|  | >=, <= | Comparison operators. The condition includes "==" as well as ">" or "<". |
|  | \& \& | Logical operator. Indicates the "AND" of the conditions to the left and right of the operator. |
|  | \\| | Logical operator. Indicates the "OR" of the conditions to the left and right of the operator. |
|  | <<, >> | Shift operators, respectively indicating leftward and rightward shifts. |
|  | ! | Logical operator, that is, inversion of the boolean value of a variable or expression. |
| Floating point number | NaN | Not a number |
| Floating-point standard | SNaN | Signaling NaN |
|  | QNaN | Quiet NaN |

How to Use This Manual ..... 3
List of RXv3 Instruction Set for RX Family ..... 10
Quick Page Reference in Alphabetical Order ..... 10

1. CPU Programming Model ..... 16
1.1 Features ..... 16
1.2 Register Set of the CPU ..... 17
1.2.1 General-Purpose Registers (R0 to R15) ..... 18
1.2.2 Control Registers ..... 18
1.2.2.1 Interrupt Stack Pointer (ISP)/User Stack Pointer (USP) ..... 19
1.2.2.2 Interrupt Table Register (INTB) ..... 19
1.2.2.3 Program Counter (PC) ..... 19
1.2.2.4 Processor Status Word (PSW) ..... 20
1.2.2.5 Backup PC (BPC) ..... 22
1.2.2.6 Backup PSW (BPSW) ..... 22
1.2.2.7 Fast Interrupt Vector Register (FINTV) ..... 22
1.2.2.8 Single-Precision Floating-Point Status Word (FPSW) ..... 23
1.2.2.9 Exception Vector Table Register (EXTB) ..... 25
1.2.3 Accumulator ..... 26
1.3 Single-Precision Floating-Point Exceptions ..... 27
1.3.1 Overflow ..... 27
1.3.2 Underflow ..... 27
1.3.3 Inexact ..... 28
1.3.4 Division-by-Zero ..... 28
1.3.5 Invalid Operation ..... 29
1.3.6 Unimplemented Processing ..... 29
1.4 Processor Mode ..... 30
1.4.1 Supervisor Mode ..... 30
1.4.2 User Mode ..... 30
1.4.3 Privileged Instruction ..... 30
1.4.4 Switching Between Processor Modes ..... 30
1.5 Data Types ..... 31
1.5.1 Integer ..... 31
1.5.2 Single-Precision Floating-Point Numbers ..... 31
1.5.3 Bitwise Operations ..... 32
1.5.4 Strings ..... 32
1.6 Data Arrangement ..... 33
1.6.1 Data Arrangement in Registers ..... 33
1.6.2 Data Arrangement in Memory ..... 33
1.7 Vector Table ..... 34
1.7.1 Exception Vector Table ..... 34
1.7.2 Interrupt Vector Table ..... 35
1.8 Address Space ..... 36
1.9 Register Bank Save Function ..... 37
1.10 Double-Precision Floating-Point Coprocessor ..... 38
1.10.1 Features ..... 38
1.10.2 Double-Precision Floating-Point Register Set ..... 38
1.10.2.1 Double-Precision Floating-Point Data Registers (DR0 to DR15) ..... 39
1.10.2.2 Double-Precision Floating-Point Control Registers ..... 39
1.10.3 Double-Precision Floating-Point Exceptions ..... 44
1.10.3.1 Overflow ..... 44
1.10.3.2 Underflow ..... 44
1.10.3.3 Inexact ..... 45
1.10.3.4 Division-by-Zero ..... 45
1.10.3.5 Invalid Operation ..... 46
1.10.3.6 Unimplemented Processing ..... 46
1.10.4 Data Types (for the Double-Precision Floating-Point Coprocessor) ..... 47
1.10.4.1 Double-Precision Floating-Point Numbers ..... 47
1.10.5 Data Arrangement (for the Double-Precision Floating-Point Coprocessor) ..... 48
1.10.5.1 Arrangement of Data in the Double-Precision Floating-Point Registers ..... 48
1.10.5.2 Arrangement of Data for Double-Precision Floating-Point Numbers in Memory ..... 48
2. Addressing Modes ..... 49
2.1 Guide to This Section ..... 50
2.2 Addressing Modes ..... 51
2.2.1 Ranges for Immediate Values ..... 55
3. Instruction Descriptions ..... 56
3.1 Overview of Instruction Set ..... 56
3.2 List of RXv3 Extended Instructions ..... 64
3.2.1 RXv3 Newly Added Instructions ..... 64
3.2.2 Specification Extended Instructions ..... 65
3.3 Double-Precision Floating-Point Processing Instructions ..... 66
3.4 Guide to This Section ..... 67
3.5 Instructions in Detail ..... 72
3.5.1 Standard provided instructions ..... 72
3.5.2 Instructions for Register Bank Save Function ..... 224
3.5.3 Double-Precision Floating-Point Processing Instructions ..... 227
4. Instruction Code ..... 266
4.1 Guide to This Section ..... 266
4.2 Instruction Code Described in Detail ..... 269
4.2.1 Standard provided instructions ..... 269
4.2.2 Instructions for Register Bank Save Function ..... 363
4.2.3 Double-Precision Floating-Point Processing Instructions ..... 365
5. EXCEPTIONS ..... 379
5.1 Types of Exception ..... 379
5.1.1 Undefined Instruction Exception ..... 380
5.1.2 Privileged Instruction Exception ..... 380
5.1.3 Access Exception ..... 380
5.1.4 Address Exceptions ..... 380
5.1.5 Single-Precision Floating-Point Exceptions ..... 380
5.1.6 Reset ..... 380
5.1.7 Non-Maskable Interrupt ..... 380
5.1.8 Interrupts ..... 380
5.1.9 Unconditional Trap ..... 380
5.2 Exception Handling Procedure ..... 381
5.3 Acceptance of Exceptions ..... 383
5.3.1 Timing of Acceptance and Saved PC Value ..... 383
5.3.2 Vector and Site for Preserving the PC and PSW ..... 384
5.4 Hardware Processing for Accepting and Returning from Exceptions ..... 385
5.5 Hardware Pre-processing ..... 386
5.5.1 Undefined Instruction Exception ..... 386
5.5.2 Privileged Instruction Exception ..... 386
5.5.3 Access Exception ..... 386
5.5.4 Address Exceptions ..... 386
5.5.5 Single-Precision Floating-Point Exceptions ..... 386
5.5.6 Reset ..... 387
5.5.7 Non-Maskable Interrupt ..... 387
5.5.8 Interrupts ..... 387
5.5.9 Unconditional Trap ..... 387
5.6 Return from Exception Handling Routines ..... 388
5.7 Order of Priority for Exceptions ..... 388
5.8 Exception Generated in Coprocessor ..... 389
5.8.1 Double-Precision Floating-Point Exceptions ..... 389
Index ..... 390
REVISION HISTORY ..... 393

## List of RXv3 Instruction Set for RX Family

## Quick Page Reference in Alphabetical Order (1 / 6)

| Mnemonic |  | Function | Instruction Described in Detail (on Page) | Instruction Code <br> Described in <br> Detail (on Page) |
| :---: | :---: | :---: | :---: | :---: |
| ABS |  | Absolute value | 73 | 270 |
| ADC |  | Addition with carry | 74 | 271 |
| ADD |  | Addition without carry | 75 | 272 |
| AND |  | Logical AND | 77 | 274 |
| BCLR |  | Clearing a bit | 79 | 276 |
| BCnd | BGEU | Relative conditional branch | 80 | 278 |
|  | BC |  | 80 | 278 |
|  | BEQ |  | 80 | 278 |
|  | BZ |  | 80 | 278 |
|  | BGTU |  | 80 | 278 |
|  | BPZ |  | 80 | 278 |
|  | BGE |  | 80 | 278 |
|  | BGT |  | 80 | 278 |
|  | BO |  | 80 | 278 |
|  | BLTU |  | 80 | 278 |
|  | BNC |  | 80 | 278 |
|  | BNE |  | 80 | 278 |
|  | BNZ |  | 80 | 278 |
|  | BLEU |  | 80 | 278 |
|  | BN |  | 80 | 278 |
|  | BLE |  | 80 | 278 |
|  | BLT |  | 80 | 278 |
|  | BNO |  | 80 | 278 |
| BFMOV |  | Transferring bit-fields | 81 | 280 |
| BFMOVZ |  | Transferring a bit-field and setting the other bits at the destination to zero | 82 | 280 |

## Quick Page Reference in Alphabetical Order (2 / 6)

$\begin{array}{lllll} & & & & \begin{array}{l}\text { Instruction } \\ \text { Described in } \\ \text { Mnemonic }\end{array} \\$\cline { 1 - 2 } BMCnd \& \& Function \& $\left.\begin{array}{l}\text { Instruction Code } \\ \text { Described in }\end{array} \\ \text { Detail (on Page) }\end{array}\right)$

## Quick Page Reference in Alphabetical Order (3 / 6)

| Mnemonic | Function | Instruction Described in Detail (on Page) | Instruction Code Described in Detail (on Page) |
| :---: | :---: | :---: | :---: |
| DROUND | Conversion from double-precision floatingpoint number to signed integer | 245 | 374 |
| DSQRT | Double-precision floating-point square root | 248 | 374 |
| DSUB | Double-precision floating-point subtraction | 250 | 374 |
| DTOF | Double-precision floating-point number to single-precision floating-point number conversion | 252 | 375 |
| DTOI | Double-precision floating-point number to signed integer conversion | 255 | 375 |
| DTOU | Double-precision floating-point number to unsigned integer conversion | 257 | 375 |
| EMACA | Extend multiply-accumulate to the accumulator | 97 | 296 |
| EMSBA | Extended multiply-subtract to the accumulator | 98 | 296 |
| EMUL | Signed multiplication | 99 | 297 |
| EMULA | Extended multiply to the accumulator | 101 | 298 |
| EMULU | Unsigned multiplication | 102 | 298 |
| FADD | Single-precision floating-point addition | 104 | 300 |
| FCMP | Single-precision floating-point comparison | 107 | 301 |
| FDIV | Single-precision floating-point division | 110 | 302 |
| FMUL | Single-precision floating-point multiplication | 112 | 303 |
| FSQRT | Single-precision floating-point square root | 115 | 304 |
| FSUB | Single-precision floating-point subtraction | 117 | 305 |
| FTOD | Single-precision floating-point number to double-precision floating-point number conversion | 259 | 376 |
| FTOI | Single-precision floating-point number to signed integer conversion | 120 | 306 |
| FTOU | Single-precision floating-point number to unsigned integer conversion | 123 | 306 |
| INT | Software interrupt | 126 | 307 |
| ITOD | Signed integer to double-precision floatingpoint number conversion | 261 | 376 |
| ITOF | Signed integer to single-precision floatingpoint number conversion | 127 | 307 |
| JMP | Unconditional jump | 129 | 308 |
| JSR | Jump to a subroutine | 130 | 308 |
| MACHI | Multiply-Accumulate the upper word | 131 | 309 |
| MACLH | Multiply-Accumulate the lower word and upper word | 132 | 309 |
| MACLO | Multiply-Accumulate the lower word | 133 | 310 |
| MAX | Selecting the highest value | 134 | 310 |
| MIN | Selecting the lowest value | 135 | 312 |
| MOV | Transferring data | 136 | 313 |
| MOVCO | Storing with LI flag clear | 139 | 318 |
| MOVLI | Loading with LI flag set | 140 | 318 |
| MOVU | Transfer unsigned data | 141 | 319 |
| MSBHI | Multiply-Subtract the upper word | 143 | 320 |

## Quick Page Reference in Alphabetical Order (4 / 6)

| Mnemonic | Function | Instruction Described in Detail (on Page) | Instruction Code <br> Described in <br> Detail (on Page) |
| :---: | :---: | :---: | :---: |
| MSBLH | Multiply-Subtract the lower word and upper word | 144 | 320 |
| MSBLO | Multiply-Subtract the lower word | 145 | 321 |
| MUL | Multiplication | 146 | 321 |
| MULHI | Multiply the upper word | 148 | 323 |
| MULLH | Multiply the lower word and upper word | 149 | 323 |
| MULLO | Multiply the lower word | 150 | 324 |
| MVFACGU | Move the guard longword from the accumulator | 151 | 324 |
| MVFACHI | Move the upper longword from accumulator | 152 | 325 |
| MVFACLO | Move the lower longword from the accumulator | 153 | 325 |
| MVFACMI | Move the middle-order longword from the accumulator | 154 | 326 |
| MVFC | Transfer from a control register | 155 | 326 |
| MVFDC | Transfer from double-precision floatingpoint control register | 262 | 377 |
| MVFDR | Transfer from double-precision floatingpoint comparison result register | 263 | 377 |
| MVTACGU | Move the guard longword to the accumulator | 156 | 327 |
| MVTACHI | Move the upper longword to the accumulator | 157 | 327 |
| MVTACLO | Move the lower longword to the accumulator | 158 | 328 |
| MVTC | Transfer to a control register | 159 | 329 |
| MVTDC | Transfer to double-precision floating-point control register | 264 | 378 |
| MVTIPL (privileged instruction) | Interrupt priority level setting | 160 | 330 |
| NEG | Two's complementation | 161 | 331 |
| NOP | No operation | 162 | 331 |
| NOT | Logical complementation | 163 | 332 |
| OR | Logical OR | 164 | 333 |
| POP | Restoring data from stack to register | 166 | 334 |
| POPC | Restoring a control register | 167 | 335 |
| POPM | Restoring multiple registers from the stack | 168 | 335 |
| PUSH | Saving data on the stack | 169 | 336 |
| PUSHC | Saving a control register | 170 | 337 |
| PUSHM | Saving multiple registers | 171 | 337 |
| RACL | Round the accumulator longword | 172 | 338 |
| RACW | Round the accumulator word | 174 | 338 |
| RDACL | Round the accumulator longword | 176 | 339 |
| RDACW | Round the accumulator word | 178 | 339 |
| REVL | Endian conversion | 180 | 340 |
| REVW | Endian conversion | 181 | 340 |
| RMPA | Multiply-and-accumulate operation | 182 | 341 |

## Quick Page Reference in Alphabetical Order (5 / 6)

| Mnemonic | Function | Instruction Described in Detail (on Page) | Instruction Code <br> Described in <br> Detail (on Page) |
| :---: | :---: | :---: | :---: |
| ROLC | Rotation with carry to left | 184 | 341 |
| RORC | Rotation with carry to right | 185 | 342 |
| ROTL | Rotation to left | 186 | 342 |
| ROTR | Rotation to right | 187 | 343 |
| ROUND | Conversion from single-precision floatingpoint number to signed integer | 188 | 344 |
| RSTR (privileged instruction) | Collective restoration of register values | 225 | 364 |
| RTE (privileged instruction) | Return from the exception | 191 | 344 |
| RTFI (privileged instruction) | Return from the fast interrupt | 192 | 345 |
| RTS | Returning from a subroutine | 193 | 345 |
| RTSD | Releasing stack frame and returning from subroutine | 194 | 345 |
| SAT | Saturation of signed 32-bit data | 196 | 346 |
| SATR | Saturation of signed 64-bit data for RMPA | 197 | 346 |
| SAVE (privileged instruction) | Collective saving of register values | 226 | 364 |
| SBB | Subtraction with borrow | 198 | 347 |
| SCCnd SCGEU | Condition setting | 199 | 348 |
| SCC |  | 199 | 348 |
| SCEQ |  | 199 | 348 |
| SCZ |  | 199 | 348 |
| SCGTU |  | 199 | 348 |
| SCPZ |  | 199 | 348 |
| SCGE |  | 199 | 348 |
| SCGT |  | 199 | 348 |
| SCO |  | 199 | 348 |
| SCLTU |  | 199 | 348 |
| SCNC |  | 199 | 348 |
| SCNE |  | 199 | 348 |
| SCNZ |  | 199 | 348 |
| SCLEU |  | 199 | 348 |
| SCN |  | 199 | 348 |
| SCLE |  | 199 | 348 |
| SCLT |  | 199 | 348 |
| SCNO |  | 199 | 348 |
| SCMPU | String comparison | 201 | 348 |
| SETPSW | Setting a flag or bit in the PSW | 202 | 349 |
| SHAR | Arithmetic shift to the right | 203 | 350 |
| SHLL | Logical and arithmetic shift to the left | 204 | 351 |
| SHLR | Logical shift to the right | 205 | 352 |
| SMOVB | Transferring a string backward | 206 | 353 |
| SMOVF | Transferring a string forward | 207 | 353 |

## Quick Page Reference in Alphabetical Order (6/6)

| Mnemonic | Function | Instruction <br> Described in <br> Detail (on Page) | Instruction Code <br> Described in <br> Detail (on Page) |
| :--- | :--- | :--- | :--- |
| SMOVU | Transferring a string | 208 | 353 |
| SSTR | Storing a string | 209 | 354 |
| STNZ | Transfer with condition | 210 | 354 |
| STZ | Transfer with condition | 211 | 355 |
| SUB | Subtraction without borrow | 212 | 356 |
| SUNTIL | Searching for a string | 213 | 357 |
| SWHILE | Searching for a string | 215 | 357 |
| TST | Logical test | 217 | 358 |
| UTOD | Unsigned integer to double-precision <br> floating-point number conversion | 265 | 378 |
| UTOF | Unsigned integer to single-precision <br> floating-point number conversion | 218 | 359 |
| WAIT <br> (privileged <br> instruction) | Waiting | 220 | 360 |
| XCHG | Exchanging values | 221 | 360 |
| XOR | Logical Exclusive OR | 223 | 361 |

## 1. CPU Programming Model

The RXv3 instruction set architecture (RXv3) has upward compatibility with the RXv2 instruction set architecture (RXv2).

- Adoption of variable-length instruction format

The RXv3 CPU has short formats for frequently used instructions, facilitating the development of efficient programs that take up less memory.

- Powerful instruction set

The RXv3 supports 113 selected instructions. DSP instructions and floating-point operation instructions realize highspeed arithmetic processing.

- Versatile addressing modes

The RXv3 CPU has 11 versatile addressing modes, with register-register operations, register-memory operations, and bitwise operations included. Data transfer between memory locations is also possible.

### 1.1 Features

- Minimum instruction execution rate: One clock cycle
- Address space: 4-Gbyte linear addresses
- Register set of the CPU

General purpose: Sixteen 32-bit registers
Control: Ten 32-bit registers
Accumulator: Two 72-bit registers

- Variable-length instruction format (lengths from one to eight bytes)
- 113 instructions/11 addressing modes

Standard provided instructions: 111
Basic instructions: 77
Single-precision floating-point operation instructions: 11
DSP instructions: 23
Instructions for register bank save function: 2 (as an optional function)

- Processor modes

Supervisor mode and user mode

- Vector tables

Exception vector table and interrupt vector table

- Memory protection unit (as an optional function)
- Data arrangement

Selectable as little endian or big endian

- Double-precision floating-point coprocessor (as an optional function)

Double-precision floating-point processing instructions: 21

### 1.2 Register Set of the CPU

The RXv3 CPU has sixteen general-purpose registers, ten control registers, and two accumulator used for DSP instructions.

General-purpose register
b31 b0

| R0 $(\mathrm{SP})^{* 1}$ |
| :--- |
| R1 |
| R2 |

R3

R4
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15

Control register
b31

| ISP (Interrupt stack pointer) |
| :--- |
| USP (User stack pointer) |

$\square$
PC (Program counter)
PSW (Processor status word)
BPC (Backup PC)
BPSW (Backup PSW)
FINTV (Fast interrupt vector register)
FPSW (Single-precision floating-point status word)
EXTB (Exception table register)

DSP instruction register

| b71 | ACC0 (Accumulator 0) |
| :---: | :---: |
| ACC1 (Accumulator 1) |  |

Note: 1. The stack pointer (SP) is switchable between the interrupt stack pointer (ISP) and user stack pointer (USP) by changing the value of the $U$ bit in the PSW.

Figure 1.1 Register Set of the CPU

### 1.2.1 General-Purpose Registers (R0 to R15)

This CPU has sixteen 32-bit general-purpose registers (R0 to R15). R0 to R15 can be used as data register or address register.
R0, a general-purpose register, also functions as the stack pointer (SP). The stack pointer is switched to operate as the interrupt stack pointer (ISP) or user stack pointer (USP) by the value of the stack pointer select bit (U) in the processor status word (PSW).

### 1.2.2 Control Registers

This CPU has the following ten control registers.

- Interrupt stack pointer (ISP)
- User stack pointer (USP)
- Interrupt table register (INTB)
- Program counter (PC)
- Processor status word (PSW)
- Backup PC (BPC)
- Backup PSW (BPSW)
- Fast interrupt vector register (FINTV)
- Single-precision floating-point status word (FPSW)
- Exception table register (EXTB)


### 1.2.2.1 Interrupt Stack Pointer (ISP)/User Stack Pointer (USP)



Value after reset: $0 \begin{array}{lllllllllllllllllllllllllllllll} & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0\end{array}$

## 



The stack pointer (SP) can be either of two types, the interrupt stack pointer (ISP) or the user stack pointer (USP). Whether the stack pointer operates as the ISP or USP depends on the value of the stack pointer select bit (U) in the processor status word (PSW).

### 1.2.2.2 Interrupt Table Register (INTB)



Value after reset: Undefined

The interrupt table register (INTB) specifies the address where the interrupt vector table starts.

### 1.2.2.3 Program Counter (PC)



Value after reset: Reset vector (Contents of addresses FFFFFFFCh to FFFFFFFFh)
The program counter (PC) indicates the address of the instruction being executed.

### 1.2.2.4 Processor Status Word (PSW)



| Bit | Symbol | Bit Name | Description | R/W |
| :---: | :---: | :---: | :---: | :---: |
| b0 | C | Carry flag | 0 : No carry has occurred. <br> 1: A carry has occurred. | R/W |
| b1 | Z | Zero flag | 0 : Result is non-zero. <br> 1: Result is 0 . | R/W |
| b2 | S | Sign flag | 0 : Result is a positive value or 0 . <br> 1: Result is a negative value. | R/W |
| b3 | 0 | Overflow flag | 0 : No overflow has occurred. <br> 1: An overflow has occurred. | R/W |
| b15 to b4 | - | Reserved | These bits are read as 0 . The write value should be 0 . | R/W |
| b16 | $1^{* 1}$ | Interrupt enable bit | 0 : Interrupt disabled. <br> 1: Interrupt enabled. | R/W |
| b17 | $U^{* 1}$ | Stack pointer select bit | 0 : Interrupt stack pointer (ISP) is selected. 1: User stack pointer (USP) is selected. | R/W |
| b19, b18 | - | Reserved | These bits are read as 0 . The write value should be 0 . | R/W |
| b20 | PM ${ }^{* 1, ~ * 2, ~ * 3 ~}$ | Processor mode select bit | 0 : Supervisor mode is selected. <br> 1: User mode is selected. | R/W |
| b23 to b21 | - | Reserved | These bits are read as 0 . The write value should be 0 . | R/W |
| b27 to b24 | IPL[3:0]* ${ }^{\text {1 }}$ | Processor interrupt priority level | b27 b24 <br> 000 0: Priority level 0 (lowest) <br> 000 1: Priority level 1 <br> 001 0: Priority level 2 <br> 001 1: Priority level 3 <br> 0100 : Priority level 4 <br> 010 1: Priority level 5 <br> 0110 : Priority level 6 <br> 011 1: Priority level 7 <br> 1000 : Priority level 8 <br> 100 1: Priority level 9 <br> 1010 : Priority level 10 <br> 101 1: Priority level 11 <br> 1100 : Priority level 12 <br> 110 1: Priority level 13 <br> 11 1 0: Priority level 14 <br> 111 1: Priority level 15 (highest) | R/W |
| b31 to b28 | - | Reserved | These bits are read as 0 . The write value should be 0 . | R/W |

Note: 1. In user mode, writing to the IPL[3:0], PM, U, and I bits by an MVTC or POPC instruction is ignored. Writing to the IPL[3:0] bits by an MVTIPL instruction generates a privileged instruction exception.
Note: 2. In supervisor mode, writing to the PM bit by an MVTC or POPC instruction is ignored, but writing to the other bits is possible.

Note: 3. Switching from supervisor mode to user mode requires execution of an RTE instruction after having set the PM bit in the PSW on the stack to 1 or executing an RTFI instruction after having set the PM bit in the backup PSW (BPSW) to 1 .

The processor status word (PSW) indicates results of instruction execution or the state of the CPU.

## C flag (Carry flag)

This flag retains the state of the bit after a carry, borrow, or shift-out has occurred.

## Z flag (Zero flag)

This flag is set to 1 if the result of an operation is 0 ; otherwise its value is cleared to 0 .

## S flag (Sign flag)

This flag is set to 1 if the result of an operation is negative; otherwise its value is cleared to 0 .

## O flag (Overflow flag)

This flag is set to 1 if the result of an operation overflows; otherwise its value is cleared to 0 .

## I bit (Interrupt enable bit)

This bit enables interrupt requests. When an exception is accepted, the value of this bit becomes 0 .

## U bit (Stack pointer select bit)

This bit specifies the stack pointer as either the ISP or USP. When an exception request is accepted, this bit is set to 0 . When the processor mode is switched from supervisor mode to user mode, this bit is set to 1 .

## PM bit (Processor mode select bit)

This bit specifies the operating mode of the processor. When an exception is accepted, the value of this bit becomes 0 .

## IPL[3:0] bits (Processor interrupt priority level)

The IPL[3:0] bits specify the processor interrupt priority level as one of sixteen levels from zero to fifteen, where priority level zero is the lowest and priority level fifteen the highest. When the priority level of a requested interrupt is higher than the processor interrupt priority level, the interrupt is enabled. Setting the IPL[3:0] bits to level $15(\mathrm{Fh})$ disables all interrupt requests. The IPL[3:0] bits are set to level $15(\mathrm{Fh})$ when a non-maskable interrupt is generated. When interrupts in general are generated, the bits are set to the priority levels of accepted interrupts.

### 1.2.2.5 Backup PC (BPC)

b31

Value after reset: Undefined
The backup PC (BPC) is provided to speed up response to interrupts. After a fast interrupt has been generated, the contents of the program counter ( PC ) are saved in the BPC.

### 1.2.2.6 Backup PSW (BPSW)



Value after reset: Undefined
The backup PSW (BPSW) is provided to speed up response to interrupts. After a fast interrupt has been generated, the contents of the processor status word (PSW) are saved in the BPSW. The allocation of bits in the BPSW corresponds to that in the PSW.

### 1.2.2.7 Fast Interrupt Vector Register (FINTV)



Value after reset: Undefined
The fast interrupt vector register (FINTV) is provided to speed up response to interrupts. The FINTV register specifies a branch destination address when a fast interrupt has been generated.

### 1.2.2.8 Single-Precision Floating-Point Status Word (FPSW)

|  | b31 | b30 | b29 | b28 | b27 | b26 | b25 | b24 | b23 | b22 | b21 | b20 | b19 | b18 | b17 | b16 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | FS | FX | FU | FZ | FO | FV | - | - | - | - | - | - | - | - | - | - |
| Value after reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | b15 | b14 | b13 | b12 | b11 | b10 | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|  | - | EX | EU | EZ | EO | EV | - | DN | CE | CX | CU | CZ | CO | CV | RM[1:0] |  |
| Value after reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |


| Bit | Symbol | Bit Name | Description | R/W |
| :---: | :---: | :---: | :---: | :---: |
| b1, b0 | RM[1:0] | Single-precision floating-point rounding-mode setting bits | b1 b0 <br> 0 0: Round to the nearest value <br> 0 1: Round towards 0 <br> 1 0: Round towards $+\infty$ <br> 1 1: Round towards $-\infty$ | R/W |
| b2 | CV | Invalid operation cause flag | 0 : No invalid operation has been encountered. <br> 1: Invalid operation has been encountered. | $\mathrm{R} /(\mathrm{W})^{* 1}$ |
| b3 | CO | Overflow cause flag | 0: No overflow has occurred. <br> 1: Overflow has occurred. | $\mathrm{R} /(\mathrm{W})^{* 1}$ |
| b4 | CZ | Division-by-zero cause flag | 0: No division-by-zero has occurred. <br> 1: Division-by-zero has occurred. | $\mathrm{R} /(\mathrm{W})^{* 1}$ |
| b5 | CU | Underflow cause flag | 0 : No underflow has occurred. <br> 1: Underflow has occurred. | $\mathrm{R} /(\mathrm{W})^{* 1}$ |
| b6 | CX | Inexact cause flag | 0 : No inexact exception has been generated. <br> 1: Inexact exception has been generated. | $\mathrm{R} /(\mathrm{W})^{* 1}$ |
| b7 | CE | Unimplemented processing cause flag | 0 : No unimplemented processing has been encountered. <br> 1: Unimplemented processing has been encountered. | $\mathrm{R} /(\mathrm{W})^{* 1}$ |
| b8 | DN | 0 flush bit of denormalized number | 0 : A denormalized number is handled as a denormalized number. <br> 1: A denormalized number is handled as 0 .*2 | R/W |
| b9 | - | Reserved | This bit is read as 0 . The write value should be 0. | R/W |
| b10 | EV | Invalid operation exception enable bit | 0 : Invalid operation exception is masked. <br> 1: Invalid operation exception is enabled. | R/W |
| b11 | EO | Overflow exception enable bit | 0 : Overflow exception is masked. <br> 1: Overflow exception is enabled. | R/W |
| b12 | EZ | Division-by-zero exception enable bit | 0 : Division-by-zero exception is masked. <br> 1: Division-by-zero exception is enabled. | R/W |
| b13 | EU | Underflow exception enable bit | 0 : Underflow exception is masked. <br> 1: Underflow exception is enabled. | R/W |
| b14 | EX | Inexact exception enable bit | 0 : Inexact exception is masked. <br> 1: Inexact exception is enabled. | R/W |
| b25 to b15 | - | Reserved | These bits are read as 0 . The write value should be 0 . | R/W |
| b26 | $\mathrm{FV}^{*} 3$ | Invalid operation flag | 0 : No invalid operation has been encountered. <br> 1: Invalid operation has been encountered. ${ }^{* 8}$ | R/W |
| b27 | $\mathrm{FO}^{*} 4$ | Overflow flag | 0: No overflow has occurred. <br> 1: Overflow has occurred. ${ }^{*}$ | R/W |
| b28 | FZ ${ }^{*}$ | Division-by-zero flag | 0: No division-by-zero has occurred. <br> 1: Division-by-zero has occurred. *8 | R/W |


| Bit | Symbol | Bit Name | Description | R/W |
| :--- | :--- | :--- | :--- | :--- | :--- |
| b29 | $\mathrm{FU}^{* 6}$ | Underflow flag | 0: No underflow has occurred. <br> 1: Underflow has occurred. ${ }^{* 8}$ | R/W |
| b30 | $\mathrm{FX}^{\star 7}$ | Inexact flag | $0:$ No inexact exception has been generated. <br> 1: Inexact exception has been generated. ${ }^{* 8}$ | R/W |
| b31 | FS | Single-precision floating-point <br> error summary flag | This bit reflects the logical OR of the FU, FZ, <br> FO, and FV flags. | R |

Note: 1. When 0 is written to the bit, the setting of the bit will be 0 ; the bit retains the previous value in response to the writing of 1 .
Note: 2. Positive denormalized numbers are treated as +0 , negative denormalized numbers as -0 .
Note: 3. When the EV bit is set to 0 , the FV flag is enabled.
Note: 4. When the EO bit is set to 0 , the FO flag is enabled.
Note: 5 . When the EZ bit is set to 0 , the FZ flag is enabled.
Note: 6. When the EU bit is set to 0 , the FU flag is enabled.
Note: 7. When the EX bit is set to 0 , the FX flag is enabled.
Note: 8 . Once the bit has been set to 1 , this value is retained until it is cleared to 0 by software.
The single-precision floating-point status word (FPSW) indicates the results of single-precision floating-point arithmetic operations.
When the corresponding exception handling enable bits $(\mathrm{Ej})$ are set to enable processing of the exceptions $(\mathrm{Ej}=1)$, the Cj flags can be used by the exception handling routine to identify the source of that exception. If handling of an exception is masked ( $\mathrm{Ej}=0$ ), the Fj flag can be used to check for the generation of the exception at the end of a sequence of processing. The Fj flags operate in an accumulative fashion $(\mathrm{j}=\mathrm{X}, \mathrm{U}, \mathrm{Z}, \mathrm{O}$, or V$)$.

## RM[1:0] bits (Single-Precision Floating-point rounding-mode setting bits)

These bits specify the single-precision floating-point rounding-mode.

## Explanation of Single-Precision Floating-Point Rounding Modes

- Rounding to the nearest value (the default behavior):
- Rounding towards 0 :
- Rounding towards $+\infty$ :
- Rounding towards $-\infty$ :

An inexact result is rounded to the available value that is closest to the result of a hypothetical calculation with infinite precision. If two available values are equally close, rounding is to the even alternative.
An inexact result is rounded to the smallest available absolute value; i.e., in the direction of zero (simple truncation).
An inexact result is rounded to the nearest available value in the direction of positive infinity.
An inexact result is rounded to the nearest available value in the direction of negative infinity.
(1) Rounding to the nearest value is specified as the default mode and returns the most accurate value.
(2) Modes such as rounding towards 0 , rounding towards $+\infty$, and rounding towards $-\infty$ are used to ensure precision when interval arithmetic is employed.

## CV flag (Invalid operation cause flag), CO flag (Overflow cause flag), <br> CZ flag (Division-by-zero cause flag), CU flag (Underflow cause flag), <br> CX flag (Inexact cause flag), and CE flag (Unimplemented processing cause flag)

Single-precision floating-point exceptions include the five specified in the IEEE754 standard, namely overflow, underflow, inexact, division-by-zero, and invalid operation. For a further single-precision floating-point exception that is generated upon detection of unimplemented processing, the corresponding flag (CE) is set to 1 .

- If an exception or processing that is not implemented is not encountered in the execution of a single-precision floating-point arithmetic instruction, the corresponding flags become 0 .
- When 0 is written to the bit by the MVTC and POPC instructions, the bit is set to 0 ; the bit retains the previous value when 1 is written by the instruction.


## DN bit (0 flush bit of denormalized number)

When this bit is set to 0 , a denormalized number is handled as a denormalized number.
When this bit is set to 1 , a denormalized number is handled as 0 .

## EV bit (Invalid operation exception enable bit), EO bit (Overflow exception enable bit), EZ bit (Division-by-zero exception enable bit), EU bit (Underflow exception enable bit), and EX bit (Inexact exception enable bit)

When any of five single-precision floating-point exceptions specified in the IEEE754 standard is generated by the singleprecision floating-point operation instruction, the bit decides whether the CPU will start handling the exception. When the bit is set to 0 , the exception handling is masked; when the bit is set to 1 , the exception handling is enabled.

## FV flag (Invalid operation flag), FO flag (Overflow flag), FZ flag (Division-by-zero flag), FU flag (Underflow flag), and FX flag (Inexact flag)

While the exception handling enable bit ( Ej ) is 0 (exception handling is masked), if any of five single-precision floatingpoint exceptions specified in the IEEE754 standard is generated, the corresponding bit is set to 1 .

- When Ej is 1 (exception handling is enabled), the value of the flag remains.
- When the corresponding flag is set to 1 , it remains 1 until it is cleared to 0 by software (accumulation flag).


## FS flag (Single-Precision Floating-point error summary flag)

This bit reflects the logical OR of the FU, FZ, FO, and FV flags.

### 1.2.2.9 Exception Vector Table Register (EXTB)



The exception table register (EXTB) specifies the address where the exception vector table starts.

### 1.2.3 Accumulator

The accumulator (ACC0 or ACC1) is a 72-bit register used for DSP instructions. The accumulator is handled as a 96-bit register for reading and writing. At this time, when bits 95 to 72 of the accumulator are read, the value where the value of bit 71 is sign extended is read. Writing to bits 95 to 72 of the accumulator is ignored. ACC0 is also used for the multiply and multiply-and-accumulate instructions; EMUL, EMULU, FMUL, MUL, and RMPA, in which case the prior value in ACC0 is modified by execution of the instruction.

Use the MVTACGU, MVTACHI, and MVTACLO instructions for writing to the accumulator. The MVTACGU, MVTACHI, and MVTACLO instructions write data to bits 95 to 64, the upper 32 bits (bits 63 to 32 ), and the lower 32 bits (bits 31 to 0 ), respectively.
Use the MVFACGU, MVFACHI, MVFACMI, and MVFACLO instructions for reading data from the accumulator.

The MVFACGU, MVFACHI, MVFACMI, and MVFACLO instructions read data from the guard bits (bits 95 to 64), upper 32 bits (bits 63 to 32 ), the middle 32 bits (bits 47 to 16), and the lower 32 bits (bits 31 to 0 ), respectively.


Note: The value of bit 71 is sign extended for bits 95 to 72 and the extended value is always read. Writing to this area is ignored.

### 1.3 Single-Precision Floating-Point Exceptions

Single-precision floating-point exceptions are generated when any of the five exceptions specified in the IEEE754 standard, namely overflow, underflow, inexact, division-by-zero, or invalid operation, or an attempts to use processing that is not implemented, is detected upon execution of a single-precision floating-point operation instruction. Exception handling by the CPU only proceeds when any among the EX, EU, EZ, EO, or EV bits in the FPSW, which corresponding to the five types of exception, is set to 1 .
The following is an outline of the events that cause single-precision floating-point exceptions.

### 1.3.1 Overflow

An overflow occurs when the absolute value of the result of an arithmetic operation is greater than the range of values that can be represented in the single-precision floating-point format. Table 1.1 lists the results of operations when an overflow exception occurs.

Table 1.1 Operation Results When an Overflow Exception Has Occurred

| Single-Precision Floating-Point Rounding Mode | Sign of Result | Operation Result (Value in the Destination Register) |  |
| :---: | :---: | :---: | :---: |
|  |  | EO = 0 | $\mathrm{EO}=1$ |
| Rounding towards $-\infty$ | + | +MAX | No change |
|  | - | $-\infty$ |  |
| Rounding towards $+\infty$ | + | $+\infty$ |  |
|  | - | -MAX |  |
| Rounding towards 0 | + | +MAX |  |
|  | - | -MAX |  |
| Rounding to the nearest value | + | $+\infty$ |  |
|  | - | $-\infty$ |  |

Note: An inexact exception will be generated when an overflow error occurs while EO $=0$.

### 1.3.2 Underflow

An underflow occurs when the absolute value of the result of an arithmetic operation is smaller than the range of normalized values that can be represented in the single-precision floating-point format. (However, this does not apply when the result is 0 .) Table 1.2 lists the results of operations when an underflow exception occurs.

Table 1.2 Operation Results When an Underflow Exception Has Occurred
Operation Result (Value in the Destination Register)

| EU $=\mathbf{0}$ | EU =1 |
| :--- | :--- |
| $D N=0:$ No change. (An unimplemented processing exception is generated.) | No change |
| $D N=1:$ The value of 0 is returned. |  |

### 1.3.3 Inexact

An inexact exception occurs when the result of a hypothetical calculation with infinite precision differs from the actual result of the operation. Table 1.3 lists the conditions leading to an inexact exception and the results of operations.

Table 1.3 Conditions Leading to an Inexact Exception and the Operation Results

|  | Operation Result (Value in the Destination Register) |  |
| :--- | :--- | :--- |
| Occurrence Condition | EX = 0 | EX $=\mathbf{1}$ |
| An overflow exception has occurred | Refer to Table 1.1, Operation Results When an | No change |
| while overflow exceptions are masked. | Overflow Exception Has Occurred |  |
| Rounding has been produced. | Value after rounding |  |

Note: 1. An inexact exception will not be generated when an underflow error occurs.
Note: 2. An inexact exception will not be generated when an overflow exception occurs while overflow exceptions are enabled, regardless of the rounding generation.

### 1.3.4 Division-by-Zero

Dividing a non-zero finite number by zero produces a division-by-zero exception. Table 1.4 lists the results of operations that have led to a division-by-zero exception. However, if the dividend is one of those listed in Table 1.5, the operation is not treated as division by zero.

Table 1.4 Operation Results When a Division-by Zero Exception Has Occurred

|  | Operation Result (Value in the Destination Register) |  |
| :--- | :--- | :--- |
| Dividend | EZ = 0 | EZ =1 |
| Non-zero finite number | $\pm \infty$ (the sign bit is the logical exclusive or of the sign <br> bits of the divisor and dividend) | No change |

Table 1.5 Dividends and Operations that are not Treated as Division by Zero

| Dividend | Result |
| :--- | :--- |
| 0 | An invalid operation exception is generated. |
| $\infty$ | No exception is generated. The result is $\infty$. |
| Denormalized number (DN = 0) | An unimplemented processing exception is generated. |
| QNaN | No exception is generated. The result is QNaN. |
| SNaN | An invalid operation exception is generated. |

### 1.3.5 Invalid Operation

Executing an invalid operation produces an invalid exception. Table 1.6 lists the conditions leading to an invalid exception and the results of operations.

Table 1.6 Conditions Leading to an Invalid Exception and the Operation Results

| Occurrence Condition | Operation Result (Value in the Destination Register) |  |
| :---: | :---: | :---: |
|  | $\mathrm{EV}=0$ | EV = 1 |
| Operation on SNaN operands | QNaN | No change |
| $+\infty+(-\infty),+\infty-(+\infty),-\infty-(-\infty)$ |  |  |
| $0 \times \infty$ |  |  |
| $0 \div 0, \infty \div \infty$ |  |  |
| Square root operation on numbers smaller than 0 |  |  |
| Overflow in integer conversion or attempting integer conversion of NaN or $\infty$ when executing FTOI or ROUND instruction | The return value is 7FFFFFFFh when the sign bit before conversion was 0 and 80000000 h when the sign bit before conversion was 1 . |  |
| Overflow in integer conversion or attempting integer conversion of NaN or $\infty$ when executing FTOU instruction | The return value is FFFFFFFFh when the sign bit before conversion was 0 and 00000000 h when the sign bit before conversion was 1 . |  |
| Comparison of SNaN operands | No destination |  |

## Legend

NaN (Not a Number): Not a Number
SNaN (Signaling NaN): SNaN is a kind of NaN where the most significant bit in the fraction part is 0 .
Using an SNaN as a source operand in an operation generates an invalid operation. Using an SNaN as the initial value of a variable facilitates the detection of bugs in programs. Note that the hardware will not generate an SNaN .
QNaN (Quiet NaN): $\quad$ QNaN is a kind of NaN where the most significant bit in the fraction part is 1. Using a QNaN as a source operand in an operation (except in a comparison or format conversion) does not generate an invalid operation. Since a QNaN is propagated through operations, just checking the result without performing exception handling enables the debugging of programs. Note that hardware operations can generate a QNaN.

Table 1.7 lists the rules for generating QNaNs as the results of operations.
Table 1.7 Rules for Generating QNaNs

Source Operands
Operation Result (Value in the Destination Register)

| An SNaN and a QNaN | The SNaN source operand converted into a QNaN |
| :--- | :--- |
| Two SNaNs | dest converted into a QNaN |
| Two QNaNs | dest |
| An SNaN and a real value | The SNaN source operand converted into a QNaN |
| A QNaN and a real value | The QNaN source operand |
| Neither source operand is an NaN and an invalid <br> operation exception is generated | 7FFFFFFFh |

Note: $\quad$ The SNaN is converted into a QNaN while the most significant bit in the fraction part is 1 .

### 1.3.6 Unimplemented Processing

An unimplemented processing exception occurs when $\mathrm{DN}=0$ and a denormalized number is given as an operand, or when an underflow exception is generated as the result of an operation with $\mathrm{DN}=0$. An unimplemented processing exception will not occur with $\mathrm{DN}=1$.
There is no enable bit to mask an unimplemented processing exception, so this processing exception cannot be masked. The destination register remains as is.

### 1.4 Processor Mode

The RXv3 CPU supports two processor modes, supervisor and user. These processor modes and the memory protection function enable the realization of a hierarchical CPU resource protection and memory protection mechanism. Each processor mode imposes a level on rights of access to memory and the instructions that can be executed. Supervisor mode carries greater rights than user mode. The initial state after a reset is supervisor mode.

### 1.4.1 Supervisor Mode

In supervisor mode, all CPU resources are accessible and all instructions are available. However, writing to the processor mode select bit (PM) in the processor status word (PSW) by executing an MVTC or POPC instruction will be ignored. For details on how to write to the PM bit, refer to section 1.2.2.4, Processor Status Word (PSW).

### 1.4.2 User Mode

In user mode, write access to the CPU resources listed below is restricted. The restriction applies to any instruction capable of write access.

- Some bits (bits IPL[3:0], PM, U, and I) in the processor status word (PSW)
- Interrupt stack pointer (ISP)
- Interrupt table register (INTB)
- Backup PSW (BPSW)
- Backup PC (BPC)
- Fast interrupt vector register (FINTV)
- Exception table register (EXTB)


### 1.4.3 Privileged Instruction

Privileged instructions can only be executed in supervisor mode. Executing a privileged instruction in user mode produces a privileged instruction exception. Privileged instructions include the RTFI, MVTIPL, RTE, WAIT, SAVE, and RSTR instructions.

### 1.4.4 Switching Between Processor Modes

Manipulating the processor mode select bit (PM) in the processor status word (PSW) switches the processor mode. However, rewriting the PM bit by executing an MVTC or POPC instruction is prohibited. Switch the processor mode by following the procedures described below.
(1) Switching from user mode to supervisor mode

After an exception has been generated, the PM bit in the PSW is set to 0 and the CPU switches to supervisor mode. The hardware pre-processing is executed in supervisor mode. The state of the processor mode before the exception was generated is retained in the PM bit in the PSW that is saved on the stack.
(2) Switching from supervisor mode to user mode

Executing an RTE instruction when the value of the PM bit in the PSW that has been saved on the stack is " 1 " or an RTFI instruction when the value of the PM bit in the PSW that has been saved in the backup PSW (BPSW) is " 1 " causes a transition to user mode. In the transition to user mode, the value of the stack pointer designation bit (the U bit in the PSW) becomes " 1 ".

### 1.5 Data Types

The RXv3 CPU can handle four types of data: integer, single-precision floating-point number, bit, and string.

### 1.5.1 Integer

An integer can be signed or unsigned. For signed integers, negative values are represented by two's complements.


Figure 1.2 Integer

### 1.5.2 Single-Precision Floating-Point Numbers

The single-precision floating-point number is compliant with that specified in the IEEE754 standard; operands of this type can be used in eleven single-precision floating-point operation instructions: FADD, FCMP, FDIV, FMUL, FSQRT, FSUB, FTOI, FTOU, ITOF, ROUND, and UTOF.

| Single-precision floating-point number | b31 b0 |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | S | E | F |  |
| Legend |  |  |  |  |
| S : Sign (1 bit) |  |  |  |  |
| E: Exponent (8 bits) |  |  |  |  |
| F: Fraction (23 bits) |  |  |  |  |
| Value $=(-1)^{\text {S }} \times\left(1+\mathrm{F} \times 2^{-23}\right) \times 2^{(\mathrm{E}-127)}$ |  |  |  |  |

Figure 1.3 Single-Precision Floating-Point Number

The single-precision floating-point number can represent the values listed below.

- $0<\mathrm{E}<255$ (normal numbers)
- $\mathrm{E}=0$ and $\mathrm{F}=0$ (signed zero)
- $\mathrm{E}=0$ and $\mathrm{F}>0$ (denormalized numbers)*
- $\mathrm{E}=255$ and $\mathrm{F}=0$ (infinity)
- $\mathrm{E}=255$ and $\mathrm{F}>0$ (NaN: Not-a-Number)

Note: * The number is treated as 0 when the DN bit in the FPSW is 1 . When the DN bit is 0 , an unimplemented processing exception is generated.

### 1.5.3 Bitwise Operations

Five bit-manipulation instructions are provided for bitwise operations: BCLR, BMCnd, BNOT, BSET, and BTST.
A bit in a register is specified as the destination register and a bit number in the range from 31 to 0 .
A bit in memory is specified as the destination address and a bit number from 7 to 0 . The addressing modes available to specify addresses are register indirect and register relative.


Figure 1.4 Bit

### 1.5.4 Strings

The string data type consists of an arbitrary number of consecutive byte (8-bit), word (16-bit), or longword (32-bit) units. Seven string manipulation instructions are provided for use with strings: SCMPU, SMOVB, SMOVF, SMOVU, SSTR, SUNTIL, and SWHILE.


String of word (16-bit) data


String of longword (32-bit) data


Figure 1.5 String

### 1.6 Data Arrangement

### 1.6.1 Data Arrangement in Registers

Figure 1.6 shows the relation between the sizes of registers and bit numbers.


Figure 1.6 Data Arrangement in Registers

### 1.6.2 Data Arrangement in Memory

Data in memory have three sizes; byte (8-bit), word (16-bit), and longword (32-bit). The data arrangement is selectable as little endian or big endian. Figure 1.7 shows the arrangement of data in memory.

| Data type <br> 1-bit data | Address <br> Address N | Data image (Little endian) |  |  |  |  |  |  |  | Data image (Big endian) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | b7 b0 |  |  |  |  |  |  |  | b7 |  |  |  |  |  |  | b0 |
|  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Byte data | Address N | MSB |  |  |  |  |  |  | LSB | MSB |  |  |  |  |  |  | LSB |
| Word data | Address N | [ |  |  |  |  |  |  |  | MSB |  |  |  |  |  |  |  |
|  | Address $\mathrm{N}+1$ | MSB |  |  |  |  |  |  |  |  |  |  |  |  |  |  | LSB |
| Longword data | Address N |  |  |  |  |  |  |  | LSB | MSB |  |  |  |  |  |  |  |
|  | Address $\mathrm{N}+1$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | Address $\mathrm{N}+2$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | Address $\mathrm{N}+3$ | MSB |  |  |  |  |  |  |  |  |  |  |  |  |  |  | LSB |

Figure 1.7 Data Arrangement in Memory

### 1.7 Vector Table

There are two types of vector table: exception and interrupt. Each vector in the vector table consists of four bytes and specifies the address where the corresponding exception handling routine starts.

### 1.7.1 Exception Vector Table

In the exception vector table, the individual vectors for the privileged instruction exception, access exception, address exception, undefined instruction exception, single-precision floating-point exception, non-maskable interrupt, and reset are allocated to the 124-byte area where the value indicated by the exception table register (EXTB) is used as the starting address (ExtBase). Note, however, that the reset vector is always allocated to FFFFFFFCh.


Figure 1.8 Exception Vector Table

### 1.7.2 Interrupt Vector Table

The address where the interrupt vector table is placed can be adjusted. The table is a 1,024 -byte region that contains all vectors for unconditional traps and interrupts and starts at the address (IntBase) specified in the interrupt table register (INTB). Figure 1.9 shows the interrupt vector table.
Each vector in the interrupt vector table has a vector number from 0 to 255 . Each of the INT instructions, which act as the sources of unconditional traps, is allocated to the vector that has the same number as that of the instruction itself (from 0 to 255 ). The BRK instruction is allocated to the vector with number 0 . Furthermore, vector numbers within the set from 0 to 255 may also be allocated to other interrupt sources on a per-product basis.


Figure 1.9 Interrupt Vector Table

### 1.8 Address Space

The address space of the RXv3 CPU is the 4 Gbyte range from address 00000000 h to address FFFF FFFFh. Program and data regions taking up to a total of 4 Gbytes are linearly accessible. The address space of the RXv3 CPU is depicted in Figure 1.10. For all regions, the designation may differ with the product and operating mode. For details, see the hardware manuals for the respective products.


Figure 1.10 Address Space

### 1.9 Register Bank Save Function

The RXv3 CPU has dedicated save register banks and functionality for using them for the fast saving and restoring of the values of CPU registers (see Figure 1.11). The save register banks enable the fast collective saving at the start of the exception handling routine and fast collective restoring of register values at the end of the exception handling routine. The save register banks are only accessible by the SAVE and RSTR instructions, and are independent of the 4-Gbyte address space. Each of the multiple banks is used to save and restore the values of the following CPU registers: all general purpose registers except R0, the USP, FPSW, and accumulators (ACC0, ACC1). Values in the save register banks are undefined after a reset.
A unique number (bank number) is allocated to each save register bank. The range of bank numbers is from 0 to 255 . The register bank save function is optional. However, whether or not a CPU has save register banks, and the actual range of usable bank numbers (capacity of the memory installed for this purpose) if a CPU does have save register banks will depend on the product. For details, refer to the hardware manuals for the respective products.
For handling the occurrence of an exception, refer to section 5.2, Exception Handling Procedure.


Figure 1.11 Save Register Banks

### 1.10 Double-Precision Floating-Point Coprocessor

The double-precision floating-point coprocessor operates as a coprocessor of the CPU, and executes double-precision floating-point processing instructions. Using the double-precision floating-point coprocessor considerably accelerates the processing of double-precision floating point arithmetic.
The double-precision floating-point coprocessor is optional. Whether or not a CPU has a double-precision floating-point coprocessor depends on the product. For details, refer to the hardware manuals for the respective products.

### 1.10.1 Features

- Double-precision floating-point register set

Double-precision floating-point data registers: Sixteen 64-bit registers
Double-precision floating-point control registers: Four 32-bit registers

- Double-precision floating-point processing instructions: 21
- Notifying the interrupt controller of double-precision floating-point exceptions


### 1.10.2 Double-Precision Floating-Point Register Set

The double-precision floating-point coprocessor consists of 16 double-precision floating-point data registers and 4 double-precision floating-point control registers.
Double-precision floating-point data registers

b63 | DR0 |
| :--- |
| DR1 |
| DR2 |
| DR3 |
| DR4 |
| DR5 |
| DR6 |
| DR7 |
| DR8 |
| DR9 |
| DR10 |
| DR11 |
| DR12 |
| DR13 |
| DR14 |
| DR15 |

Double-precision floating-point control registers

| b31 |
| :--- |
| DPSW (Double-precision floating-point status word) |
| DCMR (Double-precision floating-point comparison result register) |
| DECNT (Double-precision floating -point exception handling control register ) |
| DEPC (Double-precision floating-point exception program counter value) |

Figure 1.12 Double-Precision Floating-Point Register Set

### 1.10.2.1 Double-Precision Floating-Point Data Registers (DR0 to DR15)

16 double-precision floating-point data registers with 64-bit width are provided (DR0 to DR15). To specify 32-bit values, use the upper 32 bits (DRH0 to DRH15) or lower 32 bits (DRL0 to DRL15) as separate units.

### 1.10.2.2 Double-Precision Floating-Point Control Registers

Four double-precision floating-point control registers are provided.

- Double-precision floating-point status word (DPSW)
- Double-precision floating-point comparison result register (DCMR)
- Double-precision floating-point exception handling control register (DECNT)
- Double-precision floating-point exception program counter value (DEPC)

Note: The double-precision floating-point control registers are also represented by "DCR" and a number for the control register (DCRn) in descriptions of instructions that apply to the control registers in general.

DCRO: DPSW
DCR1: DCMR
DCR2: DECNT
DCR3: DEPC

## (1) Double-Precision Floating-Point Status Word (DPSW)

|  | b31 | b30 | b29 | b28 | b27 | b26 | b25 | b24 | b23 | b22 | b21 | b20 | b19 | b18 | b17 | b16 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | DFS | DFX | DFU | DFZ | DFO | DFV | - | - | - | - | - | - | - | - | - | - |
| Value after reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | b15 | b14 | b13 | b12 | b11 | b10 | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|  | - | DEX | DEU | DEZ | DEO | DEV | - | DDN | DCE | DCX | DCU | DCZ | DCO | DCV | DRM[1:0] |  |
| Value after reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |


| Bit | Symbol | Bit Name | Description | R/W |
| :---: | :---: | :---: | :---: | :---: |
| b1, b0 | DRM[1:0] | Double-precision floating-point rounding-mode setting bits | b1 b0 <br> 0 0: Round to the nearest value <br> 0 1: Round towards 0 <br> 1 0: Round towards $+\infty$ <br> 1 1: Round towards $-\infty$ | R/W |
| b2 | DCV | Invalid operation cause flag | 0 : No invalid operation has been encountered. <br> 1: Invalid operation has been encountered. | $\mathrm{R} /(\mathrm{W})^{* 1}$ |
| b3 | DCO | Overflow cause flag | 0: No overflow has occurred. <br> 1: Overflow has occurred. | $\mathrm{R} /(\mathrm{W})^{* 1}$ |
| b4 | DCZ | Division-by-zero cause flag | 0 : No division-by-zero has occurred. <br> 1: Division-by-zero has occurred. | $\mathrm{R} /(\mathrm{W})^{* 1}$ |
| b5 | DCU | Underflow cause flag | 0 : No underflow has occurred. <br> 1: Underflow has occurred. | $\mathrm{R} /(\mathrm{W})^{* 1}$ |
| b6 | DCX | Inexact cause flag | 0 : No inexact exception has been generated. <br> 1: Inexact exception has been generated. | $\mathrm{R} /(\mathrm{W})^{* 1}$ |
| b7 | DCE | Unimplemented processing cause flag | 0 : No unimplemented processing has been encountered. <br> 1: Unimplemented processing has been encountered. | $\mathrm{R} /(\mathrm{W})^{* 1}$ |
| b8 | DDN | 0 flush bit of denormalized number | 0 : A denormalized number is handled as a denormalized number. <br> 1: A denormalized number is handled as $0 .{ }^{*} 2$ | R/W |
| b9 | - | Reserved | This bit is read as 0 . The write value should be 0. | R/W |
| b10 | DEV | Invalid operation exception enable bit | 0 : Invalid operation exception is masked. <br> 1: Invalid operation exception is enabled. | R/W |
| b11 | DEO | Overflow exception enable bit | 0 : Overflow exception is masked. <br> 1: Overflow exception is enabled. | R/W |
| b12 | DEZ | Division-by-zero exception enable bit | 0: Division-by-zero exception is masked. <br> 1: Division-by-zero exception is enabled. | R/W |
| b13 | DEU | Underflow exception enable bit | 0 : Underflow exception is masked. <br> 1: Underflow exception is enabled. | R/W |
| b14 | DEX | Inexact exception enable bit | 0 : Inexact exception is masked. <br> 1: Inexact exception is enabled. | R/W |
| b25 to b15 | - | Reserved | These bits are read as 0 . The write value should be 0 . | R/W |
| b26 | DFV*3 | Invalid operation flag | 0 : No invalid operation has been encountered. <br> 1: Invalid operation has been encountered. ${ }^{* 8}$ | R/W |
| b27 | DFO*4 | Overflow flag | 0 : No overflow has occurred. <br> 1: Overflow has occurred. ${ }^{* 8}$ | R/W |
| b28 | DFZ*5 | Division-by-zero flag | 0: No division-by-zero has occurred. <br> 1: Division-by-zero has occurred. *8 | R/W |


| Bit | Symbol | Bit Name | Description | R/W |
| :--- | :--- | :--- | :--- | :--- |
| b29 | DFU $^{* 6}$ | Underflow flag | 0: No underflow has occurred. <br> 1: Underflow has occurred. ${ }^{* 8}$ | R/W |
| b30 | DFX $^{* 7}$ | Inexact flag | $0:$ No inexact exception has been generated. <br> 1: Inexact exception has been generated. ${ }^{* 8}$ | R/W |
| b31 | DFS | Double-precision floating-point <br> error summary flag | This bit reflects the logical OR of the DFU, DFZ, | R |

Note: 1. When 0 is written to the bit, the setting of the bit will be 0 ; the bit retains the previous value in response to the writing of 1 .
Note: 2. Positive denormalized numbers are treated as +0 , negative denormalized numbers as -0 .
Note: 3 . When the DEV bit is set to 0 , the DFV flag is enabled.
Note: 4. When the DEO bit is set to 0 , the DFO flag is enabled.
Note: 5 . When the DEZ bit is set to 0 , the DFZ flag is enabled.
Note: 6 . When the DEU bit is set to 0 , the DFU flag is enabled.
Note: 7. When the DEX bit is set to 0 , the DFX flag is enabled.
Note: 8 . Once the bit has been set to 1 , this value is retained until it is cleared to 0 by software.
The double-precision floating-point status word (DPSW) indicates the results of double-precision floating-point arithmetic operations.
When the corresponding exception handling enable bits ( DEj ) are set to enable processing of the exceptions ( $\mathrm{DEj}=1$ ), the DCj flags can be used by the exception handling routine (the interrupt handling routine with the double-precision floating-point exception as its source) to identify the source of that exception. If handling of an exception is masked ( $\mathrm{DEj}=0$ ), the DFj flag can be used to check for the generation of the exception at the end of a sequence of processing. The DFj flags operate in an accumulative fashion ( $\mathrm{j}=\mathrm{X}, \mathrm{U}, \mathrm{Z}, \mathrm{O}$, or V ).
The single-precision floating-point status word (FPSW) is neither referred to nor updated in double-precision floatingpoint arithmetic operations.

## DRM[1:0] bits (Double-precision floating-point rounding-mode setting bits)

These bits specify the double-precision floating-point rounding-mode.

## Explanation of Double-Precision Floating-Point Rounding Modes

- Rounding to the nearest value (the default behavior):
- Rounding towards 0 :
- Rounding towards $+\infty$ :
- Rounding towards $-\infty$ :

An inexact result is rounded to the available value that is closest to the result of a hypothetical calculation with infinite precision. If two available values are equally close, rounding is to the even alternative.
An inexact result is rounded to the smallest available absolute value; i.e., in the direction of zero (simple truncation).
An inexact result is rounded to the nearest available value in the direction of positive infinity.
An inexact result is rounded to the nearest available value in the direction of negative infinity.
(1) Rounding to the nearest value is specified as the default mode and returns the most accurate value.
(2) Modes such as rounding towards 0 , rounding towards $+\infty$, and rounding towards $-\infty$ are used to ensure precision when interval arithmetic is employed.

## DCV flag (Invalid operation cause flag), DCO flag (Overflow cause flag), <br> DCZ flag (Division-by-zero cause flag), DCU flag (Underflow cause flag), DCX flag (Inexact cause flag), and DCE flag (Unimplemented processing cause flag)

Double-precision floating-point exceptions include the five specified in the IEEE754 standard, namely overflow, underflow, inexact, division-by-zero, and invalid operation. For a further double-precision floating-point exception that is generated upon detection of unimplemented processing, the corresponding flag (DCE) is set to 1 .

- If an exception or processing that is not implemented is not encountered in the execution of a double-precision floating-point arithmetic instruction other than DABS or DNEG, the corresponding flags become 0 .
- When 0 is written to the bit by the MVTDC instruction, the bit is set to 0 ; the bit retains the previous value when 1 is written by the instruction.


## DDN bit (0 flush bit of denormalized number)

When this bit is set to 0 , a denormalized number is handled as a denormalized number.
When this bit is set to 1 , a denormalized number is handled as 0 .

DEV bit (Invalid operation exception enable bit), DEO bit (Overflow exception enable bit), DEZ bit (Division-by-zero exception enable bit), DEU bit (Underflow exception enable bit), and DEX bit (Inexact exception enable bit)
When any of the five floating-point exceptions specified in the IEEE754 standard is generated in the execution of a double-precision floating-point operation instructions, these bits determine whether the CPU will start handling the exception (i.e., whether an interrupt request will be sent to the interrupt controller). When the bit corresponding to an exception is 0 , interrupt requests are not generated. When the bit corresponding to an exception is 1 , interrupt requests are generated.

DFV flag (Invalid operation flag), DFO flag (Overflow flag), DFZ flag (Division-by-zero flag), DFU flag (Underflow flag), and DFX flag (Inexact flag)
While the exception handling enable bit ( DEj ) is 0 (exception handling is masked), if any of the five floating-point exceptions specified in the IEEE754 standard is generated, the corresponding bit is set to 1 .

- When DEj is 1 (exception handling is enabled), the value of the flag remains.
- When the corresponding flag is set to 1 , it remains 1 until it is cleared to 0 by software. (Accumulation flag)


## DFS flag (Double-precision floating-point error summary flag)

This bit reflects the logical OR of the DFU, DFZ, DFO, and DFV flags.

The value of this register is not updated when the EHM and EHS bits in the DECNT register are 1.

## (2) Double-Precision Floating-Point Comparison Result Register (DCMR)




| Bit | Symbol | Bit Name | Description | R/W |
| :--- | :--- | :--- | :--- | :--- | :--- |
| b0 | RES | Double-precision floating-point <br> compare instruction result flag | 0: Condition for comparison was not satisfied. <br> 1: Condition for comparison was satisfied. | R/W |
| b31 to b1 | - | Reserved | These bits are read as 0. The write value <br> should be 0. | R/W |

(3) Double-Precision Floating-Point Exception Handling Control Register (DECNT)

|  | b31 | b30 | b29 | b28 | b27 | b26 | b25 | b24 | b23 | b22 | b21 | b20 | b19 | b18 | b17 | b16 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | EHS |
| Value after reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | b15 | b14 | b13 | b12 | b11 | b10 | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|  | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | EHM |
| Value after reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |


| Bit | Symbol | Bit Name | Description | R/W |
| :--- | :--- | :--- | :--- | :--- |
| b0 | EHM | Double-precision floating-point <br> exception information <br> preservation mode bit | 0: Mode in which information on the sources of <br> exceptions is not preserved. <br> Information on the generation of double- <br> precision floating-point exceptions is not <br> preserved when they occur. |  |
|  |  | 1: Mode in which information on the generation <br> of exceptions is preserved. <br> When a double-precision floating-point <br> exception is generated and an interrupt <br> request is sent to the interrupt controller, the <br> EHS bit is changed to 1 to preserve the <br> information that an exception has been <br> generated. |  |  |

## (4) Double-Precision Floating-Point Exception Program Counter (DEPC)



The DEPC register holds the value of the program counter for the instruction that caused the most recent exception when a double-precision floating-point exception is generated and an interrupt request is sent to the interrupt controller. This register is read-only. The value of this register is not updated when the value of the EHS bit in the DECNT register is 1 while that of the EHM bit in the same register is also 1 .

### 1.10.3 Double-Precision Floating-Point Exceptions

Double-precision floating-point exceptions are generated when any of the five exceptions specified in the IEEE 754 standard, namely overflow, underflow, inexact, division-by-zero, or invalid operation, or an attempt to use processing that is not implemented, is detected upon execution of a double-precision floating-point operation instruction. When a double-precision floating-point exception has been generated, the exception processing proceeds as the sending of an interrupt request to the interrupt controller without exception handling by the CPU. For the five exceptions, an interrupt request only proceeds when the given bit among the DEX, DEU, DEZ, DEO, or DEV bits in the DPSW is 1 . The following is an outline of the events that cause double-precision floating-point exceptions.

### 1.10.3.1 Overflow

An overflow occurs when the absolute value of the result of an arithmetic operation is greater than the range of values that can be represented in the double-precision floating-point format. Executing the DTOF instruction causes an overflow when the absolute value of the result of conversion is greater than the range of values that can be represented in the single-precision floating-point format. Table 1.8 lists the results of operations when an overflow exception occurs.

Table 1.8 Operation Results When an Overflow Exception Has Occurred


Note: An inexact exception occurs when the result of a double-precision floating-point arithmetic operation causes an overflow while DEO=0.

### 1.10.3.2 Underflow

An underflow occurs when the absolute value of the result of an arithmetic operation is smaller than the range of normalized values that can be represented in the double-precision floating-point format. (However, this does not apply when the result is 0 .) Executing the DTOF instruction causes an underflow when the absolute value of the result of conversion is smaller than the range of values that can be represented in the single-precision floating-point format (however, this does not apply when the result is 0 ). Table 1.9 lists the results of operations when an underflow exception occurs.

Table 1.9 Operation Results When an Underflow Exception Has Occurred
Operation Result (Value in the Destination Register)

| DEU $=\mathbf{0}$ | DEU $=\mathbf{1}$ |
| :--- | :--- |
| DDN $=0:$ No change. (An unimplemented processing exception is generated.) | No change |
| DDN $=1:$ The value of 0 is returned. |  |

### 1.10.3.3 Inexact

An inexact exception occurs when the result of a hypothetical calculation with infinite precision differs from the actual result of the operation. Table 1.10 lists the conditions leading to an inexact exception and the results of operations.

Table 1.10 Conditions Leading to an Inexact Exception and the Operation Results

|  | Operation Result (Value in the Destination Register) |  |
| :--- | :--- | :--- |
| Occurrence Condition | DEX = 0 | DEX =1 |
| An overflow exception has occurred | Refer to Table 1.8, Operation Results When an | No change |
| while overflow exceptions are masked. | Overflow Exception Has Occurred |  |
| Rounding has been produced. | Value after rounding |  |

Note: 1. An inexact exception will not be generated when an underflow error occurs.
Note: 2. An inexact exception will not be generated when an overflow exception occurs while overflow exceptions are enabled, regardless of the rounding generation.

### 1.10.3.4 Division-by-Zero

Dividing a non-zero finite number by zero produces a division-by-zero exception. Table 1.11 lists the results of operations that have led to a division-by-zero exception. However, if the dividend is one of those listed in Table 1.12, the operation is not treated as division by zero.

Table 1.11 Operation Results When a Division-by Zero Exception Has Occurred
Operation Result (Value in the Destination Register)

| Dividend | DEZ $=\mathbf{0}$ | DEZ $=\mathbf{1}$ |
| :--- | :--- | :--- |
| Non-zero finite number | $\pm \infty$ (the sign bit is the logical exclusive or of the sign <br> bits of the divisor and dividend) | No change |

Table 1.12 Dividends and Operations that are not Treated as Division by Zero

| Dividend | Result |
| :--- | :--- |
| 0 | An invalid operation exception is generated. |
| $\infty$ | No exception is generated. The result is $\infty$. |
| Denormalized number (DDN =0) | An unimplemented processing exception is generated. |
| QNaN | No exception is generated. The result is QNaN. |
| SNaN | An invalid operation exception is generated. |

### 1.10.3.5 Invalid Operation

Executing an invalid operation produces an invalid exception. Table 1.13 lists the conditions leading to an invalid exception and the results of operations.

Table 1.13 Conditions Leading to an Invalid Exception and the Operation Results

| Occurrence Condition | Operation Result (Value in the Destination Register) |  |
| :---: | :---: | :---: |
|  | DEV = 0 | DEV = 1 |
| Operation on SNaN operands | QNaN | No change |
| $+\infty+(-\infty),+\infty-(+\infty),-\infty-(-\infty)$ |  |  |
| $0 \times \infty$ |  |  |
| $0 \div 0, \infty \div \infty$ |  |  |
| Square root operation on numbers smaller than 0 |  |  |
| Overflow in integer conversion or attempting integer conversion of NaN or $\infty$ when executing DTOI or DROUND instruction | The return value is 7FFFFFFFh when the sign bit before conversion was 0 and 80000000 h when the sign bit before conversion was 1 . |  |
| Overflow in integer conversion or attempting integer conversion of NaN or $\infty$ when executing DTOU instruction | The return value is FFFFFFFFh when the most significant bit before conversion was 0 and 00000000h when the most significant bit before conversion was 1. |  |
| Comparison of SNaN operands | No destination |  |

Table 1.14 lists the rules for generating QNaNs as the results of operations.
Table 1.14 Rules for Generating QNaNs
Source Operands
Operation Result (Value in the Destination Register)

| An SNaN and a QNaN | The SNaN source operand converted into a QNaN |
| :--- | :--- |
| Two SNaNs | src2 converted into a QNaN |
| Two QNaNs | src2 |
| An SNaN and a real value | The SNaN source operand converted into a QNaN |
| A QNaN and a real value | The QNaN source operand |
| Neither source operand is an NaN and an invalid <br> operation exception is generated | 7FFFFFFFFFFFFFFFF |

Note: The SNaN is converted into a QNaN while the most significant bit in the fraction part is 1.

### 1.10.3.6 Unimplemented Processing

While $\operatorname{DDN}=0$, giving a denormalized number as an operand or calculation leading to an underflow constitutes processing of a double-precision floating-point arithmetic operation that is not implemented. An unimplemented processing exception will not occur with DDN $=1$.
There is no enable bit to mask an unimplemented processing exception, so this processing exception cannot be masked. The destination register remains as is.

### 1.10.4 Data Types (for the Double-Precision Floating-Point Coprocessor)

The double-precision floating-point coprocessor can handle double-precision floating-point numbers.
In addition, it can handle single-precision floating-point numbers with the DTOF and FTOD instructions, and 32-bit integers with the DROUND, DTOI, DTOU, ITOD, and UTOD instructions.
For single-precision floating-point numbers, refer to section 1.5.2, Single-Precision Floating-Point Numbers, and for 32-bit integers, refer to section 1.5.1, Integer.

### 1.10.4.1 Double-Precision Floating-Point Numbers

The double-precision floating-point number is compliant with that specified in the IEEE754 standard. Operands of this type can be used in fifteen double-precision floating-point arithmetic instructions: DABS, DADD, DCMPcm, DDIV, DMUL, DNEG, DROUND, DSUB, DSQRT, DTOF, DTOI, DTOU, FTOD, ITOD, and UTOD.


Figure 1.13 Double-Precision Floating-Point Number

The double-precision floating-point number can represent the values listed below.

- $0<\mathrm{E}<2047$ (normal numbers)
- $\mathrm{E}=0$ and $\mathrm{F}=0$ (signed zero)
- $\mathrm{E}=0$ and $\mathrm{F}>0$ (denormalized numbers)*
- $\mathrm{E}=2047$ and $\mathrm{F}=0$ (infinity $(\infty)$ )
- $\mathrm{E}=2047$ and $\mathrm{F}>0$ (Not-a-Number (NaN))

Note: * The number is treated as 0 when the DDN bit in the DPSW is 1 . When the DDN bit is 0 , an unimplemented processing exception is generated.

### 1.10.5 Data Arrangement (for the Double-Precision Floating-Point Coprocessor)

The double-precision floating-point coprocessor can handle 32-bit and 64-bit values.
For 32-bit values, refer to section 1.6, Data Arrangement.

### 1.10.5.1 Arrangement of Data in the Double-Precision Floating-Point Registers

Figure 1.14 shows the relation between the sizes of registers and bit numbers.


Figure 1.14 Data Arrangement in Registers

### 1.10.5.2 Arrangement of Data for Double-Precision Floating-Point Numbers in Memory

A double-precision floating-point number is always represented as a double-longword ( 64 bits) in memory. The data arrangement is selectable as little endian or big endian. Figure 1.15 shows the arrangement of data in memory.


Figure 1.15 Data Arrangement in Memory

## 2. Addressing Modes

The following is a description of the notation and operations of each addressing mode.
There are eleven types of addressing mode.

- Immediate
- Register direct
- Register indirect
- Register relative
- Post-increment register indirect
- Pre-decrement register indirect
- Indexed register indirect
- Control register direct
- PSW direct
- Program counter relative
- Accumulator direct

Products equipped with a double-precision floating-point coprocessor have a further two types of addressing mode.

- Double-precision floating-point data register direct
- Double-precision floating-point control register direct


### 2.1 Guide to This Section

The following sample shows how the information in this section is presented.

(1) Name

The name of the addressing mode is given here.
(2) Symbolic notation

This notation represents the addressing mode.
:8 or : 16 represents the number of valid bits just before an instruction in this addressing mode is executed.
This symbolic notation is added in the manual to represent the number of valid bits, and is not included in the actual program.
(3) Description

The operation and effective address range are described here.
(4) Operation diagram

The operation of the addressing mode is illustrated here.

### 2.2 Addressing Modes

| Immediate |  | \#IMM:1 |  |  |
| :---: | :---: | :---: | :---: | :---: |
| \#IMM:1 <br> \#IMM:2 <br> \#IMM:3 <br> \#IMM:4 <br> \#UIMM:4 <br> \#IMM:5 | \#IMM:1 |  |  | $\square^{\text {b0 }}$ |
|  | The operand is the 1 -bit immediate value indicated by \#IMM. This addressing mode is used to specify sources for RACL, RACW, RDACL, and RDACW instructions. |  |  |  |
|  |  | \#IMM:2 |  | b1b0 |
|  |  |  |  |  |
|  |  | \#IMM:3 |  | b2 b0 |
|  | \#IMM:2 |  |  | $\square$ |
|  | The operand is the 2-bit immediate value indicated by \#IMM. This addressing mode is used to specify sources for MVFACGU, MVFACHI, MVFACLO, and MVFACMI instructions. | \#IMM:4 <br> b31 |  |  |
|  |  | \#UIMM:4 | Zero extension | $\begin{gathered} \text { b4b3 } \quad \text { b0 } \\ \hline \ldots \ldots \ldots . . \end{gathered}$ |
|  | \#IMM:3 |  |  | ${ }^{\text {b4 }} \quad \mathrm{b}$ |
|  | The operand is the 3-bit immediate value indicated by \#IMM. This addressing mode is used to specify the bit number for the bit manipulation instructions: BCLR, BMCnd, BNOT, BSET, and BTST. | \#IMM:5 |  |  |
|  | \#IMM:4 |  |  |  |
|  | The operand is the 4-bit immediate value indicated by \#IMM. This addressing mode is used to specify the interrupt priority level for the MVTIPL instruction. |  |  |  |
|  | \#UIMM:4 |  |  |  |
|  | The operand is the 4-bit immediate value indicated by \#UIMM after zero extension to 32 bits. This addressing mode is used to specify sources for ADD, AND, CMP, MOV, MUL, OR, and SUB instructions. |  |  |  |
|  | \#IMM:5 |  |  |  |
|  | The operand is the 5 -bit immediate value indicated by \#IMM. This addressing mode is used in the following ways: |  |  |  |
|  | - to specify the bit number for the bitmanipulation instructions: BCLR, BMCnd, BNOT, BSET, and BTST; |  |  |  |
|  | - to specify the bit number and bit width for the data transfer instructions: <br> BFMOV and BFMOVZ; |  |  |  |
|  | - to specify the number of bit places of shifting in certain arithmetic/logic instructions: SHAR, SHLL, and SHLR; and |  |  |  |
|  | - to specify the number of bit places of rotation in certain arithmetic/logic instructions: ROTL and ROTR. |  |  |  |


| Immediate |  |  |  |
| :---: | :---: | :---: | :---: |
| \#IMM:8 <br> \#SIMM:8 <br> \#UIMM:8 <br> \#IMM:16 <br> \#SIMM:16 <br> \#SIMM:24 <br> \#IMM:32 | The operand is the value specified by the immediate value. In addition, the operand will be the result of zero-extending or signextending the immediate value when it is specified by \#UIMM or \#SIMM. \#IMM:n, \#UIMM:n, and \#SIMM:n represent n-bit long immediate values. <br> For the range of IMM, refer to section 2.2.1, Ranges for Immediate Values. | When the size specifier is B <br> \#IMM:8 <br> When the size specifier is W \#SIMM:8 <br> \#IMM:16 <br> When the size specifier is $L$ |  |
| Register Direct |  |  |  |
| $\begin{aligned} & \mathrm{Rn} \\ & (\mathrm{Rn}=\mathrm{R0} \text { to R15) } \end{aligned}$ | The operand is the specified register. In addition, the Rn value is transferred to the program counter (PC) when this addressing mode is used with JMP and JSR instructions. The range of valid addresses is from 00000000h to FFFFFFFFh. $\mathrm{Rn}(\mathrm{Rn}=\mathrm{R} 0$ to R 15 ) can be specified. |  |  |
| Register Indirect |  | $\begin{aligned} & \text { Register } \\ & \quad \text { address } \\ & \hline \end{aligned}$ |  |
| [Rn] <br> ( $\mathrm{Rn}=\mathrm{R} 0$ to R 15 ) | The value in the specified register is the effective address of the operand. The range of valid addresses is from 00000000h to FFFFFFFFh. [Rn] (Rn = R0 to R15) can be specified. |  |  |
| Register Relative |  |  | Memory |
| $\begin{aligned} & \mathrm{dsp}: 5[\mathrm{Rn}] \\ & (\mathrm{Rn}=\mathrm{R0} \text { to } \mathrm{R} 7) \\ & \\ & \mathrm{dsp}: 8[\mathrm{Rn}] \\ & (\mathrm{Rn}=\mathrm{R0} \text { to } \mathrm{R} 15) \\ & \\ & \mathrm{dsp}: 16[\mathrm{Rn}] \\ & (\mathrm{Rn}=\mathrm{R0} \text { to } \mathrm{R} 15) \end{aligned}$ | The effective address of the operand is the least significant 32 bits of the sum of the displacement (dsp) value, after zeroextension to 32 bits and multiplication by 1 , 2 , or 4 according to the specification (see the diagram at right), and the value in the specified register. The range of valid addresses is from 00000000h to <br> FFFFFFFFh. dsp:n represents an n-bit long displacement value. The following mode can be specified: dsp:5[Rn] (Rn = R0 to R7), dsp: $8[R n](R n=R 0$ to $R 15)$, and $d s p: 16[R n](R n=R 0$ to $R 15)$. $d s p: 5[R n](R n=R 0$ to $R 7)$ is used only with MOV and MOVU instructions. |  |  |


| Post-increment Register Indirect |  |  |  | Memory |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & {[R n+]} \\ & (R n=R 0 \text { to } R 15) \end{aligned}$ | The value in the specified register is the effective address of the operand. The range of valid addresses is from 00000000h to FFFFFFFFh. After the operation, 1,2 , or 4 is added to the value in the specified register according to the size specifier: .B, .W, or .L. This addressing mode is used with MOV and MOVU instructions. |  |  |  | - $\begin{aligned} & \text { Direction of } \\ & \text { ardares } \\ & \text { incementing }\end{aligned}$ |
| Pre-decrement Register Indirect |  |  |  |  |  |
| $\begin{aligned} & {[-\mathrm{Rn}]} \\ & (\mathrm{Rn}=\mathrm{R} 0 \text { to } \mathrm{R} 15) \end{aligned}$ | According to the size specifier: .B, .W, or .L, 1,2 , or 4 is subtracted from the value in the specified register. The value after the operation is the effective address of the operand. The range of valid addresses is from 00000000h to FFFFFFFFh. This addressing mode is used with MOV and MOVU instructions. |  |  | mory | Direction of adaress incrementing |
| Indexed Register Indirect |  |  |  | mory | Direction of address incrementing$\square$ |
| $\begin{aligned} & {[\mathrm{Ri}, \mathrm{Rb}]} \\ & (\mathrm{Ri}=\mathrm{R0} 0 \text { to } \mathrm{R} 15, \\ & \mathrm{Rb}=\mathrm{R} 0 \text { to } \mathrm{R} 15) \end{aligned}$ | The effective address of the operand is the least significant 32 bits of the sum of the value in the index register (Ri), multiplied by 1,2 , or 4 according to the size specifier: .B, .W, or .L, and the value in the base register ( Rb ). The range of valid addresses is from 00000000h to FFFFFFFFh. This addressing mode is used with MOV and MOVU instructions. |  |  |  |  |
| Control Register Direct |  |  |  |  |  |
| PC <br> ISP <br> USP <br> INTB <br> PSW <br> BPC <br> BPSW <br> FINTV <br> FPSW <br> EXTB | The operand is the specified control register. This addressing mode is used with MVFC, MVTC, POPC, and PUSHC instructions. <br> The PC is only selectable as the src operand of MVFC and PUSHC instructions. | PC ISP USP INTB PSW BPC BPSW FINTV FPSW EXTB | b31 <br> b31 <br> b31 <br> b31 <br> b31 <br> b31 <br> b31 <br> b31 <br> b31 <br> b31 |  |  |




### 2.2.1 Ranges for Immediate Values

Ranges for immediate values are listed in Table 2.1.
Unless specifically stated otherwise in descriptions of the various instructions under section 3.5, Instructions in Detail, ranges for immediate values are as listed below.

Table 2.1 Ranges for Immediate Values

| IMM | In Decimal Notation | In Hexadecimal Notation |
| :---: | :---: | :---: |
| IMM:1 | 1 or 2 | 1h or 2h |
| IMM:2 | 0 to 2 | Oh to 2h |
| IMM:3 | 0 to 7 | Oh to 7h |
| IMM:4 | 0 to 15 | Oh to 0Fh |
| UIMM:4 | 0 to 15 | Oh to 0Fh |
| IMM:5 | 0 to 31 | Oh to 1Fh |
| IMM:8 | -128 to 255 | -80h to 0FFh |
| UIMM:8 | 0 to 255 | Oh to 0FFh |
| SIMM:8 | -128 to 127 | -80h to 7Fh |
| IMM:16 | -32768 to 65535 | -8000h to 0FFFFh |
| SIMM:16 | -32768 to 32767 | -8000h to 7FFFh |
| SIMM:24 | -8388608 to 8388607 | -800000h to 7FFFFFh |
| IMM:32 | -2147483648 to 4294967295 | -80000000h to OFFFFFFFFh |

Note: 1. The RX Family assembler from Renesas Electronics Corp. converts instruction codes with immediate values to have the optimal numbers of bits.
Note: 2. The RX Family assembler from Renesas Electronics Corp. is capable of depicting hexadecimal notation as a 32bit notation. For example "-127" in decimal notation, i.e. "-7Fh" in hexadecimal, can be expressed as "OFFFFFF81h".
Note: 3. For the ranges of immediate values for INT and RTSD instructions, see the relevant descriptions under section 3.5, Instructions in Detail.

## 3. Instruction Descriptions

### 3.1 Overview of Instruction Set

The number of instructions for the RXv3 Architecture is 113. A variable-length instruction format of 1 to 8 bytes is used.
The RXv3 instruction set architecture provides upward compatibility from the RXv1 and RXv2.

- Compared to the RXv1, the RXv2 realized higher speed arithmetic processing, comparable to that of a DSP, mainly through the addition of instructions for DSP and single-precision floating-point operations.
- Compared to the RXv2, the response of the RXv3 to interrupts has been made considerably faster, mainly through the addition of a register bank save function.
- Products equipped with a double-precision floating-point coprocessor have a further 21 instructions for doubleprecision floating-point processing.

The RXv3 instruction set is listed below.

## List of Instructions (1/7)

| Instruction Type | Mnemonic | Function | Instruction Described in Detail (on Page) | Instruction Code Described in Detail (on Page) | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Standard provided instructions |  |  |  |  |  |
| Arithmetic/ logic instructions | ABS | Absolute value | 73 | 270 |  |
|  | ADC | Addition with carry | 74 | 271 |  |
|  | ADD | Addition without carry | 75 | 272 |  |
|  | AND | Logical AND | 77 | 274 |  |
|  | CMP | Comparison | 92 | 291 |  |
|  | DIV | Signed division | 93 | 293 |  |
|  | DIVU | Unsigned division | 95 | 295 |  |
|  | EMUL | Signed multiplication | 99 | 297 |  |
|  | EMULU | Unsigned multiplication | 102 | 298 |  |
|  | MAX | Selecting the highest value | 134 | 310 |  |
|  | MIN | Selecting the lowest value | 135 | 312 |  |
|  | MUL | Multiplication | 146 | 321 |  |
|  | NEG | Two's complementation | 161 | 331 |  |
|  | NOP | No operation | 162 | 331 |  |
|  | NOT | Logical complementation | 163 | 332 |  |
|  | OR | Logical OR | 164 | 333 |  |
|  | RMPA | Multiply-and-accumulate operation | 182 | 341 |  |
|  | ROLC | Rotation with carry to left | 184 | 341 |  |
|  | RORC | Rotation with carry to right | 185 | 342 |  |
|  | ROTL | Rotation to left | 186 | 342 |  |
|  | ROTR | Rotation to right | 187 | 343 |  |
|  | SAT | Saturation of signed 32-bit data | 196 | 346 |  |
|  | SATR | Saturation of signed 64-bit data for RMPA | 197 | 346 |  |
|  | SBB | Subtraction with borrow | 198 | 347 |  |
|  | SHAR | Arithmetic shift to the right | 203 | 350 |  |
|  | SHLL | Logical and arithmetic shift to the left | 204 | 351 |  |
|  | SHLR | Logical shift to the right | 205 | 352 |  |
|  | SUB | Subtraction without borrow | 212 | 356 |  |
|  | TST | Logical test | 217 | 358 |  |
|  | XOR | Logical Exclusive OR | 223 | 361 | Extended for the RXv3 |

List of Instructions (2/7)

| Instruction Type | Mnemonic | Function | Instruction <br> Described <br> in Detail <br> (on Page) | Instruction Code Described in Detail (on Page) | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Singleprecision floating-point operation instructions | FADD | Single-precision floating-point addition | 104 | 300 | Extended for the RXv2 |
|  | FCMP | Single-precision floating-point comparison | 107 | 301 |  |
|  | FDIV | Single-precision floating-point division | 110 | 302 |  |
|  | FMUL | Single-precision floating-point multiplication | 112 | 303 | Extended for the RXv2 |
|  | FSUB | Single-precision floating-point subtraction | 117 | 305 | Extended for the RXv2 |
|  | FSQRT | Single-precision floating-point square root | 115 | 304 | Supported by the RXv2 and later |
|  | FTOI | Single-precision floating-point number to signed integer conversion | 120 | 306 |  |
|  | FTOU | Single-precision floating-point number to unsigned integer conversion | 123 | 306 | Supported by the RXv2 and later |
|  | ITOF | Signed integer to single-precision floating-point number conversion | 127 | 307 |  |
|  | ROUND | Conversion from single-precision floating-point number to signed integer | 188 | 344 |  |
|  | UTOF | Unsigned integer to single-precision floating-point number conversion | 218 | 359 | Supported by the RXv2 and later |
| Data transfer instructions | BFMOV | Transferring bit-fields | 81 | 280 | Supported by the RXv3 and later |
|  | BFMOVZ | Transferring a bit-field and setting the other bits at the destination to zero | 82 | 280 | Supported by the RXv3 and later |
|  | MOV | Transferring data | 136 | 313 |  |
|  | MOVCO | Storing with LI flag clear | 139 | 318 | Supported by the RXv2 and later |
|  | MOVLI | Loading with LI flag set | 140 | 318 | Supported by the RXv2 and later |
|  | MOVU | Transfer unsigned data | 141 | 319 |  |
|  | POP | Restoring data from stack to register | 166 | 334 |  |
|  | POPC | Restoring a control register | 167 | 335 | Extended for the RXv2 |
|  | POPM | Restoring multiple registers from the stack | 168 | 335 |  |
|  | PUSH | Saving data on the stack | 169 | 336 |  |
|  | PUSHC | Saving a control register | 170 | 337 | Extended for the RXv2 |
|  | PUSHM | Saving multiple registers | 171 | 337 |  |
|  | REVL | Endian conversion | 180 | 340 |  |
|  | REVW | Endian conversion | 181 | 340 |  |

## List of Instructions (3 / 7)

| Instruction Type | Mnemonic |  | Function | Instruction Described in Detail (on Page) | Instruction Code Described in Detail (on Page) | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data transfer instructions | SCCnd | SCGEU | Condition setting | 199 | 348 |  |
|  |  | SCC |  | 199 | 348 |  |
|  |  | SCEQ |  | 199 | 348 |  |
|  |  | SCZ |  | 199 | 348 |  |
|  |  | SCGTU |  | 199 | 348 |  |
|  |  | SCPZ |  | 199 | 348 |  |
|  |  | SCGE |  | 199 | 348 |  |
|  |  | SCGT |  | 199 | 348 |  |
|  |  | SCO |  | 199 | 348 |  |
|  |  | SCLTU |  | 199 | 348 |  |
|  |  | SCNC |  | 199 | 348 |  |
|  |  | SCNE |  | 199 | 348 |  |
|  |  | SCNZ |  | 199 | 348 |  |
|  |  | SCLEU |  | 199 | 348 |  |
|  |  | SCN |  | 199 | 348 |  |
|  |  | SCLE |  | 199 | 348 |  |
|  |  | SCLT |  | 199 | 348 |  |
|  |  | SCNO |  | 199 | 348 |  |
|  | STNZ |  | Transfer with condition | 210 | 354 | Extended for the RXv2 |
|  | STZ |  | Transfer with condition | 211 | 355 | Extended for the RXv2 |
|  | XCHG |  | Exchanging values | 221 | 360 |  |
| Branch instructions | BCnd | BGEU | Relative conditional branch | 80 | 278 |  |
|  |  | BC |  | 80 | 278 |  |
|  |  | BEQ |  | 80 | 278 |  |
|  |  | BZ |  | 80 | 278 |  |
|  |  | BGTU |  | 80 | 278 |  |
|  |  | BPZ |  | 80 | 278 |  |
|  |  | BGE |  | 80 | 278 |  |
|  |  | BGT |  | 80 | 278 |  |
|  |  | BO |  | 80 | 278 |  |
|  |  | BLTU |  | 80 | 278 |  |
|  |  | BNC |  | 80 | 278 |  |
|  |  | BNE |  | 80 | 278 |  |
|  |  | BNZ |  | 80 | 278 |  |
|  |  | BLEU |  | 80 | 278 |  |
|  |  | BN |  | 80 | 278 |  |
|  |  | BLE |  | 80 | 278 |  |
|  |  | BLT |  | 80 | 278 |  |
|  |  | BNO |  | 80 | 278 |  |

List of Instructions (4/7)

| Instruction Type | Mnemon |  | Function | Instruction Described in Detail (on Page) | Instruction <br> Code <br> Described <br> in Detail <br> (on Page) | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Branch | BRA |  | Unconditional relative branch | 86 | 284 |  |
|  | BSR |  | Relative subroutine branch | 89 | 287 |  |
|  | JMP |  | Unconditional jump | 129 | 308 |  |
|  | JSR |  | Jump to a subroutine | 130 | 308 |  |
|  | RTS |  | Returning from a subroutine | 193 | 345 |  |
|  | RTSD |  | Releasing stack frame and returning from subroutine | 194 | 345 |  |
| Bit | BCLR |  | Clearing a bit | 79 | 276 |  |
| manipulation | BMCnd | BMGEU | Conditional bit transfer | 83 | 281 |  |
|  |  | BMC |  | 83 | 281 |  |
|  |  | BMEQ |  | 83 | 281 |  |
|  |  | BMZ |  | 83 | 281 |  |
|  |  | BMGTU |  | 83 | 281 |  |
|  |  | BMPZ |  | 83 | 281 |  |
|  |  | BMGE |  | 83 | 281 |  |
|  |  | BMGT |  | 83 | 281 |  |
|  |  | BMO |  | 83 | 281 |  |
|  |  | BMLTU |  | 83 | 281 |  |
|  |  | BMNC |  | 83 | 281 |  |
|  |  | BMNE |  | 83 | 281 |  |
|  |  | BMNZ |  | 83 | 281 |  |
|  |  | BMLEU |  | 83 | 281 |  |
|  |  | BMN |  | 83 | 281 |  |
|  |  | BMLE |  | 83 | 281 |  |
|  |  | BMLT |  | 83 | 281 |  |
|  |  | BMNO |  | 83 | 281 |  |
|  | BNOT |  | Inverting a bit | 85 | 282 |  |
|  | BSET |  | Setting a bit | 88 | 285 |  |
|  | BTST |  | Testing a bit | 90 | 288 |  |
| String manipulation instructions | SCMPU |  | String comparison | 201 | 348 |  |
|  | SMOVB |  | Transferring a string backward | 206 | 353 |  |
|  | SMOVF |  | Transferring a string forward | 207 | 353 |  |
|  | SMOVU |  | Transferring a string | 208 | 353 |  |
|  | SSTR |  | Storing a string | 209 | 354 |  |
|  | SUNTIL |  | Searching for a string | 213 | 357 |  |
|  | SWHILE |  | Searching for a string | 215 | 357 |  |

List of Instructions (5 / 7)

| Instruction Type | Mnemonic | Function | Instruction <br> Described <br> in Detail <br> (on Page) | Instruction Code Described in Detail (on Page) | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| System manipulation instructions | BRK | Unconditional trap | 87 | 285 |  |
|  | CLRPSW | Clear a flag or bit in the PSW | 91 | 290 |  |
|  | INT | Software interrupt | 126 | 307 |  |
|  | MVFC | Transfer from a control register | 155 | 326 | Extended for the RXv2 |
|  | MVTC | Transfer to a control register | 159 | 329 | Extended for the RXv2 |
|  | MVTIPL (privileged instruction) | Interrupt priority level setting | 160 | 330 |  |
|  | RTE (privileged instruction) | Return from the exception | 191 | 344 | Extended for the RXv2 |
|  | RTFI (privileged instruction) | Return from the fast interrupt | 192 | 345 | Extended for the RXv2 |
|  | SETPSW | Setting a flag or bit in the PSW | 202 | 349 |  |
|  | WAIT (privileged instruction) | Waiting | 220 | 360 |  |
| DSP instructions | EMACA | Extend multiply-accumulate to the accumulator | 97 | 296 | Supported by the RXv2 and later |
|  | EMSBA | Extended multiply-subtract to the accumulator | 98 | 296 | Supported by the RXv2 and later |
|  | EMULA | Extended multiply to the accumulator | 101 | 298 | Supported by the RXv2 and later |
|  | MACHI | Multiply-Accumulate the upper word | 131 | 309 | Extended for the RXv2 |
|  | MACLH | Multiply-Accumulate the lower word and upper word | 132 | 309 | Supported by the RXv2 and later |
|  | MACLO | Multiply-Accumulate the lower word | 133 | 310 | Extended for the RXv2 |
|  | MSBHI | Multiply-Subtract the upper word | 143 | 320 | Supported by the RXv2 and later |
|  | MSBLH | Multiply-Subtract the lower word and upper word | 144 | 320 | Supported by the RXv2 and later |
|  | MSBLO | Multiply-Subtract the lower word | 145 | 321 | Supported by the RXv2 and later |
|  | MULHI | Multiply the upper word | 148 | 323 | Extended for the RXv2 |
|  | MULLH | Multiply the lower word and upper word | 149 | 323 | Supported by the RXv2 and later |
|  | MULLO | Multiply the lower word | 150 | 324 | Extended for the RXv2 |
|  | MVFACGU | Move the guard longword from the accumulator | 151 | 324 | Supported by the RXv2 and later |
|  | MVFACHI | Move the upper longword from accumulator | 152 | 325 | Extended for the RXv2 |
|  | MVFACLO | Move the lower longword from the accumulator | 153 | 325 | Supported by the RXv2 and later |
|  | MVFACMI | Move the middle-order longword from the accumulator | 154 | 326 | Extended for the RXv2 |
|  | MVTACGU | Move the guard longword to the accumulator | 156 | 327 | Supported by the RXv2 and later |

List of Instructions (6/7)

| Instruction <br> Type | Mnemonic | Function | Instruction <br> Described <br> in Detail <br> (on Page) | Instruction <br> Code <br> Described <br> in Detail <br> (on Page) | Notes |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## List of Instructions (7/7)

| Instruction Type | Mnemonic | Function | Instruction Described in Detail (on Page) | Instruction Code Described in Detail (on Page) | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Doubleprecision floating-point operation instructions | DSUB | Double-precision floating-point subtraction | 250 | 374 | Supported by products with the doubleprecision floating-point coprocessor |
|  | DTOF | Double-precision floating-point number to single-precision floatingpoint number conversion | 252 | 375 |  |
|  | DTOI | Double-precision floating-point number to signed integer conversion | 255 | 375 |  |
|  | DTOU | Double-precision floating-point number to unsigned integer conversion | 257 | 375 |  |
|  | FTOD | Single-precision floating-point number to double-precision floatingpoint number conversion | 259 | 376 |  |
|  | ITOD | Signed integer to double-precision floating-point number conversion | 261 | 376 |  |
|  | UTOD | Unsigned integer to doubleprecision floating-point number conversion | 265 | 378 |  |

### 3.2 List of RXv3 Extended Instructions

For the RXv3 architecture, 4 instructions are added (newly added instructions) and the specifications of 1 instructions are extended (specification extended instructions) from the RXv2 architecture.

### 3.2.1 RXv3 Newly Added Instructions

Table 3.1 lists the RXv3 instructions that are newly added compared to the RXv2 instruction set.
Table 3.1 List of Newly Added Instructions

| Item | Mnemonic | Function |
| :--- | :--- | :--- |
| Data transfer <br> instructions | BFMOV | Transferring bit-fields |
|  | BFMOVZ | Transferring a bit-field and setting the other bits at the destination to <br> zero |
| Instructions for register <br> bank save function <br> (optional)RSTR (privileged <br> instruction) | Collective restoration of register values |  |
| SAVE (privileged <br> instruction) | Collective saving of register values |  |

### 3.2.2 Specification Extended Instructions

Table 3.2 lists the RXv3 instructions with specifications extended from the RXv2 instruction set.

Table 3.2 List of Specification Extended Instructions

| Item | Mnemonic | Overview of Specification Extension |
| :--- | :--- | :--- |
| Arithmetic/logic <br> instructions | XOR | Three operands (src, sr2, and dst) are added and (Rs, Rs2, and Rd) can be <br> specified. |

### 3.3 Double-Precision Floating-Point Processing Instructions

Table 3.3 lists the instructions for double-precision floating-point processing.

Table 3.3 List of Double-Precision Floating-Point Processing Instructions

| Item | Mnemonic | Function |
| :---: | :---: | :---: |
| Double-precision floating-point data transfer instructions (optional) | DMOV | Double-precision floating-point transferring data |
|  | DPOPM | Restoring multiple double-precision floating-point registers |
|  | DPUSHM | Saving multiple double-precision floating-point registers |
|  | MVFDC | Transfer from double-precision floating-point control register |
|  | MVFDR | Transfer from double-precision floating-point comparison result register |
|  | MVTDC | Transfer to double-precision floating-point control register |
| Double-precision floating-point operation instructions (optional) | DABS | Double-precision floating-point absolute value |
|  | DADD | Double-precision floating-point addition without carry |
|  | DCMPcm | Double-precision floating-point comparison |
|  | DDIV | Double-precision floating-point division |
|  | DMUL | Double-precision floating-point multiplication |
|  | DNEG | Double-precision floating-point negate |
|  | DROUND | Conversion from double-precision floating-point number to signed integer |
|  | DSQRT | Double-precision floating-point square root |
|  | DSUB | Double-precision floating-point subtraction |
|  | DTOF | Double-precision floating-point number to single-precision floatingpoint number conversion |
|  | DTOI | Double-precision floating-point number to signed integer conversion |
|  | DTOU | Double-precision floating-point number to unsigned integer conversion |
|  | FTOD | Single-precision floating-point number to double-precision floatingpoint number conversion |
|  | ITOD | Signed integer to double-precision floating-point number conversion |
|  | UTOD | Unsigned integer to double-precision floating-point number conversion |

### 3.4 Guide to This Section

This section describes the functionality of each instruction by showing syntax, operation, function, src/dest to be selected, flag change, and description example.
The following shows how to read this section by using an actual page as an example.

(4) $\quad \begin{gathered}\text { Syntax } \\ \text { (1) ABS } \\ \text { dest }\end{gathered}$
(2) ABS src, dest
(5) $\qquad$
(1) if ( dest < 0 ) dest = -dest;
(2) if $(\operatorname{src}<0)$ dest $=$-src; else dest = src;

Absolute value

(6)

(1) This instruction takes the absolute value of dest and places the result in dest.
(2) This instruction takes the absolute value of src and places the result in dest.

| Flag Change |  |
| :--- | :--- | :--- |
| Flag Change Condition <br> Z - $\checkmark$ <br> O $\checkmark$ The flag is set when dest is 0 after the operation; otherwise it is cleared. <br>  $\checkmark$ The flag is set when the MSB of dest after the operation is 1; otherwise it is cleared. | (1) The flag is set if dest before the operation was 80000000h; otherwise it is cleared. <br> (2) The flag is set if src before the operation was 80000000h; otherwise it is cleared. |

(8) Instruction Format

| Syntax |  | Processing Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | src | dest |  |
| (1) ABS | dest | L | - | Rd | 2 |
| (2) ABS | src, dest | L | Rs | Rd | 3 |

(9)
Description Example
ABS $\quad$ R2
ABS $\quad$ R1, R2
(1) Mnemonic
Indicates the mnemonic name of the instruction explained on the given page. The center column gives a simple description of the operation and the full name of the instruction.
(2) Instruction Type
Indicates the type of instruction.
(3) Instruction Code
Indicates the page in which instruction code is listed.
Refer to this page for instruction code.
(4) Syntax

Indicates the syntax of the instruction using symbols.
(a) Mnemonic

Describes the mnemonic.
(b) Size specifier .size

For data-transfer instructions, some string-manipulation instructions, and the RMPA instruction, a size specifier can be added to the end of the mnemonic. This determines the size of the data to be handled as follows.
.B Byte (8 bits)
.W Word (16 bits)
.L Longword (32 bits)
.D Double-longword (64 bits)
(c) Operand src, dest

Describes the operand.
src Source operand
dest Destination operand
Asrc Source operand (accumulator)
Adest Destination operand (accumulator)
(5) Operation

Describes the operation performed by the instruction. A C-language-style notation is used for the descriptions of operations.
(a) Data type
signed char
signed short
signed long $\quad$ Signed longword (32-bit) integer
signed long long $\quad$ Signed long longword (64-bit) integer
unsigned char Unsigned byte (8-bit) integer
unsigned short Unsigned word (16-bit) integer
unsigned long Unsigned longword (32-bit) integer
unsigned long long Unsigned long longword (64-bit) integer
float
double Double-precision floating-point number
(b) Pseudo-functions
register(n):
register_num(Rn):
sqrt(src):
isNaN(src):
DR(n):
$\operatorname{DCR}(\mathrm{n}): \quad$ Represents the double-precision floating-point control register DCRn that has the register number n . ( $\mathrm{n}: 0$ to 3 )
$\operatorname{bank}(\mathrm{n}): \quad$ Represents the save register bank that has the bank number n .
(c) Special notation
$\mathrm{Rn}[i+7: i]$ :
$\mathrm{Rm}: \mathrm{Rn}: \quad$ Indicates the virtual 64-bit register for two connected registers.
( $\mathrm{m}, \mathrm{n}: 0$ to 15 . Rm is allocated to bits 63 to 32 , Rn to bits 31 to 0 .)
$\mathrm{Rl}: \mathrm{Rm}: \mathrm{Rn}: \quad$ Indicates the virtual 96-bit register for three connected registers.
( $1, \mathrm{~m}, \mathrm{n}: 0$ to 15 . Rl is allocated to bits 95 to 64 , Rm to bits 63 to 32 , and Rn to bits 31 to 0 .)
\{byte3, byte2, byte1, byte0\}: Indicates the unsigned longword integer for four connected unsigned byte integers.
$\{\mathrm{R} 1, \mathrm{R} 2, \ldots, \mathrm{ACC} 1\}: \quad$ Represents the set of registers enumerated within " $\}$ ".
(6) Function

Explains the function of the instruction and precautions to be taken when using it.

## (7) Flag Change

Indicates changes in the states of flags $(\mathrm{O}, \mathrm{S}, \mathrm{Z}$, and C$)$ in the PSW.
For single-precision floating-point operation instructions, changes in the states of flags (FX, FU, FZ, FO, FV, CE, CX, CU, CZ, CO, and CV) in the FPSW are also indicated.
For double-precision floating-point operation instructions, changes in the states of flags (DFX, DFU, DFZ, DFO, DFV, DCE, DCX, DCU, DCZ, DCO, and DCV) in the DPSW are also indicated.
The symbols in the table mean the following:
-: $\quad$ The flag does not change.
$\checkmark$ : The flag changes depending on condition.
(8) Instruction Format

Indicates the instruction format.


Instruction Format


(a) Registers

Rs, Rs2, Rd, Rd2, Ri, and Rb mean that R0 to R15 are specifiable unless stated otherwise.
A 0 and A1 are specifiable as the accumulators for DSP instructions.
DRs, DRs2, DRd, and DRd2 for the double-precision floating-point processing instructions are specifiable from among DR0 to DR15. DRLs and DRLd are specifiable from among DRL0 to DRL15. DRHs and DRHd are specifiable from among DRH0 to DRH15.
(b) Control registers

Rx indicates that the PC, ISP, USP, INTB, PSW, BPC, BPSW, FINTV, FPSW, and EXTB are selectable. The PC is only selectable as the src operand of MVFC and PUSHC instructions.
DCRs, DCRs2, DCRd, and DCRd2 for the double-precision floating-point processing instructions are specifiable from among DPSW, DCMR, DECNT, and DEPC.
(c) Flag and bit
"flag" indicates that a bit ( U or I ) or a flag ( $\mathrm{O}, \mathrm{S}, \mathrm{Z}$, or C ) in the PSW is specifiable.
(d) Immediate value
\#IMM:n, \#UIMM:n, and \#SIMM:n indicate n-bit immediate values. When extension is necessary, UIMM specifies zero extension and SIMM specifies sign extension.
(e) Size extension specifier (.memex) appended to a memory operand
.memex indicates the size of an operand in memory and the form of extension. Each instruction with a sizeextension specifier is expanded accordingly and then executed at the corresponding processing size.

| memex | Size | Extension |
| :--- | :--- | :--- |
| B | Byte | Sign extension |
| UB | Byte | Zero extension |
| W | Word | Sign extension |
| UW | Word | Zero extension |
| L | Longword | None |

If the extension specifier is omitted, byte size is assumed for bit-manipulation instructions and longword size is assumed for other instructions.
(f) Processing size

The processing size indicates the size for transfer or calculation within the CPU
(9) Description Example

Shows a description example for the instruction.

The following explains the syntax of BCnd, BRA, and BSR instructions by using the BRA instruction as an actual example.

## BRA

(4) Syntax
(a)


BRA
Branch instruction
Instruction Code
Page: 285
(b)


## Function

- This instruction executes a relative branch to destination address specified by src.


## Flag Change

- This instruction does not affect the states of flags.

Instruction Format

| Syntax | Length | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
|  |  | src | Range of pcdsp/Rs |  |
| BRA(.length) src | S | pcdsp:3 | $3 \leq$ ccdsp $\leq 10$ | 1 |
|  | B | pcdsp:8 | $-128 \leq$ pcdsp $\leq 127$ | 2 |
|  | W | pcdsp:16 | $-32768 \leq$ pcdsp $\leq 32767$ | 3 |
|  | A | pcdsp:24 | $-8388608 \leq$ pcdsp $\leq 8388607$ | 4 |
|  | L | Rs | $-2147483648 \leq$ Rs $\leq 2147483647$ | 2 |

## Description Example

> BRA label1
> BRA.A label2
> BRA $\quad$ R1
> BRA.L $\quad$ R2

Note: For the RX Family assembler manufactured by Renesas Electronics Corp., enter a destination address specified by a label or an effective address as the displacement value ( $p c d s p: 3, p c d s p: 8, p c d s p: 16, p c d s p: 24$ ). The value of the specified address minus the address where the instruction is allocated will be stored in the pcdsp section of the instruction.

## Description Example

BRA label
BRA 1000h
(4) Syntax

Indicates the syntax of the instruction using symbols.
(a) Mnemonic

Describes the mnemonic.
(b) Branch distance specifier .length

For branch or jump instructions, a branch distance specifier can be added to the end of the mnemonic. This determines the number of bits to be used to represent the relative distance value for the branch.
.S 3-bit PC forward relative specification. Valid values are 3 to 10 .
.B 8-bit PC relative specification. Valid values are -128 to 127.
.W 16-bit PC relative specification. Valid values are -32768 to 32767.
.A 24-bit PC relative specification. Valid values are -8388608 to 8388607.
.L 32-bit PC relative specification. Valid values are -2147483648 to 2147483647.

### 3.5 Instructions in Detail

The RXv3 instructions are described in detail in this section.

### 3.5.1 Standard provided instructions

The following pages give details of the standard provided instructions.

## ABS

## Absolute value

## Syntax

(1) ABS dest
(2) ABS src, dest

## Arithmetic/logic instruction

Instruction Code
Page: 270

## Operation

(1) if ( dest <0)
dest = -dest;
(2) if ( $\operatorname{src}<0$ )
dest $=-$ src;
else
dest $=\mathrm{src}$;

## Function

(1) This instruction takes the absolute value of dest and places the result in dest.
(2) This instruction takes the absolute value of src and places the result in dest.

Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | - |  |
| $Z$ | $\checkmark$ | The flag is set when dest is 0 after the operation; otherwise it is cleared. |
| S | $\checkmark$ | The flag is set when the MSB of dest after the operation is 1; otherwise it is cleared. |
| O | $\checkmark$ | (1) The flag is set if dest before the operation was 80000000h; otherwise it is cleared. <br> (2) The flag is set if src before the operation was 80000000h; otherwise it is cleared. |

## Instruction Format

| Syntax |  | Processing Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | src | dest |  |
| (1) ABS | dest | L | - | Rd | 2 |
| (2) ABS | src, dest | L | Rs | Rd | 3 |

## Description Example

ABS R2
ABS R1, R2

## Addition with carry

ADC

## Arithmetic/logic instruction

Instruction Code
Page: 271

## Operation

dest $=$ dest + src +C ;

## Function

- This instruction adds dest, src, and the C flag and places the result in dest.


## Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | $\checkmark$ | The flag is set if an unsigned operation produces an overflow; otherwise it is cleared. |
| $Z$ | $\checkmark$ | The flag is set if dest is 0 after the operation; otherwise it is cleared. |
| S | $\checkmark$ | The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared. |
| O | $\checkmark$ | The flag is set if a signed operation produces an overflow; otherwise it is cleared. |

## Instruction Format

| Syntax | Processing Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
|  |  | src | dest |  |
| ADC src, dest | L | \#SIMM:8 | Rd | 4 |
|  | L | \#SIMM:16 | Rd | 5 |
|  | L | \#SIMM:24 | Rd | 6 |
|  | L | \#IMM:32 | Rd | 7 |
|  | L | Rs | Rd | 3 |
|  | L | [Rs].L | Rd | 4 |
|  | L | dsp:8[Rs].L* | Rd | 5 |
|  | L | dsp:16[Rs].L* | Rd | 6 |

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 4) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to $1020(255 \times 24)$ can be specified; with dsp:16, values from 0 to $262140(65535 \times 4)$ can be specified. The value divided by 4 will be stored in the instruction code.

## Description Example

ADC \#127, R2
ADC R1, R2
ADC [R1], R2

Syntax
(1) ADD
src, dest
(2) ADD
src, src2, dest

Addition without carry

## Arithmetic/logic instruction

Instruction Code
Page: 272

## Operation

(1) dest $=$ dest + src;
(2) dest $=$ src $+\operatorname{src} 2$;

## Function

(1) This instruction adds dest and sre and places the result in dest.
(2) This instruction adds src and src2 and places the result in dest.

## Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | $\checkmark$ | The flag is set if an unsigned operation produces an overflow; otherwise it is cleared. |
| $Z$ | $\checkmark$ | The flag is set if dest is 0 after the operation; otherwise it is cleared. |
| S | $\checkmark$ | The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared. |
| O | $\checkmark$ | The flag is set if a signed operation produces an overflow; otherwise it is cleared. |

Instruction Format

| Syntax |  | Processing <br> Size | Operand |  |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | src | src2 | dest |  |
| (1) ADD | src, dest | L | \#UIMM:4 | - | Rd | 2 |
|  |  | L | \#SIMM:8 | - | Rd | 3 |
|  |  | L | \#SIMM:16 | - | Rd | 4 |
|  |  | L | \#SIMM:24 | - | Rd | 5 |
|  |  | L | \#IMM:32 | - | Rd | 6 |
|  |  | L | Rs | - | Rd | 2 |
|  |  | L | [Rs].memex | - | Rd | $\begin{aligned} & 2 \text { (memex == "UB") } \\ & 3 \text { (memex != "UB") } \end{aligned}$ |
|  |  | L | dsp:8[Rs].memex* | - | Rd | $\begin{aligned} & 3 \text { (memex == "UB") } \\ & 4 \text { (memex != "UB") } \end{aligned}$ |
|  |  | L | dsp:16[Rs].memex* | - | Rd | $\begin{aligned} & 4 \text { (memex == "UB") } \\ & 5 \text { (memex != "UB") } \end{aligned}$ |
| (2) ADD | src, src2, dest | L | \#SIMM:8 | Rs | Rd | 3 |
|  |  | L | \#SIMM:16 | Rs | Rd | 4 |
|  |  | L | \#SIMM:24 | Rs | Rd | 5 |
|  |  | L | \#IMM:32 | Rs | Rd | 6 |
|  |  | L | Rs | Rs2 | Rd | 3 |

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value ( $\mathrm{dsp}: 8$, dsp:16). With dsp:8, values from 0 to $510(255 \times 2)$ can be specified when the size extension specifier is .W or .UW, or values from 0 to $1020(255 \times 4)$ when the specifier is .L. With dsp:16, values from 0 to $131070(65535 \times 2)$ can be specified when the size extension specifier is.$W$ or.$U W$, or values from 0 to $262140(65535 \times 4)$ when the specifier is.$L$. The value divided by 2 or 4 will be stored in the instruction code.

## Description Example

ADD \#15, R2
ADD R1, R2
ADD [R1], R2
ADD [R1].UB, R2
ADD \#127, R1, R2
ADD R1, R2, R3

## AND

## Logical AND

## Syntax

(1) AND
src, dest
(2) AND
src, src2, dest

AND

## Arithmetic/logic instruction

Instruction Code
Page: 274

## Operation

(1) dest = dest \& src;
(2) dest = src \& src2;

## Function

(1) This instruction logically ANDs dest and src and places the result in dest.
(2) This instruction logically ANDs src and src2 and places the result in dest.

Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | - |  |
| $Z$ | $\checkmark$ | The flag is set if dest is 0 after the operation; otherwise it is cleared. |
| S | $\checkmark$ | The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared. |
| $O$ | - |  |

## Instruction Format

| Syntax |  | Processing Size | Operand |  |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | src | src2 | dest |  |
| (1) AND | src, dest | L | \#UIMM:4 | - | Rd | 2 |
|  |  | L | \#SIMM:8 | - | Rd | 3 |
|  |  | L | \#SIMM:16 | - | Rd | 4 |
|  |  | L | \#SIMM:24 | - | Rd | 5 |
|  |  | L | \#IMM:32 | - | Rd | 6 |
|  |  | L | Rs | - | Rd | 2 |
|  |  | L | [Rs].memex | - | Rd | $\begin{aligned} & 2 \text { (memex == "UB") } \\ & 3 \text { (memex != "UB") } \end{aligned}$ |
|  |  | L | dsp:8[Rs].memex* | - | Rd | $\begin{aligned} & 3 \text { (memex == "UB") } \\ & 4 \text { (memex != "UB") } \end{aligned}$ |
|  |  | L | dsp:16[Rs].memex* | - | Rd | $\begin{aligned} & 4 \text { (memex == "UB") } \\ & 5 \text { (memex != "UB") } \end{aligned}$ |
| (2) AND | src, src2, dest | L | Rs | Rs2 | Rd | 3 |

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is.$W$ or .UW, or by 4 when the specifier is. L ) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to $510(255 \times 2)$ can be specified when the size extension specifier is. W or. UW , or values from 0 to $1020(255 \times 4)$ when the specifier is.$L$. With dsp:16, values from 0 to $131070(65535 \times 2)$ can be specified when the size extension specifier is.$W$ or.$U W$, or values from 0 to $262140(65535 \times 4)$ when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.

## Description Example

AND \#15, R2
AND R1, R2
AND [R1], R2
AND [R1].UW, R2
AND R1, R2, R3

## BCLR

Syntax
BCLR src, dest

## Bit manipulation instruction

Instruction Code
Page: 276

## Operation

(1) When dest is a memory location:
unsigned char dest;
dest $\&={ }^{\sim}(1 \ll(\operatorname{src} \& 7))$;
(2) When dest is a register: register unsigned long dest; dest $\&=\sim(1 \ll(\operatorname{src} \& 31))$;

## Function

- This instruction clears the bit of dest, which is specified by src.
- The immediate value given as src is the number (position) of the bit.

The range for IMM: 3 operands is $0 \leq \mathrm{IMM}: 3 \leq 7$. The range for IMM:5 is $0 \leq \mathrm{IMM}: 5 \leq 31$.

## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

| Syntax | Processing Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
|  |  | src | dest |  |
| (1) BCLR src, dest | B | \#IMM:3 | [Rd].B | 2 |
|  | B | \#IMM:3 | dsp:8[Rd].B | 3 |
|  | B | \#IMM:3 | dsp:16[Rd].B | 4 |
|  | B | Rs | [Rd].B | 3 |
|  | B | Rs | dsp:8[Rd].B | 4 |
|  | B | Rs | dsp:16[Rd].B | 5 |
| (2) BCLR src, dest | L | \#IMM:5 | Rd | 2 |
|  | L | Rs | Rd | 3 |

## Description Example

BCLR \#7, [R2]
BCLR R1, [R2]
BCLR \#31, R2
BCLR R1, R2

## BCnd

## Relative conditional branch

## Syntax

BCnd(.length) src

## BCnd

## Branch instruction

Instruction Code
Page: 278

## Operation

```
if (Cnd )
    PC = PC + src;
```


## Function

- This instruction makes the flow of relative branch to the location indicated by src when the condition specified by Cnd is true; if the condition is false, branching does not proceed.
- The following table lists the types of BCnd.

| BCnd |  | Condition | Expression | BCnd |  | Condition | Expression |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \hline \text { BGEU, } \\ & \text { BC } \end{aligned}$ | $C==1$ | Equal to or greater than/ $\leq$ C flag is 1 |  | BLTU, <br> BNC | $C=0$ | Less than/ C flag is 0 | > |
| $\begin{aligned} & \mathrm{BEQ}, \\ & \mathrm{BZ} \end{aligned}$ | $\mathrm{Z}=$ = 1 | Equal to/Z flag is 1 | = | BNE, BNZ | $\mathrm{Z}==0$ | Not equal to/Z flag is 0 | \# |
| BGTU | (C \& Z $)==1$ | Greater than | < | BLEU | (C \& Z $)==0$ | Equal to or less than | $\geq$ |
| BPZ | S ==0 | Positive or zero | $0 \leq$ | BN | S == 1 | Negative | $0>$ |
| BGE | $\left(S^{\wedge} \mathrm{O}\right)=0$ | Equal to or greater than as signed integer |  | BLE | $\begin{aligned} & \left(\left(S^{\wedge} \mathrm{O}\right) \mid Z\right) \\ & ==1 \end{aligned}$ | Equal to or less than as signed integer | $\geq$ |
| BGT | $\begin{aligned} & \left(\left(S^{\wedge} \mathrm{O}\right) \mid Z\right) \\ & ==0 \end{aligned}$ | Greater than as signed integer |  | BLT | $\left(S^{\wedge} \mathrm{O}\right)==1$ | Less than as signed integer | > |
| BO | $\mathrm{O}=1$ | O flag is 1 |  | BNO | $\mathrm{O}==0$ | O flag is 0 |  |

## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

| Syntax | Length | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
|  |  | src | Range of pcdsp |  |
| (1) BEQ.S src | S | pcdsp:3 | $3 \leq$ pcdsp $\leq 10$ | 1 |
| (2) BNE.S src | S | pcdsp:3 | $3 \leq$ pcdsp $\leq 10$ | 1 |
| (3) BCnd.B src | B | pcdsp:8 | $-128 \leq$ pcdsp $\leq 127$ | 2 |
| (4) BEQ.W src | W | pcdsp:16 | $-32768 \leq$ pcdsp $\leq 32767$ | 3 |
| (5) BNE.W src | W | pcdsp:16 | $-32768 \leq$ pcdsp $\leq 32767$ | 3 |

## Description Example

## BC label1

BC.B label2
Note: For the RX Family assembler manufactured by Renesas Electronics Corp., enter a destination address specified by a label or an effective address as the displacement value (pcdsp:3, pcdsp:8, pcdsp:16). The value of the specified address minus the address where the instruction is allocated will be stored in the pcdsp section of the instruction.

## Description Example

BC label
BC 1000h

## BFMOV

Transferring bit-fields

## BFMOV

## Data transfer instruction

Instruction Code
Page: 280

## Operation

unsigned long tmp1, tmp2;
tmp1 $=$ (0FFFFFFFFh >> (32-width)) $\ll$ dlsb;
tmp2 $=($ src $\gg$ slsb $) \ll$ dlsb;
dest $=($ tmp2 \& tmp1) $\mid($ dest $\& \sim t m p 1)$;

## Function

- The number of bits specified by width from the bit position slsb at the location src are transferred to the number of bits specified by width from the bit position dlsb at the location dest. The values of the rest of the bits at dest are retained.
- The range of slsb is $0 \leq \mathrm{slsb} \leq 31$, the range of dlsb is $0 \leq \mathrm{dlsb} \leq 31$, and the range of width is $1 \leq$ width $\leq 31$.
- If $(\mathrm{slsb}+$ width $)>32$ and $(\mathrm{dlsb}+$ width $)>32$, then dest becomes undefined.



## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

| Syntax |  | Processing Size | Operand |  |  |  |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | slsb | dlsb | width | src | dest |  |
| BFMOV | slsb, dlsb, width, src, dest |  | L | \#IMM:5 | \#IMM:5 | \#IMM:5 | Rs | Rd | 5 |

## Description Example

BFMOV \#5, \#10, \#3, R1, R2

## BFMOVZ

Transferring a bit-field and setting the other bits at the destination to zero

## BFMOVZ

## Data transfer instruction

## Syntax

Instruction Code
Page: 280

## Operation

unsigned long tmp1, tmp2;
tmp1 $=(0 F F F F F F F F h \gg(32$-width $)) \ll$ dlsb;
tmp2 $=($ src $\gg$ slsb $) \ll$ dlsb;
dest = (tmp2 \& tmp1);

## Function

- The number of bits specified by width from the bit position slsb at the location src are transferred to the number of bits specified by width from the bit position dlsb at the location dest. The rest of the bits at dest become 0 .
- The range of slsb is $0 \leq \mathrm{slsb} \leq 31$, the range of dlsb is $0 \leq \mathrm{dlsb} \leq 31$, and the range of width is $1 \leq$ width $\leq 31$.
- If $(\mathrm{slsb}+$ width $)>32$ and $(\mathrm{dlsb}+$ width $)>32$, then dest becomes undefined.



## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

|  | Processing Size | Operand |  |  |  |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Syntax |  | slsb | dlsb | width | src | dest |  |
| BFMOVZ slsb, dlsb, width, src, dest | L | \#IMM:5 | \#IMM:5 | \#IMM:5 | Rs | Rd | 5 |

## Description Example

BFMOVZ \#5, \#10, \#3, R1, R2

## BMCnd

## Conditional bit transfer

## Syntax

BMCnd src, dest

## BMCnd

## Bit manipulation instruction

Instruction Code
Page: 281

## Operation

(1) When dest is a memory location: unsigned char dest;
if (Cnd)
dest |= $(1 \ll(\operatorname{src} \& 7))$;
else
$\operatorname{dest} \&=\sim(1 \ll(\operatorname{src} \& 7))$;
(2) When dest is a register: register unsigned long dest; if (Cnd)
dest |= ( $1 \ll(\operatorname{src} \& 31))$;
else
$\operatorname{dest} \&=\sim(1 \ll(\operatorname{src} \& 31)) ;$

## Function

- This instruction moves the truth-value of the condition specified by Cnd to the bit of dest, which is specified by src; that is, 1 or 0 is transferred to the bit if the condition is true or false, respectively.
- The following table lists the types of BMCnd.

| BMCnd |  | Condition | Expression | BMCnd |  | Condition | Expression |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BMGEU, BMC | $C==1$ | Equal to or greater than/ $\leq$ C flag is 1 |  | BMLTU, BMNC | $\mathrm{C}=0$ | Less than/ C flag is 0 | > |
| BMEQ, BMZ | $\mathrm{Z}==1$ | Equal to/Z flag is 1 | = | BMNE, BMNZ | $\mathrm{Z}==0$ | Not equal to/Z flag is 0 | \# |
| BMGTU | $\begin{aligned} & (\mathrm{C} \& \sim Z)== \\ & 1 \end{aligned}$ | Greater than | < | BMLEU | $\begin{aligned} & (C \& \sim Z)== \\ & 0 \end{aligned}$ | Equal to or less than | $\geq$ |
| BMPZ | S == 0 | Positive or zero | $0 \leq$ | BMN | S == 1 | Negative | $0>$ |
| BMGE | $\begin{aligned} & \left(S^{\wedge} O\right)== \\ & 0 \end{aligned}$ | Equal to or greater than as signed integer | $\leq$ | BMLE | $\begin{aligned} & \left(\left(S^{\wedge} \mathrm{O}\right) \mid Z\right) \\ & ==1 \end{aligned}$ | Equal to or less than as signed integer | $\geq$ |
| BMGT | $\begin{aligned} & \left(\left(S^{\wedge} \mathrm{O}\right) \mid \mathrm{Z}\right) \\ & ==0 \end{aligned}$ | Greater than as signed integer |  | BMLT | $\begin{aligned} & \left(S^{\wedge} \mathrm{O}\right)== \\ & 1 \end{aligned}$ | Less than as signed integer | > |
| BMO | $\mathrm{O}=1$ | O flag is 1 |  | BMNO | $\mathrm{O}==0$ | O flag is 0 |  |

- The immediate value given as src is the number (position) of the bit.

The range for IMM:3 operands is $0 \leq \mathrm{IMM}: 3 \leq 7$. The range for IMM:5 is $0 \leq \mathrm{IMM}: 5 \leq 31$.

## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

| Syntax |  | Processing <br> Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | src | dest |  |
| (1) BMCnd | src, dest | B | \#IMM:3 | [Rd].B | 3 |
|  |  | B | \#IMM:3 | dsp:8[Rd].B | 4 |
|  |  | B | \#IMM:3 | dsp:16[Rd].B | 5 |
| (2) BMCnd | src, dest | L | \#IMM:5 | Rd | 3 |

## Description Example

BMC \#7, [R2]
BMZ \#31,R2

## BNOT

Inverting a bit

## BNOT

## Bit manipulation instruction

BNOT src, dest
Instruction Code
Page: 282

## Operation

(1) When dest is a memory location:
unsigned char dest;
$\operatorname{dest}^{\wedge}=(1 \ll(\operatorname{src} \& 7))$;
(2) When dest is a register: register unsigned long dest; dest $\wedge=(1 \ll(\operatorname{src} \& 31))$;

## Function

- This instruction inverts the value of the bit of dest, which is specified by src, and places the result into the specified bit.
- The immediate value given as src is the number (position) of the bit.

The range for IMM: 3 operands is $0 \leq \mathrm{IMM}: 3 \leq 7$. The range for IMM:5 is $0 \leq \mathrm{IMM}: 5 \leq 31$.

## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

| Syntax | Processing <br> Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
|  |  | src | dest |  |
| (1) BNOT src, dest | B | \#IMM:3 | [Rd].B | 3 |
|  | B | \#IMM:3 | dsp:8[Rd].B | 4 |
|  | B | \#IMM:3 | dsp:16[Rd].B | 5 |
|  | B | Rs | [Rd].B | 3 |
|  | B | Rs | dsp:8[Rd].B | 4 |
|  | B | Rs | dsp:16[Rd].B | 5 |
| (2) BNOT src, dest | L | \#IMM:5 | Rd | 3 |
|  | L | Rs | Rd | 3 |

## Description Example

| BNOT | $\# 7,[R 2]$ |
| :--- | :--- |
| BNOT | $R 1,[R 2]$ |
| BNOT | $\# 31, R 2$ |
| BNOT | $R 1, R 2$ |

## BRA

## Unconditional relative branch

Syntax
BRA(.length) src

## Branch instruction

Instruction Code
Page: 284

## Operation

PC = PC + src;

## Function

- This instruction executes a relative branch to destination address specified by src.


## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

| Syntax | Length | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
|  |  | src | Range of pcdsp/Rs |  |
| BRA(.length) src | S | pcdsp:3 | $3 \leq$ pcdsp $\leq 10$ | 1 |
|  | B | pcdsp:8 | $-128 \leq$ pcdsp $\leq 127$ | 2 |
|  | W | pcdsp:16 | $-32768 \leq$ pcdsp $\leq 32767$ | 3 |
|  | A | pcdsp:24 | $-8388608 \leq$ pcdsp $\leq 8388607$ | 4 |
|  | L | Rs | $-2147483648 \leq$ Rs $\leq 2147483647$ | 2 |

## Description Example

BRA label1
BRA.A label2
BRA R1
BRA.L R2

Note: For the RX Family assembler manufactured by Renesas Electronics Corp., enter a destination address specified by a label or an effective address as the displacement value (pcdsp:3, pcdsp:8, pcdsp:16, pcdsp:24). The value of the specified address minus the address where the instruction is allocated will be stored in the pcdsp section of the instruction.

## Description Example

BRA label
BRA 1000h

## BRK

## Unconditional trap

Syntax
BRK
System manipulation instruction
Instruction Code
Page: 285

## Operation

tmp0 $=$ PSW;
$\mathrm{U}=0$;
$\mathrm{I}=0$;
PM = 0;
tmp1 = PC + 1;
$\mathrm{PC}=$ *IntBase;
SP = SP - 4;
*SP = tmp0;
SP = SP - 4;
*SP = tmp1;

## Function

- This instruction generates an unconditional trap of number 0 .
- This instruction causes a transition to supervisor mode and clears the PM bit in the PSW.
- This instruction clears the U and I bits in the PSW.
- The address of the instruction next to the executed BRK instruction is saved.


## Flag Change

- This instruction does not affect the states of flags.
- The state of the PSW before execution of this instruction is preserved on the stack.


## Instruction Format

| Syntax | Code Size (Byte) |
| :--- | :--- |
| BRK | 1 |

## Description Example

BRK

## BSET

Setting a bit

## BSET

## Bit manipulation instruction

BSET src, dest

## Operation

(1) When dest is a memory location:
unsigned char dest;
dest |= $(1 \ll(\operatorname{src} \& 7))$;
(2) When dest is a register: register unsigned long dest; dest |= ( $1 \ll(\operatorname{src} \& 31)$ );

## Function

- This instruction sets the bit of dest, which is specified by src.
- The immediate value given as src is the number (position) of the bit.

The range for IMM: 3 operands is $0 \leq \mathrm{IMM}: 3 \leq 7$. The range for IMM:5 is $0 \leq \mathrm{IMM}: 5 \leq 31$.

## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

| Syntax | Processing <br> Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
|  |  | src | dest |  |
| (1) BSET src, dest | B | \#IMM:3 | [Rd].B | 2 |
|  | B | \#IMM:3 | dsp:8[Rd].B | 3 |
|  | B | \#IMM:3 | dsp:16[Rd].B | 4 |
|  | B | Rs | [Rd].B | 3 |
|  | B | Rs | dsp:8[Rd].B | 4 |
|  | B | Rs | dsp:16[Rd].B | 5 |
| (2) BSET src, dest | L | \#IMM:5 | Rd | 2 |
|  | L | Rs | Rd | 3 |

## Description Example

| BSET | $\# 7,[R 2]$ |
| :--- | :--- |
| BSET | R1, [R2] |
| BSET | $\# 31, R 2$ |
| BSET | R1, R2 |

## Relative subroutine branch

## Syntax

BSR(.length) src

BSR

## Branch instruction

Instruction Code
Page: 287

## Operation

SP = SP - 4;
*SP = ( PC + n ) *;
$P C=P C+s r c ;$

Note: * $(P C+n)$ is the address of the instruction following the BSR instruction. " $n$ " indicates the code size. For details, refer to "Instruction Format".

## Function

- This instruction executes a relative branch to destination address specified by src.


## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

|  |  | Operand |  | Code Size <br> (Byte) |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Syntax | Length | src | Range of pcdsp/Rs | 3 |
| BSR(.length) $\operatorname{src}$ | W | pcdsp:16 | $-32768 \leq \mathrm{pcdsp} \leq 32767$ | 4 |
|  | A | pcdsp:24 | $-8388608 \leq \mathrm{pcdsp} \leq 8388607$ | 2 |

## Description Example

BSR label1
BSR.A label2
BSR R1
BSR.L R2

Note: For the RX Family assembler manufactured by Renesas Electronics Corp., enter a destination address specified by a label or an effective address as the displacement value (pcdsp:16, pcdsp:24). The value of the specified address minus the address where the instruction is allocated will be stored in the pcdsp section of the instruction.

## Description Example

BSR label
BSR 1000h

Testing a bit

## BTST

## Bit manipulation instruction

## Syntax

BTST src, src2

## Operation

(1) When src2 is a memory location:
unsigned char src2;
$Z=\sim((\operatorname{src} 2 \gg(\operatorname{src} \& 7)) \& 1) ;$
C = (( src2 >> ( $\operatorname{src} \& 7)) \& 1)$;
(2) When src2 is a register: register unsigned long src2;
$Z=\sim((\operatorname{src} 2 \gg(\operatorname{src} \& 31)) \& 1) ;$
$C=((\operatorname{src} 2 \gg(\operatorname{src} \& 31)) \& 1) ;$

## Function

- This instruction moves the inverse of the value of the bit of scr2, which is specified by src, to the Z flag and the value of the bit of scr2, which is specified by src, to the C flag.
- The immediate value given as src is the number (position) of the bit.

The range for IMM: 3 operands is $0 \leq \mathrm{IMM}: 3 \leq 7$. The range for IMM:5 is $0 \leq \mathrm{IMM}: 5 \leq 31$.

## Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | $\checkmark$ | The flag is set if the specified bit is 1 ; otherwise it is cleared. |
| $Z$ | $\checkmark$ | The flag is set if the specified bit is 0 ; otherwise it is cleared. |
| $S$ | - |  |
| $O$ | - |  |

## Instruction Format

| Syntax | Processing Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
|  |  | src | src2 |  |
| (1) BTST src, src2 | B | \#IMM:3 | [Rs].B | 2 |
|  | B | \#IMM:3 | dsp:8[Rs].B | 3 |
|  | B | \#IMM:3 | dsp:16[Rs].B | 4 |
|  | B | Rs | [Rs2].B | 3 |
|  | B | Rs | dsp:8[Rs2].B | 4 |
|  | B | Rs | dsp:16[Rs2].B | 5 |
| (2) BTST src, src2 | L | \#IMM:5 | Rs | 2 |
|  | L | Rs | Rs2 | 3 |

## Description Example

| BTST | $\# 7,[R 2]$ |
| :--- | :--- |
| BTST | R1, [R2] |
| BTST | $\# 31, R 2$ |
| BTST | R1, R2 |

## CLRPSW

## Syntax

CLRPSW dest

## CLRPSW

## System manipulation instruction

Instruction Code
Page: 290

## Operation

dest $=0$;

## Function

- This instruction clears the $\mathrm{O}, \mathrm{S}, \mathrm{Z}$, or C flag, which is specified by dest, or the U or I bit.
- In user mode, writing to the U or I bit is ignored. In supervisor mode, all flags and bits can be written to.


## Flag Change

| Flag | Change $\quad$ Condition |  |
| :--- | :--- | :--- |
| C | ${ }^{*}$ |  |
| $Z$ | ${ }^{*}$ |  |
| S | ${ }^{*}$ |  |
| O | ${ }^{*}$ |  |

Note: * The specified flag becomes 0 .
Instruction Format

|  | Operand |  |  |
| :--- | :--- | :--- | :--- |
| Syntax | dest | Code Size (Byte) |  |
| CLRPSW dest | flag | 2 |  |

## Description Example

CLRPSW C
CLRPSW Z

## Comparison

Arithmetic/logic instruction
Instruction Code
Page: 291

## Operation

src2 - src;

## Function

- This instruction changes the states of flags in the PSW to reflect the result of subtracting src from src2.


## Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | $\checkmark$ | The flag is set if an unsigned operation does not produce an overflow; otherwise it is cleared. |
| $Z$ | $\checkmark$ | The flag is set if the result of the operation is 0; otherwise it is cleared. |
| $S$ | $\checkmark$ | The flag is set if the MSB of the result of the operation is 1; otherwise it is cleared. |
| $O$ | $\checkmark$ | The flag is set if a signed operation produces an overflow; otherwise it is cleared. |

## Instruction Format

| Syntax | Processing <br> Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
|  |  | src | src2 |  |
| CMP src, src2 | L | \#UIMM:4 | Rs | 2 |
|  | L | \#UIMM:8*1 | Rs | 3 |
|  | L | \#SIMM: ${ }^{* 1}$ | Rs | 3 |
|  | L | \#SIMM:16 | Rs | 4 |
|  | L | \#SIMM:24 | Rs | 5 |
|  | L | \#IMM:32 | Rs | 6 |
|  | L | Rs | Rs2 | 2 |
|  | L | [Rs].memex | Rs2 | $\begin{aligned} & 2 \text { (memex == "UB") } \\ & 3 \text { (memex != "UB") } \end{aligned}$ |
|  | L | dsp:8[Rs].memex ${ }^{*}$ | Rs2 | $\begin{aligned} & 3 \text { (memex == "UB") } \\ & 4 \text { (memex != "UB") } \end{aligned}$ |
|  | L | dsp:16[Rs].memex*2 | Rs2 | $\begin{aligned} & 4 \text { (memex == "UB") } \\ & 5 \text { (memex != "UB") } \end{aligned}$ |

Note: 1. Values from 0 to 127 are always specified as the instruction code for zero extension.
Note: 2. For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is.W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to $510(255 \times 2)$ can be specified when the size extension specifier is .W or .UW, or values from 0 to $1020(255 \times 4)$ when the specifier is .L. With dsp:16, values from 0 to $131070(65535 \times 2)$ can be specified when the size extension specifier is.$W$ or .UW, or values from 0 to $262140(65535 \times 4)$ when the specifier is.$L$. The value divided by 2 or 4 will be stored in the instruction code.

## Description Example

CMP \#7, R2
CMP R1, R2
CMP [R1], R2

## Signed division

## Syntax

DIV src, dest

## Arithmetic/logic instruction

Instruction Code
Page: 293

## Operation

dest = dest / src;

## Function

- This instruction divides dest by src as signed values and places the quotient in dest. The quotient is rounded towards 0 .
- The calculation is performed in 32 bits and the result is placed in 32 bits.
- The value of dest is undefined when the divisor (src) is 0 or when overflow is generated after the operation.

Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | - |  |
| $Z$ | - | This flag is set if the divisor (src) is 0 or the calculation is $-2147483648 /-1 ;$ otherwise it is <br> cleared. |
| S | - |  |
| O | $\checkmark$ |  |

## Instruction Format

| Syntax | Processing Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
|  |  | src | dest |  |
| DIV src, dest | L | \#SIMM:8 | Rd | 4 |
|  | L | \#SIMM:16 | Rd | 5 |
|  | L | \#SIMM:24 | Rd | 6 |
|  | L | \#IMM:32 | Rd | 7 |
|  | L | Rs | Rd | 3 |
|  | L | [Rs].memex | Rd | $\begin{aligned} & 3 \text { (memex == "UB") } \\ & 4 \text { (memex != "UB") } \end{aligned}$ |
|  | L | dsp:8[Rs].memex* | Rd | $\begin{aligned} & 4 \text { (memex == "UB") } \\ & 5 \text { (memex != "UB") } \end{aligned}$ |
|  | L | dsp:16[Rs].memex* | Rd | $\begin{aligned} & 5 \text { (memex == "UB") } \\ & 6 \text { (memex != "UB") } \end{aligned}$ |

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is. L ) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to $510(255 \times 2)$ can be specified when the size extension specifier is.$W$ or. UW , or values from 0 to $1020(255 \times 4)$ when the specifier is.$L$. With dsp:16, values from 0 to $131070(65535 \times 2)$ can be specified when the size extension specifier is.W or .UW, or values from 0 to $262140(65535 \times 4)$ when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.

## Description Example

DIV \#10, R2
DIV R1, R2
DIV [R1], R2
DIV 3[R1].B, R2

Unsigned division

## DIVU

## Syntax

DIVU src, dest

## Arithmetic/logic instruction

Instruction Code
Page: 295

## Operation

dest = dest / src;

## Function

- This instruction divides dest by src as unsigned values and places the quotient in dest. The quotient is rounded towards 0 .
- The calculation is performed in 32 bits and the result is placed in 32 bits.
- The value of dest is undefined when the divisor (src) is 0 .

Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | - |  |
| $Z$ | - |  |
| S | - |  |
| $O$ | $\checkmark$ | The flag is set if the divisor (src) is 0; otherwise it is cleared. |

## Instruction Format

| Syntax | Processing Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
|  |  | src | dest |  |
| DIVU src, dest | L | \#SIMM:8 | Rd | 4 |
|  | L | \#SIMM:16 | Rd | 5 |
|  | L | \#SIMM:24 | Rd | 6 |
|  | L | \#IMM:32 | Rd | 7 |
|  | L | Rs | Rd | 3 |
|  | L | [Rs].memex | Rd | $\begin{aligned} & \hline 3 \text { (memex == "UB") } \\ & 4 \text { (memex != "UB") } \end{aligned}$ |
|  | L | dsp:8[Rs].memex* | Rd | $\begin{aligned} & \hline 4 \text { (memex == "UB") } \\ & 5 \text { (memex != "UB") } \end{aligned}$ |
|  | L | dsp:16[Rs].memex* | Rd | $\begin{aligned} & 5 \text { (memex == "UB") } \\ & 6 \text { (memex != "UB") } \end{aligned}$ |

[^1]
## Description Example

DIVU \#10, R2
DIVU R1, R2
DIVU [R1], R2
DIVU 3[R1].UB, R2

## EMACA <br> Extend multiply-accumulate to the accumulator

## EMACA

DSP instruction

## Syntax

Instruction Code
Page: 296

## Operation

signed 72bit tmp;
tmp $=$ (signed long) src * (signed long) src2;
Adest $=$ Adest + tmp;

## Function

- This instruction multiplies src by src2, and adds the result to the value in the accumulator (ACC). The result of addition is stored in ACC. src and src2 are treated as signed integers.



## Flag Change

- This instruction does not affect the states of flags.

Instruction Format

|  | Operand |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |
| Syntax | src | src2 | Code Size (Byte) |  |
| EMACA | src, src2, Adest | Rs | Rs2 | A0, A1 |

## Description Example

EMACA R1, R2, A1

## EMSBA

Extended multiply-subtract to the accumulator

## EMSBA

## Syntax

DSP instruction
EMSBA src, src2, Adest

## Operation

signed 72bit tmp;
tmp = (signed long) src * (signed long) src2;
Adest = Adest - tmp;

## Function

- This instruction multiplies src by src2, and subtracts the result to the value in the accumulator (ACC). The result of subtraction is stored in ACC. src and src2 are treated as signed integers.



## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

|  | Operand |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Syntax | src | src2 | Adest | Code Size (Byte) |
| EMSBA | src, src2, Adest | Rs | Rs2 | A0, A1 |

## Description Example

EMSBA R1, R2, A1

## EMUL

## Syntax

EMUL src, dest

Signed multiplication

Arithmetic/logic instruction
Instruction Code
Page: 297

## Operation

dest2:dest = dest * src;

## Function

- This instruction multiplies dest by src, treating both as signed values.
- The calculation is performed on src and dest as 32-bit operands to obtain a 64-bit result, which is placed in the register pair, dest2:dest ( $\mathrm{R}(\mathrm{n}+1): \mathrm{Rn})$.
- Any of the 15 general-purpose registers $(\operatorname{Rn}(\mathrm{n}=0$ to 14$))$ is specifiable for dest.

Note: The accumulator (ACCO) is used to perform the function. The value of ACCO after executing the instruction is undefined.

| Register Specified for dest | Registers Used for 64-Bit Extension |
| :--- | :--- |
| R0 | R1:R0 |
| R1 | R2:R1 |
| R2 | R3:R2 |
| R3 | R4:R3 |
| R4 | R5:R4 |
| R5 | R6:R5 |
| R6 | R7:R6 |
| R7 | R8:R7 |
| R8 | R9:R8 |
| R9 | R10:R9 |
| R10 | R11:R10 |
| R11 | R12:R11 |
| R12 | R13:R12 |
| R13 | R14:R13 |
| R14 | R15:R14 |

## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

| Syntax | Processing Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
|  |  | src | dest |  |
| EMUL src, dest | L | \#SIMM:8 | Rd (Rd = R0 to R14) | 4 |
|  | L | \#SIMM:16 | Rd (Rd = R0 to R14) | 5 |
|  | L | \#SIMM:24 | Rd (Rd = R0 to R14) | 6 |
|  | L | \#IMM:32 | Rd (Rd = R0 to R14) | 7 |
|  | L | Rs | Rd (Rd = R0 to R14) | 3 |
|  | L | [Rs].memex | Rd (Rd = R0 to R14) | $\begin{aligned} & 3 \text { (memex == "UB") } \\ & 4 \text { (memex != "UB") } \end{aligned}$ |
|  | L | dsp:8[Rs].memex* | Rd (Rd = R0 to R14) | $\begin{aligned} & 4 \text { (memex =="UB") } \\ & 5 \text { (memex != "UB") } \end{aligned}$ |
|  | L | dsp:16[Rs].memex* | Rd (Rd = R0 to R14) | $\begin{aligned} & 5 \text { (memex == "UB") } \\ & 6 \text { (memex != "UB") } \end{aligned}$ |

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is.$W$ or .UW, or by 4 when the specifier is. L ) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to $510(255 \times 2$ ) can be specified when the size extension specifier is.$W$ or. UW , or values from 0 to $1020(255 \times 4)$ when the specifier is .L. With dsp:16, values from 0 to $131070(65535 \times 2)$ can be specified when the size extension specifier is.W or .UW, or values from 0 to $262140(65535 \times 4)$ when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.

## Description Example

EMUL \#10, R2
EMUL R1, R2
EMUL [R1], R2
EMUL 8[R1].W, R2

## EMULA <br> Extended multiply to the accumulator

## EMULA

Syntax
EMULA src, src2, Adest

## DSP instruction

Instruction Code
Page: 298

## Operation

Adest $=($ signed long) src * (signed long) src2;

## Function

- This instruction multiplies src by src2, and places the result in the accumulator (ACC). src and src2 are treated as signed integers.



## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

|  | Operand |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Syntax | src | src2 | Adest | Code Size (Byte) |
| EMULA $\operatorname{src}$, src2, Adest | Rs | Rs2 | A0, A1 | 3 |

## Description Example

EMULA R1, R2, A1

## EMULU

Unsigned multiplication

## Syntax

EMULU src, dest

## EMULU

## Arithmetic/logic instruction

Instruction Code
Page: 298

## Operation

dest2:dest = dest * src;

## Function

- This instruction multiplies dest by src, treating both as unsigned values.
- The calculation is performed on sre and dest as 32-bit operands to obtain a 64-bit result, which is placed in the register pair, dest2:dest ( $\mathrm{R}(\mathrm{n}+1)$ :Rn).
- Any of the 15 general-purpose registers ( $\mathrm{Rn}(\mathrm{n}=0$ to 14$)$ ) is specifiable for dest.

Note: The accumulator (ACCO) is used to perform the function. The value of ACCO after executing the instruction is undefined.

| Register Specified for dest | Registers Used for 64-Bit Extension |
| :--- | :--- |
| R0 | R1:R0 |
| R1 | R2:R1 |
| R2 | R3:R2 |
| R3 | R4:R3 |
| R5 | R5:R4 |
| R6 | R6:R5 |
| R7 | R7:R6 |
| R8 | R8:R7 |
| R9 | R9:R8 |
| R10 | R10:R9 |
| R11 | R11:R10 |
| R12 | R12:R11 |
| R13 | R13:R12 |
| R14 | R14:R13 |

## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

| Syntax | Processing Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
|  |  | src | dest |  |
| EMULU src, dest | L | \#SIMM:8 | Rd (Rd = R0 to R14) | 4 |
|  | L | \#SIMM:16 | Rd (Rd = R0 to R14) | 5 |
|  | L | \#SIMM:24 | Rd ( $\mathrm{Rd}=\mathrm{R} 0$ to R14) | 6 |
|  | L | \#IMM:32 | Rd (Rd = R0 to R14) | 7 |
|  | L | Rs | Rd (Rd = R0 to R14) | 3 |
|  | L | [Rs].memex | Rd (Rd = R0 to R14) | $\begin{aligned} & 3 \text { (memex == "UB") } \\ & 4 \text { (memex != "UB") } \end{aligned}$ |
|  | L | dsp:8[Rs].memex* | Rd (Rd = R0 to R14) | $\begin{aligned} & \hline 4 \text { (memex == "UB") } \\ & 5 \text { (memex != "UB") } \end{aligned}$ |
|  | L | dsp:16[Rs].memex ${ }^{*}$ | Rd (Rd = R0 to R14) | $\begin{aligned} & 5 \text { (memex == "UB") } \\ & 6 \text { (memex != "UB") } \end{aligned}$ |

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is.$W$ or .UW, or by 4 when the specifier is. L ) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to $510(255 \times 2$ ) can be specified when the size extension specifier is.$W$ or. UW , or values from 0 to $1020(255 \times 4)$ when the specifier is .L. With dsp:16, values from 0 to $131070(65535 \times 2)$ can be specified when the size extension specifier is.W or .UW, or values from 0 to $262140(65535 \times 4)$ when the specifier is.$L$. The value divided by 2 or 4 will be stored in the instruction code.

## Description Example

EMULU \#10,R2
EMULU R1, R2
EMULU [R1], R2
EMULU 8[R1].UW, R2

## FADD

Single-precision floating-point addition

## Syntax

$\begin{array}{ll}\text { (1) FADD } & \text { src, dest } \\ \text { (2) FADD } & \text { src, src2, dest }\end{array}$

## Single-precision floating-point operation instruction <br> Instruction Code <br> Page: 300

## Operation

(1) dest $=$ dest + src;
(2) dest $=$ src2 + src;

## Function

(1) This instruction adds the single-precision floating-point numbers stored in dest and src and places the result in dest.
(2) This instruction adds the single-precision floating-point numbers stored in src2 and src and places the result in dest.

- Rounding of the result is in accord with the setting of the RM[1:0] bits in the FPSW.
- Handling of denormalized numbers depends on the setting of the DN bit in the FPSW.
- The operation result is +0 when the sum of (src and dest) and (src and src2) of the opposite signs is exactly 0 except in the case of a rounding mode towards $-\infty$. The operation result is -0 when the rounding mode is towards $-\infty$.


## Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | - |  |
| Z | $\checkmark$ | The flag is set if the result of the operation is +0 or -0; otherwise it is cleared. |
| S | $\checkmark$ | The flag is set if the sign bit (bit 31) of the result of the operation is 1; otherwise it is cleared. |
| O | - |  |
| CV | $\checkmark$ | The flag is set if an invalid operation exception is generated; otherwise it is cleared. |
| CO | $\checkmark$ | The flag is set if an overflow exception is generated; otherwise it is cleared. |
| CZ | $\checkmark$ | The value of the flag is 0. |
| CU | $\checkmark$ | The flag is set if an underflow exception is generated; otherwise it is cleared. |
| CX | $\checkmark$ | The flag is set if an inexact exception is generated; otherwise it is cleared. |
| CE | $\checkmark$ | The flag is set if an unimplemented processing is generated; otherwise it is cleared. |
| FV | $\checkmark$ | The flag is set if an invalid operation exception is generated, and otherwise left unchanged. |
| FO | $\checkmark$ | The flag is set if an overflow exception is generated, and otherwise left unchanged. |
| FZ | - |  |

Note: The FX, FU, FO, and FV flags do not change if any of the exception enable bits EX, EU, EO, and EV is 1 . The $S$ and $Z$ flags do not change when an exception is generated.

## Instruction Format

| Syntax |  | Processing Size | Operand |  |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | src | src2 | dest |  |
| (1) FADD | src, dest | L | \#IMM:32 | - | Rd | 7 |
|  |  | L | Rs | - | Rd | 3 |
|  |  | L | [Rs].L | - | Rd | 3 |
|  |  | L | dsp:8[Rs].L* | - | Rd | 4 |
|  |  | L | dsp:16[Rs].L* | - | Rd | 5 |
| (2) FADD | src, src2, dest | L | Rs | Rs2 | Rd | 3 |

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 4) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to $1020(255 \times 4)$ can be specified; with dsp:16, values from 0 to $262140(65535 \times 4)$ can be specified. The value divided by 4 will be stored in the instruction code.

## Sources of Single-Precision Floating-Point Exceptions

Unimplemented processing
Invalid operation
Overflow
Underflow
Inexact

## Description Example

FADD R1, R2
FADD [R1], R2
FADD R1, R2, R3

## Supplementary Description

- The following tables show the correspondences between the src, src2, and dest values and the results of operations when the value of the DN bit in the FPSW is 0 or 1 .

When DN = 0

|  |  | src |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Normalized | +0 | -0 | $+\infty$ | $-\infty$ | Denormalized | QNaN | SNaN |
| $\begin{gathered} \hline \text { dest } \\ \text { or } \\ \text { src2 } \end{gathered}$ | Normalized | Sum |  |  | $+\infty$ | $-\infty$ | Unimplemented processing | QNaN | Invalid operation |
|  | +0 |  | +0 | * |  |  |  |  |  |
|  | -0 |  | * | -0 |  |  |  |  |  |
|  | $+\infty$ |  |  |  |  | Invalid operation |  |  |  |
|  | $-\infty$ |  | $-\infty$ |  | Invalid operation | $-\infty$ |  |  |  |
|  | Denormalized |  |  |  |  |  |  |  |  |
|  | QNaN |  |  |  |  |  |  |  |  |
|  | SNaN |  |  |  |  |  |  |  |  |

When DN = 1

|  |  | src |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Normalized | $\begin{gathered} +0, \\ + \text { Denormalized } \end{gathered}$ | $\begin{gathered} -0, \\ \text {-Denormalized } \end{gathered}$ | $+\infty$ | $-\infty$ | QNaN | SNaN |
| dest | Normalized | Sum | Normalized |  | $+\infty$ | $-\infty$ | QNaN |  |
|  | $\begin{gathered} +0, \\ \text { +Denormalized } \end{gathered}$ | Normalized | +0 | * |  |  |  |  |
|  | $\begin{gathered} -0, \\ \text {-Denormalized } \end{gathered}$ |  | * | -0 |  |  |  |  |
|  | $+\infty$ |  |  |  |  | Invalid operation |  |  |
|  | $-\infty$ | $-\infty$ |  |  | Invalid operation | $-\infty$ |  |  |
|  | QNaN |  |  |  |  |  |  |  |
|  | SNaN | Invalid operation |  |  |  |  |  |  |

Note: * The result is -0 when the rounding mode is set to rounding towards $-\infty$ and +0 in other rounding modes.

## FCMP

Single-precision floating-point comparison

Syntax
FCMP src, src2

Single-precision floating-point operation instruction

Instruction Code
Page: 301

## Operation

src2 - src;

## Function

- This instruction compares the single-precision floating-point numbers stored in src2 and src and changes the states of flags according to the result.
- Handling of denormalized numbers depends on the setting of the DN bit in the FPSW.


## Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | - |  |
| Z | $\checkmark$ | The flag is set if src2 $==$ src; otherwise it is cleared. |
| S | $\checkmark$ | The flag is set if src2 < src; otherwise it is cleared. |
| O | $\checkmark$ | The flag is set if an ordered classification based on the comparison result is impossible; <br> otherwise it is cleared. |
| CV | $\checkmark$ | The flag is set if an invalid operation exception is generated; otherwise it is cleared. |
| CO | $\checkmark$ | The value of the flag is 0. |
| CZ | $\checkmark$ | The value of the flag is 0. |
| CU | $\checkmark$ | The value of the flag is 0. |
| CX | $\checkmark$ | The value of the flag is 0. |
| CE | $\checkmark$ | The flag is set if an unimplemented processing exception is generated; otherwise it is cleared. |
| FV | $\checkmark$ | The flag is set if an invalid operation exception is generated; otherwise it does not change. |
| FO | - |  |
| FZ | - |  |
| FU | - |  |
| FX | - |  |


|  | Flag |  |  |
| :--- | :--- | :--- | :--- |
| Condition | $\mathbf{O}$ | $\mathbf{S}$ | $\mathbf{Z}$ |
| src2 $>$ src | 0 | 0 | 0 |
| src2 $<$ src | 0 | 1 | 0 |
| src2 $==$ src | 0 | 0 | 1 |
| Ordered classification impossible | 1 | 0 | 0 |

## Instruction Format

| Syntax |  | Processing Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | src | src2 |  |
| FCMP | src, src2 |  | L | \#IMM:32 | Rs | 7 |
|  |  | L | Rs | Rs2 | 3 |
|  |  | L | [Rs].L | Rs2 | 3 |
|  |  | L | dsp:8[Rs].L* | Rs2 | 4 |
|  |  | L | dsp:16[Rs].L* | Rs2 | 5 |

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 4) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to $1020(255 \times 4)$ can be specified; with dsp:16, values from 0 to $262140(65535 \times 4)$ can be specified. The value divided by 4 will be stored in the instruction code.

## Sources of Single-Precision Floating-Point Exceptions

Unimplemented processing
Invalid operation

## Description Example

FCMP R1, R2
FCMP [R1], R2

## Supplementary Description

- The following tables show the correspondences between the src and src2 values and the results of operations when the value of the DN bit in the FPSW is 0 or 1 .
( $>: \operatorname{src} 2>\operatorname{src},<: \operatorname{src} 2<\mathrm{src},=: \operatorname{src} 2==\mathrm{src}$ )

When DN = 0

|  |  | src |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Normalized | +0 | -0 | + | $-\infty$ | Denormalized | QNaN | SNaN |
| src2 | Normalized | Comparison | $=$ |  | < | > | Unimplemented processing | Ordered classification impossible |  |
|  | +0 |  |  |  |  |  |  |  |
|  | -0 |  |  |  |  |  |  |  |
|  | $+\infty$ | > |  |  |  |  |  |  | = |  |
|  | $-\infty$ | < |  |  |  |  |  |  | = |  |
|  | Denormalized |  |  |  |  |  |  |  |  |
|  | QNaN |  |  |  |  |  |  |  |  |
|  | SNaN |  |  |  |  |  |  | Invalid op (Ordered cla impos | ation <br> fication <br> e) |

When DN = 1

|  |  | src |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Normalized | $\begin{gathered} +0, \\ \text { +Denormalized } \end{gathered}$ | $\begin{gathered} -0, \\ \text {-Denormalized } \end{gathered}$ | $+\infty$ | $-\infty$ | QNaN | SNaN |
| src2 | Normalized | Comparison |  |  | < | > |  |  |
|  | $\begin{gathered} +0, \\ \text { +Denormalized } \end{gathered}$ |  |  |  |  |  |  |
|  | $\begin{gathered} -0, \\ \text {-Denormalized } \end{gathered}$ |  |  |  |  |  |  |
|  | $+\infty$ | > |  |  |  |  |  | = |  |
|  | $-\infty$ | < |  |  |  |  |  | = |  |
|  | QNaN | Ordered classification impossible |  |  |  |  |  |  |
|  | SNaN |  |  |  |  |  | Invalid operation (Ordered classification impossible) |  |

## FDIV

## Single-precision floating-point operation instruction

Instruction Code
Page: 302

## Operation

dest $=$ dest $/ \mathrm{src}$;

## Function

- This instruction divides the single-precision floating-point number stored in dest by that stored in src and places the result in dest. Rounding of the result is in accord with the setting of the RM[1:0] bits in the FPSW.
- Handling of denormalized numbers depends on the setting of the DN bit in the FPSW.


## Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | - |  |
| Z | $\checkmark$ | The flag is set if the result of the operation is +0 or 0 ; otherwise it is cleared. |
| S | $\checkmark$ | The flag is set if the sign bit (bit 31) of the result of the operation is 1; otherwise it is cleared. |
| O | - |  |
| CV | $\checkmark$ | The flag is set if an invalid operation exception is generated; otherwise it is cleared. |
| CO | $\checkmark$ | The flag is set if an overflow exception is generated; otherwise it is cleared. |
| CZ | $\checkmark$ | The flag is set if a division-by-zero exception is generated; otherwise it is cleared. |
| CU | $\checkmark$ | The flag is set if an underflow exception is generated; otherwise it is cleared. |
| CX | $\checkmark$ | The flag is set if an inexact exception is generated; otherwise it is cleared. |
| CE | $\checkmark$ | The flag is set if an unimplemented processing exception is generated; otherwise it is cleared. |
| FV | $\checkmark$ | The flag is set if an invalid operation exception is generated; otherwise it does not change. |
| FO | $\checkmark$ | The flag is set if an overflow exception is generated; otherwise it does not change. |
| FZ | $\checkmark$ | The flag is set if a division-by-zero exception is generated; otherwise it does not change. |
| FU | $\checkmark$ | The flag is set if an underflow exception is generated; otherwise it does not change. |
| FX | $\checkmark$ | The flag is set if an inexact exception is generated; otherwise it does not change. |

Note: The FX, FU, FZ, FO, and FV flags do not change if any of the exception enable bits EX, EU, EZ, EO, and EV is 1 . The $S$ and $Z$ flags do not change when an exception is generated.

## Instruction Format

| Syntax | Processing Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
|  |  | src | dest |  |
| FDIV src, dest | L | \#IMM:32 | Rd | 7 |
|  | L | Rs | Rd | 3 |
|  | L | [Rs].L | Rd | 3 |
|  | L | dsp:8[Rs].L* | Rd | 4 |
|  | L | dsp:16[Rs].L* | Rd | 5 |

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 4) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to $1020(255 \times 4)$ can be specified; with dsp:16, values from 0 to $262140(65535 \times 4)$ can be specified. The value divided by 4 will be stored in the instruction code.

## Sources of Single-Precision Floating-Point Exceptions

Unimplemented processing
Invalid operation
Overflow
Underflow
Inexact
Division-by-zero

## Description Example

FDIV R1, R2
FDIV [R1], R2

## Supplementary Description

- The following tables show the correspondences between the src and dest values and the results of operations when the value of the DN bit in the FPSW is 0 or 1 .

When DN = 0

|  |  | src |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Normalized | +0 | -0 | $+\infty$ | $-\infty$ | Denormalized | QNaN | SNaN |
| dest | Normalized | Division | Division-by-zero |  | 0 |  | Unimplemented processing | QNaN | Invalid operation |
|  | +0 | 0 | Invalid operation |  | +0 | -0 |  |  |  |
|  | -0 |  |  |  | -0 | +0 |  |  |  |
|  | $+\infty$ | $\infty$ | $+\infty$ | $-\infty$ | Invalid operation |  |  |  |  |
|  | $-\infty$ |  | $-\infty$ | $+\infty$ |  |  |  |  |  |
|  | Denormalized |  |  |  |  |  |  |  |  |
|  | QNaN |  |  |  |  |  |  |  |  |
|  | SNaN |  |  |  |  |  |  |  |  |

When $\mathrm{DN}=1$

|  |  | src |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Normalized | $\begin{gathered} \text { +0, } \\ \text { +Denormalized } \end{gathered}$ | $\begin{gathered} -0, \\ \text {-Denormalized } \end{gathered}$ | $+\infty$ | $-\infty$ | QNaN | SNaN |
| dest | Normalized | Division | Division-by-zero |  | 0 |  | QNaN | Invalid operation |
|  | $\begin{gathered} +0, \\ + \text { Denormalized } \end{gathered}$ | 0 | Invalid operation |  | +0 | -0 |  |  |
|  | $\begin{gathered} -0, \\ \text {-Denormalized } \end{gathered}$ |  |  |  | -0 | +0 |  |  |
|  | $+\infty$ | $\infty$ | $+\infty$ | $-\infty$ | Invalid operation |  |  |  |
|  | $-\infty$ |  | $-\infty$ | $+\infty$ |  |  |  |  |
|  | QNaN |  |  |  |  |  |  |  |
|  | SNaN |  |  |  |  |  |  |  |

## FMUL

Single-precision floating-point multiplication

Single-precision floating-point operation instruction
(1) FMUL src, dest
(2) FMUL src, src2, dest

Page: 303

## Operation

(1) dest $=$ dest * src;
(2) dest $=\operatorname{src} 2$ * src;

## Function

(1) This instruction multiplies the single-precision floating-point number stored in dest by that stored in sre and places the result in dest.
(2) This instruction multiplies the single-precision floating-point number stored in src2 by that stored in src and places the result in dest.

- Rounding of the result is in accord with the setting of the RM[1:0] bits in the FPSW.
- Handling of denormalized numbers depends on the setting of the DN bit in the FPSW.

Note: The value of ACCO after executing the instruction is undefined regardless of generation of single-precision floating-point exceptions.

## Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | - |  |
| Z | $\checkmark$ | The flag is set if the result of the operation is +0 or -0 ; otherwise it is cleared. |
| S | $\checkmark$ | The flag is set if the sign bit (bit 31) of the result of the operation is 1; otherwise it is cleared. |
| O | - |  |
| CV | $\checkmark$ | The flag is set if an invalid operation exception is generated; otherwise it is cleared. |
| CO | $\checkmark$ | The flag is set if an overflow exception is generated; otherwise it is cleared. |
| CZ | $\checkmark$ | The value of the flag is 0. |
| CU | $\checkmark$ | The flag is set if an underflow exception is generated; otherwise it is cleared. |
| CX | $\checkmark$ | The flag is set if an inexact exception is generated; otherwise it is cleared. |
| CE | $\checkmark$ | The flag is set if an unimplemented processing is generated; otherwise it is cleared. |
| FV | $\checkmark$ | The flag is set if an invalid operation exception is generated, and otherwise left unchanged. |
| FO | $\checkmark$ | The flag is set if an overflow exception is generated, and otherwise left unchanged. |
| FZ | - |  |
| FU | $\checkmark$ | The flag is set if an underflow exception is generated, and otherwise left unchanged. |
| FX | $\checkmark$ | The flag is set if an inexact exception is generated, and otherwise left unchanged. |

Note: The FX, FU, FO, and FV flags do not change if any of the exception enable bits EX, EU, EO, and EV is 1 . The S and $Z$ flags do not change when an exception is generated.

## Instruction Format

| Syntax | Processing Size | Operand |  |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | src | src2 | dest |  |
| (1) FMUL src, dest | L | \#IMM:32 | - | Rd | 7 |
|  | L | Rs | - | Rd | 3 |
|  | L | [Rs].L | - | Rd | 3 |
|  | L | dsp:8[Rs].L* | - | Rd | 4 |
|  | L | dsp:16[Rs].L* | - | Rd | 5 |
| (2) FMUL src, src2, dest | L | Rs | Rs2 | Rd | 3 |

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 4) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to $1020(255 \times 4)$ can be specified; with dsp:16, values from 0 to $262140(65535 \times 4)$ can be specified. The value divided by 4 will be stored in the instruction code.

## Sources of Single-Precision Floating-Point Exceptions

Unimplemented processing
Invalid operation
Overflow
Underflow
Inexact

## Description Example

FMUL R1, R2
FMUL [R1], R2
FMUL R1, R2, R3

## Supplementary Description

- The following tables show the correspondences between the src and dest values and the results of operations when the value of the DN bit in the FPSW is 0 or 1 .

When DN = 0


When DN = 1

|  |  | src |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Normalized | $\begin{gathered} \text { +0, } \\ \text { +Denormalized } \end{gathered}$ | $\begin{gathered} -0, \\ \text {-Denormalized } \end{gathered}$ | $+\infty$ | $-\infty$ | QNaN | SNaN |
| $\begin{array}{\|c\|} \hline \text { dest } \\ \text { or } \\ \text { src2 } \\ \hline \end{array}$ | Normalized | Multiplication |  |  | $\infty$ |  | QNaN | Invalid operation |
|  | $\begin{gathered} +0, \\ \text { +Denormalized } \end{gathered}$ |  | +0 | -0 | Invalid operation |  |  |  |
|  | $\begin{gathered} -0, \\ \text {-Denormalized } \end{gathered}$ |  | -0 | +0 |  |  |  |  |
|  | $+\infty$ | $\infty$ | Invalid operation |  | $+\infty$ | $-\infty$ |  |  |
|  | $-\infty$ |  |  |  | $-\infty$ | $+\infty$ |  |  |
|  | QNaN |  |  |  |  |  |  |  |
|  | SNaN |  |  |  |  |  |  |  |

## FSQRT

## Syntax

FSQRT src, dest

## Single-precision floating-point operation instruction

Instruction Code
Page: 304

## Operation

dest = sqrt(src);

## Function

- This instruction calculates the square root of the single-precision floating-point number stored in src and places the result in dest. Rounding of the result is in accord with the setting of the RM[1:0] bits in the FPSW.
- Handling of denormalized numbers depends on the setting of the DN bit in the FPSW.


## Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | - |  |
| Z | $\checkmark$ | The flag is set if the result of the operation is +0 or -0 ; otherwise it is cleared. |
| S | $\checkmark$ | The flag is set if the sign bit (bit 31) of the result of the operation is 1; otherwise it is cleared. |
| O | - |  |
| CV | $\checkmark$ | The flag is set if an invalid operation exception is generated; otherwise it is cleared. |
| CO | $\checkmark$ | The value of the flag is 0. |
| CZ | $\checkmark$ | The value of the flag is 0. |
| CU | $\checkmark$ | The value of the flag is 0. |
| CX | $\checkmark$ | The flag is set if an inexact exception is generated; otherwise it is cleared. |
| CE | $\checkmark$ | The flag is set if an unimplemented processing is generated; otherwise it is cleared. |
| FV | $\checkmark$ | The flag is set if an invalid operation exception is generated, and otherwise left unchanged. |
| FO | - |  |
| FZ | - |  |
| FU | - |  |
| FX | $\checkmark$ | The flag is set if an inexact exception is generated, and otherwise left unchanged. |

Note: The FX and FV flags do not change if any of the exception enable bits EX and EV is 1 . The $S$ and $Z$ flags do not change when an exception is generated.

## Instruction Format

| Syntax | Processing Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
|  |  | src | dest |  |
| FSQRT src, dest | L | Rs | Rd | 3 |
|  | L | [Rs].L | Rd | 3 |
|  | L | dsp:8[Rs].L* | Rd | 4 |
|  | L | dsp:16[Rs].L* | Rd | 5 |

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 4) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to $1020(255 \times 4)$ can be specified; with dsp:16, values from 0 to $262140(65535 \times 4)$ can be specified. The value divided by 4 will be stored in the instruction code.

## Sources of Single-Precision Floating-Point Exceptions

Unimplemented processing
Invalid operation
Inexact

## Description Example

FSQRT R1, R2
FSQRT [R1], R2

## Supplementary Description

- The following tables show the correspondences between the src values and the results of operations when the value of the DN bit in the FPSW is 0 or 1 .

When $\mathrm{DN}=0$

|  | src |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | + Normalized | - Normalized | +0 | -0 | $+\infty$ | $-\infty$ | Denormalized | QNaN | SNaN |  |  |
|  | Square root | Invalid <br> operation | +0 | -0 | $+\infty$ | Invalid <br> operation | Unimplemented <br> processing | QNaN | Invalid <br> operation |  |  |

When DN = 1

|  | src |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | + Normalized | - Normalized | +0 | -0 | $+\infty$ | $-\infty$ | + Denormalized | - Denormalized | QNaN | SNaN |  |  |  |
| Result | Square root | Invalid <br> operation | +0 | -0 | $+\infty$ | Invalid <br> operation | +0 | -0 | QNaN | Invalid <br> operation |  |  |  |

## Rules for Generating QNaN When Invalid Operation is Generated

| Source Operands | Operation Results |
| :--- | :--- |
| SNaN | The SNaN source operand converted into a QNaN |
| Other than above | $7 F F F F F F F h$ |

Note: Corresponds to Table 1.7, Rules for Generating QNaNs.

## FSUB

## Single-precision floating-point operation instruction <br> Instruction Code <br> Page: 305

(1) FSUB src, dest
(2) FSUB src, src2, dest

## Operation

(1) dest $=$ dest -src ;
(2) dest $=$ src2 -src ;

## Function

(1) This instruction subtracts the single-precision floating-point number stored in src from that stored in dest and places the result in dest.
(2) This instruction subtracts the single-precision floating-point number stored in src from that stored in src2 and places the result in dest.

- Rounding of the result is in accord with the setting of the RM[1:0] bits in the FPSW.
- Handling of denormalized numbers depends on the setting of the DN bit in the FPSW.
- The operation result is +0 when subtracting src from dest (src from src2) with both the same signs is exactly 0 except in the case of a rounding mode towards $-\infty$. The operation result is -0 when the rounding mode is towards $-\infty$.

Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | - |  |
| Z | $\checkmark$ | The flag is set if the result of the operation is +0 or -0 ; otherwise it is cleared. |
| S | $\checkmark$ | The flag is set if the sign bit (bit 31) of the result of the operation is 1; otherwise it is cleared. |
| O | - |  |
| CV | $\checkmark$ | The flag is set if an invalid operation exception is generated; otherwise it is cleared. |
| CO | $\checkmark$ | The flag is set if an overflow exception is generated; otherwise it is cleared. |
| CZ | $\checkmark$ | The value of the flag is 0. |
| CU | $\checkmark$ | The flag is set if an underflow exception is generated; otherwise it is cleared. |
| CX | $\checkmark$ | The flag is set if an inexact exception is generated; otherwise it is cleared. |
| CE | $\checkmark$ | The flag is set if an unimplemented processing is generated; otherwise it is cleared. |
| FV | $\checkmark$ | The flag is set if an invalid operation exception is generated, and otherwise left unchanged. |
| FO | $\checkmark$ | The flag is set if an overflow exception is generated, and otherwise left unchanged. |
| FZ | - |  |
| FU | $\checkmark$ | The flag is set if an underflow exception is generated, and otherwise left unchanged. |
| FX | $\checkmark$ | The flag is set if an inexact exception is generated, and otherwise left unchanged. |

Note: The FX, FU, FO, and FV flags do not change if any of the exception enable bits EX, EU, EO, and EV is 1 . The $S$ and $Z$ flags do not change when an exception is generated.

## Instruction Format

| Syntax |  | Processing Size | Operand |  |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | src | src2 | dest |  |
| (1) FSUB | src, dest | L | \#IMM:32 | - | Rd | 7 |
|  |  | L | Rs | - | Rd | 3 |
|  |  | L | [Rs].L | - | Rd | 3 |
|  |  | L | dsp:8[Rs].L* | - | Rd | 4 |
|  |  | L | dsp:16[Rs].L* | - | Rd | 5 |
| (2) FSUB | src, src2, dest | L | Rs | Rs2 | Rd | 3 |

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 4) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to $1020(255 \times 4)$ can be specified; with dsp:16, values from 0 to $262140(65535 \times 4)$ can be specified. The value divided by 4 will be stored in the instruction code.

## Sources of Single-Precision Floating-Point Exceptions

Unimplemented processing
Invalid operation
Overflow
Underflow
Inexact

## Description Example

```
FSUB R1,R2
FSUB [R1], R2
FSUB R1,R2, R3
```


## Supplementary Description

- The following tables show the correspondences between the src and dest values and the results of operations when the value of the DN bit in the FPSW is 0 or 1 .

When DN = 0

|  |  | src |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Normalized | +0 | -0 | $+\infty$ | $-\infty$ | Denormalized | QNaN | SNaN |
| dest | Normalized | Subtraction |  |  | $-\infty$ | $+\infty$ | Unimplemented processing | QNaN | Invalid operation |
|  | +0 |  | * | +0 |  |  |  |  |  |
|  | -0 |  | -0 | * |  |  |  |  |  |
|  | $+\infty$ | $+\infty$ |  |  | Invalid operation |  |  |  |  |
|  | $-\infty$ | $-\infty$ |  |  |  | Invalid operation |  |  |  |
|  | Denormalized |  |  |  |  |  |  |  |  |
|  | QNaN |  |  |  |  |  |  |  |  |
|  | SNaN |  |  |  |  |  |  |  |  |

When DN = 1

|  |  | src |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Normalized | $\begin{gathered} +0, \\ \text { +Denormalized } \end{gathered}$ | $\begin{gathered} -0, \\ \text {-Denormalized } \end{gathered}$ | $+\infty$ | $-\infty$ | QNaN | SNaN |
| dest | Normalized | Subtraction |  |  | $-\infty$ | $+\infty$ | QNaN |  |
|  | $\begin{gathered} +0, \\ \text { +Denormalized } \end{gathered}$ |  | * | +0 |  |  |  |  |
|  | $\begin{gathered} -0, \\ \text {-Denormalized } \end{gathered}$ |  | -0 | * |  |  |  |  |
|  | $+\infty$ | $+\infty$ |  |  | Invalid operation |  |  |  |
|  | $-\infty$ | $-\infty$ |  |  |  | Invalid operation |  |  |
|  | QNaN |  |  |  |  |  |  |  |
|  | SNaN | Invalid operation |  |  |  |  |  |  |

Note: * The result is -0 when the rounding mode is set to rounding towards $-\infty$ and +0 in other rounding modes.

## Single-precision floating-point number to signed integer conversion

## Single-precision floating-point operation instruction

## Syntax

FTOI src, dest
Page: 306

## Operation

dest $=($ signed long $)$ src;

## Function

- This instruction converts the single-precision floating-point number stored in src into a signed longword (32-bit) integer and places the result in dest.
- The result is always rounded towards 0 , regardless of the setting of the RM[1:0] bits in the FPSW.

Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | - |  |
| Z | $\checkmark$ | The flag is set if the result of the operation is 0; otherwise it is cleared. |
| S | $\checkmark$ | The flag is set if the sign bit (bit 31) of the result of the operation is 1; otherwise it is cleared. |
| O | - |  |
| CV | $\checkmark$ | The flag is set if an invalid operation exception is generated; otherwise it is cleared. |
| CO | $\checkmark$ | The value of the flag is 0. |
| CZ | $\checkmark$ | The value of the flag is 0. |
| CU | $\checkmark$ | The value of the flag is 0. |
| CX | $\checkmark$ | The flag is set if an inexact exception is generated; otherwise it is cleared. |
| CE | $\checkmark$ | The flag is set if an unimplemented processing exception is generated; otherwise it is cleared. |
| FV | $\checkmark$ | The flag is set if an invalid operation exception is generated; otherwise it does not change. |
| FO | - |  |
| FZ | - |  |
| FU | - |  |

Note: The FX and FV flags do not change if any of the exception enable bits EX and EV is 1 . The $S$ and $Z$ flags do not change when an exception is generated.

## Instruction Format

| Syntax | Processing Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
|  |  | src | dest |  |
| FTOI src, dest | L | Rs | Rd | 3 |
|  | L | [Rs].L | Rd | 3 |
|  | L | dsp:8[Rs].L* | Rd | 4 |
|  | L | dsp:16[Rs].L* | Rd | 5 |

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 4) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to $1020(255 \times 4)$ can be specified; with dsp:16, values from 0 to $262140(65535 \times 4)$ can be specified. The value divided by 4 will be stored in the instruction code.

## Sources of Single-Precision Floating-Point Exceptions

Unimplemented processing
Invalid operation
Inexact

## Description Example

FTOI R1, R2
FTOI [R1], R2

## Supplementary Description

- The following tables show the correspondences between the src and dest values and the results of operations when the value of the DN bit in the FPSW is 0 or 1 .

| When src Va | 0 <br> xponent is shown without bias) | dest | Exception |
| :---: | :---: | :---: | :---: |
| src $\geq 0$ | $+\infty$ | When an invalid operation exception is generated with the EV = 1: No change | Invalid operation exception |
|  | $31 \leq$ Exponent $\leq 127$ | Other cases: 7FFFFFFFFh |  |
|  | $-126 \leq$ Exponent $\leq 30$ | 00000000h to 7FFFFF80h | None ${ }^{* 1}$ |
|  | +Denormalized number | No change | Unimplemented processing exception |
|  | +0 | 00000000h | None |
| src < 0 | -0 |  |  |
|  | -Denormalized number | No change | Unimplemented processing exception |
|  | -126 $\leq$ Exponent $\leq 30$ | 00000000h to 80000080h | None ${ }^{* 1}$ |
|  | $31 \leq$ Exponent $\leq 127$ | When an invalid operation exception is generated with the EV = 1: No change | Invalid operation exception ${ }^{*}$ 2 |
|  | $-\infty$ | Other cases: 80000000h |  |
| NaN | QNaN | When an invalid operation exception is generated with the EV = 1: No change | Invalid operation exception |
|  |  | Other cases: |  |
|  | $\overline{\mathrm{SNaN}}$ | Sign bit $=0$ : 7FFFFFFFh |  |
|  |  | Sign bit $=1: 80000000 \mathrm{~h}$ |  |

Note: 1. An inexact exception occurs when the result is rounded.
Note: 2. No invalid operation exception occurs when src $=$ CF000000h.

When DN = 1


Note: 1. An inexact exception occurs when the result is rounded.
Note: 2. No invalid operation exception occurs when src $=$ CF000000h.

Single-precision floating-point number to unsigned integer conversion

Single-precision floating-point
Syntax
FTOU src, dest operation instruction

Instruction Code
Page: 306

## Operation

dest $=($ unsigned long $)$ src;

## Function

- This instruction converts the single-precision floating-point number stored in src into an unsigned longword (32-bit) integer and places the result in dest.
- The result is always rounded towards 0 , regardless of the setting of the RM[1:0] bits in the FPSW.


## Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | - |  |
| $Z$ | $\checkmark$ | The flag is set if the result of the operation is 0; otherwise it is cleared. |
| S | $\checkmark$ | The flag is set if bit 31 of the result of the operation is 1; otherwise it is cleared. |
| O | - |  |
| CV | $\checkmark$ | The flag is set if an invalid operation exception is generated; otherwise it is cleared. |
| CO | $\checkmark$ | The value of the flag is 0. |
| CZ | $\checkmark$ | The value of the flag is 0. |
| CU | $\checkmark$ | The value of the flag is 0. |
| CX | $\checkmark$ | The flag is set if an inexact exception is generated; otherwise it is cleared. |
| CE | $\checkmark$ | The flag is set if an unimplemented processing is generated; otherwise it is cleared. |
| FV | $\checkmark$ | The flag is set if an invalid operation exception is generated, and otherwise left unchanged. |
| FO | - |  |
| FZ | - |  |
| FU | - |  |
| FX | $\checkmark$ | The flag is set if an inexact exception is generated, and otherwise left unchanged. |

Note: The FX and FV flags do not change if any of the exception enable bits EX and EV is 1 . The $S$ and $Z$ flags do not change when an exception is generated.

## Instruction Format

|  | Processing <br> Syntax |  | Size | Src | Operand |
| :--- | :--- | :--- | :--- | :--- | :--- |

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 4) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to $1020(255 \times 4)$ can be specified; with dsp:16, values from 0 to $262140(65535 \times 4)$ can be specified. The value divided by 4 will be stored in the instruction code.

## Sources of Single-Precision Floating-Point Exceptions

Unimplemented processing
Invalid operation
Inexact

## Description Example

FTOU R1, R2
FTOU [R1], R2

## Supplementary Description

- The following tables show the correspondences between the src and dest values and the results of operations when the value of the DN bit in the FPSW is 0 or 1 .

| When DN $=0$ <br> src Value (exponent is shown without bias) |  | dest | Exception |
| :---: | :---: | :---: | :---: |
| src $\geq 0$ | $+\infty$ | When an invalid operation exception is generated with the EV = 1: No change Other cases: FFFFFFFFFh | Invalid operation |
|  | $32 \leq$ Exponent $\leq 127$ |  |  |
|  | $-126 \leq$ Exponent $\leq 31$ | 00000000h to FFFFFFF00h | None ${ }^{* 1}$ |
|  | +Denormalized number | No change | Unimplemented processing |
|  | +0 | 00000000h | None |
| src < 0 | -0 |  |  |
|  | -Denormalized number | No change | Unimplemented processing |
|  | -Normalized number, $-\infty$ | When an invalid operation exception is generated with the EV = 1: No change Other cases: 00000000h | Invalid operation |
| NaN | QNaN | When an invalid operation exception is generated with the EV = 1: No change Other cases: <br> Most significant bit $=0$ : FFFFFFFFh <br> Most significant bit $=1: 00000000 \mathrm{~h}$ | Invalid operation |
|  | SNaN |  |  |

Note: 1. An inexact exception occurs when the result is rounded.

| When DN = 1 <br> src Value (exponent is shown without bias) |  | dest | Exception |
| :---: | :---: | :---: | :---: |
| src $\geq 0$ | $+\infty$ | When an invalid operation exception is generated with the EV = 1: No change Other cases: FFFFFFFFh | Invalid operation |
|  | $32 \leq$ Exponent $\leq 127$ |  |  |
|  | $-126 \leq$ Exponent $\leq 31$ | 00000000h to FFFFFF00h | None* ${ }^{1}$ |
|  | +0, +Denormalized number | 00000000h | None |
| src < 0 | -0 |  |  |
|  | -Normalized number, $-\infty$ | When an invalid operation exception is generated with the EV = 1: No change Other cases: 00000000h | Invalid operation |
| NaN | QNaN | When an invalid operation exception is generated with the EV = 1: No change Other cases: <br> Sign bit = 0: FFFFFFFFh <br> Sign bit $=1: 00000000 \mathrm{~h}$ | Invalid operation |
|  | SNaN |  |  |

Note: 1. An inexact exception occurs when the result is rounded.

Syntax
INT src

## Software interrupt

## System manipulation instruction

Instruction Code
Page: 307

## Operation

```
tmp0 = PSW;
U = 0;
I = 0;
PM = 0;
tmp1 = PC + 3;
PC = *(IntBase + src * 4);
SP = SP - 4;
*SP = tmp0;
SP = SP - 4;
*SP = tmp1;
```


## Function

- This instruction generates the unconditional trap which corresponds to the number specified as src.
- The INT instruction number (src) is in the range $0 \leq \operatorname{src} \leq 255$.
- This instruction causes a transition to supervisor mode, and clears the PM bit in the PSW to 0 .
- This instruction clears the U and I bits in the PSW to 0 .


## Flag Change

- This instruction does not affect the states of flags.
- The state of the PSW before execution of this instruction is preserved on the stack.


## Instruction Format

| Syntax | Operand <br> src | Code Size <br> (Byte) |
| :--- | :--- | :--- | :--- |
| INT $\operatorname{src}$ | \#IMM:8 | 3 |

## Description Example

[^2]Signed integer to single-precision floating-point number conversion

Single-precision floating-point

## Syntax

ITOF src, dest operation instruction

Instruction Code
Page: 307

## Operation

dest $=($ float $) \mathrm{src}$;

## Function

- This instruction converts the signed longword (32-bit) integer stored in src into a single-precision floating-point number and places the result in dest. Rounding of the result is in accord with the setting of the RM[1:0] bits in the FPSW. 00000000 h is handled as +0 regardless of the rounding mode.

Flag Change

| Flag | Change | Condition |
| :---: | :---: | :---: |
| C | - |  |
| Z | $\checkmark$ | The flag is set if the result of the operation is +0; otherwise it is cleared. |
| S | $\checkmark$ | The flag is set if the sign bit (bit 31) of the result of the operation is 1; otherwise it is cleared. |
| O | - |  |
| CV | $\checkmark$ | The value of the flag is 0 . |
| CO | $\checkmark$ | The value of the flag is 0 . |
| CZ | $\checkmark$ | The value of the flag is 0 . |
| CU | $\checkmark$ | The value of the flag is 0 . |
| CX | $\checkmark$ | The flag is set if an inexact exception is generated; otherwise it is cleared. |
| CE | $\checkmark$ | The value of the flag is 0 . |
| FV | - |  |
| FO | - |  |
| FZ | - |  |
| FU | - |  |
| FX | $\checkmark$ | The flag is set if an inexact exception is generated; otherwise it does not change. |
| Note: | FX flag d eption is | es not change if the exception enable bit $E X$ is 1 . The $S$ and $Z$ flags do not change when an nerated. |

## Instruction Format

| Syntax | Processing Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
|  |  | src | dest |  |
| ITOF src, dest | L | Rs | Rd | 3 |
|  | L | [Rs].memex | Rd | $\begin{aligned} & 3 \text { (memex == "UB") } \\ & 4 \text { (memex != "UB") } \end{aligned}$ |
|  | L | dsp:8[Rs].memex* | Rd | $\begin{aligned} & 4 \text { (memex == "UB") } \\ & 5 \text { (memex != "UB") } \end{aligned}$ |
|  | L | dsp:16[Rs].memex* | Rd | $\begin{aligned} & 5 \text { (memex == "UB") } \\ & 6 \text { (memex != "UB") } \end{aligned}$ |

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is. L ) as the displacement value ( $\mathrm{dsp}: 8, \mathrm{dsp}: 16$ ). With dsp:8, values from 0 to $510(255 \times 2)$ can be specified when the size extension specifier is.$W$ or. UW , or values from 0 to $1020(255 \times 4)$ when the specifier is.$L$. With dsp:16, values from 0 to $131070(65535 \times 2)$ can be specified when the size extension specifier is.W or .UW, or values from 0 to $262140(65535 \times 4)$ when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.

## Sources of Single-Precision Floating-Point Exceptions

Inexact

## Description Example

ITOF
R1, R2
ITOF [R1], R2
ITOF 16[R1].L, R2

## JMP

## Syntax

JMP src

Unconditional jump

## Branch instruction

Instruction Code
Page: 308

## Operation

PC = src;

## Function

- This instruction branches to the instruction specified by src.


## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

| Syntax | Operand | Code Size <br> (Byte) |
| :--- | :--- | :--- |
| JMP $\quad$ src | Rs | 2 |

## Description Example

JMP R1

## JSR <br> Jump to a subroutine

Syntax

## Branch instruction

JSR src

## Operation

SP = SP - 4;
*SP = (PC + 2 ); ${ }^{*}$
$P C=s r c ;$

Note: * $(P C+2)$ is the address of the instruction following the JSR instruction.

## Function

- This instruction causes the flow of execution to branch to the subroutine specified by src.


## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

| Syntax | Operand <br> src | Code Size <br> (Byte) |
| :--- | :--- | :--- |
| JSR src | Rs | 2 |

## Description Example

## MACHI

Multiply-Accumulate the upper word

Syntax
MACHI src, src2, Adest

DSP instruction
Instruction Code
Page: 309

## Operation

signed short tmp1, tmp2;
signed 72bit tmp3;
tmp1 = (signed short) (src >> 16);
tmp2 = (signed short) (src2 >> 16);
tmp3 $=$ (signed long) tmp1 * (signed long) tmp2;
Adest $=$ Adest $+($ tmp3 $\ll 16$ );

## Function

- This instruction multiplies the upper 16 bits of src by the upper 16 bits of src2, and adds the result to the value in the accumulator (ACC). The addition is performed with the least significant bit of the result of multiplication corresponding to bit 16 of ACC. The result of addition is stored in ACC. The upper 16 bits of src and the upper 16 bits of src2 are treated as signed integers.



## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

|  | Operand |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Syntax | src | src2 | Adest | Code Size <br> (Byte) |
| MACHI | src, src2, Adest | Rs | Rs2 | A0, A1 |

## Description Example

MACHI R1, R2, A1

# MACLH 

DSP instruction

## Syntax

Instruction Code
Page: 309

## Operation

signed short tmp1, tmp2;
signed 72bit tmp3;
tmp1 = (signed short) src;
tmp2 $=$ (signed short) (src2 >> 16);
tmp3 $=$ (signed long) tmp1 * (signed long) tmp2;
Adest $=$ Adest $+(\operatorname{tmp} 3 \ll 16)$;

## Function

- This instruction multiplies the lower 16 bits of src by the upper 16 bits of src2, and adds the result to the value in the accumulator (ACC). The addition is performed with the least significant bit of the result of multiplication corresponding to bit 16 of ACC. The result of addition is stored in ACC. The lower 16 bits of src and the upper 16 bits of src2 are treated as signed integers.



## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

\left.|  | Operand |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Syntax | src | src2 | Adest |  |
| (Byte) |  |  |  |  |$\right]$

## Description Example

MACLH R1, R2, A1

## MACLO <br> Multiply-Accumulate the lower word

DSP instruction
Instruction Code
Page: 310

## Operation

signed short tmp1, tmp2; signed 72bit tmp3;
tmp1 = (signed short) src;
tmp2 = (signed short) src2;
tmp3 $=$ (signed long) tmp1 * (signed long) tmp2;
Adest $=$ Adest $+(\operatorname{tmp} 3 \ll 16)$;

## Function

- This instruction multiplies the lower 16 bits of src by the lower 16 bits of src2, and adds the result to the value in the accumulator (ACC). The addition is performed with the least significant bit of the result of multiplication corresponding to bit 16 of ACC. The result of addition is stored in ACC. The lower 16 bits of src and the lower 16 bits of $\operatorname{src} 2$ are treated as signed integers.



## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

\left.|  | Operand |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Syntax | src | src2 | Adest |  |
| (Byte) |  |  |  |  |$\right]$| MACLO | src, src2, Adest | Rs | Rs2 |
| :--- | :--- | :--- | :--- |

## Description Example

MACLO R1, R2, A1

## MAX

## Syntax

MAX src, dest

Selecting the highest value

## Arithmetic/logic instruction

Instruction Code
Page: 310

## Operation

$$
\begin{gathered}
\text { if ( src > dest }) \\
\text { dest = src; }
\end{gathered}
$$

## Function

- This instruction compares src and dest as signed values and places whichever is greater in dest.


## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

| Syntax |  | Processing <br> Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | src | dest |  |
| MAX | src, dest |  | L | \#SIMM:8 | Rd | 4 |
|  |  | L | \#SIMM:16 | Rd | 5 |
|  |  | L | \#SIMM:24 | Rd | 6 |
|  |  | L | \#IMM:32 | Rd | 7 |
|  |  | L | Rs | Rd | 3 |
|  |  | L | [Rs].memex | Rd | $\begin{aligned} & 3 \text { (memex == "UB") } \\ & 4 \text { (memex != "UB") } \end{aligned}$ |
|  |  | L | dsp:8[Rs].memex* | Rd | $\begin{aligned} & 4 \text { (memex == "UB") } \\ & 5 \text { (memex != "UB") } \end{aligned}$ |
|  |  | L | dsp:16[Rs].memex* | Rd | $\begin{aligned} & 5 \text { (memex == "UB") } \\ & 6 \text { (memex != "UB") } \end{aligned}$ |

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is. W or .UW, or by 4 when the specifier is. L ) as the displacement value ( $\mathrm{dsp}: 8, \mathrm{dsp}: 16$ ). With dsp:8, values from 0 to $510(255 \times 2$ ) can be specified when the size extension specifier is.$W$ or. UW , or values from 0 to $1020(255 \times 4)$ when the specifier is.$L$. With dsp:16, values from 0 to $131070(65535 \times 2)$ can be specified when the size extension specifier is.W or .UW, or values from 0 to $262140(65535 \times 4)$ when the specifier is.$L$. The value divided by 2 or 4 will be stored in the instruction code.

## Description Example

MAX \#10, R2
MAX R1, R2
MAX [R1], R2
MAX 3[R1].B, R2

Selecting the lowest value

## Syntax

MIN src, dest

## Arithmetic/logic instruction

Instruction Code
Page: 312

## Operation

$$
\begin{gathered}
\text { if ( src < dest }) \\
\text { dest }=\text { src; }
\end{gathered}
$$

## Function

- This instruction compares src and dest as signed values and places whichever is smaller in dest.


## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

| Syntax |  | Processing Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | src | dest |  |
| MIN | src, dest |  | L | \#SIMM:8 | Rd | 4 |
|  |  | L | \#SIMM:16 | Rd | 5 |
|  |  | L | \#SIMM:24 | Rd | 6 |
|  |  | L | \#IMM:32 | Rd | 7 |
|  |  | L | Rs | Rd | 3 |
|  |  | L | [Rs].memex | Rd | $\begin{aligned} & 3 \text { (memex == "UB") } \\ & 4 \text { (memex != "UB") } \end{aligned}$ |
|  |  | L | dsp:8[Rs].memex* | Rd | $\begin{aligned} & 4 \text { (memex == "UB") } \\ & 5 \text { (memex != "UB") } \end{aligned}$ |
|  |  | L | dsp:16[Rs].memex* | Rd | $\begin{aligned} & 5 \text { (memex == "UB") } \\ & 6 \text { (memex != "UB") } \end{aligned}$ |

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is. W or .UW, or by 4 when the specifier is. L ) as the displacement value ( $\mathrm{dsp}: 8, \mathrm{dsp}: 16$ ). With dsp:8, values from 0 to $510(255 \times 2$ ) can be specified when the size extension specifier is.$W$ or. UW , or values from 0 to $1020(255 \times 4)$ when the specifier is.$L$. With dsp:16, values from 0 to $131070(65535 \times 2)$ can be specified when the size extension specifier is.$W$ or .UW, or values from 0 to $262140(65535 \times 4)$ when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.

## Description Example

| MIN | $\# 10, R 2$ |
| :--- | :--- |
| MIN | R1, R2 |
| MIN | $[R 1], R 2$ |
| MIN | $3[R 1] . B, R 2$ |

Syntax
MOV.size src, dest

Transferring data

## Data transfer instruction

Instruction Code
Page: 313

## Operation

dest = src;

## Function

- This instruction transfers src to dest as listed in the following table.

| src | dest | Function |
| :--- | :--- | :--- |
| Immediate value | Register | Transfers the immediate value to the register. When the immediate value is <br> specified in less than 32 bits, it is transferred to the register after being zero- <br> extended if specified as \#UIMM and sign-extended if specified as \#SIMM. |
| Immediate value | Memory location |  |
| Register | Transfers the immediate value to the memory location in the specified size. <br> When the immediate value is specified with a width in bits smaller than the <br> specified size, it is transferred to the memory location after being zero-extended <br> if specified as \#UIMM and sign-extended if specified as \#SIMM. |  |
| Register | Transfers the data in the source register (src) to the destination register (dest). <br> When the size specifier is . B, the data is transferred to the register (dest) after <br> the byte of data in the LSB of the register (src) has been sign-extended to form <br> a longword of data. When the size specifier is .W, the data is transferred to the <br> register (dest) after the word of data from the LSB end of the register (src) has <br> bee sign-extended to form a longword of data. |  |
| Memory location | Megory location | Transfers the data in the register to the memory location. When the size <br> specifier is .B, the byte of data in the LSB of the register is transferred. When <br> the size specifier is .W, the word of data from the LSB end of the register is <br> transferred. |
| Memory location | Transfers the data at the memory location to the register. When the size <br> specifier is .B or .W, the data at the memory location are sign-extended to form <br> a longword, which is transferred to the register. |  |

## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

| Syntax | Size | Processing <br> Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | src | dest |  |
| MOV.size src, dest | Store (short format) |  |  |  |  |
|  | B/W/L | size | $\begin{aligned} & \text { Rs } \\ & (\mathrm{Rs}=\mathrm{R0} \text { to } \mathrm{R} 7) \end{aligned}$ | $\begin{aligned} & \mathrm{dsp}: 5[\mathrm{Rd}]^{* 1} \\ & (\mathrm{Rd}=\mathrm{R0} \text { to } \mathrm{R} 7) \end{aligned}$ | 2 |
|  | Load (short format) |  |  |  |  |
|  | B/W/L | L | $\begin{aligned} & \mathrm{dsp}: 5[\mathrm{Rs}]^{* 1} \\ & (\mathrm{Rs}=\mathrm{R} 0 \text { to } \mathrm{R} 7) \end{aligned}$ | $\begin{aligned} & \mathrm{Rd} \\ & (\mathrm{Rd}=\mathrm{R} 0 \text { to } \mathrm{R} 7) \end{aligned}$ | 2 |
|  | Set immediate value to register (short format) |  |  |  |  |
|  | L | L | \#UIMM:4 | Rd | 2 |


| Syntax | Size | Processing Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | src | dest |  |
| MOV.size src, dest | Set immediate value to memory location (short format) |  |  |  |  |
|  | B | B | \#IMM:8 | $\begin{aligned} & \mathrm{dsp}: 5[\mathrm{Rd}]^{* 1} \\ & (\mathrm{Rd}=\mathrm{RO} \text { to } \mathrm{R} 7) \end{aligned}$ | 3 |
|  | W/L | size | \#UIMM:8 | $\begin{aligned} & \mathrm{dsp}: 5[\mathrm{Rd}]^{* 1} \\ & (\mathrm{Rd}=\mathrm{R} 0 \text { to } \mathrm{R} 7) \end{aligned}$ | 3 |
|  | Set immediate value to register |  |  |  |  |
|  | L | L | \#UIMM: $8^{* 2}$ | Rd | 3 |
|  | L | L | \#SIMM: ${ }^{* 2}$ | Rd | 3 |
|  | L | L | \#SIMM:16 | Rd | 4 |
|  | L | L | \#SIMM:24 | Rd | 5 |
|  | L | L | \#IMM:32 | Rd | 6 |
|  | Data transfer between registers (sign extension) |  |  |  |  |
|  | B/W | L | Rs | Rd | 2 |
|  | Data transfer between registers (no sign extension) |  |  |  |  |
|  | L | L | Rs | Rd | 2 |
|  | Set immediate value to memory location |  |  |  |  |
|  | B | B | \#IMM:8 | [Rd] | 3 |
|  | B | B | \#IMM:8 | $\mathrm{dsp}: 8[\mathrm{Rd}]^{* 1}$ | 4 |
|  | B | B | \#IMM:8 | dsp:16[Rd] ${ }^{* 1}$ | 5 |
|  | W | W | \#SIMM:8 | [Rd] | 3 |
|  | W | W | \#SIMM:8 | $\mathrm{dsp}: 8[\mathrm{Rd}]^{* 1}$ | 4 |
|  | W | W | \#SIMM:8 | dsp:16[Rd] ${ }^{* 1}$ | 5 |
|  | W | W | \#IMM:16 | [Rd] | 4 |
|  | W | W | \#IMM:16 | $\mathrm{dsp}: 8[\mathrm{Rd}]^{* 1}$ | 5 |
|  | W | W | \#IMM:16 | $\mathrm{dsp}: 16[\mathrm{Rd}]^{* 1}$ | 6 |
|  | L | L | \#SIMM:8 | [Rd] | 3 |
|  | L | L | \#SIMM:8 | $\mathrm{dsp}: 8[\mathrm{Rd}]^{* 1}$ | 4 |
|  | L | L | \#SIMM:8 | dsp:16 [Rd] ${ }^{* 1}$ | 5 |
|  | L | L | \#SIMM:16 | [Rd] | 4 |
|  | L | L | \#SIMM:16 | $\mathrm{dsp}: 8[\mathrm{Rd}]^{* 1}$ | 5 |
|  | L | L | \#SIMM:16 | dsp:16 [Rd] ${ }^{*}$ | 6 |
|  | L | L | \#SIMM:24 | [Rd] | 5 |
|  | L | L | \#SIMM:24 | $\mathrm{dsp}: 8[\mathrm{Rd}]^{* 1}$ | 6 |
|  | L | L | \#SIMM:24 | $\mathrm{dsp}: 16[\mathrm{Rd}]^{* 1}$ | 7 |
|  | L | L | \#IMM:32 | [Rd] | 6 |
|  | L | L | \#IMM:32 | $\mathrm{dsp}: 8[\mathrm{Rd}]^{* 1}$ | 7 |
|  | L | L | \#IMM:32 | $\mathrm{dsp}: 16[\mathrm{Rd}]^{* 1}$ | 8 |
|  | Load |  |  |  |  |
|  | B/W/L | L | [Rs] | Rd | 2 |
|  | B/W/L | L | dsp:8[Rs] ${ }^{* 1}$ | Rd | 3 |
|  | B/W/L | L | $\mathrm{dsp}: 16[\mathrm{Rs}]^{* 1}$ | Rd | 4 |
|  | B/W/L | L | [Ri, Rb] | Rd | 3 |
|  | Store |  |  |  |  |
|  | B/W/L | size | Rs | [Rd] | 2 |
|  | B/W/L | size | Rs | $\mathrm{dsp}: 8[\mathrm{Rd}]^{* 1}$ | 3 |
|  | B/W/L | size | Rs | dsp:16[Rd] ${ }^{* 1}$ | 4 |
|  | B/W/L | size | Rs | [ $\mathrm{Ri}, \mathrm{Rb}$ ] | 3 |


| Syntax | Size | Processing Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | src | dest |  |
| MOV.size src, dest | Data transfer between memory locations |  |  |  |  |
|  | B/W/L | size | [Rs] | [Rd] | 2 |
|  | B/W/L | size | [Rs] | dsp:8[Rd] ${ }^{* 1}$ | 3 |
|  | B/W/L | size | [Rs] | dsp:16[Rd] ${ }^{* 1}$ | 4 |
|  | B/W/L | size | $\mathrm{dsp}: 8[\mathrm{Rs}]^{* 1}$ | [Rd] | 3 |
|  | B/W/L | size | $\mathrm{dsp}: 8[\mathrm{Rs}]^{* 1}$ | $\mathrm{dsp}: 8[\mathrm{Rd}]^{* 1}$ | 4 |
|  | B/W/L | size | $\mathrm{dsp}: 8[\mathrm{Rs}]^{* 1}$ | dsp:16[Rd] ${ }^{* 1}$ | 5 |
|  | B/W/L | size | $\mathrm{dsp}: 16[\mathrm{Rs}]^{* 1}$ | [Rd] | 4 |
|  | B/W/L | size | dsp:16[Rs] ${ }^{\text {1 }}$ | $\mathrm{dsp}: 8[\mathrm{Rd}]^{* 1}$ | 5 |
|  | B/W/L | size | $\mathrm{dsp}: 16[\mathrm{Rs}]^{* 1}$ | $\mathrm{dsp}: 16[\mathrm{Rd}]^{* 1}$ | 6 |
|  | Store with post-increment ${ }^{* 3}$ |  |  |  |  |
|  | B/W/L | size | Rs | [ $\mathrm{Rd}+$ ] | 3 |
|  | Store with pre-decrement ${ }^{* 3}$ |  |  |  |  |
|  | B/W/L | size | Rs | [-Rd] | 3 |
|  | Load with post-increment ${ }^{*} 4$ |  |  |  |  |
|  | B/W/L | L | [Rs+] | Rd | 3 |
|  | Load with pre-decrement* ${ }^{*}$ |  |  |  |  |
|  | B/W/L | L | [-Rs] | Rd | 3 |

Note: 1. For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is.$W$, or by 4 when the specifier is.$L$ ) as the displacement value (dsp:5, dsp:8, dsp:16). With dsp:5, values from 0 to $62(31 \times 2)$ can be specified when the size specifier is.$W$, or values from 0 to $124(31 \times 4)$ when the specifier is.$L$. With dsp:8, values from 0 to $510(255 \times 2)$ can be specified when the size specifier is.$W$, or values from 0 to $1020(255 \times 4)$ when the specifier is.$L$. With dsp:16, values from 0 to $131070(65535 \times 2)$ can be specified when the size specifier is.$W$, or values from 0 to 262140 ( 65535 $\times 4)$ when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.
Note: 2. For values from 0 to 127 , an instruction code for zero extension is always selected.
Note: 3. In cases of store with post-increment and store with pre-decrement, if the same register is specified for Rs and Rd , the value before updating the address is transferred as the source.
Note: 4. In cases of load with post-increment and load with pre-decrement, if the same register is specified for Rs and Rd, the data transferred from the memory location are saved in Rd.

## Description Example

MOV.L \#0, R2
MOV.L \#128:8, R2
MOV.L \#-128:8, R2
MOV.L R1, R2
MOV.L \#0, [R2]
MOV.W [R1], R2
MOV.W R1, [R2]
MOV.W [R1,R2], R3
MOV.W R1, [R2, R3]
MOV.W [R1], [R2]
MOV.B R1, [R2+]
MOV.B [R1+], R2
MOV.B R1,[-R2]
MOV.B [-R1], R2

## MOVCO

Storing with LI flag clear

Syntax
MOVCO src, dest

## Operation

```
if (LI == 1 ) \{
    dest = src;
    src = 0;
\} else \{
    src = 1;
\}
LI = 0;
```


## Function

When the LI flag is 1 , data in src (register) is stored in dest (memory) and the LI flag and src are cleared to 0 . When the LI flag is 0 , data is not stored in src. Instead, 1 is set to src.

The LI flag is in the inside of CPU. The bit can be accessed only by MOVCO, MOVLI, RTE or RTFI instruction. Customer can not access the LI flag directly.

Before executing the MOVCO instruction, execute the MOVLI instruction for the same address.

## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

| Syntax | Processing Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
|  |  | src | dest |  |
| MOVCO src, dest | L | Rs | [Rd] | 3 |

## Description Example

MOVCO R1, [R2]

## MOVLI

Loading with LI flag set

Syntax
MOVLI src, dest

## Operation

LI = 1;
dest = src;

## Function

This instruction transfers the longword data in src (memory) to dest (register).
This instruction sets the LI flag along with the normal load operation.

The LI flag is cleared when the conditions below are satisfied.
When an MOVCO instruction is executed
When an RTE or RTFI instruction is executed.

The LI flag is in the inside of CPU. The bit can be accessed only by MOVCO, MOVLI, RTE or RTFI instruction. Customer can not access the LI flag directly.

## Flag Change

- This instruction does not affect the states of flags.

Instruction Format

|  | Processing |  | Code Size <br> Syntax |  | Size |
| :--- | :--- | :--- | :--- | :--- | :--- |

## Description Example

MOVLI [R1], R2

Transfer unsigned data

Syntax
Data transfer instruction
MOVU.size src, dest
Page: 319

## Operation

dest = src;

## Function

- This instruction transfers src to dest as listed in the following table.

| src | dest | Function |
| :--- | :--- | :--- |
| Register | Register | Transfers the byte or word of data from the LSB in the source register (src) to <br> the destination register (dest), after zero-extension to form a longword data. |
| Memory location | Register | Transfers the byte or word of data at the memory location to the register, after <br> zero-extension to form a longword data. |

## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

| Syntax | Size | Processing Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | src | dest |  |
| MOVU.size src, dest | Load (short format) |  |  |  |  |
|  | B/W | L | $\begin{aligned} & \mathrm{dsp}: 5[\mathrm{Rs}]^{\star 1} \\ & (\mathrm{Rs}=\mathrm{R} 0 \text { to } \mathrm{R} 7) \end{aligned}$ | $\begin{aligned} & R d \\ & (R d=R 0 \text { to } 77) \end{aligned}$ | 2 |
|  | Data transfer between registers (zero extension) |  |  |  |  |
|  | B/W | L | Rs | Rd | 2 |
|  | Load |  |  |  |  |
|  | B/W | L | [Rs] | Rd | 2 |
|  | B/W | L | dsp:8[Rs]*1 | Rd | 3 |
|  | B/W | L | dsp:16[Rs]*1 | Rd | 4 |
|  | B/W | L | [Ri, Rb] | Rd | 3 |
|  | Load with post-increment*2 |  |  |  |  |
|  | B/W | L | [Rs+] | Rd | 3 |
|  | Load with pre-decrement*2 |  |  |  |  |
|  | B/W | L | [-Rs] | Rd | 3 |

Note: 1. For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W) as the displacement value (dsp:5, dsp:8, dsp:16). With dsp:5, values from 0 to $62(31 \times 2)$ can be specified when the size specifier is.$W$. With dsp:8, values from 0 to $510(255 \times 2)$ can be specified when the size specifier is.$W$. With dsp: 16 , values from 0 to $131070(65535 \times 2)$ can be specified when the size specifier is .W. The value divided by 2 will be stored in the instruction code.
Note: 2. In cases of load with post-increment and load with pre-decrement, if the same register is specified for Rs and Rd, the data transferred from the memory location are saved in Rd.

## Description Example

MOVU.W 2[R1], R2
MOVU.W R1, R2
MOVU.B [R1+], R2
MOVU.B [-R1], R2

## MSBHI <br> Multiply-Subtract the upper word

Syntax
MSBHI src, src2, Adest

DSP instruction
Instruction Code
Page: 320

## Operation

signed short tmp1, tmp2;
signed 72bit tmp3;
tmp1 = (signed short) (src >> 16);
tmp2 = (signed short) (src2 >> 16);
tmp3 $=$ (signed long) tmp1 * (signed long) tmp2;
Adest = Adest - (tmp3 << 16);

## Function

- This instruction multiplies the upper 16 bits of src by the upper 16 bits of src2, and subtracts the result from the value in the accumulator (ACC). The subtraction is performed with the least significant bit of the result of multiplication corresponding to bit 16 of ACC. The result of subtraction is stored in ACC. The upper 16 bits of src and the upper 16 bits of src2 are treated as signed integers.



## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

|  | Operand |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Syntax | src | src2 | Adest | Code Size (Byte) |
| MSBHI | src, src2, Adest | Rs | Rs2 | A0, A1 |

## Description Example

MSBHI R1, R2, A1

## MSBLH

Multiply-Subtract the lower word and upper word

DSP instruction

## Syntax

Instruction Code
Page: 320

## Operation

signed short tmp1, tmp2;
signed 72bit tmp3;
tmp1 = (signed short) src;
tmp2 = (signed short) (src2 >> 16);
tmp3 $=$ (signed long) tmp1 * (signed long) tmp2;
Adest = Adest - (tmp3 << 16);

## Function

- This instruction multiplies the lower 16 bits of src by the upper 16 bits of src2, and subtracts the result from the value in the accumulator (ACC). The subtraction is performed with the least significant bit of the result of multiplication corresponding to bit 16 of ACC. The result of subtraction is stored in ACC. The lower 16 bits of src and the upper 16 bits of src2 are treated as signed integers.



## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

|  | Operand |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Syntax | src | src2 | Adest | Code Size (Byte) |
| MSBLH | src, src2, Adest | Rs | Rs2 | A0, A1 |

## Description Example

MSBLH R1, R2, A1

## MSBLO

Multiply-Subtract the lower word

DSP instruction
Instruction Code
Page: 321

## Operation

signed short tmp1, tmp2; signed 72bit tmp3;
tmp1 = (signed short) src;
tmp2 = (signed short) src2;
tmp3 $=$ (signed long) tmp1 * (signed long) tmp2;
Adest $=$ Adest $-(t m p 3 \ll 16)$;

## Function

- This instruction multiplies the lower 16 bits of src by the lower 16 bits of src2, and subtracts the result from the value in the accumulator (ACC). The subtraction is performed with the least significant bit of the result of multiplication corresponding to bit 16 of ACC. The result of subtraction is stored in ACC. The lower 16 bits of src and the lower 16 bits of src2 are treated as signed integers.



## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

Operand

| Syntax | src | src2 | Adest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| MSBLO | src, src2, Adest | Rs | Rs2 | A0, A1 | 3 |

## Description Example

MSBLO R1, R2, A1

Syntax
(1) MUL src, dest
(2) MUL src, src2, dest

Multiplication

## Arithmetic/logic instruction

Instruction Code
Page: 321

## Operation

(1) dest = src * dest;
(2) dest $=$ src * src2;

## Function

(1) This instruction multiplies src and dest and places the result in dest.

- The calculation is performed in 32 bits and the lower 32 bits of the result are placed.
- The operation result will be the same whether a singed or unsigned multiply is executed.
(2) This instruction multiplies src and src2 and places the result in dest.
- The calculation is performed in 32 bits and the lower 32 bits of the result are placed.
- The operation result will be the same whether a singed or unsigned multiply is executed.

Note: The accumulator (ACCO) is used to perform the function. The value of ACCO after executing the instruction is undefined.

## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

| Syntax |  | Processing Size | Operand |  |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | src | src2 | dest |  |
| (1) MUL | src, dest | L | \#UIMM:4 | - | Rd | 2 |
|  |  | L | \#SIMM:8 | - | Rd | 3 |
|  |  | L | \#SIMM:16 | - | Rd | 4 |
|  |  | L | \#SIMM:24 | - | Rd | 5 |
|  |  | L | \#IMM:32 | - | Rd | 6 |
|  |  | L | Rs | - | Rd | 2 |
|  |  | L | [Rs].memex | - | Rd | $\begin{aligned} & 2 \text { (memex == "UB") } \\ & 3 \text { (memex != "UB") } \end{aligned}$ |
|  |  | L | dsp:8[Rs].memex* | - | Rd | $\begin{aligned} & 3 \text { (memex == "UB") } \\ & 4 \text { (memex != "UB") } \end{aligned}$ |
|  |  | L | dsp:16[Rs].memex* | - | Rd | $\begin{aligned} & 4 \text { (memex == "UB") } \\ & 5 \text { (memex != "UB") } \end{aligned}$ |
| (2) MUL | src, src2, dest | L | Rs | Rs2 | Rd | 3 |

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is. L ) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to $510(255 \times 2$ ) can be specified when the size extension specifier is.$W$ or.$U W$, or values from 0 to $1020(255 \times 4)$ when the specifier is.$L$. With dsp:16, values from 0 to $131070(65535 \times 2)$ can be specified when the size extension specifier is.$W$ or.$U W$, or values from 0 to $262140(65535 \times 4)$ when the specifier.L. The value divided by 2 or 4 will be stored in the instruction code.

## Description Example

MUL \#10, R2
MUL R1, R2
MUL [R1], R2
MUL 4[R1].W, R2
MUL R1, R2, R3

## MULHI

Multiply the upper word

Syntax
MULHI src, src2, Adest

DSP instruction
Instruction Code
Page: 323

## Operation

signed short tmp1, tmp2;
signed 72bit tmp3;
tmp1 = (signed short) (src >> 16);
tmp2 = (signed short) (src2 >> 16);
tmp3 $=$ (signed long) tmp1 * (signed long) tmp2;
Adest $=($ tmp3 $\ll 16$ );

## Function

- This instruction multiplies the upper 16 bits of src by the upper 16 bits of $\operatorname{src} 2$, and stores the result in the accumulator (ACC). When the result is stored, the least significant bit of the result corresponds to bit 16 of ACC, and the section corresponding to bits 71 to 48 of ACC is sign-extended. Moreover, bits 15 to 0 of ACC are cleared to 0 . The upper 16 bits of src and the upper 16 bits of src 2 are treated as signed integers.



## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

|  | Operand |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Syntax | src | src2 | Adest | Code Size (Byte) |
| MULHI | src, src2, Adest | Rs | Rs2 | A0, A1 |

## Description Example

MULHI R1, R2, A1

## MULLH

Multiply the lower word and upper word

Syntax
MULLH src, src2, Adest

DSP instruction
Instruction Code
Page: 323

## Operation

signed short tmp1, tmp2;
signed 72bit tmp3;
tmp1 = (signed short) src;
tmp2 $=$ (signed short) (src2 >> 16);
tmp3 $=$ (signed long) tmp1 * (signed long) tmp2;
Adest $=(\operatorname{tmp} 3 \ll 16)$;

## Function

- This instruction multiplies the lower 16 bits of src by the upper 16 bits of src2, and stores the result in the accumulator (ACC). When the result is stored, the least significant bit of the result corresponds to bit 16 of ACC, and the section corresponding to bits 71 to 48 of ACC is sign-extended. Moreover, bits 15 to 0 of ACC are cleared to 0 . The lower 16 bits of src and the upper 16 bits of src2 are treated as signed integers.



## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

|  | Operand |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Syntax | src | src2 | Adest | Code Size (Byte) |
| MULLH | src, src2, Adest | Rs | Rs2 | A0, A1 |

## Description Example

MULLH R1, R2, A1

## MULLO

Multiply the lower word

DSP instruction
Instruction Code
Page: 324

## Operation

signed short tmp1, tmp2;
signed 72bit tmp3;
tmp1 = (signed short) src;
tmp2 = (signed short) src2;
tmp3 $=$ (signed long) tmp1 * (signed long) tmp2;
Adest = (tmp3 << 16);

## Function

- This instruction multiplies the lower 16 bits of src by the lower 16 bits of src2, and stores the result in the accumulator (ACC). When the result is stored, the least significant bit of the result corresponds to bit 16 of ACC, and the section corresponding to bits 71 to 48 of ACC is sign-extended. Moreover, bits 15 to 0 of ACC are cleared to 0 . The lower 16 bits of src and the lower 16 bits of src2 are treated as signed integers.



## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

|  | Operand |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Syntax | src | src2 | Adest | Code Size (Byte) |
| MULLO | src, src2, Adest | Rs | Rs2 | A0, A1 |

## Description Example

MULLO R1, R2, A1

## MVFACGU Move the guard longword from the accumulator

## MVFACGU

## Syntax

Instruction Code
Page: 324

## Operation

signed 72bit tmp;
tmp $=($ signed 72 bit $)$ Asrc $\ll$ src;
dest $=($ signed long $)(t m p \gg 64)$;

## Function

- The MVFACGU instruction is executed according to the following procedures.


## Processing 1:

The value of the accumulator is shifted to the left by zero to two bits as specified by src.


Processing 2:
Contents of the most significant 32 bits of the value after shifting are moved to dest.


## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

|  | Operand |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Syntax | src | Asrc | dest | Code Size (Byte) |
| MVFACGU src, Asrc, dest | \#IMM:2 | A0, A1 | Rd | 3 |

## Description Example

MVFACGU \#1, A1, R1

## MVFACHI

Move the upper longword from accumulator

DSP instruction

## Syntax

MVFACHI src, Asrc, dest

Instruction Code
Page: 325

## Operation

signed 72bit tmp;
tmp $=($ signed 72 bit $)$ Asrc $\ll$ src;
dest $=($ signed long $)(t m p \gg 32)$;

## Function

- The MVFACHI instruction is executed according to the following procedures.

Processing 1:
The value of the accumulator is shifted to the left by zero to two bits as specified by src.


Processing 2:
Contents of bits 63 to 32 of the value after shifting are moved to dest.


## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

|  | Operand |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Syntax | src | Asrc | dest | Code Size (Byte) |
| MVFACHI src, Asrc, dest | \#IMM:2 | A0, A1 | Rd | 3 |

## Description Example

MVFACHI \#1, A1, R1

## MVFACIO Move the lower longword from the accumulator

DSP instruction

## Syntax

Instruction Code
Page: 325

## Operation

signed 72bit tmp;
tmp $=($ signed 72 bit) Asrc $\ll$ src;
dest $=($ signed long $)$ tmp;

## Function

- The MVFACLO instruction is executed according to the following procedures.


## Processing 1:

The value of the accumulator is shifted to the left by zero to two bits as specified by src.


Processing 2:
Contents of bits 31 to 0 of the value after shifting are moved to dest.


## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

|  | Operand |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Syntax | src | Asrc | dest | Code Size (Byte) |
| MVFACLO src, Asrc, dest | \#IMM:2 <br> (IMM:2 $=0$ to 2$)$ | A0, A1 | Rd | 3 |

## Description Example

MVFACLO \#1, A1, R1

## MVFACMI

Move the middle-order longword from the accumulator

MVFACMI

## DSP instruction

## Syntax

Instruction Code
Page: 326

## Operation

signed 72bit tmp;
tmp $=($ signed 72 bit $)$ Asrc $\ll$ src;
dest $=($ signed long) (tmp >> 16);

## Function

- The MVFACMI instruction is executed according to the following procedures.

Processing 1:
The value of the accumulator is shifted to the left by zero to two bits as specified by src.


Processing 2:
Contents of bits 47 to 16 of the value after shifting are moved to dest.


## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

|  | Operand |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Syntax | src | Asrc | dest | Code Size (Byte) |
| MVFACMI src, Asrc, dest | \#IMM:2 <br> (IMM:2 = 0 to 2) | A0, A1 | Rd | 3 |

## Description Example

MVFACMI \#1, A1, R1

## MVFC

Transfer from a control register

## MVFC

Syntax
MVFC src, dest

## System manipulation instruction

Instruction Code
Page: 326

## Operation

dest = src;

## Function

- This instruction transfers src to dest.
- When the PC is specified as src, this instruction transfers its own address to dest.


## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

|  |  | Operand |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Syntax | Processing Size | src $^{*}$ | dest | Code Size (Byte) |  |
| MVFC | src, dest | L | Rx | Rd | 3 |

Note: * Selectable src: Registers PC, ISP, USP, INTB, EXTB, PSW, BPC, BPSW, FINTV, and FPSW

## Description Example

MVFC USP, R1

## MVACGU Move the guard longword to the accumulator

## MVTACGU

DSP instruction

## Syntax

Instruction Code
Page: 327

## Operation

Adest $=($ Adest $\& 00 F F F F F F F F F F F F F F F F h) \mid(($ signed 72bit $) \mathrm{src} \ll 64)$;

## Function

- This instruction moves the contents of sre to the most significant 32 bits (bits 95 to 64 ) of the accumulator (ACC).



## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

|  | Operand |  |  |
| :--- | :--- | :--- | :--- |
| Syntax | src | Adest | Code Size (Byte) |
| MVTACGU src, Adest | Rs | A0, A1 | 3 |

## Description Example

MVTACGU R1, A1

## MVTACHI

Move the upper longword
to the accumulator

## Syntax

MVTACHI src, Adest

MVTACHI
DSP instruction
Instruction Code
Page: 327

## Operation

Adest $=($ Adest \& FF00000000FFFFFFFFFh $) \mid(($ signed 72bit) src $\ll 32)$;

## Function

- This instruction moves the contents of src to the upper 32 bits (bits 63 to 32 ) of the accumulator (ACC).



## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

|  | Operand |  |  |
| :--- | :--- | :--- | :--- |
| Syntax | src | Adest | Code Size (Byte) |
| MVTACHI src, Adest | Rs | A0, A1 | 3 |

## Description Example

MVTACHI R1, A1

## MVTACLO

Move the lower longword to the accumulator

DSP instruction

## Syntax

Instruction Code
Page: 328

## Operation

Adest $=($ Adest $\&$ FFFFFFFFFFF00000000h $) \mid($ unsigned 72bit $)$ src;

## Function

- This instruction moves the contents of src to the lower 32 bits (bits 31 to 0 ) of the accumulator (ACC).



## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

|  | Operand |  |  |
| :--- | :--- | :--- | :--- |
| Syntax | src | Adest | Code Size (Byte) |
| MVTACLO src, Adest | Rs | A0, A1 | 3 |

## Description Example

MVTACLO R1, A1

Syntax
MVTC src, dest

Transfer to a control register

## System manipulation instruction

Instruction Code
Page: 329

## Operation

dest = src;

## Function

- This instruction transfers src to dest.
- In user mode, writing to the ISP, INTB, EXTB, BPC, BPSW, and FINTV, and the IPL[3:0], PM, U, and I bits in the PSW is ignored. In supervisor mode, writing to the PM bit in the PSW is ignored.


## Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | ${ }^{*}$ |  |
| $Z$ | ${ }^{*}$ |  |
| S | ${ }^{*}$ |  |
| O | ${ }^{*}$ |  |

Note: * The flag changes only when dest is the PSW.
Instruction Format

|  |  | Operand |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Syntax | Processing Size | src | dest $^{*}$ | Code Size (Byte) |
| MVTC | src, dest | L | \#SIMM:8 | $R x$ |

Note: * Selectable dest: Registers ISP, USP, INTB, EXTB, PSW, BPC, BPSW, FINTV, and FPSW Note that the PC cannot be specified as dest.

## Description Example

```
MVTC #0FFFFF000h, INTB
MVTC R1, USP
```


## MVTIPL

Interrupt priority level setting
MVTIPL
Syntax
MVTIPL src

System manipulation instruction
Instruction Code
Page: 330

## Operation

IPL = src;

## Function

- This instruction transfers src to the IPL[3:0] bits in the PSW.
- This instruction is a privileged instruction. Attempting to execute this instruction in user mode generates a privileged instruction exception.
- The value of src is an unsigned integer in the range $0 \leq \operatorname{src} \leq 15$.


## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

|  | Operand |  |
| :--- | :--- | :--- | :--- |
| Syntax | src | Code Size (Byte) |
| MVTIPL src | \#IMM:4 | 3 |

## Description Example

MVTIPL \#2

Two's complementation

Syntax
$\begin{array}{ll}\text { (1) NEG } & \text { dest } \\ \text { (2) NEG } & \text { src, dest }\end{array}$

## Arithmetic/logic instruction

Instruction Code
Page: 331

## Operation

(1) dest = -dest;
(2) dest = -src;

## Function

(1) This instruction arithmetically inverts (takes the two's complement of) dest and places the result in dest.
(2) This instruction arithmetically inverts (takes the two's complement of) src and places the result in dest.

Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | $\checkmark$ | The flag is set if dest is 0 after the operation; otherwise it is cleared. |
| $Z$ | $\checkmark$ | The flag is set if dest is 0 after the operation; otherwise it is cleared. |
| $S$ | $\checkmark$ | The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared. |
| O | $\checkmark$ | (1) The flag is set if dest before the operation was 80000000h; otherwise it is cleared. <br> (2) The flag is set if src before the operation was 80000000h; otherwise it is cleared. |

Instruction Format

|  |  | Operand |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Syntax | Processing Size | src | dest | Code Size (Byte) |  |
| $(1)$ NEG | dest | L | - | $R d$ | 2 |
| $(2)$ NEG | src, dest | L | Rs | Rd | 3 |

## Description Example

NEG R1
NEG R1, R2

No operation

Arithmetic/logic instruction
Instruction Code
Page: 331

## Operation

/* No operation */

## Function

- This instruction executes no process. The operation will be continued from the next instruction.


## Flag Change

- This instruction does not affect the states of flags.

Instruction Format

| Syntax | Code Size (Byte) |
| :--- | :--- |
| NOP | 1 |

## Description Example

NOP

## Syntax

(1) NOT
(2) NOT
src, dest

## Logical complementation

## Arithmetic/logic instruction

Instruction Code
Page: 332

## Operation

(1) dest = ~dest;
(2) dest = ${ }^{\text {src; }}$

## Function

(1) This instruction logically inverts dest and places the result in dest.
(2) This instruction logically inverts src and places the result in dest.

Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | - |  |
| $Z$ | $\checkmark$ | The flag is set if dest is 0 after the operation; otherwise it is cleared. |
| S | $\checkmark$ | The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared. |
| $O$ | - |  |

## Instruction Format

|  |  | Operand |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Syntax |  | Processing Size | src | dest | Code Size (Byte) |
| (1) NOT | dest | L | - | Rd | 2 |
| $(2)$ NOT | src, dest | L | Rs | Rd | 3 |

## Description Example

NOT R1
NOT R1, R2

Logical OR

## Syntax

(1) OR src, dest
(2) $O R$ src, src2, dest

## Arithmetic/logic instruction

Instruction Code
Page: 333

## Operation

(1) dest = dest $\mid$ src;
(2) dest $=\operatorname{src} \mid \operatorname{src} 2 ;$

## Function

(1) This instruction takes the logical OR of dest and src and places the result in dest.
(2) This instruction takes the logical OR of src and src2 and places the result in dest.

Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | - |  |
| $Z$ | $\checkmark$ | The flag is set if dest is 0 after the operation; otherwise it is cleared. |
| S | $\checkmark$ | The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared. |
| $O$ | - |  |

## Instruction Format

| Syntax |  | Processing Size | Operand |  |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | src | src2 | dest |  |
| (1) OR | src, dest | L | \#UIMM:4 | - | Rd | 2 |
|  |  | L | \#SIMM:8 | - | Rd | 3 |
|  |  | L | \#SIMM:16 | - | Rd | 4 |
|  |  | L | \#SIMM:24 | - | Rd | 5 |
|  |  | L | \#IMM:32 | - | Rd | 6 |
|  |  | L | Rs | - | Rd | 2 |
|  |  | L | [Rs].memex | - | Rd | $\begin{aligned} & \hline 2 \text { (memex =="UB") } \\ & 3 \text { (memex != "UB") } \end{aligned}$ |
|  |  | L | dsp:8[Rs].memex* | - | Rd | $\begin{aligned} & 3 \text { (memex == "UB") } \\ & 4 \text { (memex != "UB") } \end{aligned}$ |
|  |  | L | dsp:16[Rs].memex ${ }^{*}$ | - | Rd | $\begin{aligned} & 4 \text { (memex == "UB") } \\ & 5 \text { (memex != "UB") } \end{aligned}$ |
| (2) OR | src, src2, dest | L | Rs | Rs2 | Rd | 3 |

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is.W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to $510(255 \times 2)$ can be specified when the size extension specifier is. W or .UW, or values from 0 to $1020(255 \times 4)$ when the specifier is .L. With dsp:16, values from 0 to $131070(65535 \times 2)$ can be specified when the size extension specifier is.$W$ or.$U W$, or values from 0 to $262140(65535 \times 4)$ when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.

## Description Example

OR \#8, R1
OR R1, R2
OR [R1], R2
OR 8[R1].L, R2
OR R1, R2, R3

## POP

Restoring data from stack to register

## Syntax

POP dest

Data transfer instruction
Instruction Code
Page: 334

## Operation

tmp = *SP;
SP = SP + 4;
dest = tmp;

## Function

- This instruction restores data from the stack and transfers it to dest.
- The stack pointer in use is specified by the U bit in the PSW.


## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

|  |  | Operand |  |
| :--- | :--- | :--- | :--- |
| Syntax | Processing Size | Code Size (Byte) |  |
| POP dest | L | Rd | 2 |

## Description Example

POP R1

## POPC

## Syntax

POPC dest

Restoring a control register
POPC
Data transfer instruction
Instruction Code
Page: 335

## Operation

tmp = *SP;
SP = SP + 4;
dest = tmp;

## Function

- This instruction restores data from the stack and transfers it to the control register specified as dest.
- The stack pointer in use is specified by the $U$ bit in the PSW.
- In user mode, writing to the ISP, INTB, EXTB, BPC, BPSW, and FINTV, and the IPL[3:0], PM, U, and I bits in the PSW is ignored. In supervisor mode, writing to the PM bit in the PSW is ignored.


## Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | ${ }^{*}$ |  |
| $Z$ | ${ }^{*}$ |  |
| S | ${ }^{*}$ |  |
| $O$ | ${ }^{*}$ |  |

Note: * The flag changes only when dest is the PSW.

## Instruction Format

|  |  | Operand |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Syntax | Processing Size | Code Size (Byte) |  |  |
| POPC | dest | L | Rx | 2 |

Note: * Selectable dest: Registers ISP, USP, INTB, EXTB, PSW, BPC, BPSW, FINTV, and FPSW Note that the PC cannot be specified as dest

## Description Example

```
POPC PSW
```


## POPM

Restoring multiple registers from the stack

Syntax
POPM dest-dest2

## Data transfer instruction

Instruction Code
Page: 335

## Operation

```
signed char i;
for ( i = register_num(dest); i <= register_num(dest2); i++ ) {
    tmp = *SP;
    SP = SP + 4;
    register(i) = tmp;
}
```


## Function

- This instruction restores values from the stack to the block of registers in the range specified by dest and dest2.
- The range is specified by first and last register numbers. Note that the condition (first register number $<$ last register number) must be satisfied.
- R0 cannot be specified.
- The stack pointer in use is specified by the U bit in the PSW.
- Registers are restored from the stack in the following order:

| R15 | R14 | R13 | R12 | $\ldots \ldots \ldots$ | R2 | R1 |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |

Restoration is in sequence from R1.

## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

|  | Processing |  |  | Operand |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
|  | Size | dest | dest2 | Code Size (Byte) |  |  |
| POPM | dest-dest2 | L | $R d$ <br> $(R d=R 1 ~ t o ~ R 14) ~$ | $R d 2$ <br> $(R d 2=R 2 ~ t o ~ R 15) ~$ | 2 |  |

## Description Example

POPM R1-R3
POPM R4-R8

## PUSH

Saving data on the stack
PUSH

## Data transfer instruction

## Syntax

PUSH.size src

Instruction Code
Page: 336

## Operation

```
mp = src;
SP = SP - 4 *;
*SP = tmp;
```

Note: * SP is decremented by 4 even when the size specifier (.size) is .B or .W. The upper 24 and 16 bits in the respective cases (.B and .W) are undefined.

## Function

- This instruction pushes src onto the stack.
- When src is in register and the size specifier for the PUSH instruction is .B or .W, the byte or word of data from the LSB in the register are saved respectively.
- The transfer to the stack is processed in longwords. When the size specifier is .B or .W, the upper 24 or 16 bits are undefined respectively.
- The stack pointer in use is specified by the U bit in the PSW.


## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

| Syntax | Size | Processing Size | Operand | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | src |  |
| PUSH.size src | B/W/L | L | Rs | 2 |
|  | B/W/L | L | [Rs] | 2 |
|  | B/W/L | L | dsp:8[Rs]* | 3 |
|  | B/W/L | L | dsp:16[Rs]* | 4 |

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is.$W$, or by 4 when the specifier is.$L$ ) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to $510(255 \times 2)$ can be specified when the size specifier is.$W$, or values from 0 to $1020(255 \times 4)$ when the specifier is.$L$. With dsp:16, values from 0 to $131070(65535 \times 2)$ can be specified when the size specifier is. W , or values from 0 to $262140(65535 \times 4)$ when the specifier is. L . The value divided by 2 or 4 will be stored in the instruction code.

## Description Example

PUSH.B R1
PUSH.L [R1]

## PUSHC

## PUSHC

## Data transfer instruction

Instruction Code
Page: 337

## Operation

tmp = src;
SP = SP - 4;
*SP = tmp;

## Function

- This instruction pushes the control register specified by src onto the stack.
- The stack pointer in use is specified by the U bit in the PSW.
- When the PC is specified as src, this instruction pushes its own address onto the stack.


## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

|  |  | Operand |  |
| :--- | :--- | :--- | :--- |
| Syntax | Processing Size | Code Size (Byte) |  |
| PUSHC | src | L | Rx |

Note: * Selectable src: Registers PC, ISP, USP, INTB, EXTB, PSW, BPC, BPSW, FINTV, and FPSW

## Description Example

PUSHC PSW

## PUSHM

Saving multiple registers

## PUSHM

Data transfer instruction

Instruction Code
Page: 337

## Operation

```
signed char i;
for ( i = register_num(src2); i >= register_num(src); i-- ) {
    tmp = register(i);
    SP = SP - 4;
    *SP = tmp;
}
```


## Function

- This instruction saves values to the stack from the block of registers in the range specified by src and src2.
- The range is specified by first and last register numbers. Note that the condition (first register number $<$ last register number) must be satisfied.
- R0 cannot be specified.
- The stack pointer in use is specified by the U bit in the PSW.
- Registers are saved in the stack in the following order:

| R 15 | R 14 | R 13 | R 12 | $\ldots \ldots \ldots$ | R 2 | R 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

|  |  | Operand |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Syntax | Processing Size | src | src2 | Code Size (Byte) |
| PUSHM | src-src2 | L | Rs | Rs2 |
|  |  | (Rs = R1 to R14) | (Rs2 = R2 to R15) |  |

## Description Example

PUSHM R1-R3<br>PUSHM R4-R8

## RACL

## Round the accumulator longword

## RACL

Syntax
RACL src, Adest

## DSP instruction

Instruction Code
Page: 338

## Operation

signed 72bit tmp;
signed 73bit tmp73;
tmp $=$ (signed 72bit) Adest $\ll$ src;
tmp73 $=($ signed 73 bit $) ~ t m p ~+0000000000080000000 h ;$
if (tmp73 > (signed 73bit) 0007FFFFFFF00000000h)
Adest $=007 F F F F F F F 00000000 \mathrm{~h}$;
else if (tmp73 < (signed 73bit) 1FF8000000000000000h)
Adest $=$ FF8000000000000000h;
else
Adest $=$ tmp \& FFFFFFFFFF00000000h;

## Function

- This instruction rounds the value of the accumulator into a longword and stores the result in the accumulator.

- The RACL instruction is executed according to the following procedures.

Processing 1:
The value of the accumulator is shifted to the left by one or two bits as specified by src.


Processing 2:
The value of the accumulator changes according to the value of 64 bits after the contents have been shifted to the left by one or two bits.


## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

|  | Operand |  |  |
| :--- | :--- | :---: | :--- |
| Syntax | src | Adest | Code Size (Byte) |
| RACL src, Adest | \#IMM:1 <br> $(I M M: 1=1,2)$ | A0, A1 | 3 |

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter 1 or 2 as the immediate value (IMM:1). The value minus 1 will be stored in the instruction code.

## Description Example

RACL \#1, A1
RACL \#2, A0

## RACW

## Round the accumulator word

## RACW

DSP instruction
Instruction Code
Page: 338

## Operation

signed 72bit tmp;
signed 73bit tmp73;
tmp $=$ (signed 72bit) Adest << src;
tmp73 $=($ signed 73 bit $) ~ t m p ~+0000000000080000000 h ;$
if (tmp73 > (signed 73bit) 00000007FFF00000000h)
Adest $=0000007 F F F 0000000 \mathrm{~h}$;
else if (tmp73 < (signed 73bit) 1FFFFFF800000000000h)
Adest $=$ FFFFFF800000000000h;
else
Adest $=$ tmp \& FFFFFFFFFF00000000h;

## Function

- This instruction rounds the value of the accumulator into a word and stores the result in the accumulator.

- The RACW instruction is executed according to the following procedures.

Processing 1:
The value of the accumulator is shifted to the left by one or two bits as specified by src.


Processing 2:
The value of the accumulator changes according to the value of 64 bits after the contents have been shifted to the left by one or two bits.


## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

|  | Operand |  |  |
| :--- | :--- | ---: | :--- |
| Syntax | src | Adest | Code Size (Byte) |
| RACW src, Adest | \#IMM:1 <br> $(I M M: 1=1,2)$ | A0, A1 | 3 |

## Description Example

RACW \#1, A1
RACW \#2, A0

## RDACL

Round the accumulator longword

## RDACL

DSP instruction
Instruction Code
Page: 339

## Operation

signed 72bit tmp;
tmp $=$ (signed 72bit) Adest $\ll$ src;
if (tmp > (signed 72bit) 007FFFFFFFF00000000h)
Adest $=007$ FFFFFFF00000000h;
else if (tmp < (signed 72bit) FF8000000000000000h)
Adest $=$ FF8000000000000000h;
else
Adest $=$ tmp \& FFFFFFFFFF00000000h;

## Function

- This instruction rounds the value of the accumulator into a longword and stores the result in the accumulator.

- The RDACL instruction is executed according to the following procedures.

Processing 1:
The value of the accumulator is shifted to the left by one or two bits as specified by src.


Processing 2:
The value of the accumulator changes according to the value of 64 bits after the contents have been shifted to the left by one or two bits.


## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

|  | Operand |  |  |
| :--- | :--- | :--- | :--- |
| Syntax | src | Adest | Code Size (Byte) |
| RDACL src, Adest | IMM:1 <br>  <br>  <br>  <br> $\mathrm{IMM}: 1=1,2)$ | A0, A1 | 3 |

## Description Example

RDACL \#1, A1
RDACL \#2, A0

## RDACW

Round the accumulator word

## RDACW

DSP instruction
Instruction Code
Page: 339

## Operation

signed 72bit tmp;
tmp $=$ (signed 72bit) Adest $\ll$ src;
if (tmp > (signed 72bit) 0000007FFF00000000h)
Adest $=0000007 F F F 00000000 \mathrm{~h}$;
else if (tmp < (signed 72bit) FFFFFF800000000000h)
Adest $=$ FFFFFFF800000000000h;
else
Adest $=\mathrm{tmp} \&$ FFFFFFFFFF00000000h;

## Function

- This instruction rounds the value of the accumulator into a word and stores the result in the accumulator.

- The RDACW instruction is executed according to the following procedures.

Processing 1:
The value of the accumulator is shifted to the left by one or two bits as specified by src.


Processing 2:
The value of the accumulator changes according to the value of 64 bits after the contents have been shifted to the left by one or two bits.


## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

|  | Operand |  |  |
| :--- | :--- | :--- | :--- |
| Syntax | src | Adest | Code Size (Byte) |
| RDACW src, Adest | \#IMM:1 <br> $(I M M: 1=1,2)$ | A0, A1 | 3 |

## Description Example

RDACW \#1, A1
RDACW \#2, A1

## REVL

Endian conversion

## REVL

## Syntax

REVL src, dest

## Operation

$\operatorname{Rd}=\{\operatorname{Rs}[7: 0], \operatorname{Rs}[15: 8], \operatorname{Rs}[23: 16], \operatorname{Rs}[31: 24]\}$

## Function

- This instruction converts the endian byte order within a 32-bit datum, which is specified by src, and saves the result in dest.


## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

|  | Operand |  |  |
| :--- | :--- | :--- | :--- |
| Syntax | src | dest | Code Size (Byte) |
| REVL | src, dest | Rs | Rd |

## Description Example

REVL R1, R2

## REVW

## Endian conversion

## REVW

## Syntax

REVW src, dest

Data transfer instruction
Instruction Code
Page: 340

## Operation

$\operatorname{Rd}=\{\operatorname{Rs}[23: 16], \operatorname{Rs}[31: 24], \operatorname{Rs}[7: 0], \operatorname{Rs}[15: 8]\}$

## Function

- This instruction converts the endian byte order within the higher- and lower 16-bit data, which are specified by src, and saves the result in dest.


## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

|  | Operand |  |  |
| :--- | :--- | :--- | :--- |
| Syntax | src | dest | Code Size (Byte) |
| REVW | src, dest | Rs | Rd |

## Description Example

REVW R1, R2

## Multiply-and-accumulate operation

Syntax
RMPA.size

## Arithmetic/logic instruction

Instruction Code
Page: 341

## Operation

```
while (R3 != 0 ) \{
    R6:R5:R4 = R6:R5:R4 + *R1 * *R2;
    \(\mathrm{R} 1=\mathrm{R} 1+\mathrm{n}\);
    R2 \(=\) R2 + n ;
    \(R 3=R 3-1\);
\}
```

Notes: 1. If this instruction is executed with $R 3$ set to 0 , it is ignored and has no effect on registers and flags.
2. When the size specifier (.size) is .B, .W, or .L, $n$ is 1,2 , or 4 , respectively.

## Function

- This instruction performs a multiply-and-accumulate operation with the multiplicand addresses specified by R1, the multiplier addresses specified by R2, and the number of multiply-and-accumulate operations specified by R3. The operands and result are handled as signed values, and the result is placed in R6:R5:R4 as an 80-bit datum. Note that the upper 16 bits of R6 are set to the value obtained by sign-extending the lower 16 bits of R6.
- The greatest value that is specifiable in R3 is 00010000 h .

- The data in R1 and R2 are undefined when instruction execution is completed.
- Specify the initial value in R6:R5:R4 before executing the instruction. Furthermore, be sure to set R6 to FFFFFFFFh when R5:R4 is negative or to 00000000 h if $\mathrm{R} 5: \mathrm{R} 4$ is positive.
- An interrupt request during execution of this instruction will be accepted, so processing of the instruction will be suspended. That is, execution of the instruction will continue on return from the interrupt processing routine. However, be sure to save the contents of the R1, R2, R3, R4, R5, R6, and PSW when an interrupt is generated and restore them when execution is returned from the interrupt routine.
- In execution of the instruction, the data may be prefetched from the multiplicand addresses specified by R1 and the multiplier addresses specified by R2, with R3 as the upper limit. For details of the data size to be prefetched, refer to the hardware manual of each product.
Note: The accumulator (ACCO) is used to perform the function. The value of ACCO after executing the instruction is undefined.


## Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | - |  |
| $Z$ | - | The flag is set if the MSB of R6 is 1 ; otherwise it is cleared. |
| S | $\checkmark$ | The flag is set if the R6:R5:R4 data is greater than $2^{63}-1$ or smaller than $-2^{63} ;$ otherwise it is <br> cleared. |
| O | $\checkmark$ |  |

## Instruction Format

|  | Processing |  |  |
| :--- | :--- | :--- | :--- |
| Syntax | Size | Size | Code Size (Byte) |
| RMPA.size | B/W/L | size | 2 |

## Description Example

RMPA.W

## ROLC

## Rotation with carry to left

Arithmetic/logic instruction
ROLC dest

## Operation

```
dest <<= 1;
if (C == 0)
        dest &= FFFFFFFFEh;
else
    dest |= 00000001h;
```


## Function

- This instruction treats dest and the C flag as a unit, rotating the whole one bit to the left.



## Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | $\checkmark$ | The flag is set if the shifted-out bit is 1; otherwise it is cleared. |
| $Z$ | $\checkmark$ | The flag is set if dest is 0 after the operation; otherwise it is cleared. |
| $S$ | $\checkmark$ | The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared. |
| $O$ | - |  |

## Instruction Format

|  | Processing <br> Syntax | Size | Operand |
| :--- | :--- | :--- | :--- |
| dest | Code Size (Byte) |  |  |
| ROLC | dest | L | Rd |

Description Example
ROLC R1

## RORC

## RORC

Arithmetic/logic instruction
Instruction Code
Page: 342

## Operation

```
dest >>= 1;
if ( C == 0)
        dest &= 7FFFFFFFFh;
else
    dest |= 80000000h;
```


## Function

- This instruction treats dest and the C flag as a unit, rotating the whole one bit to the right.



## Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | $\checkmark$ | The flag is set if the shifted-out bit is 1; otherwise it is cleared. |
| $Z$ | $\checkmark$ | The flag is set if dest is 0 after the operation; otherwise it is cleared. |
| $S$ | $\checkmark$ | The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared. |
| $O$ | - |  |

## Instruction Format

|  | Processing <br> Syntax | Size | Operand |
| :--- | :--- | :--- | :--- |
| dest | Code Size (Byte) |  |  |
| RORC | dest | L | $R d$ |

## Description Example

RORC R1

## ROTL

## Rotation to left

## Syntax

ROTL src, dest

## Arithmetic/logic instruction

Instruction Code
Page: 342

## Operation

unsigned long tmp0, tmp1;
tmp0 = src \& 31;
tmp1 = dest << tmp0;
dest $=(($ unsigned long $)$ dest >> ( 32 - tmp0 ) ) | tmp1;

## Function

- This instruction rotates dest leftward by the number of bit positions specified by src and saves the value in dest. Bits overflowing from the MSB are transferred to the LSB and to the C flag.
- $\quad \operatorname{src}$ is an unsigned integer in the range of $0 \leq \operatorname{src} \leq 31$.
- When sre is in register, only five bits in the LSB are valid.



## Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | $\checkmark$ | After the operation, this flag will have the same LSB value as dest. In addition, when src is 0, <br> this flag will have the same LSB value as dest. |
| $Z$ | $\checkmark$ | The flag is set if dest is 0 after the operation; otherwise it is cleared. |
| $S$ | $\checkmark$ | The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared. |
| $O$ | - |  |

Instruction Format

|  | Processing <br> Size | Operand |  | Code Size <br> (Byte) |
| :--- | :--- | :--- | :--- | :--- |
|  | src | dest | 3 |  |
| ROTL | src, dest | L | RIMM:5 | Rd |

## Description Example

ROTL \#1, R1
ROTL R1, R2

## ROTR

Rotation to right

## ROTR

## Arithmetic/logic instruction

Syntax
ROTR src, dest

## Operation

unsigned long tmp0, tmp1;
tmp0 = src \& 31;
tmp1 = ( unsigned long ) dest >> tmp0;
dest $=($ dest $\ll(32-$ tmp0 $)) \mid$ tmp1;

## Function

- This instruction rotates dest rightward by the number of bit positions specified by src and saves the value in dest. Bits overflowing from the LSB are transferred to the MSB and to the C flag.
- $\quad \operatorname{src}$ is an unsigned integer in the range of $0 \leq \operatorname{src} \leq 31$.
- When src is in register, only five bits in the LSB are valid.



## Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | $\checkmark$ | After the operation, this flag will have the same MSB value as dest. In addition, when src is 0, <br> this flag will have the same MSB value as dest. |
| $Z$ | $\checkmark$ | The flag is set if dest is 0 after the operation; otherwise it is cleared. |
| S | $\checkmark$ | The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared. |
| $O$ | - |  |

Instruction Format

|  | Processing <br> Syntax | Size | Operand | Code Size <br> (Byte) |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| ROTR | src, dest | L | Inc | dest | 3 |
|  | L | Rs $: 5$ | Rd | 3 |  |

## Description Example

```
ROTR #1,R1
ROTR R1,R2
```

Single-precision floating-point operation instruction<br>Instruction Code<br>Page: 344

## Operation

dest $=($ signed long $)$ src;

## Function

- This instruction converts the single-precision floating-point number stored in src into a signed longword (32-bit) integer and places the result in dest. The result is rounded according to the setting of the RM[1:0] bits in the FPSW.

| Bits RM[1:0] | Rounding Mode |
| :--- | :--- |
| 00b | Round to the nearest value |
| 01b | Round towards 0 |
| 10b | Round towards $+\infty$ |
| 11b | Round towards $-\infty$ |

## Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | - |  |
| Z | $\checkmark$ | The flag is set if the result of the operation is 0 ; otherwise it is cleared. |
| S | $\checkmark$ | The flag is set if the sign bit (bit 31) of the result of the operation is 1 ; otherwise it is cleared. |
| O | - |  |
| CV | $\checkmark$ | The flag is set if an invalid operation exception is generated; otherwise it is cleared. |
| CO | $\checkmark$ | The value of the flag is 0. |
| CZ | $\checkmark$ | The value of the flag is 0. |
| CU | $\checkmark$ | The value of the flag is 0. |
| CX | $\checkmark$ | The flag is set if an inexact exception is generated; otherwise it is cleared. |
| CE | $\checkmark$ | The flag is set if an unimplemented processing exception is generated; otherwise it is cleared. |
| FV | $\checkmark$ | The flag is set if an invalid operation exception is generated; otherwise it does not change. |
| FO | - |  |
| FZ | - |  |
| FU | - |  |

Note: The FX and FV flags do not change if any of the exception enable bits EX and EV is 1 . The $S$ and $Z$ flags do not change when an exception is generated.

## Instruction Format

| Syntax | Processing Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
|  |  | src | dest |  |
| ROUND src, dest | L | Rs | Rd | 3 |
|  | L | [Rs].L | Rd | 3 |
|  | L | dsp:8[Rs].L* | Rd | 4 |
|  | L | dsp:16[Rs].L* | Rd | 5 |

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 4) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to $1020(255 \times 4)$ can be specified; with dsp:16, values from 0 to $262140(65535 \times 4)$ can be specified. The value divided by 4 will be stored in the instruction code.

## Sources of Single-Precision Floating-Point Exceptions

Unimplemented processing
Invalid operation
Inexact

## Description Example

```
ROUND R1,R2
```

ROUND [R1], R2

## Supplementary Description

- The following tables show the correspondences between the src and dest values and the results of operations when the value of the DN bit in the FPSW is 0 or 1 .

| When DN = 0 |  |  |  |
| :---: | :---: | :---: | :---: |
| src $\geq 0$ | $+\infty$ | dest <br> When an invalid operation exception is generated with the EV = 1: No change Other cases: 7FFFFFFFh | Exception <br> Invalid operation exception |
|  | $31 \leq$ Exponent $\leq 127$ |  |  |
|  | -126 $\leq$ Exponent $\leq 30$ | 00000000h to 7FFFFF80h | None*1 |
|  | +Denormalized number | No change | Unimplemented processing exception |
|  | +0 | 00000000h | None |
| src < 0 | -0 |  |  |
|  | -Denormalized number | No change | Unimplemented processing exception |
|  | -126 $\leq$ Exponent $\leq 30$ | 00000000h to 80000080h | None*1 |
|  | $31 \leq$ Exponent $\leq 127$ | When an invalid operation exception is generated with the $\mathrm{EV}=1$ : No change | Invalid operation exception ${ }^{* 2}$ |
|  | $-\infty$ | Other cases: 80000000h |  |
| $\overline{\mathrm{NaN}}$ | QNaN | When an invalid operation exception is generated with the EV = 1: No change Other cases: | Invalid operation exception |
|  | SNaN | $\begin{aligned} & \text { Sign bit }=0: 7 \text { FFFFFFFh } \\ & \text { Sign bit }=1: 80000000 \mathrm{~h} \end{aligned}$ |  |

Note: 1. An inexact exception occurs when the result is rounded.
Note: 2. No invalid operation exception occurs when src $=$ CF000000h.

When DN = 1


Note: 1. An inexact exception occurs when the result is rounded.
Note: 2. No invalid operation exception occurs when src $=$ CF000000h.

## RTE

Return from the exception

Syntax
System manipulation instruction
Instruction Code
Page: 344

## Operation

$$
\begin{aligned}
& \mathrm{PC}=* \mathrm{SP} ; \\
& \mathrm{SP}=\mathrm{SP}+4 ; \\
& \mathrm{tmp}=* \mathrm{SP} ; \\
& \mathrm{SP}=\mathrm{SP}+4 ; \\
& \mathrm{PSW}=\mathrm{tmp} ; \\
& \mathrm{LI}=0:
\end{aligned}
$$

## Function

- This instruction returns execution from the exception handling routine by restoring the PC and PSW contents that were preserved when the exception was accepted.
- This instruction is a privileged instruction. Attempting to execute this instruction in user mode generates a privileged instruction exception.
- If returning is accompanied by a transition to user mode, the $U$ bit in the PSW becomes 1 .


## Flag Change

| Flag | Change $\quad$ Condition |  |
| :--- | :--- | :--- |
| C | ${ }^{*}$ |  |
| $Z$ | ${ }^{*}$ |  |
| S | ${ }^{*}$ |  |
| O | ${ }^{*}$ |  |

Note: * The flags become the corresponding values on the stack.
Instruction Format

| Syntax | Code Size (Byte) |
| :--- | :--- |
| RTE | 2 |

## Description Example

RTE

## RTFI

Return from the fast interrupt

System manipulation instruction
Instruction Code
Page: 345

## Operation

PSW = BPSW;
$\mathrm{PC}=\mathrm{BPC}$;
$\mathrm{LI}=0$ :

## Function

- This instruction returns execution from the fast-interrupt processing routine by restoring the PC and PSW contents that were saved in the BPC and BPSW when the fast interrupt request was accepted.
- This instruction is a privileged instruction. Attempting to execute this instruction in user mode generates a privileged instruction exception.
- If returning is accompanied by a transition to user mode, the $U$ bit in the PSW becomes 1.
- The data in the BPC and BPSW are undefined when instruction execution is completed.


## Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | ${ }^{*}$ |  |
| Z | ${ }^{*}$ |  |
| S | ${ }^{*}$ |  |
| O | ${ }^{*}$ |  |

Note: * The flags become the corresponding values from the BPSW.

## Instruction Format

| Syntax | Code Size (Byte) |
| :--- | :--- |
| RTFI | 2 |

## Description Example

RTFI

Returning from a subroutine

Syntax
RTS

## Operation

PC = *SP;
$S P=S P+4 ;$

## Function <br> unction

- This instruction returns the flow of execution from a subroutine.


## Flag Change

- This instruction does not affect the states of flags.

Instruction Format

| Syntax | Code Size (Byte) |
| :--- | :--- |
| RTS | 1 |

## Description Example

RTS
-

## RTSD <br> Releasing stack frame and returning from subroutine

## RTSD

## Branch instruction

## Syntax

Instruction Code
Page: 345
(1) RTSD
src
(2) RTSD src, dest-dest2

## Operation

(1) $\mathrm{SP}=\mathrm{SP}+\mathrm{src}$;
$P C=* S P ;$
$\mathrm{SP}=\mathrm{SP}+4$;
(2) signed char i;

SP = SP + ( src - ( register_num(dest2) - register_num(dest) +1 ) * 4 );
for ( $\mathrm{i}=$ register_num(dest); $\mathrm{i}<=$ register_num(dest2); $\mathrm{i}++$ ) \{
tmp = *SP;
$\mathrm{SP}=\mathrm{SP}+4$;
register $(\mathrm{i})=$ tmp;
\}
PC = *SP;
$S P=S P+4 ;$

## Function

(1) This instruction returns the flow of execution from a subroutine after deallocating the stack frame for the subroutine.

- Specify src to be the size of the stack frame (auto conversion area).

(2) This instruction returns the flow of execution from a subroutine after deallocating the stack frame for the subroutine and also restoring register values from the stack.
- Specify src to be the total size of the stack frame (auto conversion area and register restore area).

- This instruction restores values for the block of registers in the range specified by dest and dest2 from the stack.
- The range is specified by first and last register numbers. Note that the condition (first register number $\leq$ last register number) must be satisfied.
- R0 cannot be specified.
- The stack pointer in use is specified by the U bit in the PSW.
- Registers are restored from the stack in the following order:

| R15 | R14 | R13 | R12 | $\ldots \ldots \ldots$ | R2 | R1 |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |

Restoration is in sequence from R1.

## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

|  | Operand |  |  |  | Code Size |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Syntax | src | dest | dest2 | 2 |  |
| (1) RTSD | src | \#UIMM: $8^{*}$ | - | - | 2 |
| (2) RTSD | src, dest-dest2 | \#UIMM: $8^{*}$ | $R d(R d=R 1$ to R15) | Rd2 (Rd2 = R1 to R15) | 3 |

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 4 ) as the immediate value. With UIMM:8, values from 0 to $1020(255 \times 4)$ can be specified. The value divided by 4 will be stored in the instruction code.

## Description Example

RTSD \#4
RTSD \#16, R5-R7

Syntax
Arithmetic/logic instruction
SAT dest

## Operation

```
if ( O == 1&& S == 1 )
    dest = 7FFFFFFFFh;
else if ( O == 1&& S == 0)
    dest = 80000000h;
```


## Function

- This instruction performs a 32-bit signed saturation operation.
- When the O flag is 1 and the S flag is 1 , the result of the operation is 7FFFFFFFh and it is placed in dest. When the $O$ flag is 1 and the $S$ flag is 0 , the result of the operation is 80000000 h and it is placed in dest. In other cases, the dest value does not change.


## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

|  | Processing <br> Size | Operand |  |
| :--- | :--- | :--- | :--- |
| Syntax | L | Rd | 2 |
| SAT dest |  | Code Size (Byte) |  |

## Description Example

SAT R1

## SATR

Saturation of signed 64-bit data for RMPA

## SATR

## Syntax

SATR

## Arithmetic/logic instruction

Instruction Code
Page: 346

## Operation

```
if( O == 1 && S == 0 )
        R6:R5:R4 = 000000007FFFFFFFFFFFFFFFh;
else if ( O == 1&& S == 1)
    R6:R5:R4 = FFFFFFFF8000000000000000h;
```


## Function

- This instruction performs a 64-bit signed saturation operation.
- When the O flag is 1 and the S flag is 0 , the result of the operation is 000000007 FFFFFFFFFFFFFFFh and it is placed in R6:R5:R4. When the $O$ flag is 1 and the $S$ flag is 1 , the result of the operation is FFFFFFFF8000000000000000h and it is place in R6:R5:R4. In other cases, the R6:R5:R4 value does not change.


## Flag Change

- This instruction does not affect the states of flags.

Instruction Format

| Syntax | Code Size (Byte) |
| :--- | :--- |
| SATR | 2 |

## Description Example

SATR

Subtraction with borrow

Syntax
SBB src, dest

## Arithmetic/logic instruction

Instruction Code
Page: 347

## Operation

dest = dest - src - !C;

## Function

- This instruction subtracts src and the inverse of the C flag (borrow) from dest and places the result in dest.


## Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | $\checkmark$ | The flag is set if an unsigned operation produces no overflow; otherwise it is cleared. |
| Z | $\checkmark$ | The flag is set if dest is 0 after the operation; otherwise it is cleared. |
| S | $\checkmark$ | The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared. |
| O | $\checkmark$ | The flag is set if a signed operation produces an overflow; otherwise it is cleared. |

## Instruction Format

| Syntax | Processing Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
|  |  | src | dest |  |
| SBB src, dest | L | Rs | Rd | 3 |
|  | L | [Rs].L | Rd | 4 |
|  | L | dsp:8[Rs].L* | Rd | 5 |
|  | L | dsp:16[Rs].L* | Rd | 6 |

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 4 ) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to $1020(255 \times 4)$ can be specified; with dsp:16, values from 0 to $262140(65535 \times 4)$ can be specified. The value divided by 4 will be stored in the instruction code.

## Description Example

SBB R1, R2
SBB [R1], R2

## SCCnd

## Syntax

SCCnd.size dest

## Data transfer instruction

Instruction Code
Page: 348

## Operation

```
if ( Cnd )
    dest \(=1\);
else
    dest = 0;
```


## Function

- This instruction moves the truth-value of the condition specified by Cnd to dest; that is, 1 or 0 is stored to dest if the condition is true or false, respectively.
- The following table lists the types of SCCnd.

| SCCnd |  | Condition | Expression | SCCnd |  | Condition | Expression |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \hline \text { SCGEU, } \\ & \text { SCC } \end{aligned}$ | $C==1$ | Equal to or greater than/ $\leq$ C flag is 1 |  | $\begin{aligned} & \text { SCLTU, } \\ & \text { SCNC } \end{aligned}$ | $C=0$ | Less than/ C flag is 0 | > |
| $\begin{aligned} & \text { SCEQ, } \\ & \text { SCZ } \end{aligned}$ | $\mathrm{Z}=$ = 1 | Equal to/ $Z$ flag is 1 | = | $\begin{aligned} & \hline \text { SCNE, } \\ & \text { SCNZ } \end{aligned}$ | $\mathrm{Z}==0$ | Not equal to/ $Z$ flag is 0 | \# |
| SCGTU | $\begin{aligned} & (C \& \sim Z)== \\ & 1 \end{aligned}$ | Greater than | < | SCLEU | $\begin{aligned} & (C \& \sim Z)== \\ & 0 \end{aligned}$ | Equal to or less than | $\geq$ |
| SCPZ | $\mathrm{S}=0$ | Positive or zero | $0 \leq$ | SCN | S == 1 | Negative | $0>$ |
| SCGE | $\begin{aligned} & \left(\mathrm{S}^{\wedge} \mathrm{O}\right)== \\ & 0 \end{aligned}$ | Equal to or greater than as signed integer | $\leq$ | SCLE | $\begin{aligned} & \left(\left(S^{\wedge} O\right) \mid Z\right) \\ & ==1 \end{aligned}$ | Equal to or less than as signed integer | $\geq$ |
| $\overline{\text { SCGT }}$ | $\begin{aligned} & \left(\left(S^{\wedge} O\right) \mid Z\right) \\ & ==0 \end{aligned}$ | Greater than as signed integer | < | SCLT | $\begin{aligned} & \left(S^{\wedge} O\right)== \\ & 1 \end{aligned}$ | Less than as signed integer | > |
| SCO | $\mathrm{O}=1$ | O flag is 1 |  | SCNO | $\mathrm{O}=0$ | O flag is 0 |  |

Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

| Syntax |  | Processing Size | Operand | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
|  | Size |  | dest |  |
| SCCnd.size dest | L | L | Rd | 3 |
|  | B/W/L | size | [Rd] | 3 |
|  | B/W/L | size | dsp:8[Rd] ${ }^{*}$ | 4 |
|  | B/W/L | size | dsp:16[Rd]* | 5 |

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is.$W$, or by 4 when the specifier is.$L$ ) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to $510(255 \times 2)$ can be specified when the size specifier is.$W$, or values from 0 to $1020(255 \times 4)$ when the specifier is.$L$. With dsp:16, values from 0 to $131070(65535 \times 2)$ can be specified when the size specifier is .W, or values from 0 to $262140(65535 \times 4)$ when the specifier is.$L$. The value divided by 2 or 4 will be stored in the instruction code.

## Description Example

SCC.L R2
SCNE.W [R2]

## SCMPU

## Syntax

SCMPU
String comparison

## String manipulation instruction

Instruction Code
Page: 348

## Operation

unsigned char *R2, *R1, tmp0, tmp1;
unsigned long R3;
while (R3!= 0) \{
tmp0 = *R1++;
tmp1 = *R2++;
R3--;
if ( tmp0 != tmp1 || tmp0 == '10' ) \{
break;
\}
\}

Note: If this instruction is executed with R3 set to 0 , it is ignored and has no effect on registers and flags.

## Function

- This instruction compares strings in successively higher addresses specified by R1, which indicates the source address for comparison, and R2, which indicates the destination address for comparison, until the values do not match or the null character " $\backslash 0$ " $(=00 \mathrm{~h})$ is detected, with the number of bytes specified by R3 as the upper limit.
- In execution of the instruction, the data may be prefetched from the source address for comparison specified by R1 and the destination address for comparison specified by R2, with R3 as the upper limit. For details of the data size to be prefetched, refer to the hardware manual of each product.
- The contents of R1 and R2 are undefined upon completion of the instruction.
- An interrupt request during execution of this instruction will be accepted, so processing of the instruction will be suspended. That is, execution of the instruction will continue on return from the interrupt processing routine. However, be sure to save the contents of the R1, R2, R3, and PSW when an interrupt is generated and restore them when execution is returned from the interrupt routine.


## Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | $\checkmark$ | This flag is set if the operation of (*R1 $-{ }^{*} \mathrm{R} 2$ ) as unsigned integers produces a value greater <br> than or equal to 0; otherwise it is cleared. |
| Z | $\checkmark$ | This flag is set if the two strings have matched; otherwise it is cleared. |
| S | - |  |
| O | - |  |

## Instruction Format

| Syntax | Processing Size | Code Size (Byte) |
| :--- | :--- | :--- |
| SCMPU | $B$ | 2 |

## Description Example

## SCMPU

## SETPSW

Setting a flag or bit in the PSW

## SETPSW

Syntax
SETPSW dest

System manipulation instruction
Instruction Code
Page: 349

## Operation

dest = 1;

## Function

- This instruction clears the $\mathrm{O}, \mathrm{S}, \mathrm{Z}$, or C flag, which is specified by dest, or the U or I bit.
- In user mode, writing to the U or I bit in the PSW will be ignored. In supervisor mode, all flags and bits can be written to.

Flag Change

| Flag | Change $\quad$ Condition |  |
| :--- | :--- | :--- |
| C | ${ }^{*}$ |  |
| $Z$ | ${ }^{*}$ |  |
| S | ${ }^{*}$ |  |
| O | ${ }^{*}$ |  |

Note: * The specified flag is set to 1 .
Instruction Format

| Syntax | Operand <br> dest | Code Size <br> (Byte) |
| :--- | :--- | :--- |
| SETPSW dest | flag | 2 |

## Description Example

## SETPSW C

SETPSW Z

Arithmetic shift to the right

## Arithmetic/logic instruction

Instruction Code
(1) SHAR src, dest

Page: 350

## Operation

(1) dest $=($ signed long $)$ dest $\gg(\operatorname{src} \& 31)$;
(2) dest $=($ signed long $) \operatorname{src} 2 \gg(\operatorname{src} \& 31)$;

## Function

(1) This instruction arithmetically shifts dest to the right by the number of bit positions specified by src and saves the value in dest.

- Bits overflowing from the LSB are transferred to the C flag.
- src is an unsigned in the range of $0 \leq \operatorname{src} \leq 31$.
- When src is in register, only five bits in the LSB are valid.
(2) After this instruction transfers src2 to dest, it arithmetically shifts dest to the right by the number of bit positions specified by src and saves the value in dest.
- Bits overflowing from the LSB are transferred to the C flag.
- src is an unsigned integer in the range of $0 \leq \operatorname{src} \leq 31$.


Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | $\checkmark$ | The flag is set if the shifted-out bit is 1; otherwise it is cleared. However, when src is 0 , this flag <br> is also cleared. |
| $Z$ | $\checkmark$ | The flag is set if dest is 0 after the operation; otherwise it is cleared. |
| $S$ | $\checkmark$ | The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared. |
| $O$ | $\checkmark$ | The flag is cleared to 0. |

## Instruction Format

| Syntax |  | Processing Size | Operand |  |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | src | src2 | dest |  |
| (1) SHAR | src, dest | L | \#IMM:5 | - | Rd | 2 |
|  |  | L | Rs | - | Rd | 3 |
| (2) SHAR | src, src2, dest | L | \#IMM:5 | Rs | Rd | 3 |

## Description Example

```
SHAR #3, R2
SHAR R1,R2
SHAR #3, R1, R2
```

Logical and arithmetic shift to the left

## Syntax

(1) SHLL src, dest
(2) SHLL src, src2, dest

Arithmetic/logic instruction
Instruction Code
Page: 351

## Operation

(1) dest $=$ dest $\ll(\operatorname{src} \& 31)$;
(2) dest $=\operatorname{src} 2 \ll(\operatorname{src} \& 31)$;

## Function

(1) This instruction arithmetically shifts dest to the left by the number of bit positions specified by src and saves the value in dest.

- Bits overflowing from the MSB are transferred to the C flag.
- When src is in register, only five bits in the LSB are valid.
- src is an unsigned integer in the range of $0 \leq \operatorname{src} \leq 31$.
(2) After this instruction transfers src2 to dest, it arithmetically shifts dest to the left by the number of bit positions specified by src and saves the value in dest.
- Bits overflowing from the MSB are transferred to the C flag.
- src is an unsigned integer in the range of $0 \leq \operatorname{src} \leq 31$.


Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | $\checkmark$ | The flag is set if the shifted-out bit is 1; otherwise it is cleared. However, when src is 0, this flag <br> is also cleared. |
| $Z$ | $\checkmark$ | The flag is set if dest is 0 after the operation; otherwise it is cleared. |
| S | $\checkmark$ | The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared. |
| O | $\checkmark$ | This bit is cleared to 0 when the MSB of the result of the operation is equal to all bit values that <br> have been shifted out (i.e. the shift operation has not changed the sign); otherwise it is set to 1. <br> However, when src is 0, this flag is also cleared. |

Instruction Format


## Description Example

SHLL \#3, R2
SHLL R1, R2
SHLL \#3, R1, R2

Logical shift to the right

Arithmetic/logic instruction
(1) SHLR src, dest

Instruction Code
(2) SHLR src, src2, dest

Page: 352

## Operation

(1) dest $=($ unsigned long $)$ dest >> ( src \& 31$)$;
(2) dest $=($ unsigned long $) \operatorname{src} 2 \gg(\operatorname{src} \& 31)$;

## Function

(1) This instruction logically shifts dest to the right by the number of bit positions specified by src and saves the value in dest.

- Bits overflowing from the LSB are transferred to the C flag.
- src is an unsigned integer in the range of $0 \leq \operatorname{src} \leq 31$.
- When src is in register, only five bits in the LSB are valid.
(2) After this instruction transfers src2 to dest, it logically shifts dest to the right by the number of bit positions specified by src and saves the value in dest.
- Bits overflowing from the LSB are transferred to the C flag.
- $\operatorname{src}$ is an unsigned integer in the range of $0 \leq \operatorname{src} \leq 31$.



## Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | $\checkmark$ | The flag is set if the shifted-out bit is 1; otherwise it is cleared. However, when src is 0, this flag <br> is also cleared. |
| $Z$ | $\checkmark$ | The flag is set if dest is 0 after the operation; otherwise it is cleared. |
| S | $\checkmark$ | The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared. |
| O | - |  |

## Instruction Format



## Description Example

| SHLR | $\# 3, R 2$ |
| :--- | :--- |
| SHLR | R1, R2 |
| SHLR | $\# 3, R 1, R 2$ |

Transferring a string backward

## SMOVB

Syntax
String manipulation instruction
SMOVB
Instruction Code
Page: 353

## Operation

unsigned char *R1, *R2;
unsigned long R3;
while (R3!= 0) \{
*R1-- = *R2--;
R3 = R3-1;
\}

Note: If this instruction is executed with R3 set to 0 , it is ignored and has no effect on registers and flags.

## Function

- This instruction transfers a string consisting of the number of bytes specified by R3 from the source address specified by R2 to the destination address specified by R1, with transfer proceeding in the direction of decreasing addresses.
- In execution of the instruction, data may be prefetched from the source address specified by R2, with R3 as the upper limit. For details of the data size to be prefetched, refer to the hardware manual of each product.
- The destination address specified by R1 should not be included in the range of data to be prefetched, which starts from the source address specified by R2.
- On completion of instruction execution, R1 and R2 indicate the next addresses in sequence from those for the last transfer.
- An interrupt request during execution of this instruction will be accepted, so processing of the instruction will be suspended. That is, execution of the instruction will continue on return from the interrupt processing routine. However, be sure to save the contents of the R1, R2, R3, and PSW when an interrupt is generated and restore them when execution is returned from the interrupt routine.


## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

| Syntax | Processing Size | Code Size (Byte) |
| :--- | :--- | :--- |
| SMOVB | B | 2 |

## Description Example

SMOVB

## SMOVF

Syntax
SMOVF

String manipulation instruction
Instruction Code
Page: 353

## Operation

unsigned char *R1, *R2;
unsigned long R3;
while (R3!= 0) \{
*R1++ = *R2++;
R3 = R3-1;
\}

Note: If this instruction is executed with R3 set to 0 , it is ignored and has no effect on registers and flags.

## Function

- This instruction transfers a string consisting of the number of bytes specified by R3 from the source address specified by R2 to the destination address specified by R1, with transfer proceeding in the direction of increasing addresses.
- In execution of the instruction, data may be prefetched from the source address specified by R2, with R3 as the upper limit. For details of the data size to be prefetched, refer to the hardware manual of each product.
- The destination address specified by R1 should not be included in the range of data to be prefetched, which starts from the source address specified by R2.
- On completion of instruction execution, R1 and R2 indicate the next addresses in sequence from those for the last transfer.
- An interrupt request during execution of this instruction will be accepted, so processing of the instruction will be suspended. That is, execution of the instruction will continue on return from the interrupt processing routine. However, be sure to save the contents of the R1, R2, R3, and PSW when an interrupt is generated and restore them when execution is returned from the interrupt routine.


## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

| Syntax | Processing Size | Code Size (Byte) |
| :--- | :--- | :--- |
| SMOVF | B | 2 |

## Description Example

## SMOVF

Transferring a string

SMOVU

## String manipulation instruction

Instruction Code
Page: 353

## Operation

unsigned char *R1, *R2, tmp;
unsigned long R3;
while ( R3 ! $=0$ ) \{
tmp = *R2++;
*R1++ = tmp;
R3--;
if ( $\operatorname{tmp}==$ ' 10 ' ) \{
break;
\}
\}

Note: If this instruction is executed with R3 set to 0 , it is ignored and has no effect on registers and flags.

## Function

- This instruction transfers strings successively from the source address specified by R2 to the higher destination addresses specified by R1 until the null character " 0 " $(=00 \mathrm{~h})$ is detected, with the number of bytes specified by R3 as the upper limit. String transfer is completed after the null character has been transferred.
- In execution of the instruction, data may be prefetched from the source address specified by R2, with R3 as the upper limit. For details of the data size to be prefetched, refer to the hardware manual of each product.
- The destination address specified by R1 should not be included in the range of data to be prefetched, which starts from the source address specified by R2.
- The contents of R1 and R2 are undefined upon completion of the instruction.
- An interrupt request during execution of this instruction will be accepted, so processing of the instruction will be suspended. That is, execution of the instruction will continue on return from the interrupt processing routine. However, be sure to save the contents of the R1, R2, R3, and PSW when an interrupt is generated and restore them when execution is returned from the interrupt routine.


## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

| Syntax | Processing Size | Code Size (Byte) |
| :--- | :--- | :--- |
| SMOVU | B | 2 |

## Description Example

SMOVU

Storing a string

## String manipulation instruction

Syntax
Instruction Code
Page: 354

## Operation

unsigned \{ char | short | long \} *R1, R2;
unsigned long R3;
while (R3!= 0) \{
*R1++ = R2;
R3 = R3-1;
\}

Notes: 1. If this instruction is executed with R 3 set to 0 , it is ignored and has no effect on registers and flags.
2. R1++: Incrementation is by the value corresponding to the size specifier (.size), i.e. by 1 for .B, 2 for .W, and 4 for. L .
3. R2: How much of the value in R2 is stored depends on the size specifier (.size): the byte from the LSB end of R2 is stored for .B, the word from the LSB end of R2 is stored for.$W$, and the longword in R2 is stored for .L.

## Function

- This instruction stores the contents of R2 successively proceeding in the direction of increasing addresses specified by R1 up to the number specified by R3.
- On completion of instruction execution, R1 indicates the next address in sequence from that for the last transfer.
- An interrupt request during execution of this instruction will be accepted, so processing of the instruction will be suspended. That is, execution of the instruction will continue on return from the interrupt processing routine. However, be sure to save the contents of the R1, R2, R3, and PSW when an interrupt is generated and restore them when execution is returned from the interrupt routine.


## Flag Change

- This instruction does not affect the states of flags.

Instruction Format

| Syntax | Size | Processing Size | Code Size (Byte) |
| :--- | :--- | :--- | :--- |
| SSTR.size | B/W/L | size | 2 |

## Description Example

SSTR.W

## STNZ

Transfer with condition

Syntax
Data transfer instruction
STNZ src, dest
Instruction Code
Page: 354

## Operation

$$
\begin{aligned}
& \text { if ( } Z==0) \\
& \text { dest }=\text { src; }
\end{aligned}
$$

## Function

- This instruction moves src to dest when the Z flag is 0 . dest does not change when the Z flag is 1 .


## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

| Syntax | Processing Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
|  |  | src | dest |  |
| STNZ src, dest | L | \#SIMM:8 | Rd | 4 |
|  | L | \#SIMM:16 | Rd | 5 |
|  | L | \#SIMM:24 | Rd | 6 |
|  | L | \#IMM:32 | Rd | 7 |
|  | L | Rs | Rd | 3 |

## Description Example

```
STNZ #1,R2
STNZ R1,R2
```

Transfer with condition

Syntax
STZ src, dest

Data transfer instruction
Instruction Code
Page: 355

## Operation

$$
\begin{aligned}
& \text { if }\left(\begin{array}{l}
Z==1) \\
\text { dest }=\text { src } ;
\end{array}\right.
\end{aligned}
$$

## Function

- This instruction moves src to dest when the Z flag is 1 . dest does not change when the Z flag is 0 .


## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

|  | Processing <br> Syntax <br> Size |  |  | src | Operand |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  | STZ | src, dest | Code Size (Byte) |  |  |

## Description Example

```
STZ #1,R2
STZ R1, R2
```


## Syntax

$\begin{array}{ll}\text { (1) SUB } & \text { src, dest } \\ \text { (2) SUB } & \text { src, src2, dest }\end{array}$

## Arithmetic/logic instruction

Instruction Code
Page: 356

## Operation

(1) dest $=$ dest - src;
(2) dest $=$ src2 - src;

## Function

(1) This instruction subtracts src from dest and places the result in dest.
(2) This instruction subtracts src from src2 and places the result in dest.

## Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | $\checkmark$ | The flag is set if an unsigned operation produces no overflow; otherwise it is cleared. |
| $Z$ | $\checkmark$ | The flag is set if dest is 0 after the operation; otherwise it is cleared. |
| S | $\checkmark$ | The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared. |
| O | $\checkmark$ | The flag is set if a signed operation produces an overflow; otherwise it is cleared. |

Instruction Format

| Syntax |  | Processing <br> Size | Operand |  |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | src | src2 | dest |  |
| (1) SUB src dest |  | L | \#UIMM:4 | - | Rd | 2 |
|  |  | L | Rs | - | Rd | 2 |
|  |  | L | [Rs].memex | - | Rd | $\begin{aligned} & 2 \text { (memex == "UB") } \\ & 3 \text { (memex != "UB") } \end{aligned}$ |
|  |  | L | dsp:8[Rs].memex* | - | Rd | $\begin{aligned} & 3 \text { (memex == "UB") } \\ & 4 \text { (memex != "UB") } \end{aligned}$ |
|  |  | L | dsp:16[Rs].memex ${ }^{*}$ | - | Rd | $\begin{aligned} & 4 \text { (memex == "UB") } \\ & 5 \text { (memex != "UB") } \end{aligned}$ |
| (2) SUB | src, src2, dest | L | Rs | Rs2 | Rd | 3 |

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is.W or .UW, or by 4 when the specifier is.L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to $510(255 \times 2)$ can be specified when the size extension specifier is. W or.$U W$, or values from 0 to $1020(255 \times 4)$ when the specifier is .L. With dsp:16, values from 0 to $131070(65535 \times 2)$ can be specified when the size extension specifier is.W or .UW, or values from 0 to $262140(65535 \times 4)$ when the specifier is.L. The value divided by 2 or 4 will be stored in the instruction code.

## Description Example

SUB \#15, R2
SUB R1, R2
SUB [R1], R2
SUB 1[R1].B, R2
SUB R1,R2, R3

## SUNTIL

## Syntax

SUNTIL.size

## String manipulation instruction

Instruction Code
Page: 357

```
Operation
unsigned { char | short | long } *R1;
unsigned long R2, R3, tmp;
while ( R3 != 0) {
    tmp = ( unsigned long ) *R1++;
    R3--;
    if ( tmp == R2 ) {
        break;
    }
}
```

Notes: 1. If this instruction is executed with R3 set to 0 , it is ignored and has no effect on registers and flags.
2. R1++: Incrementation is by the value corresponding to the size specifier (.size), i.e. by 1 for .B, 2 for .W, and 4 for .L.

## Function

- This instruction searches a string for comparison from the first address specified by R1 for a match with the value specified in R2, with the search proceeding in the direction of increasing addresses and the number specified by R3 as the upper limit on the number of comparisons. When the size specifier (.size) is .B or .W, the byte or word data on the memory is compared with the value in R2 after being zero-extended to form a longword of data.
- In execution of the instruction, data may be prefetched from the destination address for comparison specified by R1, with R3 as the upper limit. For details of the data size to be prefetched, refer to the hardware manual of each product.
- Flags change according to the results of the operation "*R1-R2".
- The value in R1 upon completion of instruction execution indicates the next address where the data matched. Unless there was a match within the limit, the value in R1 is the next address in sequence from that for the last comparison.
- The value in R3 on completion of instruction execution is the initial value minus the number of comparisons.
- An interrupt request during execution of this instruction will be accepted, so processing of the instruction will be suspended. That is, execution of the instruction will continue on return from the interrupt processing routine. However, be sure to save the contents of the R1, R2, R3, and PSW when an interrupt is generated and restore them when execution is returned from the interrupt routine.


## Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | $\checkmark$ | The flag is set if a comparison operation as unsigned integers results in any value equal to or <br> greater than 0; otherwise it is cleared. |
| $Z$ | $\checkmark$ | The flag is set if matched data is found; otherwise it is cleared. |
| S | - |  |
| $O$ | - |  |

## Instruction Format

| Syntax | Size | Processing Size | Code Size (Byte) |
| :--- | :--- | :--- | :--- |
| SUNTIL.size | B/W/L | L | 2 |

## Description Example

SUNTIL.W

## SWHILE

## Syntax

SWHILE.size

Searching for a string

## String manipulation instruction

Instruction Code
Page: 357

## Operation

unsigned \{ char | short | long \} *R1; unsigned long R2, R3, tmp;
while ( R3 ! = 0) \{ tmp $=($ unsigned long $)$ *R1++;
R3--;
if ( tmp != R2 ) \{ break;
\}
\}

Notes: 1. If this instruction is executed with R3 set to 0 , it is ignored and has no effect on registers and flags.
2. R1++: Incrementation is by the value corresponding to the size specifier (.size), i.e. by 1 for .B, 2 for .W, and 4 for .L.

## Function

- This instruction searches a string for comparison from the first address specified by R1 for an unmatch with the value specified in R2, with the search proceeding in the direction of increasing addresses and the number specified by R3 as the upper limit on the number of comparisons. When the size specifier (.size) is. B or .W, the byte or word data on the memory is compared with the value in R2 after being zero-extended to form a longword of data.
- In execution of the instruction, data may be prefetched from the destination address for comparison specified by R1, with R3 as the upper limit. For details of the data size to be prefetched, refer to the hardware manual of each product.
- Flags change according to the results of the operation "*R1-R2".
- The value in R1 upon completion of instruction execution indicates the next addresses where the data did not match. If all the data contents match, the value in R1 is the next address in sequence from that for the last comparison.
- The value in R3 on completion of instruction execution is the initial value minus the number of comparisons.
- An interrupt request during execution of this instruction will be accepted, so processing of the instruction will be suspended. That is, execution of the instruction will continue on return from the interrupt processing routine. However, be sure to save the contents of the R1, R2, R3, and PSW when an interrupt is generated and restore them when execution is returned from the interrupt routine.


## Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | $\checkmark$ | The flag is set if a comparison operation as unsigned integers results in any value equal to or <br> greater than 0; otherwise it is cleared. |
| $Z$ | $\checkmark$ | The flag is set if all the data contents match; otherwise it is cleared. |
| S | - |  |
| O | - |  |

## Instruction Format

| Syntax | Size | Processing Size | Code Size (Byte) |
| :--- | :--- | :--- | :--- |
| SWHILE.size | B/W/L | L | 2 |

## Description Example

SWHILE.W

Arithmetic/logic instruction

## Syntax

TST src, src2

Instruction Code
Page: 358

## Operation

src2 \& src;

## Function

- This instruction changes the flag states in the PSW according to the result of logical AND of src2 and src.


## Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | - |  |
| $Z$ | $\checkmark$ | The flag is set if the result of the operation is 0; otherwise it is cleared. |
| S | $\checkmark$ | The flag is set if the MSB of the result of the operation is 1; otherwise it is cleared. |
| $O$ | - |  |

## Instruction Format

| Syntax | Processing Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
|  |  | src | src2 |  |
| TST src, src2 | L | \#SIMM:8 | Rs | 4 |
|  | L | \#SIMM:16 | Rs | 5 |
|  | L | \#SIMM:24 | Rs | 6 |
|  | L | \#IMM:32 | Rs | 7 |
|  | L | Rs | Rs2 | 3 |
|  | L | [Rs].memex | Rs2 | $\begin{aligned} & 3 \text { (memex == "UB") } \\ & 4 \text { (memex != "UB") } \end{aligned}$ |
|  | L | dsp:8[Rs].memex* | Rs2 | $\begin{aligned} & 4 \text { (memex == "UB") } \\ & 5 \text { (memex != "UB") } \end{aligned}$ |
|  | L | dsp:16[Rs].memex ${ }^{*}$ | Rs2 | $\begin{aligned} & 5 \text { (memex == "UB") } \\ & 6 \text { (memex != "UB") } \end{aligned}$ |

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to $510(255 \times 2)$ can be specified when the size extension specifier is. W or .UW, or values from 0 to $1020(255 \times 4)$ when the specifier is .L. With dsp:16, values from 0 to $131070(65535 \times 2)$ can be specified when the size extension specifier is.$W$ or.$U W$, or values from 0 to $262140(65535 \times 4)$ when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.

## Description Example

TST \#7, R2
TST R1, R2
TST [R1], R2
TST 1[R1].UB, R2

Unsigned integer to single-precision floating-point number conversion

## Single-precision floating-point <br> operation instruction

## Syntax

Instruction Code
Page: 359

## Operation

dest $=($ float $)($ unsigned long $)$ src;

## Function

- This instruction converts the signed longword (32-bit) integer stored in src into a single-precision floating-point number and places the result in dest. Rounding of the result is in accord with the setting of the RM[1:0] bits in the FPSW. 00000000 h is handled as +0 regardless of the rounding mode.


## Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | - |  |
| Z | $\checkmark$ | The flag is set if the result of the operation is 0 ; otherwise it is cleared. |
| S | $\checkmark$ | The value of the flag is 0. |
| O | - |  |
| CV | $\checkmark$ | The value of the flag is 0. |
| CO | $\checkmark$ | The value of the flag is 0. |
| CZ | $\checkmark$ | The value of the flag is 0. |
| CU | $\checkmark$ | The value of the flag is 0. |
| CX | $\checkmark$ | The flag is set if an inexact exception is generated; otherwise it is cleared. |
| CE | $\checkmark$ | The value of the flag is 0. |
| FV | - |  |
| FO | - |  |
| FZ | - |  |
| FU | - |  |
| FX | $\checkmark$ | The flag is set if an inexact exception is generated, and otherwise left unchanged. |
| Note: | The FX flag does not change if the exception enable bit EX is 1. The $S$ and $Z$ flags do not change when an |  |
|  | exception is generated. |  |

## Instruction Format

| Syntax | Processing Size | Operand |  | $\begin{aligned} & \text { Code Size } \\ & \text { (Byte) } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
|  |  | src | dest |  |
| UTOF src, dest | L | Rs | Rd | 3 |
|  | L | [Rs].memex | Rd | 3 (memex == "UB") |
|  |  |  |  | 4 (memex ! "UB") |
|  | L | dsp:8[Rs].memex* | Rd | 4 (memex == "UB") |
|  |  |  |  | 5 (memex != "UB") |
|  | L | dsp:16[Rs].memex* | Rd | 5 (memex == "UB") |
|  |  |  |  | 6 (memex ! = "UB") |

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is. L ) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to $510(255 \times 2)$ can be specified when the size extension specifier is.$W$ or. UW , or values from 0 to $1020(255 \times 4)$ when the specifier is.$L$. With dsp:16, values from 0 to $131070(65535 \times 2)$ can be specified when the size extension specifier is.W or .UW, or values from 0 to $262140(65535 \times 4)$ when the specifier is.$L$. The value divided by 2 or 4 will be stored in the instruction code.

## Sources of Single-Precision Floating-Point Exceptions

Inexact

## Description Example

UTOF R1, R2
UTOF [R1], R2
UTOF 16[R1].L, R2

## WAIT

## Syntax

WAIT

## Waiting

## System manipulation instruction

Instruction Code
Page: 360

## Operation

## Function

- This instruction stops program execution. Program execution is then restarted by acceptance of a non-maskable interrupt, interrupt, or generation of a reset.
- This instruction is a privileged instruction. Attempting to execute this instruction in user mode generates a privileged instruction exception.
- The I bit in the PSW becomes 1 .
- The address of the PC saved at the generation of an interrupt is the one next to the WAIT instruction.

Note: For the power-down state when the execution of the program is stopped, refer to the hardware manual of each product.

## Flag Change

- This instruction does not affect the states of flags.

Instruction Format

| Syntax | Code Size (Byte) |
| :--- | :--- |
| WAIT | 2 |

Description Example
WAIT

XCHG

## Syntax

XCHG src, dest

Exchanging values
XCHG

## Data transfer instruction

Instruction Code
Page: 360

## Operation

tmp = src;
src = dest;
dest = tmp;

## Function

- This instruction exchanges the contents of src and dest as listed in the following table.

| src | dest | Function |
| :--- | :--- | :--- |
| Register | Register | Exchanges the data in the source register (src) and the destination register <br> (dest). |
| Memory location | Register | Exchanges the data at the memory location and the register. When the size <br> extension specifier (.size) is .B or . UB, the byte of data in the LSB of the register <br> is exchanged with the data at the memory location. When the size extension <br> specifier (.size) is .W or .UW, the word of data in the LSB of the register is <br> exchanged with the data at the memory location. When the size extension <br> specifier is other than .L, the data at the memory location is transferred to the <br> register after being extended with the specified type of extension to form a <br> longword of data. |

- This instruction may be used for the exclusive control. For details, refer to the hardware manual of each product.


## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

| Syntax |  | Processing Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | src | dest |  |
| XCHG | src, dest | L | Rs | Rd | 3 |
|  |  | L | [Rs].memex | Rd | $\begin{aligned} & 3 \text { (memex == "UB") } \\ & 4 \text { (memex != "UB") } \end{aligned}$ |
|  |  | L | dsp:8[Rs].memex* | Rd | $\begin{aligned} & 4 \text { (memex == "UB") } \\ & 5 \text { (memex != "UB") } \end{aligned}$ |
|  |  | L | dsp:16[Rs].memex* | Rd | $\begin{aligned} & 5 \text { (memex == "UB") } \\ & 6 \text { (memex != "UB") } \end{aligned}$ |

[^3]
## Description Example

XCHG R1, R2
XCHG [R1].W, R2

## Syntax

(1) XOR src, dest
(2) XOR
src, src2, dest

## Arithmetic/logic instruction

Instruction Code
Page: 361

## Operation

(1) dest $=$ dest ${ }^{\wedge} \mathrm{src}$;
(2) dest $=\operatorname{src} 2^{\wedge} \mathrm{src}$;

## Function

(1) This instruction exclusive ORs dest and src and places the result in dest.
(2) This instruction exclusive ORs src2 and src and places the result in dest.

Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | - |  |
| $Z$ | $\checkmark$ | The flag is set if dest is 0 after the operation; otherwise it is cleared. |
| S | $\checkmark$ | The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared. |
| $O$ | - |  |

## Instruction Format

| Syntax |  | Processing <br> Size | Operand |  |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Syntax |  | src | src2 | dest |  |
| (1) XOR | src, dest | L | \#SIMM:8 | - | Rd | 4 |
|  |  | L | \#SIMM:16 | - | Rd | 5 |
|  |  | L | \#SIMM:24 | - | Rd | 6 |
|  |  | L | \#IMM:32 | - | Rd | 7 |
|  |  | L | Rs | - | Rd | 3 |
|  |  | L | [Rs].memex | - | Rd | $\begin{aligned} & \hline 3 \text { (memex == "UB") } \\ & 4 \text { (memex != "UB") } \end{aligned}$ |
|  |  | L | dsp:8[Rs].memex* | - | Rd | $\begin{aligned} & \hline 4 \text { (memex == "UB") } \\ & 5 \text { (memex != "UB") } \end{aligned}$ |
|  |  | L | dsp:16[Rs].memex* | - | Rd | $\begin{aligned} & 5 \text { (memex =="UB") } \\ & 6 \text { (memex != "UB") } \end{aligned}$ |
| (2) XOR | src, src2, dest | L | Rs | Rs2 | Rd | 3 |

Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to $510(255 \times 2)$ can be specified when the size extension specifier is.$W$ or. UW , or values from 0 to $1020(255 \times 4)$ when the specifier is.$L$. With dsp:16, values from 0 to $131070(65535 \times 2)$ can be specified when the size extension specifier is.$W$ or .UW, or values from 0 to $262140(65535 \times 4)$ when the specifier is. L . The value divided by 2 or 4 will be stored in the instruction code.

## Description Example

XOR \#8, R1
XOR R1, R2
XOR [R1], R2
XOR 16[R1].L, R2
XOR R1, R2, R3

### 3.5.2 Instructions for Register Bank Save Function

The following pages give details of the instructions for register bank save function.

## Collective restoration of register values

## RSTR

## Syntax

RSTR SrC

Instructions for register bank save function
Instruction Code
Page: 364

## Operation

\{ R1, R2, R3, R4, R5, R6, R7, R8, R9, R10, R11, R12, R13, R14, R15, USP, FPSW, ACC0, ACC1 \} = bank(src);

## Function

- This instruction collectively restores the values in a save register bank to CPU registers (R1 to R15, USP, FPSW, ACC 0 , and ACC 1 ).
- The bank number of the source for restoration is specified by src.
- This instruction is privileged. Attempting to execute it in user mode leads to a privileged instruction exception.
- For the availability of save register banks and the range of bank numbers (which is determined by the capacity of the memory installed for use as save register banks), refer to the hardware manuals for the respective products.
- When a bank number that does not exist is specified, the operation is not defined.


## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

|  |  | Operand |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Syntax | Processing Size | src | Code Size (Byte) |  |
| RSTR | src | - | \#UIMM:8 | 4 |
|  | - | Rs | 4 |  |

## Description Example

RSTR \#5
RSTR R1

Collective saving of register values

Syntax
Instructions for register bank save function
SAVE src
Page: 364

## Operation

bank(src) $=$ \{ R1, R2, R3, R4, R5, R6, R7, R8, R9, R10, R11, R12, R13, R14, R15, USP, FPSW, ACC0, ACC1\};

## Function

- This instruction collectively saves the values of CPU registers (R1 to R15, USP, FPSW, ACC0, and ACC1) in a save register bank.
- The bank number of the destination for saving is specified by src.
- This instruction is privileged. Attempting to execute it in user mode leads to a privileged instruction exception.
- For the availability of save register banks and the range of bank numbers (which is determined by the capacity of the memory installed for use as save register banks), refer to the hardware manuals for the respective products.
- When a bank number that does not exist is specified, the operation is not defined.


## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

|  |  | Operand |  |
| :--- | :--- | :--- | :--- |
| Syntax | Processing Size | src | Code Size (Byte) |
| SAVE src | - | \#UIMM:8 | 4 |
|  | - | Rs | 4 |

## Description Example

SAVE \#5
SAVE R1

### 3.5.3 Double-Precision Floating-Point Processing Instructions

The following pages give details of the double-precision floating-point processing instructions.

## DABS

Double-precision floating-point absolute value

## DABS

Syntax
DABS src, dest

Double-precision floating-point
operation instruction
Instruction Code
Page: 366

## Operation

```
if ( Src < 0 )
    dest = -src;
else
    dest = src;
```


## Function

This instruction calculates the absolute value of the double-precision floating-point number stored in src and places the result in dest.

- Denormalized numbers are handled in the same way regardless of the setting of the DDN bit in the DPSW.


## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

|  |  | Operand |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Syntax | Processing Size | src | dest | Code Size (Byte) |  |
| DABS | src, dest | D | DRs | DRd | 4 |

## Sources of Double-Precision Floating-Point Exceptions

None

## Description Example

DABS DR0, DR1

## Supplementary Description

- The following table shows the correspondences between src value and the result of operations

|  | src |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | +Normalized | -Normalized | +0 | -0 | $+\infty$ | $-\infty$ | Denormalized | QNaN | SNaN |
| Reslut | +Normalized | +Normalized | +0 | +0 | $+\infty$ | $+\infty$ |  | Positive QNaN | Positive SNaN |

## Double-precision floating-point addition without carry

## Double-precision floating-point <br> operation instruction

## Syntax

DADD src, src2, dest
Page: 366

## Operation

dest $=\operatorname{src} 2+\mathrm{src}$;

## Function

This instruction adds the double-precision floating-point numbers stored in src2 and src and places the result in dest.

- Rounding of the result is in accord with the setting of the DRM[1:0] bits in the DPSW.
- Handling of denormalized numbers depends on the setting of the DDN bit in the DPSW.
- The operation result is +0 when the sum of ( $\operatorname{src}$ and $\operatorname{src} 2$ ) of the opposite signs is exactly 0 except in the case of a rounding mode towards $-\infty$. The operation result is -0 when the rounding mode is towards $-\infty$.

Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | - |  |
| Z | - |  |
| $S$ | - |  |
| O | - | The flag is set if an invalid operation exception is generated; otherwise it is cleared. |
| DCV | $\checkmark$ | The flag is set if an overflow exception is generated; otherwise it is cleared. |
| DCO | $\checkmark$ | The flag is set if an underflow exception is generated; otherwise it is cleared. |
| DCZ | $\checkmark$ | The flag is set if an inexact exception is generated; otherwise it is cleared. |
| DCU | $\checkmark$ | The flag is set if an unimplemented processing is generated; otherwise it is cleared. |
| DCX | $\checkmark$ | The flag is set if an invalid operation exception is generated, and otherwise left unchanged. |
| DCE | $\checkmark$ | The flag is set if an overflow exception is generated, and otherwise left unchanged. |
| DFV | $\checkmark$ |  |
| DFO | $\checkmark$ |  |
| DFZ | - | The flag is set if an underflow exception is generated, and otherwise left unchanged. |
| DFU | $\checkmark$ | The flag is set if an inexact exception is generated, and otherwise left unchanged. |
| DFX | $\checkmark$ |  |

Note: The DFX, DFU, DFZ, DFO, and DFV flags do not change if any of the exception enable bits (DEX, DEU, DEZ, DEO, and DEV) in the DPSW is 1 .

## Instruction Format



## Sources of Double-Precision Floating-Point Exceptions

Unimplemented processing
Invalid operation
Overflow
Underflow
Inexact

## Description Example

DADD DR0, DR1, DR2

## Supplementary Description

- The following tables show the correspondences between the src and src2 values and the results of operations when the value of the DDN bit in the DPSW is 0 or 1 .

When DDN $=0$

|  |  | src |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Normalized | +0 | -0 | $+\infty$ | $-\infty$ | Denormalized | QNaN | SNaN |
| src2 | Normalized | Sum |  |  | $+\infty$ | $-\infty$ | Unimplemented processing | QNaN |  |
|  | +0 |  | +0 | * |  |  |  |  |  |
|  | -0 |  | * | -0 |  |  |  |  |  |
|  | $+\infty$ |  |  |  |  | Invalid operation |  |  |  |
|  | $-\infty$ |  | $-\infty$ |  | Invalid operation | $-\infty$ |  |  |  |
|  | Denormalized |  |  |  |  |  |  |  |  |
|  | QNaN |  |  |  |  |  |  |  |  |
|  | SNaN | Invalid operation |  |  |  |  |  |  |  |

Note: * The result is -0 when the rounding mode is set to rounding towards $-\infty$ and +0 in other rounding modes.

When DDN = 1

|  |  | src |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Normalized | $\begin{gathered} +0, \\ \text { +Denormalized } \end{gathered}$ | $\begin{gathered} -0, \\ \text {-Denormalized } \end{gathered}$ | $+\infty$ | $-\infty$ | QNaN | SNaN |
| src2 | Normalized | Sum | Normalized |  | $+\infty$ | $-\infty$ | QNaN | Invalid operation |
|  | $\begin{gathered} \hline+0, \\ \text { +Denormalized } \end{gathered}$ | Normalized | +0 | * |  |  |  |  |
|  | $\begin{gathered} -0, \\ \text {-Denormalized } \end{gathered}$ |  | * | -0 |  |  |  |  |
|  | $+\infty$ |  |  |  |  | Invalid operation |  |  |
|  | $-\infty$ |  | $-\infty$ |  | Invalid operation | $-\infty$ |  |  |
|  | QNaN |  |  |  |  |  |  |  |
|  | SNaN |  |  |  |  |  |  |  |

Note: * The result is -0 when the rounding mode is set to rounding towards $-\infty$ and +0 in other rounding modes.

## DCMPcm

Double-precision floating-point comparison

## DCMPcm

Double-precision floating-point

## Syntax

operation instruction
Instruction Code
Page: 367

## Operation

```
If ( \(\mathrm{cm}==\mathrm{UN}\) )
    RES = isNaN(src) || isNaN(src2);
else if ( \(\mathrm{cm}==\mathrm{EQ}\) )
    RES = ( src2 == src );
else if ( \(\mathrm{cm}==\mathrm{LT}\) )
    RES = ( src2 < src )
else if ( \(\mathrm{cm}==\mathrm{LE}\) )
    RES = ( src2 <= src );
```


## Function

This instruction compares the double-precision floating-point numbers stored in src2 and src based on the condition specified by cm and indicates the result in the RES bit of the DCMR register. That is, if the numbers satisfy the condition specified by cm , the RES bit becomes 1 , and if not, the bit becomes 0 .

## Comparison Condition

| cm | Definition | Description |
| :--- | :--- | :--- |
| UN | Unordered | This condition is for detecting cases where classification of order based on the <br> comparison is impossible. |
| EQ | src2 $==$ src | This condition is for detecting that src2 is equal to src. |
| LT | src2 $<\operatorname{src}$ | This condition is for detecting that src2 is less than src. |
| LE | src2 $\leq \operatorname{src}$ | This condition is for detecting that src2 is less than or equal to src. |

## Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | - |  |
| $Z$ | - |  |
| S | - |  |
| O | - | The flag is set if an invalid operation exception is generated; otherwise it is cleared. |
| DCV | $\checkmark$ | The value of the flag is 0. |
| DCO | $\checkmark$ | The value of the flag is 0. |
| DCZ | $\checkmark$ | The value of the flag is 0. |
| DCU | $\checkmark$ | The flag is set if an unimplemented processing exception is gen invalid operation exception is generated; otherwise it does not change. |
| DCX | $\checkmark$ |  |
| DCE | $\checkmark$ |  |
| DFV | $\checkmark$ |  |
| DFO | - |  |
| DFZ | - |  |
| DFU | - |  |
| DFX | - |  |

Note: The DFV flag does not change if the exception enable bit (DEV) in the DPSW is 1.

## Instruction Format

|  |  | Operand |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Syntax | Processing Size | src | src2 | Code Size (Byte) |  |
| DCMPcm | src, src2 | D | DRs | DRs2 | 4 |

## Sources of Double-Precision Floating-Point Exceptions

Unimplemented processing
Invalid operation

## Description Example

DCMPEQ DR0, DR1

## Supplementary Description

- The following tables show the correspondences between the src and src2 values and the results of operations when the value of the DDN bit in the DPSW is 0 or 1 .
( $>: \operatorname{src} 2>\operatorname{src},<: \operatorname{src} 2<\mathrm{src},=: \operatorname{src} 2==\mathrm{src}$ )
When DDN $=0$

|  |  | src |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Normalized | +0 | -0 | $+\infty$ | $-\infty$ | Denormalized | QNaN | SNaN |
| src2 | Normalized | Comparison |  |  | < | > | Unimplemented processing | Ordered classification impossible |  |
|  | +0 |  | = |  |  |  |  |  |  |
|  | -0 |  |  |  |  |  |  |  |
|  | $+\infty$ | > |  |  |  |  |  |  | = |  |
|  | $-\infty$ | < |  |  |  | = |  |  |  |
|  | Denormalized |  |  |  |  |  |  |  |  |
|  | QNaN |  |  |  |  |  |  |  |  |
|  | SNaN |  |  |  |  |  |  | Invalid op (Ordered cla imposs | ation fication e) |

When DDN = 1


Double-precision floating-point division

## DDIV

## Syntax

DDIV src, src2, dest

## Double-precision floating-point

 operation instructionInstruction Code
Page: 367

## Operation

dest = src2 / src;

## Function

This instruction divides the double-precision floating-point number stored in src2 by that stored in src and places the result in dest.

- Rounding of the result is in accord with the setting of the DRM[1:0] bits in the DPSW.
- Handling of denormalized numbers depends on the setting of the DDN bit in the DPSW.


## Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | - |  |
| Z | - |  |
| S | - |  |
| O | - | The flag is set if an invalid operation exception is generated; otherwise it is cleared. |
| DCV | $\checkmark$ | The flag is set if an overflow exception is generated; otherwise it is cleared. |
| DCO | $\checkmark$ | The flag is set if a division-by-zero exception is generated; otherwise it is cleared. |
| DCZ | $\checkmark$ | The flag is set if an inexact exception is generated; otherwise it is cleared. |
| DCU | $\checkmark$ | The flag is set if an unimplemented processing exception is generated; otherwise it is cleared. |
| DCX | $\checkmark$ | The flag is set if an invalid operation exception is generated; otherwise it does not change. |
| DCE | $\checkmark$ | The flag is set if an overflow exception is generated; otherwise it does not change. |
| DFV | $\checkmark$ | The flag is set if a division-by-zero exception is generated; otherwise it does not change. |
| DFO | $\checkmark$ | The flag is set if an underflow exception is generated; otherwise it does not change. |
| DFZ | $\checkmark$ | The flag is set if an inexact exception is generated; otherwise it does not change. |
| DFU | $\checkmark$ | $\checkmark$ |

Note: The DFX, DFU, DFZ, DFO, and DFV flags do not change if any of the exception enable bits (DEX, DEU, DEZ, DEO, and DEV) in the DPSW is 1 .

## Instruction Format

|  | Processing <br> Syntax | Operand |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | src | src2 | dest | Code Size |
| (Byte) |  |  |  |  |
| DDIV | src, src2, dest | D | DRs | DRs2 | DRd |

## Sources of Double-Precision Floating-Point Exceptions

Unimplemented processing
Invalid operation
Overflow
Underflow
Inexact
Division-by-zero

## Description Example

DDIV DR0, DR1, DR2

## Supplementary Description

- The following tables show the correspondences between src and src2 values and the results of operations when the value of the DDN bit in the DPSW is 0 or 1 .

When DDN = 0


When DDN = 1

|  |  | src |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Normalized | $\begin{gathered} +0, \\ \text { +Denormalized } \end{gathered}$ | $\begin{gathered} -0, \\ \text {-Denormalized } \end{gathered}$ | $+\infty$ | $-\infty$ | QNaN | SNaN |
| src2 | Normalized | Division | Division-by-zero |  | 0 |  | QNaN | Invalid operation |
|  | $\begin{gathered} \text { +0, } \\ \text { +Denormalized } \end{gathered}$ | 0 | Invalid operation |  | +0 | -0 |  |  |
|  | -0, -Denormalized |  |  |  | -0 | +0 |  |  |
|  | $+\infty$ | $\infty$ | $+\infty$ | $-\infty$ | Invalid operation |  |  |  |
|  | $-\infty$ |  | $-\infty$ | $+\infty$ |  |  |  |  |
|  | QNaN |  |  |  |  |  |  |  |
|  | SNaN |  |  |  |  |  |  |  |

Double-precision floating-point transferring data

## Syntax

DMOV.size src, dest

## Double-precision floating-point data transfer instruction

Instruction Code
Page: 368

## Operation

dest = src;

## Function

- This instruction transfers src to dest in the ways described in the following table.

| src | dest | Function |
| :--- | :--- | :--- |
| General-purpose | Double-precision <br> floating-point data <br> register | The data are transferred from the source register (src) to a double-precision <br> floating-point data register (dest). The size specifier .L or .D can be selected. <br> The size specifier .D can only be selected when the upper 32 bits in the double- <br> precision floating-point data register (dest) are specified. <br> When the upper 32 bits in the double-precision floating-point data register <br> (dest) are specified, 0 is transferred to the lower 32 bits if the size specifier is <br> D, or the lower 32 bits are retained for the size specifier .L. <br> When the lower 32 bits in the double-precision floating-point data register (dest) <br> are specified, the upper 32 bits are retained. |

## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

| Syntax | Size | Processing Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | src | dest |  |
| DMOV.size src, dest | Data transfer between registers |  |  |  |  |
|  | D | D | Rs | DRHd | 4 |
|  | L | L | Rs | DRHd | 4 |
|  | L | L | Rs | DRLd | 4 |
|  | L | L | DRHs | Rd | 4 |
|  | L | L | DRLs | Rd | 4 |
|  | D | D | DRs | DRd | 4 |
|  | Store |  |  |  |  |
|  | D | D | DRs | [Rd] | 4 |
|  | D | D | DRs | $\mathrm{dsp}: 8[\mathrm{Rd}]^{* 1}$ | 5 |
|  | D | D | DRs | $\mathrm{dsp}: 16[\mathrm{Rd}]^{* 1}$ | 6 |
|  | Load |  |  |  |  |
|  | D | D | [Rs] | DRd | 4 |
|  | D | D | $\mathrm{dsp}: 8[\mathrm{Rs}]^{* 1}$ | DRd | 5 |
|  | D | D | $\mathrm{dsp}: 16[\mathrm{Rs}]^{* 1}$ | DRd | 6 |
|  | Set immediate value to register |  |  |  |  |
|  | D | D | \#IMM:32 | DRHd | 7 |
|  | L | L | \#IMM:32 | DRHd | 7 |
|  | L | L | \#IMM:32 | DRLd | 7 |

Note: 1. For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 4 when the size extension specifier is .D) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to $1020(255 \times 24)$ can be specified when the size specifier is .D; with dsp:16, values from 0 to $262140(65535 \times 4)$ can be specified when the size specifier is.D. The value divided by 4 will be stored in the instruction code.

## Sources of Double-Precision Floating-Point Exceptions

None

## Description Example

DMOV.D R1, DRH2
DMOV.L R1, DRH2
DMOV.L R1, DRL2
DMOV.L DRH2, R1
DMOV.L DRL2, R1
DMOV.D DR0, DR1
DMOV.D DR1,[R1]
DMOV.D [R1], DR1
DMOV.D \#3FF00000h, DRH2
DMOV.L \#4C000000h, DRH2
DMOV.L \#00000000h, DRL2

Double-precision floating-point multiplication

Syntax
DMUL src, src2, dest

## Double-precision floating-point

 operation instructionInstruction Code
Page: 371

## Operation

dest $=$ src2 * src;

## Function

This instruction multiplies the double-precision floating-point number stored in $\operatorname{src} 2$ and src and places the result in dest.

- Rounding of the result is in accord with the setting of the DRM[1:0] bits in the DPSW.
- Handling of denormalized numbers depends on the setting of the DDN bit in the DPSW.


## Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | - |  |
| Z | - |  |
| S | - |  |
| O | - | The flag is set if an invalid operation exception is generated; otherwise it is cleared. |
| DCV | $\checkmark$ | The flag is set if an overflow exception is generated; otherwise it is cleared. |
| DCO | $\checkmark$ | The value of the flag is 0. |
| DCZ | $\checkmark$ | The flag is set if an underflow exception is generated; otherwise it is cleared. |
| DCU | $\checkmark$ | The flag is set if an unimplemented processing is generated; otherwise it is cleared. |
| DCX | $\checkmark$ | The flag is set if an invalid operation exception is generated, and otherwise left unchanged. |
| DCE | $\checkmark$ | The flag is set if an overflow exception is generated, and otherwise left unchanged. |
| DFV | $\checkmark$ |  |
| DFO | $\checkmark$ |  |
| DFZ | - |  |
| DFU | $\checkmark$ | The flag is set if an underflow exception is generated, and otherwise left unchanged. |
| DFX | $\checkmark$ | The flag is set if an inexact exception is generated, and otherwise left unchanged. |

Note: The DFX, DFU, DFZ, DFO, and DFV flags do not change if any of the exception enable bits (DEX, DEU, DEZ, DEO, and DEV) in the DPSW is 1 .

## Instruction Format

|  | Processing | Operand |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Syntax |  | src | src2 | dest | Code Size |
| (Byte) |  |  |  |  |

## Sources of Double-Precision Floating-Point Exceptions

Unimplemented processing
Invalid operation
Overflow
Underflow
Inexact

## Description Example

DMUL DR0, DR1, DR2

## Supplementary Description

- The following tables show the correspondences between the src and src2 values and the results of operations when the value of the DDN bit in the DPSW is 0 or 1 .

When DDN $=0$

|  |  | src |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Normalized | +0 | -0 | $+\infty$ | $-\infty$ | Denormalized | QNaN | SNaN |
| src2 | Normalized | Multiplicatio |  |  | $\infty$ |  | Unimplemented processing | QNaN | Invalid operation |
|  | +0 |  | +0 | -0 | Invalid operation |  |  |  |  |
|  | -0 |  | -0 | +0 |  |  |  |  |  |
|  | $+\infty$ | $\infty$ | Invalid operation |  | $+\infty$ | $-\infty$ |  |  |  |
|  | $-\infty$ |  |  |  | $-\infty$ | $+\infty$ |  |  |  |
|  | Denormalized |  |  |  |  |  |  |  |  |
|  | QNaN |  |  |  |  |  |  |  |  |
|  | SNaN |  |  |  |  |  |  |  |  |

When DDN = 1

|  |  | src |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Normalized | $\begin{gathered} +0, \\ \text { +Denormalized } \end{gathered}$ | $\begin{gathered} -0, \\ \text {-Denormalized } \end{gathered}$ | $+\infty$ | $-\infty$ | QNaN | SNaN |
| src2 | Normalized | Multiplication |  |  |  |  | QNaN | Invalid operation |
|  | $\begin{gathered} \text { +0, } \\ \text { +Denormalized } \end{gathered}$ |  | +0 | -0 | Invalid operation |  |  |  |
|  | $\begin{gathered} -0, \\ \text {-Denormalized } \end{gathered}$ |  | -0 | +0 |  |  |  |  |
|  | $+\infty$ | $\infty$ | Invalid operation |  | $+\infty$ | $-\infty$ |  |  |
|  | $-\infty$ |  |  |  | $-\infty$ | $+\infty$ |  |  |
|  | QNaN |  |  |  |  |  |  |  |
|  | SNaN |  |  |  |  |  |  |  |

## DNEG

Double-precision floating-point negate

## DNEG

## Syntax

DNEG src, dest

## Double-precision floating-point

 operation instructionInstruction Code
Page: 371

## Operation

dest = -src;

## Function

The instruction negates the double-precision floating-point number stored in sre and places the result in dest.

- Denormalized numbers are handled in the same way regardless of the setting of the DDN bit in the DPSW.


## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

|  |  | Operand |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Syntax | Processing Size | src | dest | Code Size (Byte) |  |
| DNEG | src, dest | D | DRs | DRd | 4 |

## Sources of Double-Precision Floating-Point Exceptions

None

## Description Example

DNEG DR0, DR1

## Supplementary Description

- The following table shows the correspondences between src value and the result of operations

|  | src |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | +Normalized | - Normalized | +0 | -0 | $+\infty$ | $-\infty$ | Denormalized | QNaN | SNaN |  |
| Result | - Normalized | + Normalized | -0 | +0 | $-\infty$ | $+\infty$ | Negated <br> denormalized <br> numbers | Negated <br> QNaN | Negated <br> SNaN |  |

Restoring multiple double-precision floating-point registers

## Syntax

Double-precision floating-point

DPOPM.size dest-dest2 data transfer instruction

Instruction Code
Page: 372

## Operation

```
signed char i;
for ( \(\mathrm{i}=\) register_num(dest); \(\mathrm{i}<=\) register_num(dest2); i++ ) \{
    tmp = *SP;
    SP = SP + (( size == D ) ? 8:4);
    If ( size == D ) \{
        DR(i) = tmp;
    \} else \{
        DCR(i) \(=\mathrm{tmp}\);
    \}
\}
```


## Function

This instruction collectively restores values of double-precision floating-point registers in the range specified by dest and dest2 from the stack.

- The range is specified by dest and dest2. Note that the register number for dest must be no higher than the register number for dest2.
- The stack pointer in use is specified by the $U$ bit in the PSW.
- The values to be transferred to are those of double-precision floating-point data registers when size = D.
- The values to be transferred to are those of double-precision floating-point control registers when size $=\mathrm{L}$.
- Registers are restored from the stack in the following order:

Size = D

| DR15 | DR14 | DR13 | $\cdots \cdot \cdot$ | DR2 | DR1 | DR0 |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |

Restoration is in sequence fromDRO.
Size $=\mathrm{L}$

| DCR3 | DCR2 | DCR1 | DCR0 |
| :---: | :---: | :---: | :---: |
| DEPC | DECNT | DCMR | DPSW |

Restoration is in sequence fromDCRO.

## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

|  |  | Operand |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Syntax | Processing Size | dest | dest2 | Code Size (Byte) |  |
| DPOPM.size | dest-dest2 | D | DRd | DRd2 | 3 |
|  | $L$ | DCRd | DCRd2 | 3 |  |

## Sources of Double-Precision Floating-Point Exceptions

None

## Description Example

DPOPM.D DR0-DR15
DPOPM.L DPSW-DCMR
DPOPM.D DR1-DR1

## DPUSHM

Syntax
DPUSHM.size src-src2

Saving multiple double-precision floating-point registers

## Double-precision floating-point data transfer instruction

Instruction Code
Page: 373

## Operation

```
signed char i;
for ( i = register_num(src2); i >= register_num(src); i-- ) {
    tmp = ( size == D ) ? DR(i) : DCR(i);
    SP = SP - (( size == D ) ? 8 : 4);
    *SP = tmp;
}
```


## Function

This instruction collectively places the values of the double-precision floating-point registers in the range specified by src and src2 on the stack.

- The range is specified by src and src2. Note that the register number for src must be no higher than the register number for src2.
- The stack pointer in use is specified by the U bit in the PSW.
- The values to be transferred to are those of double-precision floating-point data registers when size = D.
- The values to be transferred to are those of double-precision floating-point control registers when size $=\mathrm{L}$.
- Registers are restored from the stack in the following order:


| DR15 | DR14 | DR13 | $\cdots \cdot$ | DR2 | DR1 | DR0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Saving is in sequence fromDR15.
Size $=\mathrm{L}$

| DCR3 | DCR2 | DCR1 | DCR0 |
| :---: | :---: | :---: | :---: |
| DEPC | DECNT | DCMR | DPSW |

Saving is in sequence fromDCR3.

## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

|  |  | Operand |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Syntax | Processing Size | src | src2 | Code Size (Byte) |  |
| DPUSHM.size | src-src2 | $D$ | DRs | DRs2 | 3 |
|  |  | L | DCRs | DCRs2 | 3 |

## Sources of Double-Precision Floating-Point Exceptions

None

## Description Example

DPUSHM.D DR0-DR15
DPUSHM.L DPSW-DCMR
DPUSHM.D DR1-DR1

## DROUND

## Double-precision floating-point

## Syntax

operation instruction
DROUND src, dest
Instruction Code
Page: 374

## Operation

dest $=($ signed long $)$ src;

## Function

This instruction converts the double-precision floating-point number stored in src into a signed longword (32-bit) integer and places the result in the lower 32 bits of dest.

- The result is rounded according to the setting of the DRM[1:0] bits in the DPSW.
- The upper 32 bits (bits 63 to 32 ) of dest are undefined.

| Bits DRM[1:0] | Rounding Mode |
| :--- | :--- |
| 00b | Round to the nearest value |
| 01b | Round towards 0 |
| 10 b | Round towards $+\infty$ |
| 11 b | Round towards $-\infty$ |

Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | - |  |
| Z | - |  |
| S | - |  |
| O | - | The flag is set if an invalid operation exception is generated; otherwise it is cleared. |
| DCV | $\checkmark$ | The value of the flag is 0. |
| DCO | $\checkmark$ | The value of the flag is is 0. |
| DCZ | $\checkmark$ | The flag is set if an inexact exception is generated; otherwise it is cleared. |
| DCU | $\checkmark$ | The flag is set if an unimplemented processing exception is generated; otherwise it is cleared. |
| DCX | $\checkmark$ |  |
| DCE | $\checkmark$ |  |
| DFV | $\checkmark$ |  |
| DFO | - |  |
| DFZ | - |  |
| DFU | - |  |
| DFX | $\checkmark$ | The flag is set if an inexact exception in in generatid operation exception is generated; otherwise it does not change. |

Note: The DFX and DFV flags do not change if any of the exception enable bits (DEX and DEV) in the DPSW is 1.

## Instruction Format

|  |  | Operand |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Syntax | Processing Size | src | dest | Code Size (Byte) |
| DROUND | src, dest | D | DRs | DRd |

## Sources of Double-Precision Floating-Point Exceptions

Unimplemented processing
Invalid operation
Inexact

## Description Example

DROUND DR0, DR1

## Supplementary Description

- The following tables show the correspondences between the src value and the results of operations when the value of the DDN bit in the DPSW is 0 or 1 .

| When DDN = 0 |  |  |  |
| :---: | :---: | :---: | :---: |
| src $\geq 0$ | $+\infty$ | 7FFFFFFFFh | Invalid operation |
|  | $31 \leq$ Exponent $\leq 1023$ |  | exception |
|  | -1022 $\leq$ Exponent $\leq 30$ | 00000000h to 7FFFFFFFh | None ${ }^{* 2, * 3}$ |
|  | +Denormalized number | No change | Unimplemented processing exception |
|  | +0 | 00000000h | None |
| src < 0 | -0 |  |  |
|  | -Denormalized number | No change | Unimplemented processing exception |
|  | -1022 $\leq$ Exponent $\leq 30$ | 00000000h to 80000000h | None*2 |
|  | $31 \leq$ Exponent $\leq 1023$ | $80000000{ }^{* 4}$ | Invalid operation |
|  | $-\infty$ |  | exception |
| NaN | QNaN | Sign bit $=0$ : 7FFFFFFFh | Invalid operation |
|  | SNaN | Sign bit = 1: 80000000 h | exception |

Note: 1. dest is left unchanged if any of the double-precision floating-point exceptions is generated while the corresponding $\mathrm{DEj}(\mathrm{j}=\mathrm{X}, \mathrm{U}, \mathrm{Z}, \mathrm{O}$, or V$)$ is 1 .
Note: 2. If an invalid operation exception is not generated, rounding of the value will cause an inexact exception.
Note: 3. If the value after rounding exceed 7FFFFFFFh, an invalid operation exception is generated.
Note: 4. dest becomes 80000000 h regardless of the value after rounding.
Note: 5. No invalid operation exception occurs when the value after rounding is 80000000 h .


Note: 1. dest is left unchanged if any of the double-precision floating-point exceptions is generated while the corresponding $\mathrm{DEj}(\mathrm{j}=\mathrm{X}, \mathrm{U}, \mathrm{Z}, \mathrm{O}$, or V$)$ is 1 .
Note: 2. If an invalid operation exception is not generated, rounding of the value will cause an inexact exception.
Note: 3. If the value after rounding exceeds 7FFFFFFFh, an invalid operation exception is generated.
Note: 4. dest becomes 80000000 h regardless of the value after rounding.
Note: 5. No invalid operation exception occurs when the value after rounding is 80000000 h .

## DSQRT

Double-precision floating-point square root

## Syntax

DSQRT src, dest

## Double-precision floating-point

 operation instructionInstruction Code
Page: 374

## Operation

dest = sqrt(src);

## Function

This instruction calculates the square root of the double-precision floating-point number stored in src and places the result in dest.

- Rounding of the result is in accord with the setting of the DRM[1:0] bits in the DPSW.
- Handling of denormalized numbers depends on the setting of the DDN bit in the DPSW.


## Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | - |  |
| Z | - |  |
| S | - |  |
| O | - | The flag is set if an invalid operation exception is generated; otherwise it is cleared. |
| DCV | $\checkmark$ | The value of the flag is 0. |
| DCO | $\checkmark$ | The value of the flag is 0. |
| DCZ | $\checkmark$ | The flag is 0. |
| DCU | $\checkmark$ | The flag is set if an in unimplemented processing is generated; otherwise it is cleared. |
| DCX | $\checkmark$ | The flag is set if an invalid operation exception is generated, and otherwise left unchanged. |
| DCE | $\checkmark$ |  |
| DFV | $\checkmark$ |  |
| DFO | - |  |
| DFZ | - |  |
| DFU | - | The flag is set if an inexact exception is generated, and otherwise left unchanged. |
| DFX | $\checkmark$ |  |

Note: The DFX and DFV flags do not change if any of the exception enable bits (DEX and DEV) in the DPSW is 1.

## Instruction Format

|  |  | Operand |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Syntax | Processing Size | src | dest | Code Size (Byte) |
| DSQRT | src, dest | D | DRs | DRd |

## Sources of Double-Precision Floating-Point Exceptions

Unimplemented processing
Invalid operation
Inexact

## Description Example

DSQRT DR0, DR1

## Supplementary Description

- The following tables show the correspondences between the src values and the results of operations when the value of the DDN bit in the DPSW is 0 or 1 .

When DDN $=0$

|  | src |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | + Normalized | - Normalized | +0 | -0 | $+\infty$ | $-\infty$ | Denormalized | QNaN | SNaN |  |  |
|  | Square root | Invalid <br> operation | +0 | -0 | $+\infty$ | Invalid <br> operation | Unimplemented <br> processing | QNaN | Invalid <br> operation |  |  |

When DDN = 1

|  | src |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | + Normalized | - Normalized | +0 | -0 | $+\infty$ | $-\infty$ | + Denormalized | - Denormalized | QNaN | SNaN |  |  |
| Result | Square root | Invalid <br> operation | +0 | -0 | $+\infty$ | Invalid <br> operation | +0 | -0 | QNaN | Invalid <br> operation |  |  |

Rules for Generating QNaN When Invalid Operation is Generated

| Source Operands | Operation Results |
| :--- | :--- |
| SNaN | The SNaN source operand converted into a QNaN |
| Other than above | 7FFFFFFFFFFFFFFF |

Double-precision floating-point subtraction

## Syntax

DSUB src, src2, dest

## Double-precision floating-point

 operation instructionInstruction Code
Page: 374

## Operation

dest = src2 - src;

## Function

This instruction subtracts the double-precision floating-point number stored in src from the one in src2 and places the result in dest.

- Rounding of the result is in accord with the setting of the DRM[1:0] bits in the DPSW.
- Handling of denormalized numbers depends on the setting of the DDN bit in the DPSW.
- The operation result is +0 when subtracting src from src2 with the opposite signs is exactly 0 except in the case of a rounding mode towards $-\infty$. The operation result is -0 when the rounding mode is towards $-\infty$.


## Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | - |  |
| $Z$ | - |  |
| S | - |  |
| O | - | The flag is set if an invalid operation exception is generated; otherwise it is cleared. |
| DCV | $\checkmark$ | The flag is set if an overflow exception is generated; otherwise it is cleared. |
| DCO | $\checkmark$ | The value of the flag is 0. |
| DCZ | $\checkmark$ | The flag is set if an underflow exception is generated; otherwise it is cleared. |
| DCU | $\checkmark$ | The flag is set if an unimplemented processing is generated; otherwise it is cleared. |
| DCX | $\checkmark$ | The flag is set if an invalid operation exception is generated, and otherwise left unchanged. |
| DCE | $\checkmark$ | The flag is set if an overflow exception is generated, and otherwise left unchanged. |
| DFV | $\checkmark$ |  |
| DFO | $\checkmark$ |  |
| DFZ | - | The flag is set if an underflow exception is generated, and otherwise left unchanged. |
| DFU | $\checkmark$ | The flag is set if an inexact exception is generated, and otherwise left unchanged. |
| DFX | $\checkmark$ |  |

Note: The DFX, DFU, DFZ, DFO, and DFV flags do not change if any of the exception enable bits (DEX, DEU, DEZ, DEO, and DEV) in the DPSW is 1 .

## Instruction Format

| Syntax | Processing Size | Operand |  |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | src | src2 | dest |  |
| DSUB src, src2, dest | D | DRs | DRs2 | DRd | 4 |

## Sources of Double-Precision Floating-Point Exceptions

Unimplemented processing
Invalid operation
Overflow
Underflow
Inexact

## Description Example

DSUB DR0, DR1, DR2

## Supplementary Description

- The following tables show the correspondences between the src and src2 values and the results of operations when the value of the DDN bit in the DPSW is 0 or 1 .

When DDN $=0$


Note: * The result is -0 when the rounding mode is set to rounding towards $-\infty$ and +0 in other rounding modes.

When DDN = 1

|  |  | src |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Normalized | $+0$ <br> +Denormalized | $\begin{gathered} -0, \\ \text {-Denormalized } \end{gathered}$ | $+\infty$ | $-\infty$ | QNaN | SNaN |
| src2 | Normalized | Subtraction |  |  | $-\infty$ | $+\infty$ | QNaN | Invalid operation |
|  | $\begin{gathered} +0, \\ \text { +Denormalized } \end{gathered}$ |  | * | +0 |  |  |  |  |
|  | $\begin{gathered} -0, \\ \text {-Denormalized } \end{gathered}$ |  | -0 | * |  |  |  |  |
|  | $+\infty$ | $+\infty$ |  |  | Invalid operation |  |  |  |
|  | $-\infty$ | $-\infty$ |  |  |  | Invalid operation |  |  |
|  | QNaN |  |  |  |  |  |  |  |
|  | SNaN |  |  |  |  |  |  |  |

Note: * The result is -0 when the rounding mode is set to rounding towards $-\infty$ and +0 in other rounding modes.

Double-precision floating-point number to single-precision floating-point number conversion

## Double-precision floating-point

## Syntax

operation instruction
DTOF src, dest
Page: 375

## Operation

dest = ( float ) src;

## Function

This instruction converts the double-precision floating-point number stored in src into a single-precision floating-point number and places the result in the lower 32 bits of dest.

- Rounding of the result is in accord with the setting of the DRM[1:0] bits in the DPSW.
- The upper 32 bits (bits 63 to 32 ) of dest are undefined.

Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | - |  |
| $Z$ | - |  |
| S | - |  |
| O | - | The flag is set if an invalid operation exception is generated; otherwise it is cleared. |
| DCV | $\checkmark$ | The flag is set if an overflow exception is generated; otherwise it is cleared. |
| DCO | $\checkmark$ | The flag is set if an underflow exception is generated; otherwise it is cleared. |
| DCZ | $\checkmark$ | The flag is set if an inexact exception is generated; otherwise it is cleared. |
| DCU | $\checkmark$ | The flag is set if an unimplemented processing is generated; otherwise it is cleared. |
| DCX | $\checkmark$ | The flag is set if an invalid operation exception is generated, and otherwise left unchanged. |
| DCE | $\checkmark$ |  |
| DFV | $\checkmark$ |  |
| DFO | - |  |
| DFZ | - |  |
| DFU | - | The flag is set if an inexact exception is generated, and otherwise left unchanged. |
| DFX | $\checkmark$ |  |

## Instruction Format

|  | Processing | Operand |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Syntax | Size | src | dest | Code Size (Byte) |
| DTOF src, dest | D | DRs | DRd | 4 |

## Sources of Double-Precision Floating-Point Exceptions

Unimplemented processing
Invalid operation
Overflow
Underflow
Inexact

## Description Example

DTOF DR0, DR1

## Supplementary Description

- The following tables show the correspondences between the src value and the results of operations when the value of the DDN bit in the DPSW is 0 or 1 .

When DDN $=0$

| src Val | onent is shown witho | dest ${ }^{* 1}$ | Exception |
| :---: | :---: | :---: | :---: |
| src $\geq 0$ | $+\infty$ | $+\infty$ | None |
|  | 128 < Exponent $\leq 1023$ |  | Overflow exception |
|  | -126 $\leq$ Exponent $\leq 127$ | Result of operation | None*2, *3 |
|  | -1022 $\leq$ Exponent $\leq-127$ | No change | Unimplemented processing exception Underflow exception |
|  | +Denormalized number | No change | Unimplemented processing exception |
|  | +0 | +0 | None |
| src < 0 | -0 | -0 |  |
|  | -Denormalized number | No change | Unimplemented processing exception |
|  | -1022 $\leq$ Exponent $\leq-127$ | No change | Unimplemented processing exception Underflow exception |
|  | -126 $\leq$ Exponent $\leq 127$ | Result of operation | None ${ }^{\text {2, *3 }}$ |
|  | $128 \leq$ Exponent $\leq 1023$ | $-\infty$ | Overflow exception |
|  | - |  | None |
| $\overline{\mathrm{NaN}}$ | QNaN | QNaN** | None |
|  | SNaN | SNaN*5 | Invalid operation exception |

Note: 1. dest is left unchanged if any of the double-precision floating-point exceptions is generated while the corresponding $\mathrm{DEj}(\mathrm{j}=\mathrm{X}, \mathrm{U}, \mathrm{Z}, \mathrm{O}$, or V$)$ is 1 .
Note: 2. An inexact exception occurs when the result is rounded.
Note: 3. An overflow exception is generated if the exponent after rounding is 128.
Note: 4. dest becomes a QNaN which has the same sign as the input QNaN and contains bits [51:29] of the input value as the fraction.
Note: 5. dest becomes a QNaN which has the same sign as the input SNaN and contains bits [51:29] of the input value after it has been converted into a QNaN as the fraction.

When DDN = 1

| src Value (exponent is shown without bias) de |  |  | Exception |
| :---: | :---: | :---: | :---: |
| src $\geq 0$ | $+\infty$ | $+\infty$ | None |
|  | $128 \leq$ Exponent $\leq 1023$ |  | Overflow exception |
|  | -126 $\leq$ Exponent $\leq 127$ | Result of operation | None*2, *3 |
|  | -1022 $\leq$ Exponent $\leq-127$ | +0 | Underflow exception |
|  | +Denormalized number | +0 | None |
|  | +0 | +0 | None |
| src < 0 | -0 | -0 |  |
|  | -Denormalized number | -0 | None |
|  | -1022 $\leq$ Exponent $\leq-127$ | -0 | Underflow exception |
|  | $-126 \leq$ Exponent $\leq 127$ | Result of operation | None*2, *3 |
|  | $128 \leq$ Exponent $\leq 1023$ | $-\infty$ | Overflow exception |
|  | - |  | None |
| $\overline{\mathrm{NaN}}$ | QNaN | QNaN* ${ }^{*}$ | None |
|  | SNaN | SNaN*5 | Invalid operation exception |

Note: 1. dest is left unchanged if any of the double-precision floating-point exceptions is generated while the corresponding $\mathrm{DEj}(\mathrm{j}=\mathrm{X}, \mathrm{U}, \mathrm{Z}, \mathrm{O}$, or V$)$ is 1 .
Note: 2. An inexact exception occurs when the result is rounded.
Note: 3. An overflow exception is generated if the exponent after rounding is 128.
Note: 4. dest becomes a QNaN which has the same sign as the input QNaN and contains bits [51:29] of the input value as the fraction.
Note: 5. dest becomes a QNaN which has the same sign as the input SNaN and contains bits [51:29] of the input value after it has been converted into a QNaN as the fraction.

Double-precision floating-point number to signed integer conversion

Double-precision floating-point

## Syntax

 operation instructionDTOI src, dest
Instruction Code
Page: 375

## Operation

dest $=($ long $)$ src;

## Function

This instruction converts the double-precision floating-point number stored in src into a signed longword (32-bit) integer and places the result in the lower 32 bits of dest.

- The result is always rounded towards 0 , regardless of the setting of the DRM[1:0] bits in the DPSW.
- The upper 32 bits (bits 63 to 32 ) of dest are undefined.


## Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | - |  |
| $Z$ | - |  |
| $S$ | - |  |
| O | - | The flag is set if an invalid operation exception is generated; otherwise it is cleared. |
| DCV | $\checkmark$ | The value of the flag is 0. |
| DCO | $\checkmark$ | The value of the flag is 0. |
| DCZ | $\checkmark$ | The flag is set if an inexact exception is generated; otherwise it is cleared. |
| DCU | $\checkmark$ | The flag is set if an unimplemented processing exception is generated; otherwise it is cleared. |
| DCX | $\checkmark$ |  |
| DCE | $\checkmark$ |  |
| DFV | $\checkmark$ |  |
| DFO | - |  |
| DFZ | - |  |
| DFU | - |  |
| DFX | $\checkmark$ | The flag is set if an inexact exception is generated; otherwise it does not change. |

Note: The DFX and DFV flags do not change if any of the exception enable bits (DEX and DEV) in the DPSW is 1.

## Instruction Format

|  |  | Operand |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Syntax | Processing Size | src | dest | Code Size (Byte) |
| DTOI | src, dest | D | DRs | DRd |

## Sources of Double-Precision Floating-Point Exceptions

Unimplemented processing Invalid operation
Inexact

## Description Example

DTOI DR0, DR1

## Supplementary Description

- The following tables show the correspondences between the src value and the results of operations when the value of the DDN bit in the DPSW is 0 or 1 .

| When DDN = 0 <br> src Value (exponent is shown without bias) |  | $\frac{\text { dest }^{* 1}}{\text { 7FFFFFFFh }}$ | Exception <br> Invalid operation exception |
| :---: | :---: | :---: | :---: |
| src $\geq 0$ | $+\infty$ |  |  |
|  | $31 \leq$ Exponent $\leq 1023$ |  |  |
|  | -1022 $\leq$ Exponent $\leq 30$ | 00000000h to 7FFFFFFFh | None ${ }^{* 2, * 3}$ |
|  | +Denormalized number | No change | Unimplemented processing exception |
|  | +0 | 00000000h | None |
| src < 0 | -0 |  |  |
|  | -Denormalized number | No change | Unimplemented processing exception |
|  | -1022 $\leq$ Exponent $\leq 30$ | 00000000h to 80000000h | None*2 |
|  | $31 \leq$ Exponent $\leq 1023$ | $80000000{ }^{*}{ }^{4}$ | Invalid operation |
|  | $-\infty$ |  | exception*2, ${ }^{5}$ |
| NaN | QNaN | Sign bit $=0$ : 7FFFFFFFh | Invalid operation |
|  | SNaN |  | exception |

Note: 1. dest is left unchanged if any of the double-precision floating-point exceptions is generated while the corresponding $\mathrm{DEj}(\mathrm{j}=\mathrm{X}, \mathrm{U}, \mathrm{Z}, \mathrm{O}$, or V$)$ is 1 .
Note: 2. If an invalid operation exception is not generated, rounding of the value will cause an inexact exception.
Note: 3. If the value after rounding exceeds 7FFFFFFFh, an invalid operation exception is generated.
Note: 4. dest becomes 80000000 h regardless of the value after rounding.
Note: 5. No invalid operation exception occurs when the value after rounding is 80000000 h .
When DDN = 1

| $\frac{\text { src } \mathrm{Val}}{\mathrm{src} \geq 0}$ | xponent is shown witho | dest ${ }^{* 1}$ | Exception <br> Invalid operation exception |
| :---: | :---: | :---: | :---: |
|  | $+\infty$ | 7FFFFFFFh |  |
|  | $31 \leq$ Exponent $\leq 1023$ |  |  |
|  | -1022 $\leq$ Exponent $\leq 30$ | 00000000h to 7FFFFFFFh | None ${ }^{* 2, * 3}$ |
|  | +Denormalized number | 00000000h | None |
|  | +0 |  |  |
| src < 0 | -0 |  |  |
|  | -Denormalized number |  |  |
|  | -1022 $\leq$ Exponent $\leq 30$ | 00000000h to 80000000h | None*2 |
|  | $31 \leq$ Exponent $\leq 1023$ | $80000000{ }^{*}{ }^{4}$ | Invalid operation exception ${ }^{*}$, *5 |
|  | $-\infty$ |  |  |
| NaN | QNaN | $\begin{aligned} & \text { Sign bit }=0: 7 \text { FFFFFFFh } \\ & \text { Sign bit }=1: 80000000 \mathrm{~h} \end{aligned}$ | Invalid operation exception |
|  | SNaN |  |  |

Note: 1. dest is left unchanged if any of the double-precision floating-point exceptions is generated while the corresponding $\mathrm{DEj}(\mathrm{j}=\mathrm{X}, \mathrm{U}, \mathrm{Z}, \mathrm{O}$, or V$)$ is 1 .
Note: 2. If an invalid operation exception is not generated, rounding of the value will cause an inexact exception.
Note: 3. If the value after rounding exceeds 7FFFFFFFh, an invalid operation exception is generated.
Note: 4. dest becomes 80000000 h regardless of the value after rounding.
Note: 5. No invalid operation exception occurs when the value after rounding is 80000000 h .

Double-precision floating-point number to unsigned integer conversion

Double-precision floating-point

## Syntax

operation instruction
DTOU src, dest
Instruction Code
Page: 375

## Operation

dest $=($ unsigned long $)$ src;

## Function

This instruction converts the double-precision floating-point number stored in src into an unsigned longword (32-bit) integer and places the result in the lower 32 bits of dest.

- The result is always rounded towards 0 , regardless of the setting of the DRM[1:0] bits in the DPSW.
- The upper 32 bits (bits 63 to 32 ) of dest are undefined.


## Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | - |  |
| Z | - |  |
| $S$ | - |  |
| O | - | The flag is set if an invalid operation exception is generated; otherwise it is cleared. |
| DCV | $\checkmark$ | The value of the flag is 0. |
| DCO | $\checkmark$ | The value of the flag is 0. |
| DCZ | $\checkmark$ | The flag is 0. |
| DCU | $\checkmark$ | The flag is set if an inexact exception is generated; otherwise it is cleared. |
| DCX | $\checkmark$ | The flag is set if an invalid operation exception is generated, and otherwise left unchanged. |
| DCE | $\checkmark$ |  |
| DFV | $\checkmark$ |  |
| DFO | - |  |
| DFZ | - |  |
| DFU | - | The flag is set if an inexact exception is generated, and otherwise left unchanged. |
| DFX | $\checkmark$ |  |

Note: The DFX and DFV flags do not change if any of the exception enable bits (DEX and DEV) in the DPSW is 1.

## Instruction Format

| Syntax | Processing Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
|  |  | src | dest |  |
| DTOU src, dest | D | DRs | DRd | 4 |

## Sources of Double-Precision Floating-Point Exceptions

Unimplemented processing Invalid operation
Inexact

## Description Example

DTOU DR0, DR1

## Supplementary Description

- The following tables show the correspondences between the src value and the results of operations when the value of the DDN bit in the DPSW is 0 or 1 .

When DDN $=0$

| $\frac{\text { src } \mathrm{Val}}{\mathrm{src} \geq 0}$ | onent is shown without | dest ${ }^{* 1}$ | Exception <br> Invalid operation exception |
| :---: | :---: | :---: | :---: |
|  | $+\infty$ | FFFFFFFFFh |  |
|  | $32 \leq$ Exponent $\leq 1023$ |  |  |
|  | -1022 $\leq$ Exponent $\leq 31$ | 00000000h to FFFFFFFFFh | None*2, *3 |
|  | +Denormalized number | No change | Unimplemented processing exception |
|  | +0 | 00000000h | None |
| src < 0 | -0 |  |  |
|  | -Denormalized number | No change | Unimplemented processing exception |
|  | -Normalized number, $-\infty$ | 00000000h | Invalid operation exception |
| $\overline{\mathrm{NaN}}$ | QNaN | Most significant bit $=0$ : FFFFFFFFh | Invalid operation |
|  | SNaN | Most significant bit $=1: 00000000 \mathrm{~h}$ | exception |

Note: 1. dest is left unchanged if any of the double-precision floating-point exceptions is generated while the corresponding $\mathrm{DEj}(\mathrm{j}=\mathrm{X}, \mathrm{U}, \mathrm{Z}, \mathrm{O}$, or V$)$ is 1 .
Note: 2. An inexact exception occurs when the result is rounded.
Note: 3. If the value after rounding exceeds FFFFFFFFh, an invalid operation exception is generated.
When DDN = 1

| src Val | onent is shown witho | dest ${ }^{* 1}$ | Exception |
| :---: | :---: | :---: | :---: |
| $\mathrm{src} \geq 0$ | $+\infty$ | FFFFFFFFh | Invalid operation exception |
|  | 32 < Exponent $\leq 1023$ |  |  |
|  | -1022 $\leq$ Exponent $\leq 31$ | 00000000h to FFFFFFFFFh | None ${ }^{* 2, * 3}$ |
|  | +0, +Denormalized number | 00000000h | None |
| src < 0 | -0, -Denormalized number |  |  |
|  | -Normalized number, $-\infty$ | 00000000h | Invalid operation exception |
| $\overline{\mathrm{NaN}}$ | QNaN | Sign bit = 0: FFFFFFFFF | Invalid operation |
|  | SNaN | Sign bit = 1:00000000h | exception |

Note: 1. dest is left unchanged if any of the double-precision floating-point exceptions is generated while the corresponding $\mathrm{DEj}(\mathrm{j}=\mathrm{X}, \mathrm{U}, \mathrm{Z}, \mathrm{O}$, or V$)$ is 1 .
Note: 2. An inexact exception occurs when the result is rounded.
Note: 3. If the value after rounding exceeds FFFFFFFFFh, an invalid operation exception is generated.

Single-precision floating-point number to double-precision floating-point number conversion

Double-precision floating-point

## Syntax

operation instruction
FTOD src, dest
Instruction Code
Page: 376

## Operation

dest $=($ double $)$ src;

## Function

This instruction converts the single-precision floating-point number stored in src into a double-precision floating-point number and places the result in dest.

## Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | - |  |
| $Z$ | - |  |
| $S$ | - |  |
| O | - | The flag is set if an invalid operation exception is generated; otherwise it is cleared. |
| DCV | $\checkmark$ | The value of the flag is 0. |
| DCO | $\checkmark$ | The value of the flag is 0. |
| DCZ | $\checkmark$ | The value of the flag is 0. |
| DCU | $\checkmark$ | The flag is set if an unimplemented processing is generated; otherwise it is cleared. |
| DCX | $\checkmark$ | The flag is set if an invalid operation exception is generated, and otherwise left unchanged. |
| DCE | $\checkmark$ |  |
| DFV | $\checkmark$ |  |
| DFO | - |  |
| DFZ | - |  |
| DFU | - |  |
| DFX | - |  |

Note: The DFV flag does not change if the exception enable bit (DEV) in the DPSW is 1.

## Instruction Format

|  |  | Operand |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Syntax | Processing Size | src | dest | Code Size (Byte) |
| FTOD src, dest | D | Rs | DRd | 4 |

## Sources of Double-Precision Floating-Point Exceptions

Unimplemented processing
Invalid operation

## Description Example

FTOD R1, DR1

## Supplementary Description

- The following tables show the correspondences between the src value and the results of operations when the value of the DDN bit in the DPSW is 0 or 1 .

When DDN $=0$

| src Value (exponent is shown without bias) des |  |  | Exception |
| :---: | :---: | :---: | :---: |
| src $\geq 0$ | $+\infty$ | $+\infty$ | None |
|  | $-126 \leq$ Exponent $\leq 127$ | Result of operation | None |
|  | +Denormalized number | No change | Unimplemented processing exception |
|  | +0 | +0 | None |
| src < 0 | -0 | -0 |  |
|  | -Denormalized number | No change | Unimplemented processing exception |
|  | $-126 \leq$ Exponent $\leq 127$ | Result of operation | None |
|  | - | $-\infty$ | None |
| $\overline{\mathrm{NaN}}$ | QNaN | QNaN*2 | None |
|  | SNaN | SNaN*3 | Invalid operation exception |

Note: 1. dest is left unchanged if any of the double-precision floating-point exceptions is generated while the corresponding $\mathrm{DEj}(\mathrm{j}=\mathrm{X}, \mathrm{U}, \mathrm{Z}, \mathrm{O}$, or V ) is 1 .
Note: 2. dest becomes a QNaN with the same sign as the input QNaN. Bits [22:0] of the input value become bits [51:29] of the fraction, and bits [28:0] of the fraction become 0 .
Note: 3. dest becomes a QNaN with the same sign as the input SNaN , and bits [22:0] of the input value are converted into a QNaN and stored in bits [51:29] of the fraction. Bits [28:0] of the fraction become 0 .

## When DDN = 1

| src Value (exponent is shown without bias) |  | dest ${ }^{* 1}$ | Exception |
| :---: | :---: | :---: | :---: |
| src $\geq 0$ | $+\infty$ | $+\infty$ | None |
|  | $-126 \leq$ Exponent $\leq 127$ | Result of operation | None |
|  | +Denormalized number | +0 | None |
|  | +0 | +0 | None |
| src < 0 | -0 | -0 |  |
|  | -Denormalized number | -0 | None |
|  | -126 $\leq$ Exponent $\leq 127$ | Result of operation | None |
|  | $-\infty$ | $-\infty$ | None |
| $\overline{\mathrm{NaN}}$ | QNaN | QNaN* ${ }^{\text {2 }}$ | None |
|  | SNaN | SNaN*3 | Invalid operation exception |

Note: 1. dest is left unchanged if any of the double-precision floating-point exceptions is generated while the corresponding $\mathrm{DEj}(\mathrm{j}=\mathrm{X}, \mathrm{U}, \mathrm{Z}, \mathrm{O}$, or V$)$ is 1 .
Note: 2. dest becomes a $Q N a N$ with the same sign as the input QNaN . Bits [22:0] of the input value become bits [51:29] of the fraction, and bits [28:0] of the fraction become 0 .
Note: 3. dest becomes a QNaN with the same sign as the input SNaN , and bits [22:0] of the input value are converted into a QNaN and stored in bits [51:29] of the fraction. Bits [28:0] of the fraction become 0 .

Signed integer to double-precision floating-point number conversion

Double-precision floating-point

## Syntax

operation instruction
ITOD src, dest
Instruction Code
Page: 376

## Operation

dest $=($ double $)$ src;

## Function

This instruction converts the signed longword (32-bit) integer stored in src into a double-precision floating-point number and places the result in dest.

## Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | - |  |
| $Z$ | - |  |
| $S$ | - |  |
| $O$ | - | The value of the flag is 0. |
| DCV | $\checkmark$ | The value of the flag is 0. |
| DCO | $\checkmark$ | The value of the flag is 0. |
| DCZ | $\checkmark$ | The value of the flag is 0. |
| DCU | $\checkmark$ | The value of the flag is 0. |
| DCX | $\checkmark$ |  |
| DCE | $\checkmark$ |  |
| DFV | - |  |
| DFO | - |  |
| DFZ | - |  |
| DFU | - |  |
| DFX | - |  |

Instruction Format

|  |  | Operand |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Syntax | Processing Size | src | dest | Code Size (Byte) |
| ITOD | src, dest | D | Rs | DRd |

Sources of Double-Precision Floating-Point Exceptions
None

## Description Example

ITOD R1, DR0

## MVFDC <br> Transfer from double-precision floating-point control register <br> MVFDC

Double-precision floating-point

## Syntax

 data transfer instructionMVFDC src, dest

## Operation

dest = src;

## Function

This instruction transfers src to dest.

## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

|  |  | Operand |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Syntax | Processing Size | src $^{*}$ | dest | Code Size (Byte) |  |
| MVFDC | src, dest | L | DCRs | Rd | 4 |

Note: * Selectable src: Registers DPSW, DCMR, DECNT, and DEPC

## Sources of Double-Precision Floating-Point Exceptions

None

## Description Example

MVFDC DPSW, R2

## MVFDR

Transfer from double-precision floating-point comparison result register

## MVFDR

Double-precision floating-point

## Syntax

MVFDR data transfer instruction

Instruction Code
Page: 377

## Operation

Z = DCMR.RES;

## Function

This instruction transfers the value of the RES bit in the DCMR to the Z flag of the PWS.

## Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | - |  |
| $Z$ | $\checkmark$ | The value of DCMR.RES is written here. |
| S | - |  |
| $O$ | - |  |

Note: The values of bits in the DPSW do not change.
Instruction Format

| Syntax | Code Size (Byte) |
| :--- | :--- |
| MVFDR | 3 |

## Sources of Double-Precision Floating-Point Exceptions

None

## Description Example

MVFDR

## MVTDC <br> Transfer to double-precision floating-point control register

Double-precision floating-point

## Syntax

 data transfer instructionMVTDC src, dest

## Operation

dest = src;

## Function

This instruction transfers src to dest.

## Flag Change

- This instruction does not affect the states of flags.


## Instruction Format

|  |  | Operand |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Syntax | Processing Size | src | dest $^{*}$ | Code Size (Byte) |  |
| MVTDC | src, dest | L | Rs | DCRd | 4 |

Note: * Selectable dest: Registers DPSW, DCMR, DECNT, and DEPC

## Sources of Double-Precision Floating-Point Exceptions

None

## Description Example

MVTDC R1,DPSW

Unsigned integer to double-precision floating-point number conversion

Double-precision floating-point

## Syntax

UTOD src, dest

## Operation

dest $=($ double $)$ src;

## Function

This instruction converts the unsigned longword (32-bit) integer stored in src into a double-precision floating-point number and places the result in dest.

## Flag Change

| Flag | Change | Condition |
| :--- | :--- | :--- |
| C | - |  |
| $Z$ | - |  |
| $S$ | - |  |
| $O$ | - | The value of the flag is 0. |
| DCV | $\checkmark$ | The value of the flag is 0. |
| DCO | $\checkmark$ | The value of the flag is 0. |
| DCZ | $\checkmark$ | The value of the flag is 0. |
| DCU | $\checkmark$ | The value of the flag is 0. |
| DCX | $\checkmark$ |  |
| DCE | $\checkmark$ |  |
| DFV | - |  |
| DFO | - |  |
| DFZ | - |  |
| DFU | - |  |
| DFX | - |  |

## Instruction Format

|  |  | Operand |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Syntax | Processing Size | src | dest | Code Size (Byte) |
| UTOD | src, dest | D | Rs | DRd |

## Sources of Double-Precision Floating-Point Exceptions

None

## Description Example

UTOD R1, DR0

## 4. Instruction Code

### 4.1 Guide to This Section

This section describes instruction codes by showing the respective opcodes.
The following shows how to read this section by using an actual page as an example.

ADD
(1) Code Size

| Syntax |  | src | src2 | dest | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| (1) ADD | src, dest | \#UIMM:4 | - | Rd | 2 |
| (Instruction code for three operands) |  | \#SIMM:8 | - | Rd | 3 |
|  |  | \#SIMM:16 | - | Rd | 4 |
|  |  | \#SIMM:24 | - | Rd | 5 |
|  |  | \#IMM:32 | - | Rd | 6 |
| (2) ADD | src, dest | Rs | - | Rd | 2 |
|  |  | [Rs].memex | - | Rd | $\begin{aligned} & 2 \text { (memex == "UB") } \\ & 3 \text { (memex != "UB") } \end{aligned}$ |
|  |  | dsp:8[Rs].memex | - | Rd | $\begin{aligned} & \hline 3 \text { (memex == "UB") } \\ & 4 \text { (memex != "UB") } \end{aligned}$ |
|  |  | dsp:16[Rs].memex | - | Rd | $\begin{aligned} & 4 \text { (memex == "UB") } \\ & 5 \text { (memex != "UB") } \end{aligned}$ |
| (3) ADD | src, src2, dest | \#SIMM:8 | Rs | Rd | 3 |
|  |  | \#SIMM:16 | Rs | Rd | 4 |
|  |  | \#SIMM:24 | Rs | Rd | 5 |
|  |  | \#IMM:32 | Rs | Rd | 6 |
| (4) ADD | src, src2, dest | Rs | Rs2 | Rd | 3 |

(3)
(4)


| rd[3:0] | dest |  |
| :--- | :--- | :---: |
| 0000b to 1111b | Rd | R0 (SP) to R15 |

(3) $\begin{aligned} & \text { (2) ADD } \quad \text { src, dest } \\ & \text { When memex }==\text { "OB" or s }\end{aligned}$
(4) $\qquad$


When memex != "UB"


| mi[1:0] | memex |
| :--- | :--- |
| 00 b | B |
| 01 b | W |
| 10 b | L |
| 11 b | UW |


| Id[1:0] | src |
| :--- | :--- |
| 11 b | Rs |
| 00 b | [Rs] |
| 01 b | dsp:8[Rs] |
| 10 b | dsp:16[Rs] |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111 b | $\mathrm{Rs} / \mathrm{Rd}$ | R0 (SP) to R15 |

(1) Mnemonic

Indicates the mnemonic name of the instruction explained on the given page.
(2) List of Code Size

Indicates the number of bytes the instruction requires. An individual RXv3 CPU instruction takes up from one to eight bytes.
(3) Syntax

Indicates the syntax of the instruction using symbols.
(4) Instruction Code

Indicates the instruction code. The code in parentheses may be selected or omitted depending on src/dest to be selected.


The contents of the operand, that is the byte at (address of the instruction +2 ) or (following address of the instruction +3 ) in the previous page, are arranged as shown in Figure 4.1.


Figure 4.1 Immediate (IMM) and Displacement (dsp) Values

The abbreviations such as for rs, rd, ld, and mi represent the following.
rs: Source register
rs2: Second source register
rd: Destination register
rd2: Second destination register
ri: Index register
rb: Base register
li: Length of immediate
ld: Length of displacement
lds: Length of source displacement
ldd: Length of destination displacement
mi: Memory extension size infix
imm: Immediate
dsp: Displacement
cd: Condition code
cr: Control register
cb: Control bit
sz: Size specifier
ad: Addressing
nm : Number of registers
cm : Compare condition

### 4.2 Instruction Code Described in Detail

The instruction codes for the RXv3 instructions are described in detail in this section.

### 4.2.1 Standard provided instructions

The following pages give details of the instruction codes for the standard provided instructions.

## ABS

## Code Size

| Syntax | src | dest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- |
| $(1)$ ABS | dest | - | $R d$ | 2 |
| $(2)$ ABS | src, dest | Rs | Rd | 3 |

(1) ABS dest


| rd[3:0] | dest |  |
| :--- | :--- | :---: |
| 0000b to 1111b | Rd | $\mathrm{R0}$ (SP) to R15 |

(2) ABS src, dest


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rd | R0 (SP) to R15 |

## ADC

ADC

## Code Size

| Syntax |  | src | dest | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
| (1) ADC | src, dest | \#SIMM:8 | Rd | 4 |
|  |  | \#SIMM:16 | Rd | 5 |
|  |  | \#SIMM:24 | Rd | 6 |
|  |  | \#IMM:32 | Rd | 7 |
| (2) ADC | src, dest | Rs | Rd | 3 |
| (3) ADC | src, dest | [Rs].L | Rd | 4 |
|  |  | dsp:8[Rs].L | Rd | 5 |
|  |  | dsp:16[Rs].L | Rd | 6 |

## (1) ADC src, dest



| Ii[1:0] | src |
| :--- | :--- |
| 01b | \#SIMM:8 |
| 10b | \#SIMM:16 |
| 11b | \#SIMM:24 |
| 00b | \#IMM:32 |


| rd[3:0] | dest |  |
| :--- | :--- | :---: |
| 0000b to 1111b | Rd | R0 (SP) to R15 |

(2) ADC src, dest


| Id[1:0] | src |
| :--- | :--- |
| 11 b | Rs | | $\mathbf{r s [ 3 : 0 ] / r d [ 3 : 0 ] ~}$ | src/dest |  |
| :--- | :--- | :--- |
| 0000 b to 1111b | $\mathrm{Rs} / \mathrm{Rd}$ | $\mathrm{R0}(\mathrm{SP})$ to R15 |

(3) ADC src, dest


| mi[1:0] | memex |
| :--- | :--- |
| 10 b | L |


| Id[1:0] | src |
| :--- | :--- |
| 00 b | $[\mathrm{Rs}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rs}]$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rs}]$ |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rd | R0 (SP) to R15 |

## ADD

## Code Size

| Syntax | src | src2 | dest | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
| (1) ADD src, dest | \#UIMM:4 | - | Rd | 2 |
| (Instruction code for three | \#SIMM:8 | - | Rd | 3 |
|  | \#SIMM:16 | - | Rd | 4 |
|  | \#SIMM:24 | - | Rd | 5 |
|  | \#IMM:32 | - | Rd | 6 |
| (2) ADD src, dest | Rs | - | Rd | 2 |
|  | [Rs].memex | - | Rd | $\begin{aligned} & 2 \text { (memex == "UB") } \\ & 3 \text { (memex != "UB") } \end{aligned}$ |
|  | dsp:8[Rs].memex | - | Rd | $\begin{aligned} & 3 \text { (memex == "UB") } \\ & 4 \text { (memex != "UB") } \end{aligned}$ |
|  | dsp:16[Rs].memex | - | Rd | $\begin{aligned} & 4 \text { (memex == "UB") } \\ & 5 \text { (memex != "UB") } \end{aligned}$ |
| (3) ADD src, src2, dest | \#SIMM:8 | Rs | Rd | 3 |
|  | \#SIMM:16 | Rs | Rd | 4 |
|  | \#SIMM:24 | Rs | Rd | 5 |
|  | \#IMM:32 | Rs | Rd | 6 |
| (4) ADD src, src2, dest | Rs | Rs2 | Rd | 3 |

(1) ADD src, dest


| imm[3:0] | src |  | rd[3:0] |  | dest |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0000b to 1111b | \#UIMM:4 | 0 to 15 | 0000b to 1111b | Rd | R0 (SP) to R15 |

## (2) ADD src, dest

When memex $==$ "UB" or src $==$ Rs

| b7 | b0 b7 | b0 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 1 | 0 | $\operatorname{ld}[1: 0]$ | $\operatorname{rs}[3: 0]$ | $\operatorname{rd}[3: 0]$ |



When memex != "UB"


| mi[1:0] | memex |
| :--- | :--- |
| 00 b | B |
| 01 b | W |
| 10 b | L |
| 11 b | UW |$\quad$| $\mathrm{Id}[1: 0]$ | src |
| :--- | :--- |
| 11 b | Rs |
| 00 b | $[\mathrm{Rs}]$ |
| 01 b | $\mathrm{dsp:8[Rs}]$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rs}]$ |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rd | R0 (SP) to R15 |

## (3) ADD src, src2, dest




| li[1:0] | src |
| :--- | :--- |
| 01b | \#SIMM:8 |
| 10b | \#SIMM:16 |
| 11b | \#SIMM:24 |
| 00b | \#IMM:32 |


| rs2[3:0]/rd[3:0] | src2/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rd | R0 (SP) to R15 |

(4) ADD src, src2, dest


| rs[3:0]/rs2[3:0]/rd[3:0] | src/src2/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rs2/Rd | R0 (SP) to R15 |

## AND

## AND

## Code Size

| Syntax |  | src | src2 | dest | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| (1) AND | src, dest | \#UIMM:4 | - | Rd | 2 |
| (2) AND | src, dest | \#SIMM:8 | - | Rd | 3 |
|  |  | \#SIMM:16 | - | Rd | 4 |
|  |  | \#SIMM:24 | - | Rd | 5 |
|  |  | \#IMM:32 | - | Rd | 6 |
| (3) AND | src, dest | Rs | - | Rd | 2 |
|  |  | [Rs].memex | - | Rd | $\begin{aligned} & 2 \text { (memex == "UB") } \\ & 3 \text { (memex != "UB") } \end{aligned}$ |
|  |  | dsp:8[Rs].memex | - | Rd | $\begin{aligned} & 3 \text { (memex == "UB") } \\ & 4 \text { (memex != "UB") } \end{aligned}$ |
|  |  | dsp:16[Rs].memex | - | Rd | $\begin{aligned} & \hline 4 \text { (memex == "UB") } \\ & 5 \text { (memex != "UB") } \end{aligned}$ |
| (4) AND | src, src2, dest | Rs | Rs2 | Rd | 3 |

(1) AND src, dest


| imm[3:0] | src |  | rd[3:0] | dest |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0000b to 1111b | \#UIMM:4 | 0 to 15 | 0000b to 1111b | Rd | R0 (SP) to R15 |

## (2) AND src, dest



| li[1:0] | src |
| :--- | :--- |
| 01b | \#SIMM:8 |
| 10b | \#SIMM:16 |
| 11b | \#SIMM:24 |
| 00b | \#IMM:32 |


| rd[3:0] | dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rd | $R 0$ (SP) to R15 |

## (3) AND src, dest

When memex $==$ "UB" or $\mathrm{src}==$ Rs

| b7 | b0 b7 | b0 |  |  |  |  |  |  |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | 0 | 1 | 0 | 0 | $\operatorname{ld}[1: 0]$ | $\mathrm{rs}[3: 0]$ | $\mathrm{rd}[3: 0]$ |


$\left(\right.$| $\operatorname{ld}[1: 0]$ | src |
| :---: | :--- |
| $11 b$ | None |
| $00 b$ | None |
| $01 b$ | dsp:8 |
| $10 b$ | dsp:16 |$)$

When memex != "UB"


| mi[1:0] | memex |
| :--- | :--- |
| 00b | B |
| 01b | W |
| 10b | L |
| 11b | UW |$\quad$| Id[1:0] | src |
| :--- | :--- |
| 11b | Rs |
| 00b | $[R s]$ |
| 01b | dsp:8[Rs] |
| 10 b | dsp:16[Rs] |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rd | R0 (SP) to R15 |

(4) AND src, src2, dest


| rs[3:0]/rs2[3:0]/rd[3:0] | src/src2/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | $\mathrm{Rs} / \mathrm{Rs} 2 / \mathrm{Rd}$ | $\mathrm{R} 0(\mathrm{SP})$ to R15 |

## BCLR

## Code Size

| Syntax |  | src | dest | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
| (1) BCLR | src, dest | \#IMM:3 | [Rd].B | 2 |
|  |  | \#IMM:3 | dsp:8[Rd].B | 3 |
|  |  | \#IMM:3 | dsp:16[Rd].B | 4 |
| (2) BCLR | src, dest | Rs | [Rd].B | 3 |
|  |  | Rs | dsp:8[Rd].B | 4 |
|  |  | Rs | dsp:16[Rd].B | 5 |
| (3) BCLR | src, dest | \#IMM:5 | Rd | 2 |
| (4) BCLR | src, dest | Rs | Rd | 3 |

## (1) BCLR src, dest



| Id[1:0] | dest |
| :--- | :--- |
| 00 b | $[\mathrm{Rd}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rd}]$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rd}]$ |


| rd[3:0] | dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rd | $R 0$ (SP) to R15 |


| imm[2:0] | src |  |
| :--- | :--- | :--- |
| 000b to 111b | \#IMM:3 | 0 to 7 |

(2) BCLR src, dest


| Id[1:0] | dest |
| :--- | :--- |
| 00 b | $[\mathrm{Rd}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rd}]$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rd}]$ |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rd | R0 (SP) to R15 |

(3) BCLR src, dest


| imm[4:0] | src |  |
| :--- | :--- | :--- |
| 00000b to 11111b | \#IMM:5 | 0 to 31 |


| rd[3:0] | dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rd | $R 0(S P)$ to R15 |

(4) BCLR src, dest


| Id[1:0] | dest |
| :--- | :--- |
| 11 b | Rd | | rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- | :--- |
| 0000 b to 1111 b | $\mathrm{Rs} / \mathrm{Rd}$ | $\mathrm{R0}(\mathrm{SP})$ to R 15 |

## BCnd

## Code Size


(1) BCnd.S src


Note: * dsp[2:0] specifies pcdsp:3 = src.

| cd | BCnd |
| :--- | :--- |
| 0 b | BEQ, BZ |
| 1b | BNE, BNZ |$\quad$| dsp[2:0] | Branch Distance |
| :--- | :--- |
| 011 b | 3 |
| 100 b | 4 |
| 101 b | 5 |
| 110 b | 6 |
| 111 b | 7 |
| 000 b | 8 |
| 001 b | 9 |
| 010 b | 10 |

(2) BCnd.B src


Note: * Address indicated by pcdsp:8 = src minus the address of the instruction

| cd[3:0] | BCnd | cd[3:0] | BCnd |
| :--- | :--- | :--- | :--- |
| 0000b | BEQ, BZ | 1000 b | BGE |
| 0001b | BNE, BNZ | 1001 b | BLT |
| 0010b | BGEU, BC | 1010b | BGT |
| 0011b | BLTU, BNC | 1011b | BLE |
| 0100b | BGTU | 1100 b | BO |
| 0101b | BLEU | 1101 b | BNO |
| 0110b | BPZ | 1110 b | BRA.B |
| 0111b | BN | 1111 b | Reserved |

(3) BCnd.W src


Note: * Address indicated by pcdsp:16 = src minus the address of the instruction

| cd | BCnd |
| :--- | :--- |
| 0 b | $\mathrm{BEQ}, \mathrm{BZ}$ |
| 1b | $\mathrm{BNE}, \mathrm{BNZ}$ |

## BFMOV

BFMOV

## Code Size

|  | Operand |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Syntax | slsb | dlsb | width | src | dest | Code Size (Byte) |  |
| (1) BFMOV | slsb, dlsb, width, src, dest | $\#$ IMM:5 | \#IMM:5 | $\#$ IMM:5 | Rs | Rd | 5 |

(1) BFMOV slsb, dlsb, width, src, dest


Note: * The \#IMM:16 value is generated based on the following rule according to the operands slsb, dlsb, and width. \#IMM: $16=(((d l s b+$ width $) \& 1 F h) \ll 10)|(d l s b \ll 5)|((d l s b-s l s b) \& 1 F h)$


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rd | R0 (SP) to R15 |

## BFMOVZ

## Code Size

|  | Operand |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Syntax | slsb | dlsb | width | src | dest | Code Size (Byte) |
| (1) BFMOVZ | slsb, dlsb, width, src, dest | \#IMM:5 | \#IMM:5 | \#IMM:5 | Rs | Rd | 5

## (1) BFMOVZ slsb, dlsb, width, src, dest



| slsb, dlsb, width |
| :---: |
| \#IMM:16* |

Note: * The \#IMM:16 value is generated based on the following rule according to the operands slsb, dlsb, and width. \#IMM:16 = (((dlsb + width) \& 1Fh) << 10) | (dlsb << 5) | ((dlsb - slsb) \& 1Fh)

Image b15 b0

| 0 | (dlsb + width) \& 1Fh |  |
| :--- | :--- | :--- |
| dlsb | (dlsb - slsb) \& 1Fh |  |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | $\mathrm{Rs} / \mathrm{Rd}$ | $\mathrm{RO}(\mathrm{SP})$ to R 15 |

## BMCnd

## BMCnd

## Code Size

| Syntax | src | dest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- |
| (1) BMCnd | src, dest | $\# I M M: 3$ | $[R d] \cdot B$ | 3 |
|  |  | $\# I M M: 3$ | $d s p: 8[R d] \cdot B$ | 4 |
|  |  | $\# I M M: 3$ | $d s p: 16[R d] . B$ | 5 |
| (2) BMCnd | src, dest | $\# I M M: 5$ | $R d$ | 3 |

(1) BMCnd src, dest


| imm[2:0] | src |  |
| :--- | :--- | :--- |
| 000 b to 111 b | \#IMM:3 | 0 to 7 |


| Id[1:0] | dest |
| :--- | :--- |
| 00 b | $[R d]$ |
| 01 b | dsp:8[Rd] |
| 10 b | dsp:16[Rd] |


| rd[3:0] | dest |  |
| :--- | :--- | :---: |
| 0000b to 1111b | Rd | R0 (SP) to R15 |


| cd[3:0] | BMCnd | cd[3:0] | BMCnd |
| :--- | :--- | :--- | :--- |
| 0000b | BMEQ, BMZ | 1000 b | BMGE |
| 0001b | BMNE, BMNZ | 1001 b | BMLT |
| 0010b | BMGEU, BMC | 1010 b | BMGT |
| 0011b | BMLTU, BMNC | 1011 b | BMLE |
| 0100b | BMGTU | 1100 b | BMO |
| 0101b | BMLEU | 1101 b | BMNO |
| 0110b | BMPZ | 1110 b | Reserved |
| 0111 b | BMN | 1111 b | Reserved |

(2) BMCnd src, dest


| imm[4:0] | src |  |
| :--- | :--- | :--- |
| 00000 b to 11111 b | \#IMM:5 | 0 to 31 |


| cd[3:0] | BMCnd | cd[3:0] | BMCnd |
| :--- | :--- | :--- | :--- |
| 0000b | BMEQ, BMZ | 1000 b | BMGE |
| 0001b | BMNE, BMNZ | 1001 b | BMLT |
| 0010b | BMGEU, BMC | 1010 b | BMGT |
| 0011b | BMLTU, BMNC | 1011 b | BMLE |
| 0100b | BMGTU | 1100 b | BMO |
| 0101 b | BMLEU | 1101 b | BMNO |
| 0110 b | BMPZ | 1110 b | Reserved |
| 0111b | BMN | 1111 b | Reserved |


| rd[3:0] | dest |  |
| :--- | :--- | :---: |
| 0000b to 1111b | Rd | $R 0(S P)$ to R15 |

## BNOT

## Code Size

| Syntax |  | src | dest | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
| (1) BNOT | src, dest | \#IMM:3 | [Rd].B | 3 |
|  |  | \#IMM:3 | dsp:8[Rd].B | 4 |
|  |  | \#IMM:3 | dsp:16[Rd].B | 5 |
| (2) BNOT | src, dest | Rs | [Rd].B | 3 |
|  |  | Rs | dsp:8[Rd].B | 4 |
|  |  | Rs | dsp:16[Rd].B | 5 |
| (3) BNOT | src, dest | \#IMM:5 | Rd | 3 |
| (4) BNOT | src, dest | Rs | Rd | 3 |

## (1) BNOT src, dest



| imm[2:0] | src |  |
| :--- | :--- | :--- |
| 000 b to 111 b | \#IMM:3 | 0 to 7 |


| Id[1:0] | dest |
| :--- | :--- |
| 00 b | $[\mathrm{Rd}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rd}]$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rd}]$ |


| rd[3:0] | dest |  |
| :--- | :--- | :---: |
| 0000 b to 1111b | Rd | $\mathrm{R0}(\mathrm{SP})$ to R15 |

## (2) BNOT src, dest



| Id[1:0] | dest |
| :--- | :--- |
| 00 b | $[\mathrm{Rd}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rd}]$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rd}]$ |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000 b to 1111 b | $\mathrm{Rs} / \mathrm{Rd}$ | $\mathrm{R0}(\mathrm{SP})$ to R 15 |

## (3) BNOT src, dest



| imm[4:0] | src |  | dest |  |
| :--- | :--- | :--- | :--- | :--- |
| 00000 b to 11111b | \#IMM: 5 | 0 to 31 |  |  |$\quad$| 0000 b to 1111b | Rd | R0 (SP) to R15 |
| :--- | :--- | :--- |

## (4) BNOT src, dest



| Id[1:0] | dest |
| :--- | :--- |
| 11 b | Rd | | rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000 b to 1111 b | $\mathrm{Rs} / \mathrm{Rd}$ | $\mathrm{RO}(\mathrm{SP})$ to R15 |

## BRA

## Code Size

| Syntax | src | Code Size (Byte) |
| :--- | :--- | :--- |
| $(1)$ BRA.S src | pcdsp:3 | 1 |
| $(2)$ BRA.B src | pcdsp:8 | 2 |
| $(3)$ BRA.W src | pcdsp:16 | 3 |
| $(4)$ BRA.A src | pcdsp:24 | 4 |
| $(5)$ BRA.L src | Rs | 2 |

(1) BRA.S src


Note: * dsp[2:0] specifies pcdsp:3 = src.

| dsp[2:0] | Branch Distance |
| :--- | :--- |
| 011b | 3 |
| 100b | 4 |
| 101b | 5 |
| 110b | 6 |
| 111b | 7 |
| 000b | 8 |
| 001b | 9 |
| 010 b | 10 |

(2) BRA.B src


Note: * Address indicated by pcdsp:8 = src minus the address of the instruction

## (3) BRA.W src



Note: * Address indicated by pcdsp:16 = src minus the address of the instruction
(4) BRA.A src


Note: * Address indicated by pcdsp:24 = src minus the address of the instruction

## (5) BRA.L src



| rs[3:0] | src |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs | R0 (SP) to R15 |

## BRK

BRK

## Code Size

Syntax
Code Size (Byte)
(1) BRK

1
(1) BRK


BSET
BSET

## Code Size

| Syntax |  | src | dest | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
| (1) BSET | src, dest | \#IMM:3 | [Rd].B | 2 |
|  |  | \#IMM:3 | dsp:8[Rd].B | 3 |
|  |  | \#IMM:3 | dsp:16[Rd].B | 4 |
| (2) BSET | src, dest | Rs | [Rd].B | 3 |
|  |  | Rs | dsp:8[Rd].B | 4 |
|  |  | Rs | dsp:16[Rd].B | 5 |
| (3) BSET | src, dest | \#IMM:5 | Rd | 2 |
| (4) BSET | src, dest | Rs | Rd | 3 |

(1) BSET src, dest


| Id[1:0] | dest |
| :--- | :--- |
| 00 b | $[\mathrm{Rd}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rd}]$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rd}]$ |


| rd[3:0] | dest |  |
| :--- | :--- | :---: |
| 0000b to 1111b | Rd | R0 (SP) to R15 |


| imm[2:0] | src |  |
| :--- | :--- | :--- |
| 000b to 111b | \#IMM:3 | 0 to 7 |

## (2) BSET src, dest



| Id[1:0] | dest |
| :--- | :--- |
| 00 b | $[\mathrm{Rd}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rd}]$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rd}]$ |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :---: |
| 0000b to 1111b | $\mathrm{Rs} / \mathrm{Rd}$ | $\mathrm{R0}$ (SP) to R15 |

## (3) BSET src, dest



| imm[4:0] | src |  | rd[3:0] |  | dest |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| 00000b to 11111b | $\#$ IMM:5 | 0 to 31 |  |  |  |  |

(4) BSET src, dest


| $\operatorname{ld}[1: 0]$ | dest |
| :--- | :--- |
| 11 b | Rd |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :---: |
| 0000 b to 1111 b | $\mathrm{Rs} / \mathrm{Rd}$ |  |

## BSR

## Code Size

\(\left.\begin{array}{llll}Syntax \& src \& Code Size (Byte) <br>

\hline(1) \& BSR.W \& src \& pcdsp:16\end{array}\right] 3\) (2) | (2) | BSR.A | src | pcdsp:24 |
| :--- | :--- | :--- | :--- |

(1) BSR.W src


Note: * Address indicated by pcdsp:16 = src minus the address of the instruction
(2) BSR.A src


Note: * Address indicated by pcdsp:24 = src minus the address of the instruction
(3) BSR.L src


| rs[3:0] | src |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs | R0 (SP) to R15 |

## BTST

## Code Size

| Syntax |  | src | src2 | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
| (1) BTST | src, src2 | \#IMM:3 | [Rs].B | 2 |
|  |  | \#IMM:3 | dsp:8[Rs].B | 3 |
|  |  | \#IMM:3 | dsp:16[Rs].B | 4 |
| (2) BTST | src, src2 | Rs | [Rs2].B | 3 |
|  |  | Rs | dsp:8[Rs2].B | 4 |
|  |  | Rs | dsp:16[Rs2].B | 5 |
| (3) BTST | src, src2 | \#IMM:5 | Rs | 2 |
| (4) BTST | src, src2 | Rs | Rs2 | 3 |

## (1) BTST src, src2



| Id[1:0] | src2 |
| :--- | :--- |
| 00 b | $[\mathrm{Rs}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rs}]$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rs}]$ |


| rs[3:0] | src2 |  |
| :--- | :--- | :---: |
| 0000b to 1111b | Rs | R0 (SP) to R15 |


| imm[2:0] | src |  |
| :--- | :--- | :--- |
| 000 b to 111b | \#IMM:3 | 0 to 7 |

(2) BTST src, src2



| Id[1:0] | src2 |
| :--- | :--- |
| 00b | $[R s 2]$ |
| 01 b | dsp:8[Rs2] |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rs} 2]$ |


| $\mathbf{r s}[3: 0] / \mathbf{r s 2}$ [3:0] | $\mathbf{s r c} / \mathbf{s r c 2}$ |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rs2 | R0 (SP) to R15 |

(3) BTST src, src2


| imm[4:0] | src |  |
| :--- | :--- | :--- |
| 00000 b to 11111b | \#IMM:5 | 0 to 31 |


| rs[3:0] | src2 |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs | R0 (SP) to R15 |

(4) BTST src, src2


| Id[1:0] | src2 |  |
| :--- | :--- | :--- | :--- | :--- |
| 11b | Rs2 | rs[3:0]/rs2[3:0] src/src2  <br> 0000 b to 1111b Rs/Rs2 R0 (SP) to R15 $\mathbf{l}$ |

## CLRPSW

## Code Size

| Syntax | dest | Code Size (Byte) |
| :--- | :--- | :--- |
| (1) CLRPSW dest | flag | 2 |

## (1) CLRPSW dest



| cb[3:0] | dest |  |
| :---: | :---: | :---: |
| 0000b | flag | C |
| 0001b |  | Z |
| 0010b |  | S |
| 0011b |  | 0 |
| 0100b |  | Reserved |
| 0101b |  | Reserved |
| 0110b |  | Reserved |
| 0111b |  | Reserved |
| 1000b |  | 1 |
| 1001b |  | U |
| 1010b |  | Reserved |
| 1011b |  | Reserved |
| 1100b |  | Reserved |
| 1101b |  | Reserved |
| 1110b |  | Reserved |
| 1111b |  | Reserved |

## CMP

## CMP

## Code Size

|  | tax |  | src | src2 | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| (1) | CMP | src, src2 | \#UIMM:4 | Rs | 2 |
| (2) | CMP | src, src2 | \#UIMM:8 | Rs | 3 |
| (3) | CMP | src, src2 | \#SIMM:8 | Rs | 3 |
|  |  |  | \#SIMM:16 | Rs | 4 |
|  |  |  | \#SIMM:24 | Rs | 5 |
|  |  |  | \#IMM:32 | Rs | 6 |
| (4) | CMP | src, src2 | Rs | Rs2 | 2 |
|  |  |  | [Rs].memex | Rs2 | $\begin{aligned} & 2 \text { (memex == "UB") } \\ & 3 \text { (memex != "UB") } \end{aligned}$ |
|  |  |  | dsp:8[Rs].memex | Rs2 | $\begin{aligned} & \hline 3 \text { (memex == "UB") } \\ & 4 \text { (memex != "UB") } \end{aligned}$ |
|  |  |  | dsp:16[Rs].memex | Rs2 | $\begin{aligned} & 4 \text { (memex == "UB") } \\ & 5 \text { (memex != "UB") } \end{aligned}$ |

(1) CMP src, src2


| imm[3:0] | src |  |
| :--- | :--- | :--- |
| 0000b to 1111b | \#UIMM:4 | 0 to 15 |


| rs2[3:0] | src2 |  |
| :--- | :--- | :---: |
| 0000 b to 1111b | Rs | R0 (SP) to R15 |

(2) CMP src, src2

src
\#UIMM:8

| rs2[3:0] | src2 |  |
| :--- | :--- | :--- |
| 0000 b to 1111b | Rs | R0 (SP) to R15 |

## (3) CMP src, src2



| li[1:0] | src |
| :--- | :--- |
| 01b | \#SIMM:8 |
| 10b | \#SIMM:16 |
| 11b | \#SIMM:24 |
| 00b | \#IMM:32 |


| rs2[3:0] | src2 |  |
| :--- | :--- | :---: |
| 0000b to 1111b | Rs | R0 (SP) to R15 |

(4) CMP src, src2

When memex $==$ "UB" or src $==$ Rs

| b7 | b0 | b7 | b0 |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 0 | 1 | $\operatorname{ld}[1: 0]$ | $\mathrm{rs}[3: 0]$ | $\mathrm{rd}[3: 0]$ |


$\left(\right.$| $\operatorname{Id}[1: 0]$ | src |
| :---: | :--- |
| 11 b | None |
| 00 b | None |
| $01 b$ | dsp:8 |
| $10 b$ | dsp:16 |$)$

When memex != "UB"


| mi[1:0] | memex |
| :--- | :--- |
| 00b | B |
| 01 b | W |
| 10 b | L |
| 11 b | UW |


| Id[1:0] | src |
| :--- | :--- |
| 11 b | Rs |
| 00 b | $[\mathrm{Rs}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rs}]$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rs}]$ |


| rs[3:0]/rs2[3:0] | src/src2 |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rs2 | R0 (SP) to R15 |

## Code Size

| Syntax |  | src | dest | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
| (1) DIV | src, dest | \#SIMM:8 | Rd | 4 |
|  |  | \#SIMM:16 | Rd | 5 |
|  |  | \#SIMM:24 | Rd | 6 |
|  |  | \#IMM:32 | Rd | 7 |
| (2) DIV | src, dest | Rs | Rd | 3 |
|  |  | [Rs].memex | Rd | $\begin{aligned} & \hline 3 \text { (memex == "UB") } \\ & 4 \text { (memex != "UB") } \end{aligned}$ |
|  |  | dsp:8[Rs].memex | Rd | $\begin{aligned} & 4 \text { (memex == "UB") } \\ & 5 \text { (memex != "UB") } \end{aligned}$ |
|  |  | dsp:16[Rs].memex | Rd | $\begin{aligned} & 5 \text { (memex == "UB") } \\ & 6 \text { (memex != "UB") } \end{aligned}$ |

## (1) DIV src, dest

| b7 |  |  |  |  |  |  | b0 | b7 |  |  |  |  |  | b0 | b7 |  |  |  |  | b0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | $\mathrm{li}[1: 0]$ | 0 | 0 | 1 | 0 | 0 | 0 | rd[3:0] |  |



| li[1:0] | src |
| :--- | :--- |
| 01b | \#SIMM:8 |
| 10b | \#SIMM:16 |
| 11b | \#SIMM:24 |
| 00b | \#IMM:32 |


| rd[3:0] | dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rd | R0 (SP) to R15 |

## (2) DIV src, dest

When memex $==$ "UB" or src $==$ Rs


When memex != "UB"


| mi[1:0] | memex |
| :--- | :--- |
| 00b | B |
| 01b | W |
| 10b | L |
| 11b | UW |


| Id[1:0] | src |
| :--- | :--- |
| 11 b | Rs |
| 00 b | $[\mathrm{Rs}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rs}]$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rs}]$ |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rd | R0 (SP) to R15 |

## DIVU

## Code Size

| Syntax | src | dest | Code Size (Byte) |
| :---: | :---: | :---: | :---: |
| (1) DIVU src, dest | \#SIMM:8 | Rd | 4 |
|  | \#SIMM:16 | Rd | 5 |
|  | \#SIMM:24 | Rd | 6 |
|  | \#IMM:32 | Rd | 7 |
| (2) DIVU src, dest | Rs | Rd | 3 |
|  | [Rs].memex | Rd | $\begin{aligned} & 3 \text { (memex == "UB") } \\ & 4 \text { (memex != "UB") } \end{aligned}$ |
|  | dsp:8[Rs].memex | Rd | $\begin{aligned} & 4 \text { (memex == "UB") } \\ & 5 \text { (memex != "UB") } \end{aligned}$ |
|  | dsp:16[Rs].memex | Rd | $\begin{aligned} & 5 \text { (memex == "UB") } \\ & 6 \text { (memex != "UB") } \end{aligned}$ |

## (1) DIVU src, dest



| li[1:0] | src |
| :--- | :--- |
| 01b | \#SIMM:8 |
| 10b | \#SIMM:16 |
| 11b | \#SIMM:24 |
| 00b | \#IMM:32 |


| rd[3:0] | dest |  |
| :--- | :--- | :---: |
| 0000b to 1111b | Rd | R0 (SP) to R15 |

## (2) DIVU src, dest

When memex $==$ "UB" or src $==$ Rs


When memex != "UB"


| mi[1:0] | memex |
| :--- | :--- |
| 00b | B |
| 01b | W |
| 10b | L |
| 11b | UW |


| Id[1:0] | src |
| :--- | :--- |
| 11 b | Rs |
| 00 b | $[\mathrm{Rs}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rs}]$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rs}]$ |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | $\mathrm{Rs} / \mathrm{Rd}$ | $\mathrm{R0}$ (SP) to R15 |

## EMACA

## Code Size

| Syntax | src | dest2 | Adest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $(1)$ EMACA | src, src2, Adest | Rs | Rs2 | A0, A1 | 3 |

(1) EMACA src, src2, Adest


| a | Adest |
| :--- | :--- |
| Ob | A0 |
| 1b | A1 |


| rs[3:0]/rs2[3:0] | src/src2 |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rs2 | R0 (SP) to R15 |

## EMSBA

EMSBA

Code Size

| Syntax | src | dest2 | Adest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $(1)$ EMSBA | src, src2, Adest | Rs | Rs2 | A0, A1 | 3 |

(1) EMSBA src, src2, Adest


| a | Adest |
| :--- | :--- |
| Ob | A 0 |
| 1b | A 1 |


| rs[3:0]/rs2[3:0] | src/src2 |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rs2 | R0 (SP) to R15 |

## EMUL

## EMUL

## Code Size

| Syntax | src | dest | Code Size (Byte) |
| :---: | :---: | :---: | :---: |
| (1) EMUL src, dest | \#SIMM:8 | Rd | 4 |
|  | \#SIMM:16 | Rd | 5 |
|  | \#SIMM:24 | Rd | 6 |
|  | \#IMM:32 | Rd | 7 |
| (2) EMUL src, dest | Rs | Rd | 3 |
|  | [Rs].memex | Rd | $\begin{aligned} & 3 \text { (memex == "UB") } \\ & 4 \text { (memex != "UB") } \end{aligned}$ |
|  | dsp:8[Rs].memex | Rd | $\begin{aligned} & 4 \text { (memex == "UB") } \\ & 5 \text { (memex != "UB") } \end{aligned}$ |
|  | dsp:16[Rs].memex | Rd | $\begin{aligned} & 5 \text { (memex == "UB") } \\ & 6 \text { (memex != "UB") } \end{aligned}$ |

## (1) EMUL src, dest



| li[1:0] | src |
| :--- | :--- |
| 01b | \#SIMM:8 |
| 10b | \#SIMM:16 |
| 11b | \#SIMM:24 |
| 00b | \#IMM:32 |


| rd[3:0] | dest |  |
| :--- | :--- | :---: |
| 0000b to 1110b | Rd | $R 0$ (SP) to R14 |

## (2) EMUL src, dest

When memex == "UB" or src == Rs


When memex != "UB"


| mi[1:0] | memex |
| :--- | :--- |
| 00 b | B |
| 01b | W |
| 10 b | L |
| 11 b | UW |


| Id[1:0] | src |
| :--- | :--- |
| 11 b | Rs |
| 00 b | $[\mathrm{Rs}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rs}]$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rs}]$ |


| rs[3:0] | src |  |
| :--- | :--- | :---: |
| 0000b to 1111b | Rs | R0 (SP) to R15 |
|  |  |  |
| rd[3:0] | dest |  |
| 0000b to 1110b | Rd | R0 (SP) to R14 |

## EMULA

## Code Size

| Syntax | src | dest2 | Adest | Code Size (Byte) |
| :--- | :--- | :--- | :--- | :--- |
| (1) EMULA | src, src2, Adest | Rs | Rs2 | A0, A1 |

(1) EMULA src, src2, Adest


| a | Adest |
| :--- | :--- |
| Ob | A0 |
| 1b | A1 | | rs[3:0]/rs2[3:0] | src/src2 |  |
| :--- | :--- | :--- |
| O000b to 1111b | Rs/Rs2 | R0 (SP) to R15 |

## EMULU

## EMULU

## Code Size

| Syntax | src | dest | Code Size (Byte) |
| :---: | :---: | :---: | :---: |
| (1) EMULU src, dest | \#SIMM:8 | Rd | 4 |
|  | \#SIMM:16 | Rd | 5 |
|  | \#SIMM:24 | Rd | 6 |
|  | \#IMM:32 | Rd | 7 |
| (2) EMULU src, dest | Rs | Rd | 3 |
|  | [Rs].memex | Rd | $\begin{aligned} & 3 \text { (memex == "UB") } \\ & 4 \text { (memex != "UB") } \end{aligned}$ |
|  | dsp:8[Rs].memex | Rd | $\begin{aligned} & \hline 4 \text { (memex == "UB") } \\ & 5 \text { (memex != "UB") } \end{aligned}$ |
|  | dsp:16[Rs].memex | Rd | $\begin{aligned} & 5 \text { (memex == "UB") } \\ & 6 \text { (memex != "UB") } \end{aligned}$ |

## (1) EMULU src, dest



| li[1:0] | src |
| :--- | :--- |
| 01b | \#SIMM:8 |
| 10b | \#SIMM:16 |
| 11b | \#SIMM:24 |
| 00b | \#IMM:32 |


| rd[3:0] | dest |  |
| :--- | :--- | :---: |
| 0000b to 1110b | Rd | R0 (SP) to R14 |

## (2) EMULU src, dest

When memex $==$ "UB" or src $==$ Rs


When memex != "UB"


| mi[1:0] | memex | Id[1:0] | src | rs[3:0] |  | src |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00b | B | 11b | Rs | 0000b to 1111b | Rs | R0 (SP) to R15 |
| 01b | W | 00b | [Rs] |  |  |  |
| 10b | L | 01b | dsp:8[Rs] | rd[3:0] |  | dest |
| 11b | UW | 10b | dsp:16[Rs] | 0000b to 1110b | Rd | R0 (SP) to R14 |

## FADD

## Code Size

| Syntax |  | src | src2 | dest | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| (1) FADD | src, dest | \#IMM:32 | - | Rd | 7 |
| (2) FADD | src, dest | Rs | - | Rd | 3 |
|  |  | [Rs].L | - | Rd | 3 |
|  |  | dsp:8[Rs].L | - | Rd | 4 |
|  |  | dsp:16[Rs].L | - | Rd | 5 |
| (3) FADD | src, src2, dest | Rs | Rs2 | Rd | 3 |

## (1) FADD src, dest



| \#IMM:32 |
| :---: |


| rd[3:0] | dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rd | R0 (SP) to R15 |

(2) FADD src, dest

Id[1:0]
$\left(\begin{array}{cl}11 \mathrm{~b} & \text { None } \\ \text { 00b } & \text { None } \\ 01 \mathrm{~b} & \text { dsp:8 } \\ 10 \mathrm{~b} & \text { dsp:16 }\end{array}\right)$

| Id[1:0] | src | rs[3:0]/rd[3:0] | src/dest |  |
| :---: | :---: | :---: | :---: | :---: |
| 11b | Rs | 0000b to 1111b | Rs/Rd | R0 (SP) to R15 |
| 00b | [Rs] |  |  |  |
| 01b | dsp:8[Rs] |  |  |  |
| 10b | dsp:16[Rs] |  |  |  |

(3) FADD src, src2, dest


| rs[3:0]/rs2[3:0]/rd[3:0] | src/src2/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rs2/Rd | R0 (SP) to R15 |

## Code Size

| Syntax |  | src | src2 | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
| (1) FCMP | src, src2 | \#IMM:32 | Rs | 7 |
| (2) FCMP | src, src2 | Rs | Rs2 | 3 |
|  |  | [Rs].L | Rs2 | 3 |
|  |  | dsp:8[Rs].L | Rs2 | 4 |
|  |  | dsp:16[Rs].L | Rs2 | 5 |

(1) FCMP src, src2

\#1MM:32

| rs[3:0] | src2 |  |
| :--- | :--- | :---: |
| 0000b to 1111b | Rs | R0 (SP) to R15 |

(2) FCMP src, src2


| Id[1:0] | src |
| :--- | :--- |
| 11 b | Rs |
| 00 b | $[\mathrm{Rs}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rs}]$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rs}]$ |


| rs[3:0]/rs2[3:0] | src/src2 |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rs2 | R0 (SP) to R15 |

## FDIV

## Code Size

| Syntax | src | dest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- |
| (1) FDIV | src, dest | $\# I M M: 32$ | $R d$ | 7 |
| $(2)$ FDIV | src, dest | $R s$ | $R d$ | 3 |
|  |  | $[R s] . L$ | $R d$ | 3 |
|  |  | $\mathrm{dsp:8[Rs].L}$ | Rd | 4 |

(1) FDIV src, dest


| \#IMM:32 |
| :---: |


| rd[3:0] | dest |  |
| :--- | :--- | :---: |
| 0000b to 1111b | Rd | R0 (SP) to R15 |

(2) FDIV src, dest

$\operatorname{ld}[1: 0]$
$\left.\begin{array}{cl}11 b & \text { None } \\ \text { 00b } & \text { None } \\ 01 b & \text { dsp:8 } \\ 10 b & \text { dsp:16 }\end{array}\right)$

| Id[1:0] | src |
| :--- | :--- |
| 11 b | Rs |
| 00 b | $[\mathrm{Rs}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rs}]$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rs}]$ |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rd | R0 (SP) to R15 |

## FMUL

## Code Size



## (1) FMUL src, dest



| SrC |
| :---: |
| \#IMM:32 |


| rd[3:0] | dest |  |
| :--- | :--- | :---: |
| 0000b to 1111b | Rd | R0 (SP) to R15 |

(2) FMUL src, dest


| $\operatorname{ld}[1: 0]$ | Src |
| :---: | :--- |
| $\left(\begin{array}{cl}11 b & \text { None } \\ \text { 00b } & \text { None } \\ \text { 01b } & \text { dsp:8 } \\ 10 b & \text { dsp:16 }\end{array}\right)$ |  |


| Id[1:0] | src | rs[3:0]/rd[3:0] | src/dest |  |
| :---: | :---: | :---: | :---: | :---: |
| 11b | Rs | 0000b to 1111b | Rs/Rd | R0 (SP) to R15 |
| 00b | [Rs] |  |  |  |
| 01b | dsp:8[Rs] |  |  |  |
| 10b | dsp:16[Rs] |  |  |  |

(3) FMUL src, src2, dest


| rs[3:0]/rs2[3:0]/rd[3:0] | src/src2/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | $\mathrm{Rs} / \mathrm{Rs} 2 / \mathrm{Rd}$ | $\mathrm{R0}(\mathrm{SP})$ to R15 |

## FSQRT

## FSQRT

## Code Size

| Syntax | src | dest | Code Size (Byte) |
| :---: | :---: | :---: | :---: |
| (1) FSQRT | Rs | Rd | 3 |
|  | [Rs].L | Rd | 3 |
|  | dsp:8[Rs].L | Rd | 4 |
|  | dsp:16[Rs].L | Rd | 5 |

(1) FSQRT src, dest


| Id[1:0] | src |
| :--- | :--- |
| 11 b | Rs |
| 00 b | $[\mathrm{Rs}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rs}]$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rs}]$ |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rd | R0 (SP) to R15 |

## FSUB

## Code Size

| Syntax |  | src | src2 | dest | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| (1) FSUB | src, dest | \#IMM:32 | - | Rd | 7 |
| (2) FSUB | src, dest | Rs | - | Rd | 3 |
|  |  | [Rs].L | - | Rd | 3 |
|  |  | dsp:8[Rs].L | - | Rd | 4 |
|  |  | dsp:16[Rs].L | - | Rd | 5 |
| (3) FSUB | src, src2, dest | Rs | Rs2 | Rd | 3 |

## (1) FSUB src, dest



| SrC |
| :---: |
| \#IMM:32 |


| rd[3:0] | dest |  |
| :--- | :--- | :---: |
| 0000b to 1111b | Rd | R0 (SP) to R15 |

(2) FSUB src, dest

Id[1:0]
$\left(\begin{array}{cl}11 \mathrm{~b} & \text { None } \\ \text { 00b } & \text { None } \\ 01 \mathrm{~b} & \text { dsp:8 } \\ 10 \mathrm{~b} & \text { dsp:16 }\end{array}\right)$

| Id[1:0] | src | rs[3:0]/rd[3:0] | src/dest |  |
| :---: | :---: | :---: | :---: | :---: |
| 11b | Rs | 0000b to 1111b | Rs/Rd | R0 (SP) to R15 |
| 00b | [Rs] |  |  |  |
| 01b | dsp:8[Rs] |  |  |  |
| 10b | dsp:16[Rs] |  |  |  |

(3) FSUB src, src2, dest


| rs[3:0]/rs2[3:0]/rd[3:0] | src/src2/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rs2/Rd | R0 (SP) to R15 |

FTOI

## Code Size

| Syntax | src | dest | Code Size (Byte) |
| :---: | :---: | :---: | :---: |
| (1) FTOI | Rs | Rd | 3 |
|  | [Rs].L | Rd | 3 |
|  | dsp:8[Rs].L | Rd | 4 |
|  | dsp:16[Rs].L | Rd | 5 |

(1) FTOI src, dest


| Id[1:0] | src |
| :--- | :--- |
| 11 b | Rs |
| 00 b | $[\mathrm{Rs}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rs}]$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rs}]$ |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :---: |
| 0000b to 1111b | Rs/Rd | R0 (SP) to R15 |

## FTOU

FTOU

## Code Size

| Syntax | src | dest | Code Size (Byte) |
| :---: | :---: | :---: | :---: |
| FTOU src, dest | Rs | Rd | 3 |
|  | [Rs].L | Rd | 3 |
|  | dsp:8[Rs].L | Rd | 4 |
|  | dsp:16[Rs].L | Rd | 5 |

(1) FTOU src, dest


| Id[1:0] | src |
| :--- | :--- |
| 11 b | Rs |
| 00b | $[\mathrm{Rs}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rs}]$ |
| 10b | $\mathrm{dsp}: 16[\mathrm{Rs}]$ |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rd | R0 (SP) to R15 |

## Code Size

| Syntax | src | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- |
| (1) INT | src | \#IMM:8 | 3 |

(1) INT src


## ITOF

## Code Size

| Syntax | src | dest | Code Size (Byte) |
| :---: | :---: | :---: | :---: |
| (1) ITOF | Rs | Rd | 3 |
|  | [Rs].memex | Rd | $\begin{aligned} & \hline 3 \text { (memex == "UB") } \\ & 4 \text { (memex != "UB") } \end{aligned}$ |
|  | dsp:8[Rs].memex | Rd | $\begin{aligned} & 4 \text { (memex == "UB") } \\ & 5 \text { (memex != "UB") } \end{aligned}$ |
|  | dsp:16[Rs].memex | Rd | $\begin{aligned} & 5 \text { (memex == "UB") } \\ & 6 \text { (memex != "UB") } \end{aligned}$ |

## (1) ITOF src, dest

When memex == "UB" or src == Rs


$\left(\right.$| Id[1:0] | src |
| :---: | :--- |
| 11b | None |
| 00 b | None |
| 01 b | dsp:8 |
| 10 b | dsp:16 |

When memex != "UB"

Id[1:0] src
11b None
00b None
01b dsp:8
10b dsp:16

| mi[1:0] | memex |
| :--- | :--- |
| 00b | B |
| 01b | W |
| 10b | L |
| 11 b | UW |


| $\operatorname{ld}[1: 0]$ | src |
| :--- | :--- |
| 11 b | Rs |
| 00 b | $[\mathrm{Rs}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rs}]$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rs}]$ |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000 b to 1111 b | $\mathrm{Rs} / \mathrm{Rd}$ | $\mathrm{R0}(\mathrm{SP})$ to R 15 |

## JMP

## Code Size

| Syntax | src | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- |
| $(1)$ JMP | src | Rs | 2 |

(1) JMP src

| b7 |  |  |  |  |  |  |  | b7 |  |  |  |  | b0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | rs[3:0] |  |


| rs[3:0] | src |  |
| :--- | :--- | :---: |
| 0000b to 1111b | Rs | R0 (SP) to R15 |

## Code Size

| Syntax | src | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- |
| (1) JSR | src | Rs | 2 |

(1) JSR src


| rs[3:0] | src |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs | R0 (SP) to R15 |

## MACHI

## MACHI

## Code Size

| Syntax | src | src2 | Adest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $(1)$ MACHI | src, src2, Adest | Rs | Rs2 | A0, A1 | 3 |

(1) MACHI src, src2, Adest


| a | Adest |
| :--- | :--- |
| 0 b | A 0 |
| Ab | A 1 |


| rs[3:0]/rs2[3:0] | src/src2 |  |
| :--- | :--- | :--- |
| 0000 b to 1111b | Rs/Rs2 | R0 (SP) to R15 |

## MACLH

Code Size

| Syntax | src | src2 | Adest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| (1) MACLH | src, src2, Adest | Rs | Rs2 | A0, A1 | 3 |

(1) MACLH src, src2, Adest


| a | Adest |
| :--- | :--- |
| 0 b | A 0 |
| Ab | A 1 |


| rs[3:0]/rs2[3:0] | src/src2 |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rs2 | R0 (SP) to R15 |

## MACLO

## MACLO

## Code Size

| Syntax | src | src2 | Adest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| (1) MACLO | src, src2, Adest | Rs | Rs2 | A0, A1 | 3 |

## (1) MACLO src, src2, Adest



| a | Adest |
| :--- | :--- |
| Ob | A 0 |
| Ab | A 1 |


| rs[3:0]/rs2[3:0] | src/src2 |  |
| :--- | :--- | :--- |
| 0000 b to 1111b | Rs/Rs2 | R0 (SP) to R15 |

## MAX

Code Size

| Syntax |  | src | dest | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
| (1) MAX | src, dest | \#SIMM:8 | Rd | 4 |
|  |  | \#SIMM:16 | Rd | 5 |
|  |  | \#SIMM:24 | Rd | 6 |
|  |  | \#IMM:32 | Rd | 7 |
| (2) MAX | src, dest | Rs | Rd | 3 |
|  |  | [Rs].memex | Rd | $\begin{aligned} & \hline 3 \text { (memex == "UB") } \\ & 4 \text { (memex != "UB") } \end{aligned}$ |
|  |  | dsp:8[Rs].memex | Rd | $\begin{aligned} & \hline 4 \text { (memex == "UB") } \\ & 5 \text { (memex != "UB") } \end{aligned}$ |
|  |  | dsp:16[Rs].memex | Rd | $\begin{aligned} & 5 \text { (memex == "UB") } \\ & 6 \text { (memex != "UB") } \end{aligned}$ |

## (1) MAX src, dest



| li[1:0] | src |
| :--- | :--- |
| 01b | \#SIMM:8 |
| 10b | \#SIMM:16 |
| 11b | \#SIMM:24 |
| 00b | \#IMM:32 |


| rd[3:0] | dest |  |
| :--- | :--- | :---: |
| 0000b to 1111b | Rd | R0 (SP) to R15 |

## (2) MAX src, dest

When memex $==$ "UB" or src $==$ Rs


When memex != "UB"


| mi[1:0] | memex | Id[1:0] | src |
| :---: | :---: | :---: | :---: |
| 00b | B | 11b | Rs |
| 01b | W | 00b | [Rs] |
| 10b | L | 01b | dsp:8[Rs] |
| 11b | UW | 10b | dsp:16[Rs] |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rd | R0 (SP) to R15 |

## MIN

## Code Size

| Syntax |  | src | dest | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
| (1) MIN | src, dest | \#SIMM:8 | Rd | 4 |
|  |  | \#SIMM:16 | Rd | 5 |
|  |  | \#SIMM:24 | Rd | 6 |
|  |  | \#IMM:32 | Rd | 7 |
| (2) MIN | src, dest | Rs | Rd | 3 |
|  |  | [Rs].memex | Rd | $\begin{aligned} & 3 \text { (memex == "UB") } \\ & 4 \text { (memex != "UB") } \end{aligned}$ |
|  |  | dsp:8[Rs].memex | Rd | $\begin{aligned} & 4 \text { (memex == "UB") } \\ & 5 \text { (memex != "UB") } \end{aligned}$ |
|  |  | dsp:16[Rs].memex | Rd | $\begin{aligned} & 5 \text { (memex == "UB") } \\ & 6 \text { (memex != "UB") } \end{aligned}$ |

## (1) MIN src, dest



| li[1:0] | src |
| :--- | :--- |
| 01b | \#SIMM:8 |
| 10b | \#SIMM:16 |
| 11b | \#SIMM:24 |
| 00b | \#IMM:32 |


| rd[3:0] | dest |  |
| :--- | :--- | :---: |
| 0000b to 1111b | Rd | R0 (SP) to R15 |

## (2) MIN src, dest

When memex $==$ "UB" or src $==$ Rs

| b7 | b0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | Id $[1: 0]$ | $\mathrm{rs}[3: 0]$ | $\mathrm{rd}[3: 0]$ |



When memex != "UB"


| mi[1:0] | memex |
| :--- | :--- |
| 00 b | B |
| 01 b | W |
| 10 b | L |
| 11 b | UW |$\quad$| $\operatorname{ld}[1: 0]$ | src |
| :--- | :--- | :--- |
| 11 b | Rs |
| 00 b | $[\mathrm{Rs}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rs}]$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rs}]$ |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | $\mathrm{Rs} / \mathrm{Rd}$ | $\mathrm{R0}(\mathrm{SP})$ to R 15 |

## MOV

## Code Size

| Syntax |  |  | Size | Proc Size | src | dest | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (1) | MOV.size | src, dest | B/W/L | size | $\begin{aligned} & \text { Rs } \\ & (R s=R 0 \text { to } \mathrm{R} 7) \end{aligned}$ | $\begin{aligned} & \text { dsp:5[Rd] } \\ & \text { (Rd = R0 to R7) } \end{aligned}$ | 2 |
| (2) | MOV.size | src, dest | B/W/L | L | $\begin{aligned} & \mathrm{dsp}: 5[\mathrm{Rs}] \\ & (\mathrm{Rs}=\mathrm{R0} \text { to } \mathrm{R} 7) \end{aligned}$ | $\begin{aligned} & \text { Rd } \\ & (R d=R 0 \text { to } 77) \end{aligned}$ | 2 |
| (3) | MOV.size | src, dest | L | L | \#UIMM:4 | Rd | 2 |
| (4) | MOV.size | src, dest | B | B | \#IMM:8 | $\begin{aligned} & \text { dsp:5[Rd] } \\ & \text { (Rd = R0 to R7) } \end{aligned}$ | 3 |
|  |  |  | W/L | size | \#UIMM:8 | $\begin{aligned} & \text { dsp:5[Rd] } \\ & \text { (Rd = R0 to R7) } \end{aligned}$ | 3 |
| (5) | MOV.size | src, dest | L | L | \#UIMM:8 | Rd | 3 |
| (6) | MOV.size | src, dest | L | L | \#SIMM:8 | Rd | 3 |
|  |  |  | L | L | \#SIMM:16 | Rd | 4 |
|  |  |  | L | L | \#SIMM:24 | Rd | 5 |
|  |  |  | L | L | \#IMM:32 | Rd | 6 |
| (7) | MOV.size | src, dest | B/W | L | Rs | Rd | 2 |
|  |  |  | L | L | Rs | Rd | 2 |
| (8) | MOV.size | src, dest | B | B | \#IMM:8 | [Rd] | 3 |
|  |  |  | B | B | \#IMM:8 | dsp:8[Rd] | 4 |
|  |  |  | B | B | \#IMM:8 | dsp:16[Rd] | 5 |
|  |  |  | W | W | \#SIMM:8 | [Rd] | 3 |
|  |  |  | W | W | \#SIMM:8 | dsp:8[Rd] | 4 |
|  |  |  | W | W | \#SIMM:8 | dsp:16[Rd] | 5 |
|  |  |  | W | W | \#IMM:16 | [Rd] | 4 |
|  |  |  | W | W | \#IMM:16 | dsp:8[Rd] | 5 |
|  |  |  | W | W | \#IMM:16 | dsp:16[Rd] | 6 |
|  |  |  | L | L | \#SIMM:8 | [Rd] | 3 |
|  |  |  | L | L | \#SIMM:8 | dsp:8[Rd] | 4 |
|  |  |  | L | L | \#SIMM:8 | dsp:16 [Rd] | 5 |
|  |  |  | L | L | \#SIMM:16 | [Rd] | 4 |
|  |  |  | L | L | \#SIMM:16 | dsp:8[Rd] | 5 |
|  |  |  | L | L | \#SIMM:16 | dsp:16 [Rd] | 6 |
|  |  |  | L | L | \#SIMM:24 | [Rd] | 5 |
|  |  |  | L | L | \#SIMM:24 | dsp:8[Rd] | 6 |
|  |  |  | L | L | \#SIMM:24 | dsp:16 [Rd] | 7 |
|  |  |  | L | L | \#IMM:32 | [Rd] | 6 |
|  |  |  | L | L | \#IMM:32 | dsp:8[Rd] | 7 |
|  |  |  | L | L | \#IMM:32 | dsp:16 [Rd] | 8 |
| (9) | MOV.size | src, dest | B/W/L | L | [Rs] | Rd | 2 |
|  |  |  | B/W/L | L | dsp:8[Rs] | Rd | 3 |
|  |  |  | B/W/L | L | dsp:16[Rs] | Rd | 4 |
|  | MOV.size | src, dest | B/W/L | L | [Ri, Rb] | Rd | 3 |
| (11) MOV.size |  | src, dest | B/W/L | size | Rs | [Rd] | 2 |
|  |  | B/W/L | size | Rs | dsp:8[Rd] | 3 |
|  |  | B/W/L | size | Rs | dsp:16[Rd] | 4 |


| Syntax | Size | Proc <br> Size | src | dest | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| (12)MOV.size src, dest | B/W/L | size | Rs | [Ri, Rb] | 3 |
| (13)MOV.size src, dest | B/W/L | size | [Rs] | [Rd] | 2 |
|  | B/W/L | size | [Rs] | dsp:8[Rd] | 3 |
|  | B/W/L | size | [Rs] | dsp:16[Rd] | 4 |
|  | B/W/L | size | dsp:8[Rs] | [Rd] | 3 |
|  | B/W/L | size | dsp:8[Rs] | dsp:8[Rd] | 4 |
|  | B/W/L | size | dsp:8[Rs] | dsp:16[Rd] | 5 |
|  | B/W/L | size | dsp:16[Rs] | [Rd] | 4 |
|  | B/W/L | size | dsp:16[Rs] | dsp:8[Rd] | 5 |
|  | B/W/L | size | dsp:16[Rs] | dsp:16[Rd] | 6 |
| (14)MOV.size src, dest | B/W/L | size | Rs | [Rd+] | 3 |
|  | B/W/L | size | Rs | [-Rd] | 3 |
| (15)MOV.size src, dest | B/W/L | L | [Rs+] | Rd | 3 |
|  | B/W/L | L | [-Rs] | Rd | 3 |

(1) MOV.size src, dest


| sz[1:0] | Size |
| :--- | :--- |
| 00b | B |
| 01 b | W |
| 10 b | L |


| dsp[4:0] | dsp:5 |
| :--- | :--- |
| 00000b to 11111b | 0 to 31 |


| rs[2:0]/rd[2:0] | src/dest |  |
| :--- | :--- | :--- |
| 000 b to 111 b | $\mathrm{Rs} / \mathrm{Rd}$ | $\mathrm{R0}(\mathrm{SP})$ to R7 |

## (2) MOV.size src, dest



| sz[1:0] | Size |
| :--- | :--- |
| 00b | B |
| 01b | W |
| 10b | L |


| dsp[4:0] | dsp:5 |
| :--- | :--- |
| 00000b to 11111b | 0 to 31 |


| rs[2:0]/rd[2:0] | src/dest |  |
| :--- | :--- | :--- |
| 000b to 111b | Rs/Rd | R0 (SP) to R7 |

## (3) MOV.size src, dest



| imm[3:0] | src |  |
| :--- | :--- | :--- |
| O000b to 1111b | \#UIMM:4 | 0 to 15 |


| rd[3:0] | dest |  |
| :--- | :--- | :---: |
| 0000b to 1111b | Rd | R0 (SP) to R15 |

## (4) MOV.size src, dest



| sz[1:0] | Size |
| :--- | :--- |
| 00b | B |
| 01b | W |
| 10b | L |


| dsp[4:0] | dsp:5 |
| :--- | :--- |
| 00000b to 11111b | 0 to 31 |


| rd[2:0] | dest |  |
| :--- | :--- | :---: |
| 000b to 111b | Rd | $R 0(S P)$ to R7 |

(5) MOV.size src, dest


| rd[3:0] | dest |  |
| :--- | :--- | :---: |
| 0000b to 1111b | Rd | R0 (SP) to R15 |

(6) MOV.size src, dest


| li[1:0] | src |
| :--- | :--- |
| 01b | \#SIMM:8 |
| 10b | \#SIMM:16 |
| 11b | \#SIMM:24 |
| 00b | \#IMM:32 |


| rd[3:0] | dest |  |
| :--- | :--- | :---: |
| 0000 b to 1111b | Rd | R0 (SP) to R15 |

(7) MOV.size src, dest


| sz[1:0] | Size |
| :--- | :--- |
| 00b | B |
| 01 b | W |
| 10b | L |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111 b | $\mathrm{Rs} / \mathrm{Rd}$ | $\mathrm{R0}(\mathrm{SP})$ to R15 |

## (8) MOV.size src, dest



| Id[1:0] | dest |
| :--- | :--- |
| 00 b | $[\mathrm{Rd}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rd}]$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rd}]$ |


| rd[3:0] | dest |  |
| :--- | :--- | :---: |
| 0000 b to 1111b | Rd | $R 0$ (SP) to R15 |


| li[1:0] | src |
| :--- | :--- |
| 01b | \#SIMM:8 |
| 10b | \#SIMM:16 |
| 11b | \#SIMM:24 |
| 00b | \#IMM:32 |


| sz[1:0] | Size |
| :--- | :--- |
| 00b | B |
| 01b | W |
| 10b | L |

## (9) MOV.size src, dest



| sz[1:0] | Size |
| :--- | :--- |
| 00 b | B |
| 01 b | W |
| 10 b | L |$\quad$| $\operatorname{ld}[1: 0]$ | src |
| :--- | :--- | :--- |
| 00 b | $[\mathrm{Rs}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rs}]$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rs}]$ |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | $\mathrm{Rs} / \mathrm{Rd}$ | $\mathrm{R0}(\mathrm{SP})$ to R 15 |

(10) MOV.size src, dest


| sz[1:0] | Size |
| :--- | :--- |
| 00b | B |
| 01b | W |
| 10b | L |


| ri[3:0]/rb[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000 b to 1111 b | $\mathrm{Ri} / \mathrm{Rb} / \mathrm{Rd}$ | $\mathrm{R0}$ (SP) to R15 |

(11) MOV.size src, dest


| sz[1:0] | Size |
| :--- | :--- |
| 00b | B |
| 01b | W |
| 10b | L |


| Id[1:0] | dest |
| :--- | :--- |
| 00 b | $[\mathrm{Rd}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rd}]$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rd}]$ |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :---: |
| 0000b to 1111b | $\mathrm{Rs} / \mathrm{Rd}$ | $\mathrm{R0}(\mathrm{SP})$ to $\mathrm{R15}$ |

## (12) MOV.size src, dest

| b7 |  |  |  |  | b0 b7 |  |  |  |  |  | b0 b7 |  | b |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | sz[1:0] | ri[3:0] | rb[3:0] | rs[3:0] |


| sz[1:0] | Size |
| :--- | :--- |
| 00b | B |
| 01 b | W |
| 10b | L |


| rs[3:0]/ri[3:0]/rb[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | $\mathrm{Rs} / \mathrm{Ri} / \mathrm{Rb}$ | $\mathrm{R0}(\mathrm{SP})$ to R15 |

(13) MOV.size src, dest


| sz[1:0] | Size |
| :--- | :--- |
| 00b | B |
| 01b | W |
| 10b | L |


| Ids[1:0]/Idd[1:0] | src/dest |
| :--- | :--- |
| 00b | $[\mathrm{Rs}] / \mathrm{Rd}]$ |
| 01b | $\mathrm{dsp}: 8[\mathrm{Rs}] / \mathrm{dsp}: 8[\mathrm{Rd}]$ |
| 10b | $\mathrm{dsp}: 16[\mathrm{Rs}] / \mathrm{dsp}: 16[\mathrm{Rd}]$ |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000 b to 1111 b | $\mathrm{Rs} / \mathrm{Rd}$ | $\mathrm{R0}(\mathrm{SP})$ to R15 |

(14) MOV.size src, dest


| ad[1:0] | Addressing |
| :--- | :--- |
| O0b | Rs, $[\mathrm{Rd}+]$ |
| 01b | $\mathrm{Rs},[-\mathrm{Rd}]$ |


| sz[1:0] | Size |
| :--- | :--- |
| 00b | B |
| 01b | W |
| 10b | L |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rd | R0 (SP) to R15 |

(15) MOV.size src, dest


| ad[1:0] | Addressing |
| :--- | :--- |
| 10 b | $[\mathrm{Rs}+], \mathrm{Rd}$ |
| 11 b | $[-\mathrm{Rs}], \mathrm{Rd}$ |


| sz[1:0] | Size |
| :--- | :--- |
| 00b | B |
| 01b | W |
| 10 b | L |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | $\mathrm{Rs} / \mathrm{Rd}$ | $\mathrm{R0}$ (SP) to R15 |

## MOVCO

## Code Size

| Syntax |  | Size | Processing Size | src | dest | Code Size (Byte) |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $(1)$ MOVCO | src, dest | L | L | Rs | $[\mathrm{Rd}]$ | 3 |

(1) MOVCO src, dest


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rd | R0 (SP) to R15 |

## MOVLI

## Code Size

| Syntax | Size | Processing Size | src | dest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $(1)$ MOVLI | src, dest | L | L | $[\mathrm{Rs}]$ | Rd | 3 |

(1) MOVLI src, dest

|  | b7 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | $\mathrm{rs}[3: 0]$ | $\mathrm{rd}[3: 0]$ |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rd | R0 (SP) to R15 |

## MOVU

## MOVU

## Code Size

| Syntax | Size | Processing Size | src | dest | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| (1) MOVU.size src, dest | B/W | L | $\begin{aligned} & \mathrm{dsp}: 5[\mathrm{Rs}] \\ & (\mathrm{Rs}=\mathrm{R0} \text { to } \mathrm{R} 7) \end{aligned}$ | $\begin{aligned} & \mathrm{Rd} \\ & (\mathrm{Rd}=\mathrm{R} 0 \text { to } \mathrm{R} 7) \end{aligned}$ | 2 |
| (2) MOVU.size src, dest | B/W | L | Rs | Rd | 2 |
|  | B/W | L | [Rs] | Rd | 2 |
|  | B/W | L | dsp:8[Rs] | Rd | 3 |
|  | B/W | L | dsp:16[Rs] | Rd | 4 |
| (3) MOVU.size src, dest | B/W | L | [Ri, Rb] | Rd | 3 |
| (4) MOVU.size src, dest | B/W | L | [Rs+] | Rd | 3 |
|  | B/W | L | [-Rs] | Rd | 3 |

## (1) MOVU.size src, dest



| sz | Size | dsp[4:0] | dsp:5 | rs[2:0]/rd[2:0] | src/dest |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ob | B | 00000b to 11111b | 0 to 31 | 000b to 111b | Rs/Rd | R0 (SP) to R7 |
| 1b | W |  |  |  |  |  |

(2) MOVU.size src, dest


| sz | Size |
| :--- | :--- |
| Ob | B |
| 1b | W |


| $\operatorname{Id}[1: 0]$ | src |
| :--- | :--- |
| 11 b | Rs |
| 00 b | $[\mathrm{Rs}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rs}]$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rs}]$ |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rd | $R 0$ (SP) to R15 |

## (3) MOVU.size src, dest



| sz | Size |
| :--- | :--- |
| Ob | B |
| 1b | W |


| ri[3:0]/rb[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Ri/Rb/Rd | R0 (SP) to R15 |

## (4) MOVU.size src, dest



| ad[1:0] | Addressing |
| :--- | :--- |
| 10 b | $[\mathrm{Rs}+], \mathrm{Rd}$ |
| 11 b | $[-\mathrm{Rs}], \mathrm{Rd}$ |


| sz | Size |
| :--- | :--- |
| Ob | B |
| 1b | W |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rd | R0 (SP) to R15 |

## MSBHI

## Code Size

| Syntax | src | src2 | Adest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $(1) \mathrm{MSBHI}$ | $\mathrm{src}, \mathrm{src} 2$, Adest | Rs | Rs 2 | $\mathrm{~A}, \mathrm{A1}$ | 3 |

(1) MSBHI src, src2, Adest


| a | Adest |
| :--- | :--- |
| 0 b | A 0 |
| 1 b | A 1 |


| rs[3:0]/rs2[3:0] | src/src2 |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rs2 | R0 (SP) to R15 |

## MSBLH

MSBLH

## Code Size

| Syntax | src | src2 | Adest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $(1)$ MSBLH | src, src2, Adest | Rs | Rs2 | A0, A1 | 3 |

(1) MSBLH src, src2, Adest


| a | Adest |
| :--- | :--- |
| 0 b | A 0 |
| 1b | A1 |


| rs[3:0]/rs2[3:0] | src/src2 |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rs2 | R0 (SP) to R15 |

## MSBLO

MSBLO

## Code Size

| Syntax | src | src2 | Adest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| (1) MSBLO | src, src2, Adest | Rs | Rs2 | A0, A1 | 3 |

## (1) MSBLO src, src2, Adest



| a | Adest |
| :--- | :--- |
| Ob | A 0 |
| Ab | A 1 |


| rs[3:0]/rs2[3:0] | src/src2 |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rs2 | R0 (SP) to R15 |

## MUL

Code Size

| Syntax |  |  | src | src2 | dest | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (1) | MUL | src, dest | \#UIMM:4 | - | Rd | 2 |
| (2) | MUL | src, dest | \#SIMM:8 | - | Rd | 3 |
|  |  |  | \#SIMM:16 | - | Rd | 4 |
|  |  |  | \#SIMM:24 | - | Rd | 5 |
|  |  |  | \#IMM:32 | - | Rd | 6 |
| (3) | MUL | src, dest | Rs | - | Rd | 2 |
|  |  |  | [Rs].memex | - | Rd | $\begin{aligned} & 2 \text { (memex == "UB") } \\ & 3 \text { (memex != "UB") } \end{aligned}$ |
|  |  |  | dsp:8[Rs].memex | - | Rd | $\begin{aligned} & 3 \text { (memex == "UB") } \\ & 4 \text { (memex != "UB") } \end{aligned}$ |
|  |  |  | dsp:16[Rs].memex | - | Rd | $\begin{aligned} & \hline 4 \text { (memex == "UB") } \\ & 5 \text { (memex != "UB") } \end{aligned}$ |
| (4) | MUL | src, src2, dest | Rs | Rs2 | Rd | 3 |

(1) MUL src, dest


| imm[3:0] | src |  |
| :--- | :--- | :--- |
| 0000 b to 1111b | \#UIMM:4 | 0 to 15 |


| rd[3:0] | dest |  |
| :--- | :--- | :---: |
| 0000b to 1111b | $R d$ | $R 0(S P)$ to R15 |

## (2) MUL src, dest



| li[1:0] | src |
| :--- | :--- |
| 01b | \#SIMM:8 |
| 10b | \#SIMM:16 |
| 11b | \#SIMM:24 |
| 00b | \#IMM:32 |


| rd[3:0] | dest |  |
| :--- | :--- | :---: |
| 0000b to 1111b | Rd | R0 (SP) to R15 |

(3) MUL src, dest

When memex $==$ "UB" or src $==$ Rs

| b7 | b0 b7 | b0 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 1 | 1 | $\operatorname{ld}[1: 0]$ | rs $[3: 0]$ | rd $[3: 0]$ |



When memex != "UB"

| b7 4 | b0 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | mi $[1: 0]$ | 0 | 0 | 1 | 1 | $\mathrm{Id}[1: 0]$ | $\mathrm{rs}[3: 0]$ |



| mi[1:0] | memex |
| :--- | :--- |
| 00 b | B |
| 01 b | W |
| 10 b | L |
| 11 b | UW |


| Id[1:0] | src |
| :--- | :--- |
| 11 b | Rs |
| 00b | $[\mathrm{Rs}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rs}]$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rs}]$ |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000 b to 1111 b | $\mathrm{Rs} / \mathrm{Rd}$ | $\mathrm{R0}(\mathrm{SP})$ to $\mathrm{R15}$ |

(4) MUL src, src2, dest


| rs[3:0]/rs2[3:0]/rd[3:0] | src/src2/dest |  |
| :--- | :--- | :--- |
| 0000 b to 1111b | $\mathrm{Rs} / \mathrm{Rs} 2 / \mathrm{Rd}$ | $\mathrm{R0}(\mathrm{SP})$ to R15 |

## MULHI

## Code Size

| Syntax | src | src2 | Adest | Code Size (Byte) |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $(1)$ MULHI src, src2, Adest | Rs | Rs2 | A0, A1 | 3 |

## (1) MULHI src, src2, Adest



| a | Adest |
| :--- | :--- |
| Ob | A 0 |
| Ab | A 1 |


| rs[3:0]/rs2[3:0] | src/src2 |  |
| :--- | :--- | :--- |
| 0000 b to 1111b | Rs/Rs2 | R0 (SP) to R15 |

## MULLH

## Code Size

| Syntax | src | src2 | Adest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| (1) MULLH | src, src2, Adest | Rs | Rs2 | A0, A1 | 3 |

## (1) MULLH src, src2, Adest



| a | Adest |
| :--- | :--- |
| Ob | A 0 |
| Ab | A 1 |


| rs[3:0]/rs2[3:0] | src/src2 |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rs2 | R0 (SP) to R15 |

## MULLO

## Code Size

| Syntax | src | src2 | Adest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| (1) MULLO | src, src2, Adest | Rs | Rs2 | A0, A1 | 3 |

(1) MULLO src, src2, Adest


| a | Adest |
| :--- | :--- |
| Ob | A 0 |
| Ab | A 1 |


| rs[3:0]/rs2[3:0] | src/src2 |  |
| :--- | :--- | :--- |
| 0000 b to 1111b | Rs/Rs2 | R0 (SP) to R15 |

## MVFACGU

MVFACGU

## Code Size

| Syntax | src | Asrc | dest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| (1) MVFACGU | src, Asrc, dest | $\# I M M: 2$ | A0, A1 | Rd | 3 |

(1) MVFACGU src, Asrc, dest

| b7 |  |  |  |  |  |  |  | b7 |  |  |  |  |  |  |  | b7 |  |  |  |  | b0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |  | a | $\left\lvert\, \begin{aligned} & \mathrm{mmm} \\ & {[0]} \end{aligned}\right.$ | 1 | 1 | rd[3:0] |  |


| a | Asrc |
| :--- | :--- |
| 0 b | A 0 |
| Ab | A 1 |


| imm[1:0] | src |  |
| :---: | :---: | :---: |
| 00 | \#IMM:2 | 2 |
| 01 |  | - |
| 10 |  | 0 |
| 11 |  | 1 |


| dest |  |
| :--- | :--- |
| Rd | $R 0(S P)$ to R15 |

## MVFACHI

## Code Size

| Syntax | src | Asrc | dest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $(1)$ MVFACHI | src, Asrc, dest | $\# I M M: 2$ | A0, A1 | Rd | 3 |

(1) MVFACHI src, Asrc, dest

| b7 |  |  |  |  |  |  |  |  |  |  |  |  |  |  | b0 |  |  |  |  |  | b0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | ${ }^{\text {imm }}$ [1] | a | ${ }^{\text {imm }}$ | 0 | 0 | rd[3:0] |  |


| $a$ | Asrc |
| :--- | :--- |
| 0 b | A 0 |
| 1 b | A 1 |


| imm[1:0] | src |  |
| :---: | :---: | :---: |
| 00 | \#IMM:2 | 2 |
| 01 |  | - |
| 10 |  | 0 |
| 11 |  | 1 |


| dest |  |
| :--- | :--- |
| Rd | R0 (SP) to R15 |

## MVFACLO

MVFACLO

## Code Size

| Syntax | src | Asrc | dest | Code Size (Byte) |
| :--- | :--- | :--- | :--- | :--- |
| (1) MVFACLO | src, Asrc, dest | \#IMM:2 | A0, A1 | Rd |

## (1) MVFACLO src, Asrc, dest



| a | Asrc |
| :--- | :--- |
| 0 b | A 0 |
| 1b | A 1 |


| imm[1:0] | src |  |
| :--- | :--- | :--- |
| 00 | \#IMM:2 | 2 |
| 01 |  | - |
| 10 |  | 0 |
| 11 |  | 1 |


| dest |  |
| :--- | :--- |
| Rd | R0 (SP) to R15 |

## MVFACMI

## Code Size

| Syntax | src | Asrc | dest | Code Size (Byte) |
| :--- | :--- | :--- | :--- | :--- |
| $(1)$ MVFACMI src, Asrc, dest | $\# I M M: 2$ | A0, A1 | Rd | 3 |

(1) MVFACMI src, Asrc, dest

| b7 |  |  |  |  |  |  |  | b7 |  |  |  |  |  |  |  | b7 |  |  |  |  | b0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | \|imm | a | $\mathrm{limm}_{[0]}$ | 1 | 0 | rd[3:0] |  |


| a | Asrc |
| :--- | :--- |
| 0 b | A 0 |
| Ab | A 1 |


| imm[1:0] | src |  |
| :---: | :---: | :---: |
| 00 | \#IMM:2 | 2 |
| 01 |  | - |
| 10 |  | 0 |
| 11 |  | 1 |


| dest |  |
| :--- | :--- |
| Rd | R0 (SP) to R15 |

## MVFC

MVFC

## Code Size

| Syntax | src | dest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- |
| $(1)$ MVFC | src, dest | Rx | Rd | 3 |

## (1) MVFC src, dest



| cr[3:0] |  | src |
| :---: | :---: | :---: |
| 0000b | Rx | PSW |
| 0001b |  | PC |
| 0010b |  | USP |
| 0011b |  | FPSW |
| 0100b |  | Reserved |
| 0101b |  | Reserved |
| 0110b |  | Reserved |
| 0111b |  | Reserved |
| 1000b |  | BPSW |
| 1001b |  | BPC |
| 1010b |  | ISP |
| 1011b |  | FINTV |
| 1100b |  | INTB |
| 1101b |  | EXTB |
| 1110b to 1111b |  | Reserved |


| rd[3:0] | dest |  |
| :--- | :--- | :---: |
| 0000b to 1111b | Rd | R0 (SP) to R15 |

## MVTACGU

## Code Size

| Syntax | src | Adest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- |
| $(1)$ MVTACGU | src, Adest | Rs | A0, A1 | 3 |

## (1) MVTACGU src, Adest

| b7 |  |  |  |  |  |  | b0 | b7 |  |  |  |  |  |  | b0 | b7 |  |  |  |  | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | a | 0 | 1 | 1 | rs[3:0] |  |


| a | Adest |
| :---: | :---: |
| Ob | A0 |
| 1b | A 1 |


| rs[3:0] | src |  |
| :---: | :---: | :---: |
| 0000b to 1111b | Rs | R0 (SP) to R15 |

## MVTACHI

## Code Size

| Syntax | src | Adest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- |
| (1) MVTACGU | src, Adest | Rs | A0, A1 | 3 |

(1) MVTACHI src, Adest


| $a$ | Adest |
| :---: | :---: |
| Ob | A0 |
| 1b | A1 |


| rs[3:0] | src |  |
| :---: | :---: | :---: |
| 0000b to 1111b | Rs | R0 (SP) to R15 |

## MVTACLO

## Code Size

| Syntax | src | Adest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- |
| $(1)$ MVTACLO | src, Adest | Rs | A0, A1 | 3 |

(1) MVTACLO src, Adest

| b7 |  |  |  |  |  |  | b0 | b7 |  |  |  |  |  |  |  | b7 |  |  |  |  | 00 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | a | 0 | 0 | 1 | rs[3:0] |  |


| $a$ | Adest |
| :---: | :---: |
| 0 b | A 0 |
| Ab | A 1 |


| rs[3:0] | src |  |
| :---: | :---: | :---: |
| 0000b to 1111b | Rs | R0 (SP) to R15 |

## MVTC

## Code Size

| Syntax | src | dest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- |
| $(1)$ MVTC | src, dest | \#SIMM:8 | $R x$ | 4 |
|  |  | \#SIMM:16 | $R x$ | 5 |
|  |  | \#SIMM:24 | $R x$ | 6 |
|  |  | \#IMM:32 | $R x$ | 7 |
| (2) MVTC | src, dest | $R s$ | $R x$ | 3 |

(1) MVTC src, dest


| li[1:0] | src |
| :--- | :--- |
| 01b | \#SIMM:8 |
| 10b | \#SIMM:16 |
| 11b | \#SIMM:24 |
| 00b | \#IMM:32 |


| cr[3:0] |  | dest |
| :---: | :---: | :---: |
| 0000b | Rx | PSW |
| 0001b |  | Reserved |
| 0010b |  | USP |
| 0011b |  | FPSW |
| 0100b |  | Reserved |
| 0101b |  | Reserved |
| 0110b |  | Reserved |
| 0111b |  | Reserved |
| 1000b |  | BPSW |
| 1001b |  | BPC |
| 1010b |  | ISP |
| 1011b |  | FINTV |
| 1100b |  | INTB |
| 1101b |  | EXTB |
| 1110b to 1111b |  | Reserved |

## (2) MVTC src, dest



| cr[3:0] |  | dest | rs[3:0] |  | src |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0000b | Rx | PSW | 0000b to 1111b | Rs | R0 (SP) to R15 |
| 0001b |  | Reserved |  |  |  |
| 0010b |  | USP |  |  |  |
| 0011b |  | FPSW |  |  |  |
| 0100b |  | Reserved |  |  |  |
| 0101b |  | Reserved |  |  |  |
| 0110b |  | Reserved |  |  |  |
| 0111b |  | Reserved |  |  |  |
| 1000b |  | BPSW |  |  |  |
| 1001b |  | BPC |  |  |  |
| 1010b |  | ISP |  |  |  |
| 1011b |  | FINTV |  |  |  |
| 1100b |  | INTB |  |  |  |
| 1101b |  | EXTB |  |  |  |
| 1110b to 1111b |  | Reserved |  |  |  |

## MVTIPL

Code Size

| Syntax | src | Code Size (Byte) |
| :--- | :--- | :--- |
| (1) MVTIPL src | \#IMM:4 | 3 |

(1) MVTIPL src

| b7 | b0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| imm $[3: 0]$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |


| imm[3:0] | \#IMM:4 |
| :--- | :--- |
| 0000b to 1111b | 0 to 15 |

## NEG

NEG

## Code Size

| Syntax | src | dest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- |
| $(1)$ NEG | dest | - | $R d$ | 2 |
| $(2)$ NEG | src, dest | Rs | $R d$ | 3 |

(1) NEG dest


| rd[3:0] | dest |  |
| :--- | :--- | :---: |
| 0000b to 1111b | Rd | R0 (SP) to R15 |

(2) NEG src, dest


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rd | R0 (SP) to R15 |

## NOP

## Code Size

| Syntax | Code Size (Byte) |
| :--- | :--- |
| (1) NOP | 1 |

(1) NOP


## NOT

## Code Size

| Syntax | src | dest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- |
| $(1)$ NOT | dest | - | $R d$ | 2 |
| $(2)$ NOT | src, dest | Rs | Rd | 3 |

(1) NOT dest


| rd[3:0] | dest |  |
| :--- | :--- | :---: |
| 0000b to 1111b | Rd | R0 (SP) to R15 |

(2) NOT src, dest


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000 b to 1111 b | $\mathrm{Rs} / \mathrm{Rd}$ | $\mathrm{RO}(\mathrm{SP})$ to R 15 |

## OR

## OR

## Code Size

| Syntax |  |  | src | src2 | dest | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (1) | OR | src, dest | \#UIMM:4 | - | Rd | 2 |
| (2) | OR | src, dest | \#SIMM:8 | - | Rd | 3 |
|  |  |  | \#SIMM:16 | - | Rd | 4 |
|  |  |  | \#SIMM:24 | - | Rd | 5 |
|  |  |  | \#IMM:32 | - | Rd | 6 |
| (3) | OR | src, dest | Rs | - | Rd | 2 |
|  |  |  | [Rs].memex | - | Rd | $\begin{aligned} & 2 \text { (memex == "UB") } \\ & 3 \text { (memex != "UB") } \end{aligned}$ |
|  |  |  | dsp:8[Rs].memex | - | Rd | $\begin{aligned} & 3 \text { (memex == "UB") } \\ & 4 \text { (memex != "UB") } \end{aligned}$ |
|  |  |  | dsp:16[Rs].memex | - | Rd | $\begin{aligned} & 4 \text { (memex == "UB") } \\ & 5 \text { (memex != "UB") } \end{aligned}$ |
| (4) | OR | src, src2, dest | Rs | Rs2 | Rd | 3 |

(1) OR src, dest


| imm[3:0] | src |  |
| :--- | :--- | :--- |
| 0000b to 1111b | \#UIMM:4 | 0 to 15 |


| rd[3:0] | dest |  |
| :--- | :--- | :---: |
| 0000 b to 1111b | Rd |  |

## (2) OR src, dest



| Ii[1:0] | src |
| :--- | :--- |
| 01b | \#SIMM:8 |
| 10b | \#SIMM:16 |
| 11b | \#SIMM:24 |
| 00b | \#IMM:32 |


| rd[3:0] | dest |  |
| :--- | :--- | :---: |
| 0000 b to 1111b | Rd | R0 (SP) to R15 |

## (3) OR src, dest

When memex $==$ "UB" or src $==$ Rs


When memex != "UB"


| mi[1:0] | memex |
| :--- | :--- |
| 00b | B |
| 01b | W |
| 10b | L |
| 11b | UW |


| Id[1:0] | src |
| :--- | :--- |
| 11 b | Rs |
| 00 b | $[\mathrm{Rs}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rs}]$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rs}]$ |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rd | R0 (SP) to R15 |

## (4) OR src, src2, dest



| rs[3:0]/rs2[3:0]/rd[3:0] | src/src2/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rs2/Rd | R0 (SP) to R15 |

POP

## Code Size

| Syntax | dest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- |
| (1) POP | dest | Rd | 2 |

(1) POP dest


| rd[3:0] | dest |  |
| :--- | :--- | :---: |
| 0000b to 1111b | Rd | R0 (SP) to R15 |

## POPC

## POPC

## Code Size

| Syntax | dest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- |
| (1) POPC | dest | Rx | 2 |

(1) POPC dest


| cr[3:0] | dest |  |
| :---: | :---: | :---: |
| 0000b | Rx | PSW |
| 0001b |  | Reserved |
| 0010b |  | USP |
| 0011b |  | FPSW |
| 0100b |  | Reserved |
| 0101b |  | Reserved |
| 0110b |  | Reserved |
| 0111b |  | Reserved |
| 1000b |  | BPSW |
| 1001b |  | BPC |
| 1010b |  | ISP |
| 1011b |  | FINTV |
| 1100b |  | INTB |
| 1101b |  | EXTB |
| 1110b to 1111b |  | Reserved |

POPM
POPM

## Code Size

| Syntax | dest | dest2 | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- |
| (1) POPM | dest-dest2 | Rd | Rd 2 | 2 |

(1) POPM dest-dest2


| rd[3:0] | dest |  |
| :--- | :--- | :---: |
| 0001b to 1110b | Rd | R1 to R14 |


| rd2[3:0] | dest2 |  |
| :--- | :--- | :--- |
| 0010b to 1111b | Rd2 | R2 to R15 |

## PUSH

## Code Size

| Syntax | src | Code Size (Byte) |
| :--- | :--- | :--- |
| (1) PUSH.size src | Rs | 2 |
| (2) PUSH.size src | $[\mathrm{Rs}]$ | 2 |
|  | $\frac{\mathrm{dsp}: 8[\mathrm{Rs}]}{\mathrm{dsp}: 16[\mathrm{Rs}]}$ | 3 |

## (1) PUSH.size src



| sz[1:0] | Size |
| :--- | :--- |
| 00b | B |
| 01 b | W |
| 10 b | L |


| rs[3:0] | src |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs | R0 (SP) to R15 |

(2) PUSH.size src


| Id[1:0] | src |
| :--- | :--- |
| 00 b | $[\mathrm{Rs}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rs}]$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rs}]$ |


| rs[3:0] | src |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs | R0 (SP) to R15 |


| sz[1:0] | Size |
| :--- | :--- |
| 00b | B |
| 01b | W |
| 10b | L |

## PUSHC

## Code Size

| Syntax | src | Code Size (Byte) |
| :--- | :--- | :--- | :--- |
| (1) PUSHC $\operatorname{src}$ | Rx | 2 |

(1) PUSHC src


| cr[3:0] |  | src |
| :---: | :---: | :---: |
| 0000b | Rx | PSW |
| 0001b |  | PC |
| 0010b |  | USP |
| 0011b |  | FPSW |
| 0100b |  | Reserved |
| 0101b |  | Reserved |
| 0110b |  | Reserved |
| 0111b |  | Reserved |
| 1000b |  | BPSW |
| 1001b |  | BPC |
| 1010b |  | ISP |
| 1011b |  | FINTV |
| 1100b |  | INTB |
| 1101b |  | EXTB |
| 1110b to 1111b |  | Reserved |

PUSHM
PUSHM

## Code Size

| Syntax | src | src2 | Code Size (Byte) |
| :--- | :--- | :--- | :--- |
| (1) PUSHM | src-src2 | Rs | Rs2 |

(1) PUSHM src-src2


| rs[3:0] | src |  |
| :--- | :--- | :---: |
| 0001b to 1110b | Rs | R1 to R14 |


| rs2[3:0] | src2 |  |
| :--- | :--- | :--- |
| 0010b to 1111b | Rs2 | R2 to R15 |

## RACL

RACL

## Code Size

| Syntax | src | Adest | Code Size (Byte) |
| :--- | :--- | :--- | :--- |
| (1) RACL | src, Adest | $\# \mid \mathrm{MM}: 1$ <br> $(\mathrm{IMM}: 1=1,2)$ | A0, A1 |

(1) RACL src, Adest


| a | Adest |
| :--- | :--- |
| Ob | A0 |
| 1b | A1 |


| imm | src/src2 |  |
| :--- | :--- | :--- |
| 0b,1b | $\# \mathrm{MM}: 1$ | 1,2 |

## RACW

RACW

## Code Size

| Syntax | src | Adest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- |
| (1) RACW | src, Adest | $\# \mid M M: 1$ | A0, A1 | 3 |

(1) RACW src, Adest


| a | Adest |
| :--- | :--- |
| 0 b | A 0 |
| 1 b | A 1 |


| imm | src/src2 |  |
| :--- | :--- | :--- |
| Ob, 1b | \#IMM:1 | 1,2 |

## RDACL

## Code Size

| Syntax | src | Adest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- |
| (1) RDACL | src, Adest | $\# \mid M M: 1$ <br> $(I M M: 1=1,2)$ | A0, A1 | 3 |

(1) RDACL src, Adest

| b7 |  |  |  |  |  |  |  | b7 |  |  |  |  |  |  | b0 | b7 |  |  |  |  |  |  | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | a | 1 | 0 | imm | 0 | 0 |  | 0 |


| a | Adest |
| :--- | :--- |
| Ob | A0 |
| 1b | A1 |


| imm | src/src2 |  |
| :--- | :--- | :--- |
| 0b,1b | $\# \mathrm{MM}: 1$ | 1,2 |

## RDACW

RDACW

## Code Size

| Syntax | src | Adest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- |
| (1) RDACW | src, Adest | $\# I M M: 1$ <br> $(I M M: 1=1,2)$ | A0, A1 | 3 |

(1) RDACW src, Adest


| a | Adest |
| :--- | :--- |
| 0 b | A 0 |
| Ab | A 1 |


| imm | src/src2 |  |
| :--- | :--- | :--- |
| 0b, 1b | $\# \mathrm{MM}: 1$ | 1,2 |

## REVL

REVL

## Code Size

| Syntax | src | dest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- |
| (1) REVL | src, dest | Rs | Rd | 3 |

(1) REVL src, dest


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rd | R0 (SP) to R15 |

## REVW

Code Size

| Syntax | src | dest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- |
| $(1)$ REVW | src, dest | Rs | Rd | 3 |

(1) REVW src, dest


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000 b to 1111b | Rs/Rd | R0 (SP) to R15 |

## RMPA

## Code Size

| Syntax | Size | Code Size (Byte) |
| :--- | :--- | :--- |
| (1) RMPA.size | B | 2 |
|  | W | 2 |

## (1) RMPA.size



| $\mathbf{s z [ 1 : 0 ]}$ | Size |
| :--- | :--- |
| 00 b | B |
| 01 b | W |
| 10 b | L |

## ROLC

## Code Size

| Syntax | dest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- |
| $(1)$ ROLC | dest | Rd | 2 |

(1) ROLC dest


| rd[3:0] | dest |  |
| :--- | :--- | :---: |
| 0000b to 1111b | Rd |  |

## RORC

## RORC

## Code Size

| Syntax | dest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- |
| (1) RORC | dest | Rd | 2 |

(1) RORC dest


| rd[3:0] | dest |  |
| :--- | :--- | :---: |
| 0000b to 1111b | Rd | R0 (SP) to R15 |

ROTL

## Code Size

| Syntax | src | dest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- |
| (1) ROTL | src, dest | \#IMM:5 | Rd | 3 |
| $(2)$ ROTL | src, dest | Rs | Rd | 3 |

(1) ROTL src, dest


| imm[4:0] | src |  | rd[3:0] |  | dest |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 00000b to 11111b | \#IMM:5 | 0 to 31 | 0000b to 1111b | Rd | R0 (SP) to R15 |

(2) ROTL src, dest

| b7 |  |  |  |  |  |  |  | b7 |  |  |  |  |  |  | b0 |  |  | b0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | rs[3:0] | rd[3:0] |  |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | $\mathrm{Rs} / \mathrm{Rd}$ | $\mathrm{RO}(\mathrm{SP})$ to R15 |

## ROTR

## Code Size

| Syntax | src | dest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- |
| $(1)$ ROTR | src, dest | \#IMM:5 | Rd | 3 |
| $(2)$ ROTR | src, dest | Rs | Rd | 3 |

## (1) ROTR src, dest



| imm[4:0] | src |  |
| :--- | :--- | :---: |
| 00000b to 11111b | \#IMM:5 | 0 to 31 | | rd[3:0] | dest |  |
| :--- | :--- | :--- |
| 0000 b to 1111b | Rd | R0 (SP) to R15 |

(2) ROTR src, dest


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000 b to 1111b | $\mathrm{Rs} / \mathrm{Rd}$ | $\mathrm{RO}(\mathrm{SP})$ to R15 |

## ROUND

## Code Size

| Syntax | src | dest | Code Size (Byte) |
| :--- | :--- | :--- | :--- |
| (1) ROUND | src, dest | $R s$ | $R d$ |
|  |  | $[R s] . L$ | $R d$ |

(1) ROUND src, dest


| Id[1:0] | src |
| :--- | :--- |
| 11 b | Rs |
| 00 b | $[\mathrm{Rs}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rs}]$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rs}]$ |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rd | R0 (SP) to R15 |

## RTE

## Code Size

Syntax
Code Size (Byte)
(1) RTE 2
(1) RTE

| b7 | b0 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 |

## RTFI

## Code Size

| Syntax | Code Size (Byte) |
| :--- | :--- |
| $(1)$ RTFI | 2 |

(1) RTFI

| b7 | b0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |

RTS

## Code Size

| Syntax | Code Size (Byte) |
| :--- | :--- |
| $(1)$ RTS | 1 |

(1) RTS


RTSD

## Code Size

| Syntax |  | src | dest | dest2 | Code Size (Byte) |
| :--- | :--- | :--- | :--- | :--- | :--- |
| (1) RTSD | src | \#UIMM:8 | - | - | 2 |
| (2) RTSD | src, dest-dest2 | \#UIMM:8 | Rd | Rd2 | 3 |

(1) RTSD src

(2) RTSD src, dest-dest2


| rd[3:0]/rd2[3:0] | dest/dest2 |  |
| :--- | :--- | :--- |
| 0001 b to 1111b | $\mathrm{Rd} / \mathrm{Rd} 2$ | R 1 to 15 |

## SAT

## Code Size

| Syntax | dest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- |
| (1) SAT | dest | Rd | 2 |

(1) SAT dest


| rd[3:0] | dest |  |
| :--- | :--- | :---: |
| 0000b to 1111b | Rd | R0 (SP) to R15 |

## SATR

## Code Size

| Syntax | Code Size (Byte) |
| :--- | :--- |
| $(1)$ SATR | 2 |

(1) SATR


## SBB

## Code Size

| Syntax |  | src | dest | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
| (1) SBB | src, dest | Rs | Rd | 3 |
| (2) SBB | src, dest | [Rs].L | Rd | 4 |
|  |  | dsp:8[Rs].L | Rd | 5 |
|  |  | dsp:16[Rs].L | Rd | 6 |

(1) SBB src, dest


| Id[1:0] | src |
| :--- | :--- | :--- | :--- | :--- |
| 11 b | Rs | | rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000 b to 1111b | $\mathrm{Rs} / \mathrm{Rd}$ | $\mathrm{RO}(\mathrm{SP})$ to R15 |

(2) SBB src, dest


| ld[1:0] | src |
| :--- | :--- |
| 00 b | $[\mathrm{Rs}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rs}]$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rs}]$ |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rd | R0 (SP) to R15 |

## SCCnd

## SCCnd

## Code Size

| Syntax | Size | dest | Code Size (Byte) |
| :--- | :--- | :--- | :--- |
| (1) SCCnd.size dest | L | Rd | 3 |
|  | $\mathrm{~B} / \mathrm{W} / \mathrm{L}$ | $[R d]$ | 3 |
|  | $\mathrm{~B} / \mathrm{W} / \mathrm{L}$ | $\mathrm{dsp}: 8[\mathrm{Rd}]$ | 4 |
| $\mathrm{~B} / \mathrm{W} / \mathrm{L}$ | $\mathrm{dsp}: 16[\mathrm{Rd}]$ | 5 |  |

## (1) SCCnd.size dest



| sz[1:0] | Size |
| :--- | :--- |
| 00b | B |
| 01b | W |
| 10b | L |


| $\operatorname{ld}[1: 0]$ | dest |
| :--- | :--- |
| 11 b | Rd |
| 00 b | $[\mathrm{Rd}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rd}]$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rd}]$ |


| rd[3:0] | dest |  |
| :--- | :--- | :---: |
| 0000b to 1111b | Rd | R0 (SP) to R15 |


| cd[3:0] | SCCnd | cd[3:0] | SCCnd |
| :--- | :--- | :--- | :--- |
| 0000b | SCEQ, SCZ | 1000 b | SCGE |
| 0001b | SCNE, SCNZ | 1001 b | SCLT |
| 0010b | SCGEU, SCC | 1010b | SCGT |
| 0011b | SCLTU, SCNC | 1011 b | SCLE |
| 0100 b | SCGTU | 1100 b | SCO |
| 0101 b | SCLEU | 1101 b | SCNO |
| 0110 b | SCPZ | 1110 b | Reserved |
| 0111 b | SCN | 1111 b | Reserved |

## SCMPU

Code Size
Syntax
Code Size (Byte)
(1) SCMPU 2
(1) SCMPU

| b7 | b0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |

## SETPSW

## Code Size

| Syntax | dest | Code Size (Byte) |
| :--- | :--- | :--- |
| (1) SETPSW dest | flag | 2 |

## (1) SETPSW dest



| cb[3:0] |  | dest |
| :---: | :---: | :---: |
| 0000b | flag | C |
| 0001b |  | Z |
| 0010b |  | S |
| 0011b |  | 0 |
| 0100b |  | Reserved |
| 0101b |  | Reserved |
| 0110b |  | Reserved |
| 0111b |  | Reserved |
| 1000b |  | 1 |
| 1001b |  | U |
| 1010b |  | Reserved |
| 1011b |  | Reserved |
| 1100b |  | Reserved |
| 1101b |  | Reserved |
| 1110b |  | Reserved |
| 1111b |  | Reserved |

## SHAR

## SHAR

## Code Size

| Syntax | src | src2 | dest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| (1) SHAR | src, dest | \#IMM:5 | - | $R d$ | 2 |
| (2) SHAR | src, dest | Rs | - | $R d$ | 3 |
| (3) SHAR | src, src2, dest | \#IMM:5 | Rs | $R d$ | 3 |

(1) SHAR src, dest


| imm[4:0] | src | rd[3:0] dest   <br> 00000 b to 11111b \#IMM:5 0 to 31  <br> 0000 b to 1111b Rd R0 (SP) to R15  l |
| :--- | :--- | :--- | :--- | :--- |

(2) SHAR src, dest


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | $\mathrm{Rs} / \mathrm{Rd}$ | $\mathrm{R0}(\mathrm{SP})$ to R15 |

(3) SHAR src, src2, dest

| b7 |  |  |  |  |  |  | b0 |  |  |  | b0 b7 |  | b0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | imm[4:0] | rs2[3:0] | rd[3:0] |  |


| imm[4:0] | src |  |
| :--- | :--- | :--- |
| 00000 b to 11111b | $\#$ IMM:5 | 0 to 31 |


| rs2[3:0]/rd[3:0] | src2/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rd | R0 (SP) to R15 |

## SHLL

## Code Size

| Syntax | src | src2 | dest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| (1) SHLL | src, dest | \#IMM:5 | - | $R d$ | 2 |
| (2) SHLL | src, dest | Rs | - | $R d$ | 3 |
| (3) SHLL | src, src2, dest | \#IMM:5 | Rs | Rd | 3 |

(1) SHLL src, dest


| imm[4:0] | src |  | rd[3:0] |  | dest |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 00000b to 11111b | \#IMM:5 | 0 to 31 | 0000b to 1111b | Rd | R0 (SP) to R15 |

(2) SHLL src, dest


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | $\mathrm{Rs} / \mathrm{Rd}$ | $\mathrm{R0}(\mathrm{SP})$ to R15 |

(3) SHLL src, src2, dest


| imm[4:0] | src |  |
| :--- | :--- | :--- |
| 00000b to 11111b | \#IMM:5 | 0 to 31 |


| rs2[3:0]/rd[3:0] | src2/dest |  |
| :--- | :--- | :--- |
| 0000 b to 1111b | Rs/Rd | R0 (SP) to R15 |

## SHLR

## Code Size

| Syntax |  | src | src2 | dest | Code Size (Byte) |
| :--- | :--- | :--- | :--- | :--- | :--- |
| (1) SHLR | src, dest | \#IMM:5 | - | $R d$ | 2 |
| (2) SHLR | src, dest | Rs | - | $R d$ | 3 |
| (3) SHLR | src, src2, dest | \#IMM:5 | Rs | $R d$ | 3 |

(1) SHLR src, dest


| imm[4:0] | src | rd[3:0] dest  <br> 00000 b to 11111b \#IMM:5 0 to 31 <br> 000 b to 1111b Rd R0 (SP) to R15 l |
| :--- | :--- | :--- | :--- | :--- |

(2) SHLR src, dest


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :---: |
| 0000 b to 1111b | Rs/Rd | R0 (SP) to R15 |

(3) SHLR src, src2, dest


| imm[4:0] | src |  |
| :--- | :--- | :--- |
| 00000b to 11111b | \#IMM:5 | 0 to 31 |


| rs2[3:0]/rd[3:0] | src2/dest |  |
| :--- | :--- | :--- |
| 0000 b to 1111b | Rs/Rd | R0 (SP) to R15 |

## SMOVB

## Code Size

| Syntax | Code Size (Byte) |
| :--- | :--- |
| (1) SMOVB | 2 |

(1) SMOVB

| b7 |  |  |  |  |  |  |  | b7 |  |  |  |  |  |  | b0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |

## SMOVF

## SMOVF

## Code Size

| Syntax | Code Size (Byte) |
| :--- | :--- |
| (1) SMOVF | 2 |

(1) SMOVF


## SMOVU

## Code Size

| Syntax | Code Size (Byte) |
| :--- | :--- |
| (1) SMOVU | 2 |

(1) SMOVU

| b 7 | b 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |

## SSTR

SSTR

## Code Size

| Syntax | Size | Processing Size | Code Size (Byte) |
| :--- | :--- | :--- | :--- |
| (1) SSTR.size | B | B | 2 |
|  | W | W | 2 |
|  | L | L | 2 |

(1) SSTR.size


| sz[1:0] | Size |
| :--- | :--- |
| 00b | B |
| 01 b | W |
| 10b | L |

## STNZ

## Code Size

| Syntax | src | dest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- |
| (1) STNZ | src, dest | \#SIMM:8 | Rd | 4 |
|  |  | \#SIMM:16 | Rd | 5 |
|  | \#SIMM:24 | Rd | 6 |  |
|  | \#IMM:32 | Rd | 7 |  |
| (2) STNZ | src, dest | Rs | $R d$ | 3 |

(1) STNZ src, dest


| li[1:0] | src |
| :--- | :--- |
| 01b | \#SIMM:8 |
| 10b | \#SIMM:16 |
| 11b | \#SIMM:24 |
| 00b | \#IMM:32 |


| rd[3:0] | dest |  |
| :--- | :--- | :---: |
| 0000b to 1111b | Rd | R0 (SP) to R15 |

## (2) STNZ src, dest



| rs[3:0/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rd | R0 (SP) to R15 |

## STZ

## Code Size

| Syntax | src | dest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- |
| (1) STZ | src, dest | \#SIMM:8 | Rd | 4 |
|  |  | \#SIMM:16 | Rd | 5 |
|  |  | \#SIMM:24 | Rd | 6 |
|  | \#IMM:32 | Rd | 7 |  |
| (2) STZ | src, dest | Rs | Rd | 3 |

(1) STZ src, dest


| Ii[1:0] | src |
| :--- | :--- |
| 01b | \#SIMM:8 |
| 10b | \#SIMM:16 |
| 11b | \#SIMM:24 |
| 00b | \#IMM:32 |


| rd[3:0] | dest |  |
| :--- | :--- | :---: |
| 0000b to 1111b | Rd | R0 (SP) to R15 |

(2) STZ src, dest


| rs[3:0/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rd | R0 (SP) to R15 |

## SUB

## SUB

## Code Size

| Syntax |  | src | src2 |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| (1) SUB | src, dest | \#UIMM:4 | - | Rd | 2 |
| (2) SUB | src, dest | Rs | - | Rd | 2 |
|  |  | [Rs].memex | - | Rd | $\begin{aligned} & 2 \text { (memex == "UB") } \\ & 3 \text { (memex != "UB") } \end{aligned}$ |
|  |  | dsp:8[Rs].memex | - | Rd | $\begin{aligned} & 3 \text { (memex == "UB") } \\ & 4 \text { (memex != "UB") } \end{aligned}$ |
|  |  | dsp:16[Rs].memex | - | Rd | $\begin{aligned} & 4 \text { (memex == "UB") } \\ & 5 \text { (memex != "UB") } \end{aligned}$ |
| (3) SUB | src, src2, dest | Rs | Rs2 | Rd | 3 |

## (1) SUB src, dest



| imm[3:0] | src |  |
| :--- | :--- | :--- |
| 0000b to 1111b | \#UIMM:4 | 0 to 15 |


| rd[3:0] | dest |  |
| :--- | :--- | :---: |
| 0000b to 1111b | Rd | R0 (SP) to R15 |

## (2) SUB src, dest

When memex $==$ "UB" or src $==$ Rs


When memex != "UB"


| mi[1:0] | memex |
| :--- | :--- |
| 00 b | B |
| 01b | W |
| 10 b | L |
| 11 b | UW |


| Id[1:0] | src |
| :--- | :--- |
| 11 b | Rs |
| 00 b | $[\mathrm{Rs}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rs}]$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rs}]$ |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :---: |
| 0000b to 1111b | Rs/Rd | R0 (SP) to R15 |

(3) SUB src, src2, dest


| rs[3:0]/rs2[3:0]/rd[3:0] | src/src2/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rs2/Rd | R0 (SP) to R15 |

## SUNTIL

## Code Size

| Syntax | Size | Processing Size | Code Size (Byte) |
| :--- | :--- | :--- | :--- |
| (1) SUNTIL.size | B | B | 2 |
|  | W | W | 2 |

(1) SUNTIL.size


| sz[1:0] | Size |
| :--- | :--- |
| 00b | B |
| 01b | W |
| 10b | L |

## SWHILE

SWHILE

## Code Size

| Syntax | Size | Processing Size | Code Size (Byte) |
| :--- | :--- | :--- | :--- |
| (1) SWHILE.size | B | B | 2 |
|  | W | W | 2 |
|  | L | L | 2 |

(1) SWHILE.size


| sz[1:0] | Size |
| :--- | :--- |
| 00b | B |
| 01b | W |
| 10b | L |

## TST

## Code Size

| Syntax |  | src | src2 | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
| (1) TST | src, src2 | \#SIMM:8 | Rs | 4 |
|  |  | \#SIMM:16 | Rs | 5 |
|  |  | \#SIMM:24 | Rs | 6 |
|  |  | \#IMM:32 | Rs | 7 |
| (2) TST | src, src2 | Rs | Rs2 | 3 |
|  |  | [Rs].memex | Rs2 | $\begin{aligned} & 3 \text { (memex == "UB") } \\ & 4 \text { (memex != "UB") } \end{aligned}$ |
|  |  | dsp:8[Rs].memex | Rs2 | $\begin{aligned} & 4 \text { (memex == "UB") } \\ & 5 \text { (memex != "UB") } \end{aligned}$ |
|  |  | dsp:16[Rs].memex | Rs2 | $\begin{aligned} & 5 \text { (memex == "UB") } \\ & 6 \text { (memex != "UB") } \end{aligned}$ |

## (1) TST src, src2



| Ii[1:0] | src |
| :--- | :--- |
| 01b | \#SIMM:8 |
| 10b | \#SIMM:16 |
| 11b | \#SIMM:24 |
| 00b | \#IMM:32 |


| rs2[3:0] | src2 |  |
| :--- | :--- | :---: |
| 0000 b to 1111b | Rs | R0 (SP) to R15 |

## (2) TST src, src2

When memex $==$ "UB" or src $==$ Rs


When memex != "UB"



| mi[1:0] | memex |
| :--- | :--- |
| 00b | B |
| 01 b | W |
| 10 b | L |
| 11 b | UW |


| Id[1:0] | src |
| :--- | :--- |
| 11 b | Rs |
| 00 b | $[\mathrm{Rs}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rs}]$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rs}]$ |


| rs[3:0]/rs2[3:0] | src/src2 |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rs2 | R0 (SP) to R15 |

## UTOF

## Code Size

| Syntax |  | src | dest | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: |
| (1) UTOF | src, dest | Rs | Rd | 3 |
|  |  | [Rs].memex | Rd | $\begin{aligned} & 3 \text { (memex == "UB") } \\ & 4 \text { (memex != "UB") } \end{aligned}$ |
|  |  | dsp:8[Rs].memex | Rd | $\begin{aligned} & 4 \text { (memex == "UB") } \\ & 5 \text { (memex != "UB") } \end{aligned}$ |
|  |  | dsp:16[Rs].memex | Rd | $\begin{aligned} & \hline 5 \text { (memex == "UB") } \\ & 6 \text { (memex != "UB") } \end{aligned}$ |

## (1) UTOF src, dest

When memex $==$ "UB" or src $==$ Rs


When memex != "UB"


| mi[1:0] | memex |
| :--- | :--- |
| 00 b | B |
| 01b | W |
| 10 b | L |
| 11b | UW |


| $\operatorname{Id}[1: 0]$ | src |
| :--- | :--- |
| 11 b | Rs |
| 00 b | $[\mathrm{Rs}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rs}]$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rs}]$ |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000 b to 1111b | Rs/Rd | R0 (SP) to R15 |

## WAIT

## Code Size

| Syntax | Code Size (Byte) |
| :--- | :--- |
| $(1)$ WAIT | 2 |

(1) WAIT

| b7 |  |  |  |  |  |  | b0 | b7 |  |  |  |  |  |  | b0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 |

## XCHG

## Code Size

| Syntax | src | dest | Code Size (Byte) |
| :---: | :---: | :---: | :---: |
| (1) XCHG | Rs | Rd | 3 |
|  | [Rs].memex | Rd | $\begin{aligned} & 3 \text { (memex == "UB") } \\ & 4 \text { (memex != "UB") } \end{aligned}$ |
|  | dsp:8[Rs].memex | Rd | $\begin{aligned} & \hline 4 \text { (memex == "UB") } \\ & 5 \text { (memex != "UB") } \end{aligned}$ |
|  | dsp:16[Rs].memex | Rd | $\begin{aligned} & 5 \text { (memex == "UB") } \\ & 6 \text { (memex != "UB") } \end{aligned}$ |

## (1) XCHG src, dest

When memex == "UB" or src == Rs

$\left(\begin{array}{cl}\operatorname{Id}[1: 0] & \text { srC } \\ \text { 11b } & \text { None } \\ 00 b & \text { None } \\ 01 \mathrm{by} & \text { dsp:8 } \\ 10 \mathrm{~b} & \text { dsp:16 }\end{array}\right.$

When memex != "UB"


| mi[1:0] | memex |
| :--- | :--- |
| 00b | B |
| 01b | W |
| 10 b | L |
| 11b | UW |


| Id[1:0] | src |
| :--- | :--- |
| 11 b | Rs |
| 00 b | $[\mathrm{Rs}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rs}]$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rs}]$ |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000 b to 1111b | Rs/Rd | R0 (SP) to R15 |

## XOR

## Code Size

| Syntax |  | src | src2 | dest | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| (1) XOR | src, dest | \#SIMM:8 | - | Rd | 4 |
|  |  | \#SIMM:16 | - | Rd | 5 |
|  |  | \#SIMM:24 | - | Rd | 6 |
|  |  | \#IMM:32 | - | Rd | 7 |
| (2) XOR | src, dest | Rs | - | Rd | 3 |
|  |  | [Rs].memex | - | Rd | $\begin{aligned} & \hline 3 \text { (memex == "UB") } \\ & 4 \text { (memex != "UB") } \end{aligned}$ |
|  |  | dsp:8[Rs].memex | - | Rd | $\begin{aligned} & 4 \text { (memex == "UB") } \\ & 5 \text { (memex != "UB") } \end{aligned}$ |
|  |  | dsp:16[Rs].memex | - | Rd | $\begin{aligned} & 5 \text { (memex == "UB") } \\ & 6 \text { (memex != "UB") } \end{aligned}$ |
| (3) XOR | src, src2, dest | Rs | Rs2 | Rd | 3 |

(1) XOR src, dest


| li[1:0] | src |
| :--- | :--- |
| 01b | \#SIMM:8 |
| 10b | \#SIMM:16 |
| 11b | \#SIMM:24 |
| 00b | \#IMM:32 |


| rd[3:0] | dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rd | R0 (SP) to R15 |

(2) XOR src, dest

When memex == "UB" or src == Rs


When memex != "UB"


| mi[1:0] | memex |
| :--- | :--- |
| 00b | B |
| 01b | W |
| 10b | L |
| 11b | UW |


| Id[1:0] | src |
| :--- | :--- |
| 11 b | Rs |
| 00 b | $[\mathrm{Rs}]$ |
| 01 b | $\mathrm{dsp}: 8[\mathrm{Rs}]$ |
| 10 b | $\mathrm{dsp}: 16[\mathrm{Rs}]$ |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | Rs/Rd | R0 (SP) to R15 |

## (3) XOR src, src2, dest



| rs[3:0]/rs2[3:0]/rd[3:0] | src/src2/dest |  |
| :--- | :--- | :--- |
| 0000 b to 1111b | $\mathrm{Rs} / \mathrm{Rs} 2 / \mathrm{Rd}$ | $\mathrm{RO}(\mathrm{SP})$ to R15 |

### 4.2.2 Instructions for Register Bank Save Function

The following pages give details of the instructions for register bank save function.

## RSTR

## Code Size

| Syntax | src | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- |
| $(1)$ RSTR | src | \#UIMM:8 | 4 |
| $(2)$ RSTR | src | Rs | 4 |

## (1) RSTR src


(2) RSTR src


| rs[3:0] | src |  |
| :--- | :--- | :---: |
| 0000b to 1111b | Rs | R0 (SP) to R15 |

## SAVE

## Code Size

| Syntax | src | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- |
| (1) SAVE | src | \#UIMM:8 | 4 |
| $(2)$ SAVE | src | Rs | 4 |

(1) SAVE src

(2) SAVE src


| rs[3:0] | src |  |
| :--- | :--- | :--- |
| 0000 b to 1111b | Rs | R0 (SP) to R15 |

### 4.2.3 Double-Precision Floating-Point Processing Instructions

The following pages give details of the instruction codes for the double-precision floating-point processing instructions.

## DABS

DABS

## Code Size

| Syntax | src | dest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- |
| DABS | src, dest | DRs | DRd | 4 |



| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000 b to 1111 b | DRs/DRd | DR0 to DR15 |

## DADD

DADD
Code Size

| Syntax | src | src2 | dest | Code Size (Byte) |
| :--- | :--- | :--- | :--- | :--- |
| DADD src, src2, dest | DRs | DRs2 | DRd | 4 |


| b7 |  |  |  |  |  |  | b0 | b7 |  |  |  |  |  |  | b0 |  |  |  |  | b0 |  |  | b0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | rs2[3:0] | 0 | 0 | 0 | 0 | rd[3:0] | rs[3:0] |  |


| $\mathrm{rs}[3: 0] / \mathrm{rs} 2[3: 0] / \mathrm{rd}[3: 0]$ | src/src2/dest |  |
| :--- | :--- | :--- |
| 0000 b to 1111 b | DRs/DRs2/DRd | DR0 to DR15 |

## DCMPcm

## DCMPcm

## Code Size

| Syntax | src | src2 | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- |
| DCMPcm | src, src2 | DRs | DRs2 | 4 |


| b7 |  |  |  |  |  |  | b0 | b7 |  |  |  |  |  |  | b0 | b7 |  |  |  | b0 |  |  | b0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | rs2[3:0] | 1 | 0 | 0 | 0 | cm[3:0] | rs[3:0] |  |


| $\mathrm{rs}[3: 0] / \mathrm{ss} 2[3: 0]$ | $\mathrm{src} / \mathrm{src} 2$ |  |
| :--- | :--- | :--- |
| 0000 b to 1111 b | DRs/DRs2 | DR0 to DR15 |


| cm | Condition |
| :--- | :--- |
| 0001 b | UN |
| 0010 b | EQ |
| 0100 b | LT |
| 0110 b | LE |

## DDIV

Code Size

| Syntax | src | src2 | dest | Code Size (Byte) |
| :--- | :--- | :--- | :--- | :--- |
| DDIV src, src2, dest | DRs | DRs2 | DRd | 4 |



| rs[3:0]/rs2[3:0]/rd[3:0] | src/src2/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | DRs/DRs2/DRd | DR0 to DR15 |

## DMOV

## DMOV

## Code Size

| Syntax | Format | Size | Processing Size | Operand |  | Code Size (Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | src | dest |  |
| DMOV.size src, dest | Data transfer between registers |  |  |  |  |  |
|  | (1) | D | D | Rs | DRHd | 4 |
|  | (2) | L | L | Rs | DRHd | 4 |
|  | (3) | L | L | Rs | DRLd | 4 |
|  | (4) | L | L | DRHs | Rd | 4 |
|  | (5) | L | L | DRLs | Rd | 4 |
|  | (6) | D | D | DRs | DRd | 4 |
|  | Store |  |  |  |  |  |
|  | (7) | D | D | DRs | [Rd] | 4 |
|  |  | D | D | DRs | dsp:8[Rd] ${ }^{\text {1 }}$ | 5 |
|  |  | D | D | DRs | dsp:16[Rd]*1 | 6 |
|  | Load |  |  |  |  |  |
|  | (8) | D | D | [Rs] | DRd | 4 |
|  |  | D | D | dsp:8[Rs] ${ }^{* 1}$ | DRd | 5 |
|  |  | D | D | $\mathrm{dsp}: 16[\mathrm{Rs}]^{* 1}$ | DRd | 6 |
|  | Set immediate value |  |  |  |  |  |
|  | (9) | D | D | \#IMM:32 | DRHd | 7 |
|  | (10) | L | L | \#IMM:32 | DRHd | 7 |
|  | (11) | L | L | \#IMM:32 | DRLd | 7 |

Note: 1. For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 8 when the size extension specifier is .D) as the displacement value (dsp:8, dsp:16).
With dsp:8, values from 0 to $2040(255 \times 8)$ can be specified when the size specifier is .D.
With dsp:16, values from 0 to $524280(65535 \times 8)$ can be specified when the size specifier is .D. The value divided by 8 will be stored in the instruction code.
(1) DMOV.size src, dest


| rs[3:0] | src | rd[3:0] dest  <br> 0000 b to 1111b DRHd DRH0 to DRH15 <br> O000b to 1111 b Rs R0(SP) to R15 $\mathbf{l}$ |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |

## (2) DMOV.size src, dest



| rs[3:0] | src |  | rd[3:0] | dest |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0000b to 1111b | Rs | R0(SP) to R15 | 0000b to 1111b | DRHd | DRH0 to DRH15 |

## (3) DMOV.size src, dest



| rs[3:0] | src |  | rd[3:0] | dest |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0000b to 1111b | Rs | R0(SP) to R15 | 0000b to 1111b | DRLd | DRL0 to DRL15 |

## (4) DMOV.size src, dest



| rs[3:0] | src |  | $\begin{array}{\|l\|} \hline \mathrm{rd}[3: 0] \\ \hline 0000 \mathrm{~b} \text { to } 1111 \mathrm{~b} \\ \hline \end{array}$ | dest |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0000b to 1111b | DRHs | DRH0 to DRH15 |  | Rd | R0(SP) to R15 |

## (5) DMOV.size src, dest



| rs[3:0] | src | rd[3:0] dest  <br> 0000 b to 1111b DRLd DRLO to DRL15 <br> 0000 b to 1111b Rd R0(SP) to R15 |
| :--- | :--- | :--- | :--- | :--- | :--- |

(6) DMOV.size src, dest


| $\mathrm{rs}[3: 0] / \mathrm{rd}[3: 0]$ | src/dest |  |
| :--- | :--- | :--- |
| 0000 b to 1111 b | DRs/DRd | DR0 to DR15 |

## (7) DMOV.size src, dest



| Id[1:0] | dest | rs[3:0] | src |  | rd[3:0] | des |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00b | [Rd] | 0000b to 1111b | DRs | DR0 to DR15 | 0000b to 1111b | Rd | R0(SP) to R15 |

## (8) DMOV.size src, dest



| Id[1:0] | src | rs[3:0] | src |  | rd[3:0] | dest |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00b | [Rs] | 0000b to 1111b | Rs | R0(SP) to R15 | 0000b to 1111b | Rd | DR0 to DR15 |
| 01b | dsp:8[Rs] |  |  |  |  |  |  |
| 10b | dsp:16[Rs] |  |  |  |  |  |  |

(9) DMOV.size src, dest


| rd[3:0] | dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | DRHd | DRH0 to DRH15 |

(10) DMOV.size src, dest


| rd[3:0] | dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | DRHd | DRH0 to DRH15 |

(11) DMOV.size src, dest

| b7 |  |  |  |  |  |  | b0 | b7 |  |  |  |  |  |  | b0 |  |  |  |  | b0 | src |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | rd[3:0] | 0 | 0 | 0 | 0 | \#\|MM:32 |


| rd[3:0] | dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | DRLd | DRL0 to DRL15 |

## DMUL

## Code Size

| Syntax | src | src2 | dest | Code Size (Byte) |
| :--- | :--- | :--- | :--- | :--- |
| DMUL src, src2, dest | DRs | DRs2 | DRd | 4 |


| b7 |  |  |  |  |  |  | b0 | b7 |  |  |  |  |  |  | b0 | b7 |  |  |  | b0 |  |  | b0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | rs2[3:0] | 0 | 0 | 1 | 0 | rd[3:0] | rs[3:0] |  |


| rs[3:0]/rs2[3:0]/rd[3:0] | src/src2/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | DRs/DRs2/DRd | DR0 to DR15 |

## DNEG

Code Size

| Syntax | dest | dest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- |
| DNEG | src, dest | DRd | DRd | 4 |



| $\mathrm{rs}[3: 0] / \mathrm{rd}[3: 0]$ | $\mathrm{src} / \mathrm{dest}$ |  |
| :--- | :--- | :--- |
| 0000 b to 1111 b | DRs/DRd | DR0 to DR15 |

## DPOPM

## Code Size

|  |  |  | Operand |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Syntax | Format | Processing Size | dest | dest2 | (Byte) |
| DPOPM.size dest-dest2 | $(1)$ | D | DRd | DRd2 | 3 |
|  | $(2)$ | L | DCRd | DCRd2 | 3 |

(1) DPOPM.size dest-dest2


| rs[3:0] | dest |  | nm[3:0] | num(dest2 - dest) |
| :---: | :---: | :---: | :---: | :---: |
| 0000b to 1111b | DRd | DR0 to DR15 | 0000b to 1111b | $\mathrm{d} 2-\mathrm{d}^{* 1}$ |

Note: 1. d2 - d indicates the number of registers between DRd and DRd2, including DRd and DRd2, minus 1.

## (2) DPOPM.size dest-dest2

| b7 | b0 | b0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | rd[3:0] | nm[3:0] |


| rs[3:0] | dest |  |
| :---: | :---: | :---: |
| 0000b | DCRd | DCR0/DPSW |
| 0001b |  | DCR1/DCMR |
| 0010b |  | DCR2/DECNT |
| 0011b |  | DCR3/DEPC |


| nm[3:0] | num(dest2 - dest) |
| :--- | :--- |
| 0000b to 0011b | d2 $-\mathrm{d}^{* 1}$ |

Note: 1. d2-d indicates the number of registers between DCRd and DCRd2, including DCRd and DCRd2, minus 1.

## DPUSHM

## DPUSHM

## Code Size

|  |  |  | Operand |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Syntax | Format | Processing Size | dest | dest2 | (Byte) |
| DPUSHM.size src-src2 | $(1)$ | D | DRs | DRs2 | 3 |
|  | $(2)$ | L | DCRs | DCRs2 | 3 |

(1) DPUSHM.size src-src2


| rs[3:0] | src |  | nm[3:0] | num(src2 - src) |
| :---: | :---: | :---: | :---: | :---: |
| 0000b to 1111b | DRs | DR0 to DR15 | 0000b to 1111b | s2-s*1 |

Note: 1. s2 - s indicates the number of registers between DRs and DRs2, including DRs and DRs2, minus 1.

## (2) DPUSHM.size src-src2



| rs[3:0] | src |  | nm[3:0] | num(src2 - src) |
| :---: | :---: | :---: | :---: | :---: |
| 0000b | DCRs | DCR0/DPSW | 0000b to 0011b | s2-s*1 |
| 0001b |  | DCR1/DCMR | Note: 1. $\mathrm{s} 2-\mathrm{s}$ indicates the number of registers between DCRs and DCRs2, including DCRs and DCRs2, minus 1. |  |
| 0010b |  | DCR2/DECNT |  |  |
| 0011b |  | DCR3/DEPC |  |  |

## DROUND

## DROUND

## Code Size

| Syntax | src | dest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- |
| DROUND | src, dest | DRd | DRd | 4 |


| b7 |  |  |  |  |  |  | b0 | b7 |  |  |  |  |  |  | b0 |  |  |  |  | b0 |  |  |  |  | b0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | rs[3:0] | 1 | 1 | 0 | 1 | rd[3:0] | 1 | 1 | 0 | 1 |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111 b | DRs/DRd | DR0 to DR15 |

## DSQRT

Code Size

| Syntax | src | dest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- |
| DSQRT | src, dest | DRs | DRd | 4 |



| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000 b to 1111 b | DRs/DRd | DR0 to DR15 |

## DSUB

DSUB
Code Size

| Syntax | src | src2 | dest | Code Size (Byte) |
| :--- | :--- | :--- | :--- | :--- |
| DSUB src, src2, dest | DRs | DRs2 | DRd | 4 |


| b7 |  |  |  |  |  |  | b0 | 7 |  |  |  |  |  |  | b0 |  |  |  |  | b0 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | rs2[3:0] | 0 | 0 | 0 | 1 | rd[3:0] | rs[3:0] |


| rs[3:0]/rs2[3:0]/rd[3:0] | src/src2/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111b | DRs/DRs2/DRd | DR0 to DR15 |

## DTOF

DTOF

## Code Size

| Syntax | src | dest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- |
| DTOF | src, dest | DRs | DRd | 4 |



| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111 b | DRs/DRd | DR0 to DR15 |

## DTOI

Code Size

| Syntax | src | dest | Code Size (Byte) |
| :--- | :--- | :--- | :--- |
| DTOI | src, dest | DRs | DRd |


| b7 |  |  |  |  |  |  | b0 | b7 |  |  |  |  |  |  | b0 |  |  |  |  | b0 |  |  |  |  | b0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | rs[3:0] | 1 | 1 | 0 | 1 | rd[3:0] | 1 | 0 | 0 | 0 |


| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000 b to 1111 b | DRs/DRd | DR0 to DR15 |

## DTOU

DTOU

## Code Size

| Syntax | src | dest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- |
| DTOU | src, dest | DRs | DRd | 4 |



| rs[3:0]/rd[3:0] | src/dest |  |
| :--- | :--- | :--- |
| 0000b to 1111 b | DRs/DRd | DR0 to DR15 |

FTOD

## Code Size

| Syntax | src | dest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- |
| FTOD | src, dest | Rs | DRd | 4 |



| rs[3:0] | src |  | rd[3:0] | dest |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0000b to 1111b | Rs | R0(SP) to R15 | 0000b to 1111b | DRd | DR0 to DR15 |

## ITOD

## Code Size

| Syntax | src | dest | Code Size (Byte) |
| :--- | :--- | :--- | :--- |
| ITOD src, dest | Rs | DRd | 4 |



| rs[3:0] | src |  | rd[3:0] | dest |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0000b to 1111b | Rs | R0(SP) to R15 | 0000b to 1111b | DRd | DR0 to DR15 |

## MVFDC

## MVFDC

## Code Size

| Syntax | src | dest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- |
| MVFDC | src, dest | DCRs | Rd | 4 |



| rs[3:0] | src |  | rd[3:0] | dest |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0000b | DCRs | DCR0/DPSW | 0000b to 1111b | Rd | R0(SP) to R15 |
| 0001b |  | DCR1/DCMR |  |  |  |
| 0010b |  | DCR2/DECNT |  |  |  |
| 0011b |  | DCR3/DEPC |  |  |  |

## MVFDR

## Code Size

|  | ta |  |  |  |  |  |  |  |  | e | ize | (B) |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | FD |  |  |  |  |  |  |  | 3 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| b7 |  |  |  |  |  |  | b0 | b7 |  |  |  |  |  |  | b0 | 7 |  |  |  |  |  | b0 |
| 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |  | 1 | 1 | 0 |  | 1 |

## MVTDC

## MVTDC

## Code Size

| Syntax | src | dest | Code Size (Byte) |
| :--- | :--- | :--- | :--- |
| MVTDC | src, dest | Rs | DCRd |



| rs[3:0] |  |  |
| :--- | :--- | :--- |
| 0000 br | to 1111b | Rs |


| rd[3:0] | dest |  |
| :--- | :--- | :--- |
| 0000b | DCRd | DCR0/DPSW |
|  |  | DCR1/DCMR |
|  |  | DCR2/DECNT |
|  |  | DCR3/DEPC |
| 0010 b |  |  |

## UTOD

Code Size

| Syntax | src | dest | Code Size (Byte) |  |
| :--- | :--- | :--- | :--- | :--- |
| UTOD | src, dest | Rs | DRd | 4 |


| b7 |  |  |  |  |  |  | b0 | b7 |  |  |  |  |  |  | b0 | b7 |  |  |  |  |  |  |  |  | b0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | rs[3:0] | rd[3:0] | 1 | 1 | 0 | 1 |


| rs[3:0] | src | rd[3:0] dest  <br> 0000 b to 1111b DRd DR0 to DR15 <br> 0000 b to 1111b Rs R0(SP) to R15 $\mathbf{l}$ |  |
| :--- | :--- | :--- | :--- | :--- | :--- |

## 5. EXCEPTIONS

### 5.1 Types of Exception

During the execution of a program by the CPU, the occurrence of certain events may necessitate suspending execution of the main flow of the program and starting the execution of another flow. Such events are called exceptions.
Figure 5.1 shows the types of exception.
The occurrence of an exception causes the processor mode to switch to supervisor mode.


Figure 5.1 Types of Exception

### 5.1.1 Undefined Instruction Exception

An undefined instruction exception occurs when execution of an undefined instruction (an instruction not implemented) is detected.

### 5.1.2 Privileged Instruction Exception

A privileged instruction exception occurs when execution of a privileged instruction is detected while operation is in user mode. Privileged instructions can only be executed in supervisor mode.

### 5.1.3 Access Exception

When it detects an error in memory access, the CPU generates an access exception. Detection of memory protection errors for memory protection units generates exceptions of two types: instruction-access exceptions and operand-access exceptions.

### 5.1.4 Address Exceptions

Address exceptions are generated in response to 64-bit operand access to addresses that are not multiples of four.

### 5.1.5 Single-Precision Floating-Point Exceptions

Single-precision floating-point exceptions are generated when any of the five exceptions specified in the IEEE754 standard, namely overflow, underflow, inexact, division-by-zero, or invalid operation, or an attempts to use processing that is not implemented, is detected upon execution of a single-precision floating-point operation instruction. Exception handling by the CPU only proceeds when any among the EX, EU, EZ, EO, or EV bits in the FPSW, which corresponding to the five types of exception, is set to 1 .

### 5.1.6 Reset

A reset through input of the reset signal to the CPU causes the exception handling. This has the highest priority of any exception and is always accepted.

### 5.1.7 Non-Maskable Interrupt

The non-maskable interrupt is generated by input of the non-maskable interrupt signal to the CPU and is only used when the occurrence of a fatal fault has been detected in the system. Never end the exception handling routine for the nonmaskable interrupt with an attempt to return to the program that was being executed at the time of interrupt generation.

### 5.1.8 Interrupts

Interrupts are generated by the input of interrupt signals to the CPU. The interrupt with the highest priority can be selected for handling as a fast interrupt. In the case of the fast interrupt, hardware pre-processing and hardware postprocessing are handled fast. The priority level of the fast interrupt is fifteen (the highest). The exception processing of interrupts is masked when the I bit in PSW is 0 .

### 5.1.9 Unconditional Trap

An unconditional trap is generated when the INT or BRK instruction is executed.

### 5.2 Exception Handling Procedure

For exception handling, part of the processing is handled automatically by hardware and part is handled by a program (the exception handling routine) that has been written by the user. Figure 5.2 shows the handling procedure when an exception other than a reset is accepted.


Figure 5.2 Outline of the Exception Handling Procedure

When an exception is accepted, hardware processing by the CPU is followed by vector table access to acquire the address of the branch destination. A vector address is allocated to each exception. The branch destination address of the exception handling routine for the given exception is written to each vector address.
Hardware pre-processing by the CPU handles saving of the contents of the program counter (PC) and processor status word (PSW). In the case of the fast interrupt, the contents are saved in the backup PC (BPC) and the backup PSW (BPSW), respectively. In the case of other exceptions, the contents are preserved in the stack. General purpose registers and control registers other than the PC and PSW that are to be used within the exception handling routine must be
preserved by user program code at the start of the exception handling routine.
At the end of exception handling routine, after the restoration of registers saved by the user, the RTE instruction is executed to return from the exception handling routine to the original program. For return from the fast interrupt, the RTFI instruction is used instead. In the case of the non-maskable interrupt, end the program or reset the system without returning to the original program.
Hardware post-processing by the CPU handles restoration of the pre-exception contents of the PC and PSW. In the case of the fast interrupt, the contents of the BPC and BPSW are restored to the PC and PSW, respectively. In the case of other exceptions, the contents are restored from the stack to the PC and PSW.
The stack or the save register bank can be used to save and restore the general-purpose and other registers at the start and end of an exception handling routine.
(1) Saving to and restoring from the save register bank is executed by using the SAVE and RSTR instructions if a corresponding product incorporates save register banks.
(2) When a corresponding product does not incorporate save register banks or when a product with save register banks saves or restores a register that is not intended for saving or restoring with the SAVE or RSTR instruction, use the PUSH or POP instruction for saving to and restoring from the stack.
Using the save register bank is usually faster than using the stack, except when the number of registers that require saving and restoring in transitions to and from an exception-handling routine is extremely small.

### 5.3 Acceptance of Exceptions

When an exception occurs, the CPU suspends the execution of the program and processing branches to the start of the exception handling routine.

### 5.3.1 Timing of Acceptance and Saved PC Value

Table 5.1 lists the timing of acceptance and program counter (PC) value to be saved for each type of exception event.
Table 5.1 Timing of Acceptance and Saved PC Value

| Exception |  | Type of Handling | Timing of Acceptance | Value Saved in the BPC/ on the Stack |
| :---: | :---: | :---: | :---: | :---: |
| Undefined instruction exception |  | Instruction canceling type | During instruction execution | PC value of the instruction that generated the exception |
| Privileged instruction exception |  | Instruction canceling type | During instruction execution | PC value of the instruction that generated the exception |
| Access exception |  | Instruction canceling type | During instruction execution | PC value of the instruction that generated the exception |
| Address exception |  | Instruction canceling type | During instruction execution | PC value of the instruction that generated the exception |
| Single-precision floating-point exceptions |  | Instruction canceling type | During instruction execution | PC value of the instruction that generated the exception |
| Reset |  | Program abandonment type | Any machine cycle | None |
| Nonmaskable interrupt | During execution of the RMPA, SCMPU, SMOVB, SMOVF, SMOVU, SSTR, SUNTIL, and SWHILE instructions | Instruction suspending type | During instruction execution | PC value of the instruction being executed |
|  | Other than the above | Instruction completion type | At the next break between instructions | PC value of the next instruction |
| Interrupts | During execution of the RMPA, SCMPU, SMOVB, SMOVF, SMOVU, SSTR, SUNTIL, and SWHILE instructions | Instruction suspending type | During instruction execution | PC value of the instruction being executed |
|  | Other than the above | Instruction completion type | At the next break between instructions | PC value of the next instruction |
| Unconditional trap |  | Instruction completion type | At the next break between instructions | PC value of the next instruction |

### 5.3.2 Vector and Site for Preserving the PC and PSW

The vector for each type of exception and the site for preserving the contents of the program counter (PC) and processor status word (PSW) are listed in Table 5.2.

Table 5.2 Vector and Site for Preserving the PC and PSW

| Exception | Vector | Site for Preserving the PC <br> and PSW |
| :--- | :--- | :--- |
| Undefined instruction exception | Exception vector table | Stack |
| Privileged instruction exception | Exception vector table | Stack |
| Access exception | Exception vector table | Stack |
| Address exception | Exception vector table | Stack |
| Single-precision floating-point exceptions | Exception vector table | Stack |
| Reset | Exception vector table | Nowhere |
| Non-maskable interrupt | Exception vector table | Stack |
| Interrupts | Fast interrupt | FINTV |
| Other than the above | Interrupt vector table | BPC and BPSW |
| Unconditional trap | Interrupt vector table | Stack |

### 5.4 Hardware Processing for Accepting and Returning from Exceptions

This section describes the hardware processing for accepting and returning from an exception other than a reset.
(1) Hardware pre-processing for accepting an exception
(a) Preserving the PSW
(For the fast interrupt)
PSW $\rightarrow$ BPSW
(For other exceptions)
PSW $\rightarrow$ Stack
Note: The FPSW is not saved by the hardware preprocessing. If floating-point operation instructions are to be used within an exception handling routine, save the FPSW on the stack from within the exception handling routine.
(b) Updating of the PM, U, and I bits in the PSW

I: Cleared to 0
U : Cleared to 0
PM: Cleared to 0
(c) Preserving the PC
(For the fast interrupt)
$\mathrm{PC} \rightarrow \mathrm{BPC}$
(For other exceptions)
PC $\rightarrow$ Stack
(d) Set the branch-destination address of the exception handling routine in the PC

Processing is shifted to the exception handling routine by acquiring the vector corresponding to the exception and branching accordingly.
(2) Hardware post-processing for executing RTE and RTFI instructions
(a) Restoring the PSW
(For the fast interrupt)
BPSW $\rightarrow$ PSW
(For other exceptions)
Stack $\rightarrow$ PSW
(b) Restoring the PC
(For the fast interrupt)
$\mathrm{BPC} \rightarrow \mathrm{PC}$
(For other exceptions)
Stack $\rightarrow$ PC
(c) Clearing the LI flag

### 5.5 Hardware Pre-processing

The sequences of hardware pre-processing from reception of each exception request to execution of the associated exception handling routine are explained below.

### 5.5.1 Undefined Instruction Exception

(1) The value of the processor status word (PSW) is saved on the stack (ISP).
(2) The processor mode select bit (PM), the stack pointer select bit (U), and the interrupt enable bit (I) in the PSW are cleared to 0 .
(3) The value of the program counter (PC) is saved on the stack (ISP).
(4) The vector is fetched from the value of EXTB + address 0000005 Ch .
(5) The PC is set to the fetched address and processing branches to the start of the exception handling routine.

### 5.5.2 Privileged Instruction Exception

(1) The value of the processor status word (PSW) is saved on the stack (ISP).
(2) The processor mode select bit (PM), the stack pointer select bit (U), and the interrupt enable bit (I) in the PSW are cleared to 0 .
(3) The value of the program counter (PC) is saved on the stack (ISP).
(4) The vector is fetched from the value of EXTB + address 00000050 h .
(5) The PC is set to the fetched address and processing branches to the start of the exception handling routine.

### 5.5.3 Access Exception

(1) The value of the processor status word (PSW) is saved on the stack (ISP).
(2) The processor mode select bit (PM), the stack pointer select bit (U), and the interrupt enable bit (I) in the PSW are cleared to 0 .
(3) The value of the program counter (PC) is saved on the stack (ISP).
(4) The vector is fetched from the value of EXTB + address 00000054 h .
(5) The PC is set to the fetched address and processing branches to the start of the exception handling routine.

### 5.5.4 Address Exceptions

(1) The value of the processor status word (PSW) is saved on the stack (ISP).
(2) The processor mode select bit (PM), the stack pointer select bit (U), and the interrupt enable bit (I) in the PSW are cleared to 0 .
(3) The value of the program counter (PC) is saved on the stack (ISP).
(4) The vector is fetched from the value of EXTB + address 00000060 h .
(5) The PC is set to the fetched address and processing branches to the start of the exception handling routine.

### 5.5.5 Single-Precision Floating-Point Exceptions

(1) The value of the processor status word (PSW) is saved on the stack (ISP).
(2) The processor mode select bit (PM), the stack pointer select bit (U), and the interrupt enable bit (I) in the PSW are cleared to 0 .
(3) The value of the program counter (PC) is saved on the stack (ISP).
(4) The vector is fetched from the value of EXTB + address 00000064 h .
(5) The PC is set to the fetched address and processing branches to the start of the exception handling routine.

### 5.5.6 Reset

(1) The control registers are initialized.
(2) The address of the processing routine is fetched from the vector address, FFFFFFFCh.
(3) The PC is set to the fetched address.

### 5.5.7 Non-Maskable Interrupt

(1) The value of the processor status word (PSW) is saved on the stack (ISP).
(2) The processor mode select bit (PM), the stack pointer select bit (U), and the interrupt enable bit (I) in the PSW are cleared to 0 .
(3) If the interrupt was generated during the execution of an RMPA, SCMPU, SMOVB, SMOVF, SMOVU, SSTR, SUNTIL, or SWHILE instruction, the value of the program counter (PC) for that instruction is saved on the stack (ISP). For other instructions, the PC value of the next instruction is saved.
(4) The processor interrupt priority level bits (IPL[3:0]) in the PSW are set to Fh.
(5) The vector is fetched from the value of EXTB + address 00000078 h .
(6) The PC is set to the fetched address and processing branches to the start of the exception handling routine.

### 5.5.8 Interrupts

(1) The value of the processor status word (PSW) is saved on the stack (ISP) or, for the fast interrupt, in the backup PSW (BPSW).
(2) The processor mode select bit (PM), the stack pointer select bit (U), and the interrupt enable bit (I) in the PSW are cleared to 0 .
(3) If the interrupt was generated during the execution of an RMPA, SCMPU, SMOVB, SMOVF, SMOVU, SSTR, SUNTIL, or SWHILE instruction, the value of the program counter (PC) for that instruction is saved on the stack (ISP). For other instructions, the PC value of the next instruction is saved. Saving of the PC is in the backup PC (BPC) for fast interrupts and on the stack for other interrupts.
(4) The processor interrupt priority level bits (IPL[3:0]) in the PSW indicate the interrupt priority level of the interrupt.
(5) The vector for an interrupt source other than the fast interrupt is fetched from the interrupt vector table. For the fast interrupt, the address is fetched from the fast interrupt vector register (FINTV).
(6) The PC is set to the fetched address and processing branches to the start of the exception handling routine.

### 5.5.9 Unconditional Trap

(1) The value of the processor status word (PSW) is saved on the stack (ISP).
(2) The processor mode select bit (PM), the stack pointer select bit (U), and the interrupt enable bit (I) in the PSW are cleared to 0 .
(3) The value of the program counter (PC) is saved on the stack (ISP).
(4) For the INT instruction, the value at the vector corresponding to the INT instruction number is fetched from the interrupt vector table.
For the BRK instruction, the value at the vector from the start address is fetched from the interrupt vector table.
(5) The PC is set to the fetched address and processing branches to the start of the exception handling routine.

### 5.6 Return from Exception Handling Routines

Executing the instructions listed in Table 5.3 at the end of the corresponding exception handling routines restores the values of the program counter (PC) and processor status word (PSW) that were saved on the stack or in the backup PC (BPC) or the backup PSW (BPSW) by the hardware preprocessing.

Table 5.3 Return from Exception Handling Routines

| Exception | Instruction for Return |
| :--- | :--- |
| Undefined instruction exception | RTE |
| Privileged instruction exception | RTE |
| Access exception | RTE |
| Address exception | RTE |
| Single-precision floating-point exceptions* | RTE |
| Reset | Return is impossible |
| Non-maskable interrupt | Return is disabled |
| Interrupts $\quad$ Fast interrupt | RTFI |
| Other than the above | RTE |
| Unconditional trap | RTE |

### 5.7 Order of Priority for Exceptions

The order of priority for exceptions is given in Table 5.4. When multiple exceptions are generated at the same time, the exception with the highest priority is accepted first.

## Table 5.4 Order of Priority for Exceptions

| Order of Priority |  | Exception |
| :---: | :---: | :---: |
| High | 1 | Reset |
| 4 | 2 | Non-maskable interrupt |
|  | 3 | Interrupts |
|  | 4 | Instruction access exception |
|  | 5 | Undefined instruction exception |
|  |  | Privileged instruction exception |
|  | 6 | Unconditional trap |
|  | 7 | Address exception |
|  | 8 | Operand access exception |
| Low | 9 | Single-precision floating-point exceptions |

### 5.8 Exception Generated in Coprocessor

This section describes exceptions generated in the coprocessor and handling of them.

### 5.8.1 Double-Precision Floating-Point Exceptions

Double-precision floating-point exceptions are generated when any of the five exceptions specified in the IEEE 754 standard, namely overflow, underflow, inexact, division-by-zero, or invalid operation, or an attempt to use processing that is not implemented, is detected upon execution of a double-precision floating-point operation instruction. When a double-precision floating-point exception has been generated, the exception processing proceeds as the sending of an interrupt request to the interrupt controller without exception handling by the CPU. For the five exceptions, an interrupt request only proceeds when the given bit among the DEX, DEU, DEZ, DEO, or DEV bits in the DPSW is 1 .
For the vector numbers allocated to the interrupt controller, refer to the hardware manuals for the respective products.

## Index

Numerics
0 flush bit of denormalized number (DDN bit) ..... 42
0 flush bit of denormalized number (DN bit) ..... 25

## A

access exception ..... 380
accumulator (ACC) ..... 26
accumulator direct ..... 54
address exception ..... 380
B
backup PC (BPC) ..... 22
backup PSW (BPSW) ..... 22
bitwise operations ..... 32
BPC (backup PC) ..... 22
BPSW (backup PSW) ..... 22

## C

C flag (carry flag) ..... 21
carry flag (C flag) ..... 21
CE flag (unimplemented processing cause flag) ..... 24
CO flag (overflow cause flag) ..... 24
control register direct ..... 53
control registers ..... 18
CU flag (underflow cause flag) ..... 24
CV flag (invalid operation cause flag) ..... 24
CX flag (inexact cause flag) ..... 24
CZ flag (division-by-zero cause flag) ..... 24
D
DCE flag (unimplemented processing cause flag) ..... 41
DCMR (double-precision floating-point comparison result register) ..... 42
DCO flag (overflow cause flag) ..... 41
DCU flag (underflow cause flag) ..... 41
DCV flag (invalid operation cause flag) ..... 41
DCX flag (inexact cause flag) ..... 41
DCZ flag (division-by-zero cause flag) ..... 41
DDN bit (0 flush bit of denormalized number) ..... 42
DECNT (double-precision floating-point exception handling control register) ..... 43
DEO bit (overflow exception enable bit). ..... 42
DEPC (double-precision floating-point exception program counter) ..... 43
DEU bit (underflow exception enable bit) ..... 42
DEV bit (invalid operation exception enable bit) ..... 42
DEX bit (inexact exception enable bit) ..... 42
DEZ bit (division-by-zero exception enable bit) ..... 42
DFO flag (overflow flag) ..... 42
DFS flag (double-precision floating-point error summary flag) ..... 42
DFU flag (underflow flag) ..... 42
DFV flag (invalid operation flag) ..... 42
DFX flag (inexact flag) ..... 42
DFZ flag (division-by-zero flag) ..... 42
division-by-zero cause flag (CZ flag) ..... 24
division-by-zero cause flag (DCZ flag) ..... 41
division-by-zero exception enable bit (DEZ bit) ..... 42
division-by-zero exception enable bit (EZ bit) ..... 25
division-by-zero flag (DFZ flag) ..... 42
division-by-zero flag (FZ flag) ..... 25
DN bit (0 flush bit of denormalized number) ..... 25
double-precision floating-point ..... 47
double-precision floating-point compare instruction result flag (RES flag) ..... 42
double-precision floating-point comparison result register (DCMR) ..... 42
double-precision floating-point control register direct. ..... 55
double-precision floating-point coprocessor ..... 38
double-precision floating-point data register direct ..... 55
double-precision floating-point error summary flag (DFS flag) ..... 42
double-precision floating-point exception handling control register (DECNT) ..... 43
double-precision floating-point exception information preservation mode bit (EHM bit) ..... 43
double-precision floating-point exception information preservation status bit (EHS bit) ..... 43
double-precision floating-point exception program counter (DEPC) ..... 43
double-precision floating-point exceptions ..... 44, 389
double-precision floating-point rounding-mode setting bits (DRM[1:0] bits) ..... 41
double-precision floating-point status word (DPSW) ..... 40
DPSW (double-precision floating-point status word) ..... 40
DRM[1:0] bits (double-precision floating-point rounding-mode setting bits) ..... 41
E
EHM bit (double-precision floating-point exception information preservation mode bit) ..... 43
EHS bit (double-precision floating-point exception information preservation status bit) ..... 43
EO bit (overflow exception enable bit) ..... 25
EU bit (underflow exception enable bit) ..... 25
EV bit (invalid operation exception enable bit) ..... 25
EX bit (inexact exception enable bit) ..... 25
exception vector table ..... 34
exception vector table register (EXTB) ..... 25
EXTB (exception vector table register) ..... 25
EZ bit (division-by-zero exception enable bit) ..... 25
F
fast interrupt vector register (FINTV) ..... 22
FINTV (fast interrupt vector register) ..... 22
FO flag (overflow flag) ..... 25
FPSW (single-precision floating-point status word) ..... 23
FS flag (single-precision floating-point error summary flag) ..... 25
FU flag (underflow flag) ..... 25
FV flag (invalid operation flag) ..... 25
FX flag (inexact flag) ..... 25
FZ flag (division-by-zero flag) ..... 25
G
general-purpose registers (R0 (SP) to R15) ..... 18
I
I bit (interrupt enable bit) ..... 21
immediate ..... 51
indexed register indirect ..... 53
inexact cause flag (CX flag) ..... 24
inexact cause flag (DCX flag) ..... 41
inexact exception enable bit (DEX bit) ..... 42
inexact exception enable bit (EX bit) ..... 25
inexact flag (DFX flag) ..... 42
inexact flag (FX flag) ..... 25
INTB (interrupt table register) ..... 19
integer ..... 31
interrupt enable bit (I bit) ..... 21
interrupt stack pointer (ISP) ..... 19
interrupt table register (INTB) ..... 19
interrupt vector table ..... 35
interrupts ..... 380
invalid operation cause flag (CV flag) ..... 24
invalid operation cause flag (DCV flag) ..... 41
invalid operation exception enable bit (DEV bit) ..... 42
invalid operation exception enable bit (EV bit) ..... 25
invalid operation flag (DFV flag) ..... 42
invalid operation flag (FV flag). ..... 25
IPL[3:0] bits (processor interrupt priority level) ..... 21
ISP (interrupt stack pointer) ..... 19

## N

NaN (Not a Number) ..... 29
non-maskable interrupt ..... 380
0
O flag (overflow flag) ..... 21
order of priority for exceptions ..... 388
overflow cause flag (CO flag) ..... 24
overflow cause flag (DCO flag) ..... 41
overflow exception enable bit (DEO bit) ..... 42
overflow exception enable bit (EO bit) ..... 25
overflow flag (DFO flag) ..... 42
overflow flag (FO flag) ..... 25
overflow flag (O flag) ..... 21
P
PC (program counter) ..... 19
PM bit (processor mode select bit) ..... 21
post-increment register indirect ..... 53
pre-decrement register indirect. ..... 53
privileged instruction ..... 30
privileged instruction exception ..... 380
processor interrupt priority level (IPL[3:0] bits) ..... 21
processor mode ..... 30
processor mode select bit (PM bit) ..... 21
processor status word (PSW) ..... 20
program counter (PC) ..... 19
program counter relative ..... 54
PSW (processor status word) ..... 20
PSW direct ..... 54
QNaN (Quiet NaN ) ..... 29

## R

R0 (SP) to R15 (general-purpose registers) ..... 18
register (n) ..... 68
register bank save function ..... 37
register direct ..... 52
register indirect ..... 52
register relative ..... 52
register num (Rn) ..... 68
RES flag (double-precision floating-point compare instruction result flag) ..... 42
reset ..... 380
RM[1:0] bits (single-precision floating-point rounding-modesetting bits).24
Rounding to the nearest value ..... 24, 41
Rounding towards $-\infty$ ..... 24, 41
Rounding towards $+\infty$ ..... 24, 41
Rounding towards 0 ..... 24, 41

## S

S flag (sign flag) ..... 21
sign flag (S flag) ..... 21
single-precision floating-point ..... 31
single-precision floating-point error summary flag (FS flag) ..... 25
single-precision floating-point exceptions ..... 27, 380
single-precision floating-point rounding-mode setting bits
(RM[1:0] bits) ..... 24
single-precision floating-point status word (FPSW) ..... 23
size extension specifier ..... 70
size specifier. ..... 68
SNaN (Signaling NaN) ..... 29
stack pointer (R0 (SP)) ..... 18
stack pointer select bit (U bit) ..... 21
strings ..... 32
supervisor mode. ..... 30

## U

U bit (stack pointer select bit) ..... 21
unconditional trap ..... 380
undefined instruction exception ..... 380
underflow cause flag (CU flag) ..... 24
underflow cause flag (DCU flag) ..... 41
underflow exception enable bit (DEU bit) ..... 42
underflow exception enable bit (EU bit) ..... 25
underflow flag (DFU flag) ..... 42
underflow flag (FU flag) ..... 25
unimplemented processing cause flag (CE flag) ..... 24
unimplemented processing cause flag (DCE flag) ..... 41
user mode ..... 30
user stack pointer (USP) ..... 19
USP (user stack pointer) ..... 19

## V

vector table ..... 34
Z flag (zero flag) ..... 21
zero flag (Z flag) ..... 21

# REVISION HISTORY RX Family RXv3 Instruction Set Architecture Software 

|  |  | Description |  |
| :--- | :--- | :--- | :--- |
| Rev. | Date | Page | Summary |
| 1.00 | Nov 20, 2018 | - | First edition issued |

RX Family RXv3 Instruction Set Architecture User's Manual: Software

Publication Date: Rev.1.00 Nov 20, 2018

Published by: Renesas Electronics Corporation

## RENESAS

Renesas Electronics Corporation
Refer to "http://www.renesas.com/" for the latest and detailed information
Renesas Electronics Corporation
TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan
Renesas Electronics America Inc.
1001 Murphy Ranch Road, Milpitas, CA 95035, U.S.A
Tel: +1-408-432-8888, Fax: +1-408-434-5351
Renesas Electronics Canada Limited
9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3
Tel: +1-905-237-2004
Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-651-700
Renesas Electronics Europe GmbH
Arcadiastrasse 10, 40472 Düsseldorf, Germany
Tel: +49-211-6503-0, Fax: +49-211-6503-1327
Renesas Electronics (China) Co., Ltd.
Room 1709 Quantum Plaza, No. 27 ZhichunLu, Haidian District, Beijing, 100191 P. R. China
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679
Renesas Electronics (Shanghai) Co., Ltd.
Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, 200333 P. R. China
Tel: +86-21-2226-0888, Fax: +86-21-2226-0999
Renesas Electronics Hong Kong Limited
Kind Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2265-6688, Fax: +852 2886-9022
Renesas Electronics Taiwan Co., Ltd.
13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan
Tel: +886-2-8175-9600, Fax: +886 2-8175-9670
Renesas Electronics Singapore Pte. Ltd.
80 Bendemeer Road, Unit \#06-02 Hyflux Innovation Centre, Singapore 339949
Tel: +65-6213-0200, Fax. 65-6213-0300
Renesas Electronics Malaysia Sdn. Bhd.
Unit 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, JIn Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510
Renesas Electronics India Pvt. Ltd.
No.777C, 100 Feet Road, HAL 2nd Stage, Indiranagar, Bangalore 560 038, India
Tel: +91-80-67208700, Fax: +91-80-67208777
Tel: +91-80-67208700, Fax: +91-80-67208777
Renesas Electronics Korea Co., Ltd.
17F, KAMCO Yangjae Tower, 262, Gangnam-daero, Gangnam-gu, Seoul, 06265 Korea
Tel: $+82-2-558-3737$, Fax: +82-2-558-5338

# RX Family RXv3 Instruction Set Architecture 


[^0]:    All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by Renesas Electronics Corp. without notice. Please review the latest information published by Renesas Electronics Corp. through various means, including the Renesas Electronics Corp. website (http://www.renesas.com).

[^1]:    Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to $510(255 \times 2)$ can be specified when the size extension specifier is.$W$ or .UW, or values from 0 to $1020(255 \times 4)$ when the specifier is .L. With dsp:16, values from 0 to $131070(65535 \times 2)$ can be specified when the size extension specifier is.$W$ or.$U W$, or values from 0 to $262140(65535 \times 4)$ when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.

[^2]:    INT \#0

[^3]:    Note: * For the RX Family assembler manufactured by Renesas Electronics Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is. L ) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to $510(255 \times 2)$ can be specified when the size extension specifier is.$W$ or. UW , or values from 0 to $1020(255 \times 4)$ when the specifier is. L . With dsp:16, values from 0 to $131070(65535 \times 2)$ can be specified when the size extension specifier is.$W$ or.$U W$, or values from 0 to $262140(65535 \times 4)$ when the specifier .L. The value divided by 2 or 4 will be stored in the instruction code.

