### Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1<sup>st</sup>, 2010

Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

To all our customers

### Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp.

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note : Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices. 

Renesas Technology Corp. Customer Support Dept. April 1, 2003





# 16

# 7700 Family

## Software Manual **MITSUBISHI 16-BIT SINGLE-CHIP MICROCOMPUTER / 7700 SERIES**



Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

#### Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.
- Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts or circuit application examples contained in these materials.
- All information contained in these materials, including product data, diagrams and charts, represent information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.
- Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of JAPAN and/or the country of destination is prohibited.
- Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.

### Preface

This manual has been prepared to enable the users of the 7700 Family CMOS 16-bit microcomputers to better understand the instruction set and the features so that they can utilize the capabilities of the microcomputers to the fullest. This manual presents detailed descriptions of the instructions and addressing modes available for the 7700 Family microcomputers. For the hardware descriptions of the 7700 Family microcomputers and descriptions of various development support tools (e.g., assembler, debugger, and so on.), please refer to the user's manuals and operating guidebooks for the respective hardware and software products.

## **Table of contents**

CHAPTER 1. DESCRIPTION
1.1 Description1-2
CHAPTER 2. CENTRAL PROCESSING UNIT (CPU)
2.1 Central Processing Unit (CPU)2-2
CHAPTER 3. ADDRESSING MODES
3.1 Addressing Modes
3.2 Explanation of addressing mode
CHAPTER 4. INSTRUCTIONS
4.1 Instruction set
4.2 Description of instructions
4.3 Notes for programming4-129
CHAPTER 5. INSTRUCTION EXECUTION SEQUENCE

5.1 Change of the CPU basic clock $\phi$ CPU	. 5-2
5.2 Instruction execution sequence	5-3

#### CHAPTER 6. CPU INSTRUCTION EXECUTION SEQUENCE FOR EACH ADDRESSING MODE

#### 

APPENDIX.1 Machine Instructions	
<b>APPENDIX.2 Hexadecimal Instruction Code</b>	Table 7-18



## **DESCRIPTION**

#### **1.1 DESCRIPTION**

#### **1.1 Description**

The 7700 Family software offer the following features.

#### 1.1.1 7700 Series, 7770 Series, and 7790 Series software features

- m and x flags are used to select between word and byte operation enabling most instructions to be implemented with 1-byte operation code (reduces application ROM size)
- Powerful addressing modes, and fast and compact instruction set
- Direct page mapping function and memory oriented software system by direct paging
- The usual 64K bytes program memory boundary can be ignored for the practical purposes, and programs can be written to utilize the full 16M bytes of memory space
- For data memory linear as well as bank memory accessing are supported
- Bit manipulation instructions and bit test and branch instructions can be used for memory and I/O accessing of the entire 16M bytes space
- Block transfer instruction capable of handling blocks of up to 64K bytes each
- Decimal arithmetic instruction execution requiring no software compensation

#### 1.1.2 7750 Series software features

The 7750 Series software is based on the Mitsubishi original 16-bit microcomputer 7700 Series and provides enhanced signed operation instructions. The signed operation enhancement is realized by additional instructions, instruction code and execution cycle of 7750 Series are completely compatible with those of conventional 7700 Series instructions.

In addition to the 7700 Series, 7770 Series, and 7790 Series software features, the 7750 Series software offer the following features.

- Upward compatibility for the 7700 Series
- Signed operation enhancements through signed divide/multiply, arithmetic shift right, and sign/zero extension instruction support

In this manual, 7700 Series software is described unless otherwise noted.

## CHAPTER 2 CENTRAL PROCESSING UNIT (CPU)

houi

Central processing unit (CPU)

#### 2.1 Central processing unit (CPU)

#### 2.1 Central processing unit (CPU)

The CPU of 7700 Series has the ten registers as shown in Figure 2.1.1. Each of these registers is described below.

#### 2.1.1 Accumulator (Acc)

Accumulators A and B are available and each can be used as 8-bit or 16-bit register as necessary.

#### (1) Accumulator A (A)

Accumulator A is the main register of the microcomputer. Data operations such as calculations, data transfer, and input/output are executed mainly through accumulator A. It consists of 16 bits, and the low-order 8 bits can be also used separately. The data length flag (m) determines whether the register is used as a 16-bit register or as an 8-bit register. It is used as a 16-bit register when the flag m is "0", and as an 8-bit register when the flag m is "1". The flag m is a part of the processor status register (PS) which is described later. When an 8-bit register is selected, the low-order 8 bits of the accumulator A are used and the contents of the high-order 8 bits are unchanged.

#### (2) Accumulator B (B)

Accumulator B is a 16-bit register with the same function as accumulator A. The instructions of 7700 Series can use accumulator B instead of accumulator A, but the use of accumulator B requires more instruction bytes and execution cycles than accumulator A. Accumulator B is also controlled by the data length flag m just as in accumulator A.

#### 2.1.2 Index register X (X)

Index register X consists of 16 bits and the low-order 8 bits can be also used separately. The index register length flag (x) determines whether the register is used as a 16-bit register or as an 8-bit register. It is used as a 16-bit register when the flag x is "0" and as an 8-bit register when the flag x is "1". The flag x is a part of the processor status register (PS) which is described later. When an 8-bit register is selected, the low-order 8 bits of the index register X are used and the contents of the high-order 8 bits are unchanged. In addressing mode in which the index register X is used as the index register, the contents of this register is added to obtain the real address.

When executing the block transfer instruction **MVP** or **MVN**, the contents of the index register X indicate the low-order 16 bits of the source data address. The third byte of the **MVP** or **MVN** instruction is the high-order 8 bits of the source data address.

#### 2.1.3 Index register Y (Y)

Index register Y is a 16-bit register with the same function as index register X. Just as in index register X, the index register length flag (x) determines whether this register is used as a 16-bit register or as an 8-bit register.

When executing the block transfer instruction **MVP** or **MVN**, the contents of the index register Y indicate the low-order 16 bits of the destination data address. The second byte of the **MVP** or **MVN** instruction is the high-order 8 bits of the destination data address.

2.1 Central processing unit (CPU)



Fig. 2.1.1 CPU registers structure

## CENTRAL PROCESSING UNIT (CPU) NOUNCED

#### 2.1 Central processing unit (CPU)

#### 2.1.4 Stack pointer (S)

Stack pointer S is a 16-bit register. It is used for a subroutine call or an interrupt. It is also used for addressing modes using the stack. The contents of the stack pointer S indicate the address (stack area) for storing registers during subroutine calls and interrupts.

When an interrupt request is accepted, the contents of the program bank register PG is stored at the address indicated by the contents of the stack pointer S, and the contents of the stack pointer S are decremented by 1. Then the contents of the program counter PC and the processor status register PS (PCH, PCL, PSH, PSL) are stored. The contents of the stack pointer S after accepting an interrupt request are equal to the contents of the stack pointer S before the accepting of the interrupt request decremented by 5.

Figure 2.1.2 shows the stored registers before an interrupt routine.

When returning to the original routine after processing the interrupt routine by executing the **RTI** instruction, the registers stored in the stack area are restored to the original registers in the reverse sequence and the contents of the stack pointer are returned to the numerical value before the accepting of interrupt request. The same operation is performed during a subroutine call, but the contents of the processor status register PS are not automatically stored. (The contents of the program bank register PG may not be stored. It depends on the addressing mode.)

The user is responsible for storing registers other than those described above with a program during interrupts or subroutine calls.

Additionally, the stack pointer S must be initialized at the beginning of the program because its contents are undefined at reset. The stack area changes when subroutines are nested or when multiple interrupt requests are accepted. Therefore, make sure necessary data in the internal RAM are not destroyed when nesting subroutines.



Fig. 2.1.2 Stored registers before an interrupt routine

2.1 Central processing unit (CPU)

#### 2.1.5 Program counter (PC)

Program counter PC is a 16-bit counter that indicates the low-order 16 bits of the next program memory address (24 bits) to be executed. The contents of the high-order program counter (PCH) become "FF16", and the low-order program counter (PCL) become "FE16" at reset. The contents of the program counter PC become the contents of the reset vector address (addresses FFFE16, FFFF16) after removing reset status. Figure 2.1.3 shows the program counter PC and the program bank register PG.



#### Fig. 2.1.3 Program counter PC and program bank register PG

#### 2.1.6 Program bank register (PG)

Program bank register PG is an 8-bit register that indicates the high-order 8 bits (referred to as bank) of the next program memory address (24 bits) to be executed.

When a carry occurs after adding the contents of the program counter PC and other factors, the contents of the program bank register PG are automatically incremented by 1. When a borrow occurs after subtracting the contents of the program counter PC, the contents of the program bank register PG are automatically decremented by 1. Accordingly, there is no need to consider bank boundaries, usually. This register is cleared to "0016" at reset.

In single-chip mode, keep the program bank register PG "0016" because the access within bank 016 is only allowed. Be sure that prevent the program bank register PG from being set to a value other than "0016" by executing the instructions of branch and so on.

This register is cleared to "0016" at reset

#### 2.1 Central processing unit (CPU)

#### 2.1.7 Data bank register (DT)

Data bank register DT is an 8-bit register. With some addressing modes using the data bank register DT, the contents of this register are used as the high-order 8 bits (bank) of a 24-bit address.

Use the LDT instruction to set the value in this register.

Set the only "0016" in single-chip mode because the access within bank 016 is only allowed. This register is cleared to "0016" at reset.

#### 2.1.8 Direct page register (DPR)

Direct page register DPR is a 16-bit register. The contents of this register indicate the direct page area which is allocated in bank 016 or in the area across banks 016 and 116. This area can be accessed with 2 bytes\* by using the direct page addressing mode.

The contents of the DPR are the base address (the lowest address) of the direct page area which extends to 256 bytes above this address. The DPR can contain a value from 000016 to FFFF16. However, set a value from 000016 to FF0016 in single-chip mode because the access within bank 016 is only allowed.

If it contains a value equal to or more than "FF0116", the direct page area spans the area across banks 016 and 116. If the low-order 8 bits of the DPR is "0016", the number of cycles required to generate an address is smaller by 1 cycle than the number if its contents are not "0016". Accordingly, the low-order 8 bits of the DPR should usually be set to "0016".

This register is cleared to "000016" at reset. Figure 2.1.4 shows a setting example of the direct page with the direct page register (DPR).

With 3 bytes for DIV and MPY instructions, and 1 byte is added for all instructions when using accumulator B.



Fig. 2.1.4 Setting example of direct page with direct page register (DPR)

2.1 Central processing unit (CPU)

#### 2.1.9 Processor status register (PS)

Processor status register is an 11-bit register. It consists of the flags to indicate the result of operation and the processor interrupt priority level. The flags C, Z, V, and N are tested by branch instructions. Figure 2.1.5 shows the structure of the processor status register.

The details of the processor status register flags are described below.



#### Fig. 2.1.5 Processor status register structure

#### (1) Carry flag (C)

The carry flag is assigned to bit 0 of the processor status register. It contains the carry or borrow bit from the arithmetic and logic unit (ALU) after an arithmetic operation. This flag is also affected by shift and rotate instructions. This flag can be set with the **SEC** or **SEP** instruction and cleared with the **CLC** or **CLP** instruction.

#### (2) Zero flag (Z)

The zero flag is assigned to bit 1 of the processor status register. It is set to "1" when the result of an arithmetic operation or data transfer is zero, and cleared to "0" when otherwise. This flag can be set with the **SEP** instruction and cleared with the **CLP** instruction.

Note: This flag has no meaning in decimal mode addition (the ADC instruction).

#### (3) Interrupt disable flag (I)

The interrupt disable flag is assigned to bit 2 of the processor status register. It disables all maskable interrupts (interrupts other than watchdog timer, the **BRK** instruction, and zero division). Interrupts are disabled when this flag is "1". When an interrupt request is accepted, this flag is automatically set to "1" to avoid multiple interrupts. This flag can be set with the **SEI** or **SEP** instruction and cleared with the **CLI** or **CLP** instruction. This flag is set to "1" at reset.

#### (4) Decimal mode flag (D)

The decimal mode flag is assigned to bit 3 of the processor status register. It determines whether addition and subtraction are performed in binary or decimal. Binary arithmetic is performed when this flag is "0". When it is "1", decimal arithmetic is performed with each word treated as two or four digits decimal (determined by the data length flag m). Decimal adjust is performed automatically. Decimal operation is possible only with the **ADC** and **SBC** instructions. This flag can be set with the **SEP** instruction and cleared with the **CLP** instruction. This flag is cleared to "0" at reset.

#### (5) Index register length flag (x)

The index register length flag is assigned to bit 4 of the processor status register. It determines whether the index register X and index register Y are used as a 16-bit register or an 8-bit register. The register is used as a 16-bit register when this flag x is "0", and as an 8-bit register when it is "1". This flag can be set with the **SEP** instruction and cleared with the **CLP** instruction. This flag is cleared to "0" at reset.

\* When transferring between different bit lengths, the data is transferred with the length of the destination register, but except for the **TXA**, **TYA**, **TXB**, and **TYB** instructions.

#### 2.1 Central processing unit (CPU)

#### (6) Data length flag (m)

The data length flag is assigned to bit 5 of the processor status register. It determines whether to treat data as a 16-bit unit or as an 8-bit unit. A data is treated as a 16-bit unit when this flag m is "0", and as an 8-bit unit when it is "1".

This flag can be set with the SEM or SEP instruction and cleared with the CLM or CLP instruction. This flag is cleared to "0" at reset.

\* When transferring between different bit lengths, the data is transferred with the length of the destination register, but except for the TXA, TYA, TXB, and TYB instructions.

#### (7) Overflow flag (V)

The overflow flag is assigned to bit 6 of the processor status register. It is used when adding or subtracting a word as signed binary. In case the data length flag m is "0", the overflow flag is set to "1" when the result of addition or subtraction is outside the range between -32768 and +32767, and cleared to "0" in all other cases. In case the data length flag m is "1", the overflow flag is set to "1" when the result of addition or subtraction is outside the range between -128 and +127, and cleared to "0" in all other cases. The overflow flag can be set with the SEP instruction and cleared with the CLV or CLP instructions.

Note : This flag has no meaning in decimal mode.

#### (8) Negative flag (N)

The negative flag is assigned to bit 7 of the processor status register. It is set to "1" when the result of arithmetic operation or data transfer is negative (data bit 15 is "1" when the data length flag m is "0", or data bit 7 is "1" when the data length flag m is "1"). It is cleared to "0" in all other cases. This flag can be set with the SEP instruction and cleared with the CLP instruction. Note : This flag has no meaning in decimal mode.

#### (9) Processor interrupt priority level (IPL)

The processor interrupt priority level (IPL) is assigned to bits 8, 9, and 10 of the processor status register. These three bits determine the priority level of processor interrupts from level 0 to level 7. The interrupt is enabled when the interrupt priority level of a required interrupt (set with the interrupt control register) is higher than IPL\_When an interrupt request is accepted, the IPL is stored in the stack and IPL is replaced by the interrupt priority level of the accepted interrupt request. This simplifies control of multiple interrupts.

There are no instructions to directly set or clear the IPL. It can be changed by placing the new IPL on the stack and updating the processor status register with the PUL or PLP instruction. The contents of the IPL are cleared to "0002" at reset.

# CHAPTER 3 **ADDRESSING MODES**

- 3.1 Addressing modes
- 3.2 Explanation of addressing modes

#### 3.1 Addressing Modes, 3.2 Explanation of Addressing Modes

#### 3.1 Addressing Modes

When executing an instruction, the address of the memory location from which the data required for arithmetic operation is to be retrieved or to which the result of arithmetic operation is to be stored must be specified in advance. Address specification is also necessary when the control is to jump to a certain memory address during program execution. Addressing refers to the method of specifying the memory address.

The 7700 Series microcomputers support 28 different addressing modes, offering extremely versatile and powerful memory accessing capability.

#### 3.2 Explanation of Addressing Modes

Each of the 28 addressing modes is explained on the pages indicated below:

Implied addressing mode
Immediate addressing mode
Accumulator addressing mode
Direct addressing mode
Direct bit addressing mode
Direct indexed X addressing mode
Direct indexed Y addressing mode 3-14
Direct indirect addressing mode 3-15
Direct indexed X indirect addressing mode
Direct indirect indexed Y addressing mode
Direct indirect long addressing mode
Direct indirect long indexed Y addressing mode 3-25
Absolute addressing mode 3-28
Absolute bit addressing mode
Absolute indexed X addressing mode 3-33
Absolute indexed Y addressing mode 3-36
Absolute long addressing mode 3-39
Absolute long indexed X addressing mode 3-41
Absolute indirect addressing mode 3-43
Absolute indirect long addressing mode 3-44
Absolute indexed X indirect addressing mode 3-45
Stack addressing mode 3-46
Relative addressing mode 3-49
Direct bit relative addressing mode 3-50
Absolute bit relative addressing mode 3-52
Stack pointer relative addressing mode 3-54
Stack pointer relative indirect indexed Y addressing mode
Block transfer addressing mode 3-58

Note. On the pages below, the instructions with the mark " \* " can be used in the 7750 Series only.

## Implied



Function : The single-instruction inherently address an internal register.

Instruction :	BRK,	CLC,	CLI,	CLM,	CLV,	DEX,	DEY,	INX,	INY,	NOP,	RTI,	RTL,
	RTS,	SEC,	SEI,	SEM,	STP,	TAD,	TAS,	TAX,	TAY,	TBD,	TBS,	TBX,
	TBY,	TDA,	TDB,	TSA,	TSB,	TSX,	TXA,	TXB,	TXS,	TXY,	TYA,	TYB,
	TYX,	WIT,	XAB									



## Immediate

Mode : Immediate addressing mode

**Function** : A portion of the instruction is the actual data. Such instruction code may cross over the bank boundary.

Instruction : ADC, AND, CLP, CMP, CPX. CPY. DIV, DIVS\*, EOR, LDA, LDT, LDX, LDY, MPY, MPYS\*, ORA, RLA, SBC, SEP



## Immediate



## Accumulator



Mode : Direct addressing mode

**Function** : The contents of the bank 016 memory location specified by the result of adding the second byte of the instruction to the contents of the direct page register become the actual data. If, however, addition of the instruction's second byte to the direct page register's contents result in a value that exceeds the bank 016 range, the specified location will be in bank 116.

Instruction :	ADC,	AND,	ASL,	ASR*,	CMP,	CPX,	CPY,	DEC,	DIV,	DIVS*,	EOR,	INC,
	LDA,	LDM,	LDX,	LDY,	LSR,	MPY,	MPYS*	,ORA,	ROL,	ROR,	SBC,	STA,
	STX,	STY										





## **Direct Bit**

Mode : Direct bit addressing mode

**Function** : Specifies the bank 016 memory location by the value obtained by adding the instruction's second byte to the direct page register's contents, and specifies the positions of multiple bits in the memory location by the bit pattern in the third and fourth bytes of the instruction (third byte only when the m flag is set to 1). If, however, addition of the instruction's second byte to the direct page register's contents result in a value that exceeds the bank 016 range, the specified location will be in bank 116.

Instruction : CLB, SEB



FFFF<sub>16</sub>

## **Direct Bit**

ex. : Mnemonic CLB #5AA5H, 04H (m=0)

1416 0416 A516 5A16

(Before the instruction execution)

Machine Code



Mode : Direct indexed X addressing mode

**Function** : The contents of the bank 016 memory location specified by the result of adding the second byte of the instruction, the contents of the direct page register and the contents of the index register X become the actual data. If, however, addition of the instruction's second byte, the direct page register's contents and the index register X's contents results in a value that exceeds the bank 016 or bank 116 range, the specified location will be in bank 116 or bank 216.

Instruction :	ADC,	AND,	ASL,	ASR*,	CMP,	DEC,	DIV,	DIVS*,	EOR,	INC,	LDA,	LDM,
	LDY,	LSR,	MPY,	MPYS*	, ORA,	ROL,	ROR,	SBC,	STA,	STY		







Mode : Direct indexed Y addressing mode

**Function** : The contents of the bank 016 memory location specified by the result of adding the second byte of the instruction, the contents of the direct page register and the contents of the index register Y become the actual data. If, however, addition of the instruction's second byte, the direct page register's contents and the index register Y's contents results in a value that exceeds the bank 016 or bank 116 range, the specified location will be in bank 116 or bank 216.

Instruction : LDX, STX



Mode : Direct indirect addressing mode

**Function** : The value obtained by adding the instruction's second byte to the contents of the direct page register specifies 2 adjacent bytes in memory bank 016, and the contents of these bytes in memory bank DT (DT is contents of data bank register) become the actual data. If, however, the value obtained by adding the instruction's second byte and the direct page register's contents exceeds the bank 016 range, the specified location will be in bank 116.

Instruction :	ADC,	AND,	CMP,	DIV,	DIVS*, E	EOR,	LDA,	MPY,	MPYS*,ORA,	SBC,	STA
---------------	------	------	------	------	----------	------	------	------	------------	------	-----





## **Direct Indexed X Indirect**

Mode : Direct indexed X indirect addressing mode

**Function** : The value obtained by adding the instruction's second byte, the contents of the direct page register and the contents of the index register X specifies 2 adjacent bytes in memory bank 016, and the contents of these bytes in memory bank 016, and the contents of these bytes in memory bank DT (DT is contents of data bank register) become the actual data. If, however, the value obtained by adding the instruction's second byte, the direct page register's contents and the index register X's contents exceeds the bank 016 or bank 116 range, the specified location will be in bank 116 or bank 216.

Instruction :	ADC,	AND,	CMP,	DIV,	DIVS*, EOR,	LDA,	MPY,	MPYS*,ORA,	SBC,	STA
---------------	------	------	------	------	-------------	------	------	------------	------	-----



## **Direct Indexed X Indirect**




## **Direct Indirect Indexed Y**

Mode : Direct indirect indexed Y addressing mode

Function : The value obtained by adding the instruction's second byte and the contents of the direct page register specifies 2 adjacent bytes in memory bank 016. The value obtained by adding the contents of these bytes and the contents of the index register Y specifies address of the actual data in memory bank DT (DT is contents of data bank register). If, however, the value obtained by adding the contents of the instruction's second byte and the direct page register exceeds the bank 016 range, the specified location will be in bank 116. Also, if addition of the contents of memory and index register Y generate a carry, the bank number will be 1 larger than the contents of the data bank register.

Instruction :	ADC,	AND,	CMP,	DIV,	DIVS*, EOR,	LDA,	MPY,	MPYS*,ORA,	SBC,	STA
---------------	------	------	------	------	-------------	------	------	------------	------	-----



## **Direct Indirect Indexed Y**



## **Direct Indirect Indexed Y**



Mode : Direct indirect long addressing mode

**Function** : The value obtained by adding the instruction's second byte and the contents of the direct page register specifies 3 adjacent bytes in memory bank 016, and the contents of these bytes specify the address of the memory location that contains the actual data. If, however, the value obtained by adding the contents of the instruction's second byte and the direct page register exceeds the bank 016 range, the specified location will be in bank 116. The 3 adjacent bytes memory location may be spread over two different banks.

Instruction :	ADC,	AND,	CMP,	DIV,	DIVS*, EOR,	LDA,	MPY,	MPYS*,ORA,	SBC,	STA
---------------	------	------	------	------	-------------	------	------	------------	------	-----





## **Direct Indirect Long Indexed Y**

Mode : Direct indirect long indexed Y addressing mode

**Function** : The value obtained by adding the instruction's second byte and the contents of the direct page register specifies 3 adjacent bytes in memory bank 016, and the value obtained by adding the contents of these bytes and the contents of the index register Y specifies the address of the memory location where the actual data is stored. If, however, the value obtained by adding the contents of the instruction's second byte and the direct page register exceeds the bank 016 range, the specified location will be in bank 116. The 3 adjacent bytes memory location may be spread over two different banks.

Instruction : ADC, AND, CMP, DIV, DIVS*, EOR, LDA, MPY, MPYS*, ORA, SBC, STA	Instruction :	ADC,	AND,	CMP,	DIV,	DIVS*,	EOR,	LDA,	MPY,	MPYS*,ORA,	SBC,	STA
--	---------------	------	------	------	------	--------	------	------	------	------------	------	-----



### **Direct Indirect Long Indexed Y**



7700 FAMILY SOFTWARE MANUAL



# Absolute

Mode : Absolute addressing mode

- **Function** : The contents of the memory locations specified by the instruction's second and third bytes and the contents of the data bank register are the actual data. Note that, in the cases of the JMP and JSR instructions, the instructions' second and third byte contents are transferred to the program counter.
- Instruction : ADC, AND, ASL, ASR\*, CMP, CPX, CPY, DEC, DIV, DIVS\*, EOR, INC, JSR. MPYS\*, ORA, JMP. LDA, LDM, LDX, LDY, LSR. MPY, ROL. ROR. SBC, STA, STX, STY





ex. : Mnemonic JMP 0AC14H





# **Absolute Bit**

Mode : Absolute bit addressing mode

**Function** : The contents of the instruction's second and third bytes and the contents of the data bank register specify the memory locations, and data for multiple bit positions in the memory locations are specified by a bit pattern specified in the instruction's fourth and fifth bytes (the fourth byte only if the m flag is set to 1).

Instruction : CLB, SEB





- Mode : Absolute indexed X addressing mode
- **Function** : The contents of the memory locations specified by a value resulting from addition of a 16-bit numeric value expressed by the instruction's second and third bytes with the contents of the index register X and the contents of the data bank register are the actual data. If, however, addition of the numeric value expressed by the instruction's second and third bytes with the contents of the index register X generates a carry, the bank number will be 1 larger than the contents of the data bank register.
- Instruction : ADC, AND, ASL, ASR\*, CMP, DEC, DIV, DIVS\*, EOR, INC, LDA, LDM, LDY, LSR, MPY, MPYS\*, ORA, ROL, ROR, SBC, STA







# **Absolute Indexed Y**

Mode : Absolute indexed Y addressing mode

- **Function** : The contents of the memory locations specified by a value resulting from addition of a 16-bit numeric value expressed by the instruction's second and third bytes with the contents of the index register Y and the contents of the data bank register are the actual data. If, however, addition of the numeric value expressed by the instruction's second and third bytes with the contents of the index register Y generates a carry, the bank number will be 1 larger than the contents of the data bank register.
- Instruction : ADC, AND, CMP, DIV, DIVS\*, EOR, LDA, LDX, MPY, MPYS\*, ORA, SBC, STA







## **Absolute Long**

Mode : Absolute long addressing mode

- **Function** : The contents of the memory locations specified by the instruction's second, third and fourth bytes become the actual data. Note that, in the cases of the JMP and JSR instructions, the instructions' second and third byte contents are transferred to the program counter and the fourth byte contents are transferred to the program bank register.
- Instruction : ADC, AND, CMP, DIV, DIVS\*, EOR, JMP, JSR, LDA, MPY, MPYS\*, ORA, SBC, STA



ex. : Mnemonic JMPL 123456H Machine Code 5C16 5616 3416 1216



## **Absolute Long Indexed X**

- Mode : Absolute long indexed X addressing mode
- **Function** : The contents of the memory location specified by adding the numeric value expressed by the instruction's second, third and fourth bytes with the contents of the index register X are the actual data.
- Instruction: ADC, AND, CMP, DIV, DIVS\*, EOR, LDA, MPY, MPYS\*, ORA, SBC, STA





# **Absolute Indirect**

- Mode : Absolute indirect addressing mode
- **Function** : The instruction's second and third bytes specify 2 adjacent bytes in memory, and the contents of these bytes specify the address within the same program bank to which a jump is to be made.
- Instruction : JMP



(Note) The branch destination bank must be considered carefully when a JMP instruction is located near a bank boundary.  $\rightarrow$ Refer the description of a JMP instruction (Page 4-50).

# **Absolute Indirect Long**

- Mode : Absolute indirect long addressing mode
- **Function** : The instruction's second and third bytes specify 3 adjacent bytes in memory, and the contents of these bytes specify the address to which a jump is to be made.
- Instruction : JMP



(Note) The branch destination bank must be considered carefully when a JMP instruction is located near a bank boundary.  $\rightarrow$ Refer the description of a JMP instruction (Page 4-50).

# **Absolute Indexed X Indirect**

- Mode : Absolute indexed X indirect addressing mode
- **Function** : The value obtained by adding the instruction's second and third bytes and the contents of the index register X specifies 2 adjacent bytes in memory, and the contents of these bytes specify the address to which a jump is to be made.
- Instruction: JMP, JSR



Mode : Stack addressing mode

**Function** : Register contents are saved to or restored from the memory location specified by the stack pointer. The stack pointer is set in bank-0.

Instruction :	PEA,	PEI,	PER,	PHA,	PHB,	PHD,	PHG,	PHP,	PHT,	PHX,	PHY,	PLA,
	PLB,	PLD,	PLP,	PLT,	PLX,	PLY,	PSH,	PUL				







Mode : Relative addressing mode

Function : Branching occurs to the address specified by the value resulting from addition of the contents of the program counter and the instruction's second byte. In the case of a long branch by the BRA instruction, a 15-bit signed numeric value formed by the contents of the instruction's second and third bytes is added to the program counter contents. If the addition generates a carry or borrow, 1 is added to or subtracted from the program bank register.



#### Mode : Direct bit relative addressing mode

**Function** : Specifies the bank 016 memory location by the value obtained by adding the instruction's second byte to the direct page register's contents, and specifies the positions of multiple bits in the memory location by the bit pattern in the third and fourth bytes (the third byte only if the m flag is set to 1). Then, if the specified bits all satisfy the branching conditions, the instruction's fifth byte (or the fourth byte if the m flag is set to 1) is added to the program counter as a signed value, generating the branching destination address. If, however, addition of the instruction's second byte to the direct page register's contents result in a value that exceeds the bank 016 range, the specified location will be in bank 116.

#### Instruction : BBC, BBS





# **Absolute Bit Relative**

- Mode : Absolute bit relative addressing mode
- **Function** : The instruction's second and third bytes and the contents of the data bank register specify the memory location, and data for the memory location's multiple bits is specified by a bit pattern in the instruction's fourth and fifth bytes (the fourth byte only if the m flag is set to 1). Then, if the specified bits all satisfy the branching conditions, the instruction's sixth byte (or the fifth byte if the m flag is set to 1) is added to the program counter as a signed value, generating the branching destination address.

Instruction: BBC, BBS



#### **Absolute Bit Relative**



#### **Stack Pointer Relative**

- Mode : Stack pointer relative addressing mode
- **Function** : The contents of a bank-0 memory location specified by the value resulting from addition of the instruction's second byte and the contents of the stack pointer become the actual data. If, however, the value obtained by adding the contents of the instruction's second byte and the stack pointer's contents exceeds the bank-0 range, the specified location will be in bank-1.

Instruction: ADC, AND, CMP, DIV, DIVS\*, EOR, LDA, MPY, MPYS\*, ORA, SBC, STA


### **Stack Pointer Relative Indirect Indexed Y**

Mode : Stack pointer relative indirect indexed Y addressing mode

Function : The value obtained by adding the instruction's second byte and the contents of the stack pointer specifies 2 adjacent bytes in memory. The value obtained by adding the contents of these bytes and the contents of the index register Y specifies address of the actual data in memory bank-DT (DT is contents of data bank register). If addition of the 2 bytes in memory with the contents of the index register Y generate a carry, the bank number will be 1 larger than the contents of the data bank register.

Instruction: ADC, AND, CMP, DIV, DIVS\*, EOR, LDA, MPY, MPYS\*, ORA, SBC, STA



### **Stack Pointer Relative Indirect Indexed Y**







- Mode : Block transfer addressing mode
- Function : The instruction's second byte specifies the transfer-to data bank, and the contents of the index register Y specify the transfer-to address within the data bank. The instruction's third byte specifies the transfer-from data bank, and the contents of the index register X specify the address in the data bank where the data to be transferred is stored. The contents of the accumulator A constitute the number of bytes to be transferred. Upon termination of transfer, the contents of the data bank register will specify the transfer-to data bank. The MVN instruction is used for transfer to lower address location. In this case, the contents of the index registers X and Y are incremented each time data is transferred. The MVP instruction is used for transfer to higher address location. In this case, the contents of the index registers X and Y are decremented each time data is transferred. The MVP instruction is used for transfer to higher address location. In this case, the contents of the index registers X and Y are decremented each time data is transferred. The MVP instruction is used for transfer to higher address location. In this case, the contents of the index registers X and Y are decremented each time data is transferred. The block of data to be transferred may cross over the bank boundary.

#### Instruction : MVN, MVP



# Block Transfer NOUNCEd



(Note) For block transfer instruction, the transfer byte count and transfer source/destination address range change with the status of the m and x flags, but the transfer unit is unaffected. The transfer unit is word (16 bits), but only 1 byte is transferred when transferring the last byte of an odd byte transfer.

# **EOL** announced

# CHAPTER 4 INSTRUCTIONS

4.1 Instruction set

4.2 Description of instructions

4.3 Notes for programming

#### 4.1 Instruction set

#### 4.1 Instruction Set

The 7700 Series, 7770 Series, and 7790 Series CPU uses the instruction set with 103 instructions. The 7750 Series CPU uses an extended instruction set (108 instructions) adding five additional instructions to their instruction set.

«Additional instructions»

Instructions	Mnemonic	Addressing mode
Multiply with sign	MPYS	Supports addressing mode equivalent to MPY instruction
Divide with sign	DIVS	Supports addressing mode equivalent to DIV instruction
Arithmetic shift right	ASR	Supports addressing mode equivalent to ASL instruction
Extension with sign	EXTS	Supported the accumulator addressing mode
Extension zero	EXTZ	

#### 4.1.1 Data transfer instructions

The data transfer instructions move data between data and registers, between a register and the memory, between registers or between memory devices.

Category	Instruction	Description
Load	LDA	Loads the contents of memory into the accumulator.
	LDM	Loads an immediate value into the memory.
	LDT	Loads an immediate value into the data bank register.
	LDX	Loads the contents of memory into the index register X.
	LDY	Loads the contents of memory into the index register Y.
Store	STA	Stores the contents of the accumulator in the memory.
	STX	Stores the contents of the index register X in the memory.
	STY	Stores the contents of the index register Y in the memory.
Transfer	TAX	Transfers the contents of the accumulator A to the index register X.
	TXA	Transfers the contents of the index register X to the accumulator A.
	TAY	Transfers the contents of the accumulator A to the index register Y.
	TYA	Transfers the contents of the index register Y to the accumulator A.
	TSX	Transfers the contents of the stack pointer to the index register X.
	TXS	Transfers the contents of the index register X to the stack pointer.
	TAD	Transfers the contents of the accumulator A to the direct page register.
	TDA	Transfers the contents of the direct page register to the accumulator A.
	TAS	Transfers the contents of the accumulator A to the stack pointer.
	TSA	Transfers the contents of the stack pointer to the accumulator A.

#### 4.1 Instruction set

Category	Instruction	Description
Transfer	TBD	Transfers the contents of the accumulator B to the direct page register.
	TDB	Transfers the contents of the direct page register to the accumulator B.
	TBS	Transfers the contents of the accumulator B to the stack pointer.
	TSB	Transfers the contents of the stack pointer to the accumulator B.
	TBX	Transfers the contents of the accumulator B to the index register X.
	TXB	Transfers the contents of the index register X to the accumulator B.
	TBY	Transfers the contents of the accumulator B to the index register Y.
	TYB	Transfers the contents of the index register Y to the accumulator B.
	TXY	Transfers the contents of the index register X to the index register Y.
	TYX	Transfers the contents of the index register Y to the index register X.
	MVN	Transfers a block of data from the lower addresses.
	MVP	Transfers a block of data from the higher addresses.
	PSH	Saves the contents of the specified register to the stack.
Stack	PUL	Restores the contents of stack to the specified register.
operation	PHA	Saves the contents of the accumulator A to the stack.
	PLA	Restores the contents of stack to the accumulator A.
	PHP	Saves the contents of the processor status register to the stack.
	PLP	Restores the contents of stack to the processor status register.
	PHB	Saves the contents of the accumulator B to the stack.
	PLB	Restores the contents of stack to the accumulator B.
	PHD	Saves the contents of the direct page register to the stack.
	PLD	Restores the contents of stack to the direct page register.
	PHT	Saves the contents of the data bank register to stack.
	PLT	Restores the contents of stack to the data bank register.
	PHX	Saves the contents of the index register X to the stack.
	PLX	Restores the contents of stack to the index register X.
	PHY	Saves the contents of the index register Y to the stack.
	PLY	Restores the contents of stack to the index register Y.
	PHG	Saves the contents of the program bank register to the stack.
	PEA	Saves a the numeric of 2 bytes to the stack.
	PEI	Saves the contents of 2 consecutive bytes in the direct page area to the stack.
	PER	Saves the result of adding a 16-bit numeric value to the program counter contents to the stack.
Exchange	XAB	Swaps the contents of the accumulator A with the contents of the accumulator B.

#### 4.1 Instruction set

#### 4.1.2 Arithmetic instructions

The arithmetic instructions perform addition, subtraction, multiplication, division, logical operation, comparison, rotation, shifting and sign/zero extension of register and memory contents.

The following table summarizes the arithmetic instructions supported:

Note. The instructions with the mark " \* " can be used in the 7750 Series only.

Category	Instruction	Description
Addition, Subtraction,	ADC	Adds the contents of the accumulator, the contents of memory and the contents of the carry flag.
Multiplica- tion,	SBC	Subtracts the contents of memory and the complement of the carry flag from the con- tents of the accumulator.
Division	INC	Increments the accumulator or memory contents by 1.
Division	DEC	Decrements the accumulator or memory contents by 1.
	INX	Increments the contents of the index register X by 1.
	DEX	Decrements the contents of the index register X by 1
	INY	Increments the contents of the index register Y by 1.
	DEY	Decrements the contents of the index register Y by 1.
	MPY	Multiples the contents of the accumulator A and the contents of memory.
	MPYS*	Multiply the contents of the accumulator A and the contents of memory with sign.
	DIV	Divides the numeric value whose lower byte is the contents of the accumulator A and upper byte is the contents of the accumulator B by the contents of memory.
	DIVS*	Divides the numeric value whose lower byte is the contents of the accumulator A and upper byte is the contents of the accumulator B by the contents of memory with sign.
Logical op- eration	AND	Performs logical AND between the contents of the accumulator and the contents of memory.
	ORA	Performs logical OR between the contents of the accumulator and the contents of memory.
	EOR	Performs logical exclusive-OR between the contents of the accumulator and the con- tents of memory.
Comparison	CMP	Compares the contents of the accumulator with the contents of memory.
	CPX	Compares the contents of the index register X and the contents of memory.
	CPY	Compares the contents of the index register Y and the contents of memory.
Shifting,	ASL	Shifts the contents of the accumulator or memory to the left by 1 bit.
Rotation	ASR*	Shifts the contents of the accumulator or memory holding sign to the right by 1 bit.
	LSR	Shifts the contents of the accumulator or memory to the right by 1 bit.
	ROL	Links the contents of accumulator or memory with the carry flag, and rotates the result to the left by 1 bit.
	ROR	Links the contents of accumulator or memory with the carry flag, and rotates the result to the right by 1 bit.
	RLA	Rotates the contents of the accumulator A to the left by the specified number of bits.
Extension with sign /	EXTS*	Extend the low-order 8 bits of accumulator to 16 bits by sign extending.
zero	EXTZ*	Extend the low-order 8 bits of accumulator to 16 bits by zero extending.

4.1 Instruction set

#### 4.1.3 Bit manipulation instructions

The bit manipulation instructions set the specified bits of the processor status register or memory to "1" or "0". The following table summarizes the bit manipulation instructions supported:

Category	Instruction	Description
Bit manipu-	CLB	Clears the specified memory bit to "0".
lation	SEB	Sets the specified memory bit to "1".
	CLP	Clears the specified bit of the processor status register's lower byte (PSL) to "0".
	SEP	Sets the specified bit of the processor status register's lower byte (PSL) to "1".

#### 4.1.4 Flag manipulation instructions

The flag manipulation instructions set to "1" or clear to "0" the C, I, m and V flags.

The following table summarizes the flag manipulation instructions supported:

Category	Instruction	Description
Flag ma-	CLC	Clears the contents of carry flag to "0".
nipulation	SEC	Sets the contents of carry flag to "1".
	CLM	Clears the contents of data length selection flag to "0".
	SEM	Sets the contents of data length selection flag to "1".
	CLI	Clears the contents of interrupt disable flag to "0".
	SEI	Sets the contents of interrupt disable flag to "1".
	CLV	Clears the contents of overflow flag to "0".

#### 4.1.5 Branching and return instructions

The branching and return instructions enable changing the program execution sequence.

The following table summarizes the branching and return instructions:

Category	Instruction	Description
Jump	JMP	Sets a new address in the program counter and jumps to the new address.
	BRA	Jumps to the address obtained by adding an offset value to the contents of the program counter.
	JSR	Saves the contents of the program counter to the stack and then jumps to the new address.

#### 4.1 Instruction set

Causes a branch if the specified memory bits are all "0". Causes a branch if the specified memory bits are all "1". Causes a branch if the carry flag is set to "0". Causes a branch if the carry flag is set to "1". Causes a branch if the zero flag is set to "0". Causes a branch if the zero flag is set to "1". Causes a branch if the negative flag is set to "0". Causes a branch if the negative flag is set to "1". Causes a branch if the negative flag is set to "0". Causes a branch if the negative flag is set to "0".
Causes a branch if the carry flag is set to "0".Causes a branch if the carry flag is set to "1".Causes a branch if the zero flag is set to "0".Causes a branch if the zero flag is set to "1".Causes a branch if the negative flag is set to "0".Causes a branch if the negative flag is set to "1".Causes a branch if the negative flag is set to "1".
Causes a branch if the carry flag is set to "1". Causes a branch if the zero flag is set to "0". Causes a branch if the zero flag is set to "1". Causes a branch if the negative flag is set to "0". Causes a branch if the negative flag is set to "1".
Causes a branch if the zero flag is set to "0". Causes a branch if the zero flag is set to "1". Causes a branch if the negative flag is set to "0". Causes a branch if the negative flag is set to "1".
Causes a branch if the zero flag is set to "1". Causes a branch if the negative flag is set to "0". Causes a branch if the negative flag is set to "1".
Causes a branch if the negative flag is set to "0". Causes a branch if the negative flag is set to "1".
Causes a branch if the negative flag is set to "1".
Causes a branch if the overflow flag is set to "0"
Causes a branch if the overflow flag is set to "1".
Returns from the interrupt routine to the original routine
Returns from a subroutine to the original routine. The program bank register contents are not restored.
Returns from a subroutine to the original routine. The program bank register contents are restored.
1

#### 4.1.6 Interrupt instruction (break instruction)

Category	Instruction	Description
Break	BRK	Executes a software interrupt.

#### 4.1.7 Special instructions

The special instructions listed below control the clock generator circuit.

Category	Instruction	Description
Special	WIT	Stops the internal clock.
	STP	Stops the oscillator.

#### 4.1.8 Other instruction

Category	Instruction	Description
Other	NOP	Only advances the program counter.

#### 4.2 Description of Instructions

#### 4.2 Description of Instructions

This section describes the 7700 Family instructions at each instruction (Note 1). To the extent possible, each instruction is described using one page per instruction. Each instruction description page is headed by the instruction mnemonic, and the pages are arranged in alphabetical order of the mnemonics. For each instruction, operation and description of the instruction (Note 2, 3), status flag changes and a listing sorted by addressing modes of the assembler coding format (Note 4), machine code, bytes-count and cycles-count (Note 5) are presented.

- Note 1. The instructions with the mark "\*" can be used in the 7750 Series only.
- Note 2. In the description of instruction operation, the change in the PC (program counter) is described only for instructions affecting the processing flow.

When an instruction is executed, the length of the instruction is added to content of the PC to form the address of the next instruction to be executed. If a carry occurs during this addition, PG (program bank register) is incremented by 1.

- Note 3. In the description of each instruction, [Operation] indicates the contents of each register and memory after executing the instruction. The detailed operation sequence is omitted.
- Note 4. The assembler coding formats shown are general examples, and they may differ from the actual formats for the assembler used. Please be sure to refer to the mnemonic coding description in the manual for the assembler actually used for programming.
- Note 5. The cycles-counts shown are the minimum possible, and they vary depending on the following conditions:
  - Value of direct page register's lower byte

The cycles-count shown are for when the direct page register's lower byte (DPRL) is  $00_{16}$ . When using an addressing mode that uses the direct page register with DPRL $\neq$ " $00_{16}$ ", the cycles-count will be 1 more than the value shown.

- Number of bytes that have been loaded in the instruction queue buffer
- Whether the first address of the memory read/write is even- or odd-numbered in accessing the 16bit data length.
- Accessing of an external memory are with BYTE=1 (using 8-bit external bus)
- Whether a wait is inserted in the bus cycle.

#### 4.2 Description of Instructions

The table below lists the symbols that are used in this section:

Symbol	Description
C	Carry flag
Z	Zero flag
I	Interrupt disable flag
D	Decimal operation mode flag
x	Index register length selection flag
m	Data length selection flag
V	Overflow flag
Ν	Negative flag
IPL	Processor interrupt priority level
+	Addition
_	Subtraction
×	Multiplication
/	Division
٨	Multiplication Division Logical AND Logical OR Exclusive OR Negation
V	Logical OR
$\forall$	Exclusive OR
_	Negation
$\leftarrow$	Movement to the arrow direction
$\rightarrow$	Movement to the arrow direction
$\stackrel{\leftarrow}{\rightarrow}$	Movement to the arrow direction
Acc	Accumulator
Ассн	Accumulator's upper 8 bits
Accl	Accumulator's lower 8 bits
A	Accumulator A
Ан	Accumulator A's upper 8 bits
AL	Accumulator A's lower 8 bits
В	Accumulator B
Вн	Accumulator B's upper 8 bits
BL	Accumulator B's lower 8 bits
Х	Index register X
Хн	Index register X's upper 8 bits
XL	Index register X's lower 8 bits
Y	Index register Y
Үн	Index register Y's upper 8 bits
YL	Index register Y's lower 8 bits
S	Stack pointer
PC	Program counter
РСн	Program counter's upper 8 bits
PCL	Program counter's lower 8 bits
REL	Relative address
PG	Program bank register
DT	Data bank register

#### 4.2 Description of Instructions

Symbol	Description
DPR	Direct page register
DPRH	Direct page register's upper 8 bits
DPRL	Direct page register's lower 8 bits
PS	Processor status register
РSн	Processor status register's upper 8 bits
PS∟	Processor status register's lower 8 bits
PSn	Processor status register's n-th bit
М	Memory contents
M(n)	Contents of memory location specified by operand (1 byte data)
M(n+1,n)	Contents of memory location specified by operand (1 word data)
M(m to n)	Contents of memory location specified by operand (plural bytes data)
M(S)	Contents of memory at address indicated by stack pointer
Mb	b-th memory location
ADDR	Value of 24-bit address' lower 16-bit (A15 to A0)
BANK	Value of 24-bit address' upper 8-bit (A23 to A16)
ADG	Value of 24-bit address' upper 8-bit (A23 to A16)
ADH	Value of 24-bit address' middle 8-bit (A15 to A8)
ADL	Value of 24-bit address' lower 8-bit (A7 to A0)
IMM	Immediate value
IMM16	16-bit immediate value
IMM8	8-bit immediate value
bn	n-th bit of data
dd	8-bit offset value
i	Number of transfer bytes or rotation
i1,i2	Number of registers pushed or pulled
imm	8-bit immediate value
immHimm∟	16-bit immediate value (immH specifies the upper 8-bit, and immL specifies the lower 8-bit)
II	8-bit address value
mmll	16-bit address value (mm specifies the upper 8-bit and II specifies the lower 8-bit)
hhmmll	24-bit address value (hh specifies the upper 8-bit, mm specifies the middle 8-bit and II specifies the lower 8-bit)
nn	8-bit data value
n1,n2	8-bit data value (Used when coding two 8-bit data side by side)
rr	Signed 8-bit data value
rr1rr2	Signed 16-bit data value (rr1 is the upper 8-bit value, and rr2 is the lower 8- bit value)

#### 4.1 Instruction set

#### 4.1 Instruction Set

The 7700 Series, 7770 Series, and 7790 Series CPU uses the instruction set with 103 instructions. The 7750 Series CPU uses an extended instruction set (108 instructions) adding five additional instructions to their instruction set.

«Additional instructions»

Instructions	Mnemonic	Addressing mode
Multiply with sign	MPYS	Supports addressing mode equivalent to MPY instruction
Divide with sign	DIVS	Supports addressing mode equivalent to DIV instruction
Arithmetic shift right	ASR	Supports addressing mode equivalent to ASL instruction
Extension with sign	EXTS	Supported the accumulator addressing mode
Extension zero	EXTZ	

#### 4.1.1 Data transfer instructions

The data transfer instructions move data between data and registers, between a register and the memory, between registers or between memory devices.

Category	Instruction	Description
Load	LDA	Loads the contents of memory into the accumulator.
	LDM	Loads an immediate value into the memory.
	LDT	Loads an immediate value into the data bank register.
	LDX	Loads the contents of memory into the index register X.
	LDY	Loads the contents of memory into the index register Y.
Store	STA	Stores the contents of the accumulator in the memory.
	STX	Stores the contents of the index register X in the memory.
	STY	Stores the contents of the index register Y in the memory.
Transfer	TAX	Transfers the contents of the accumulator A to the index register X.
	TXA	Transfers the contents of the index register X to the accumulator A.
	TAY	Transfers the contents of the accumulator A to the index register Y.
	TYA	Transfers the contents of the index register Y to the accumulator A.
	TSX	Transfers the contents of the stack pointer to the index register X.
	TXS	Transfers the contents of the index register X to the stack pointer.
	TAD	Transfers the contents of the accumulator A to the direct page register.
	TDA	Transfers the contents of the direct page register to the accumulator A.
	TAS	Transfers the contents of the accumulator A to the stack pointer.
	TSA	Transfers the contents of the stack pointer to the accumulator A.

#### 4.1 Instruction set

Category	Instruction	Description
Transfer	TBD	Transfers the contents of the accumulator B to the direct page register.
	TDB	Transfers the contents of the direct page register to the accumulator B.
	TBS	Transfers the contents of the accumulator B to the stack pointer.
	TSB	Transfers the contents of the stack pointer to the accumulator B.
	TBX	Transfers the contents of the accumulator B to the index register X.
	TXB	Transfers the contents of the index register X to the accumulator B.
	TBY	Transfers the contents of the accumulator B to the index register Y.
	TYB	Transfers the contents of the index register Y to the accumulator B.
	TXY	Transfers the contents of the index register X to the index register Y.
	TYX	Transfers the contents of the index register Y to the index register X.
	MVN	Transfers a block of data from the lower addresses.
	MVP	Transfers a block of data from the higher addresses.
	PSH	Saves the contents of the specified register to the stack.
Stack	PUL	Restores the contents of stack to the specified register.
operation	PHA	Saves the contents of the accumulator A to the stack.
	PLA	Restores the contents of stack to the accumulator A.
	PHP	Saves the contents of the processor status register to the stack.
	PLP	Restores the contents of stack to the processor status register.
	PHB	Saves the contents of the accumulator B to the stack.
	PLB	Restores the contents of stack to the accumulator B.
	PHD	Saves the contents of the direct page register to the stack.
	PLD	Restores the contents of stack to the direct page register.
	PHT	Saves the contents of the data bank register to stack.
	PLT	Restores the contents of stack to the data bank register.
	PHX	Saves the contents of the index register X to the stack.
	PLX	Restores the contents of stack to the index register X.
	PHY	Saves the contents of the index register Y to the stack.
	PLY	Restores the contents of stack to the index register Y.
	PHG	Saves the contents of the program bank register to the stack.
	PEA	Saves a the numeric of 2 bytes to the stack.
	PEI	Saves the contents of 2 consecutive bytes in the direct page area to the stack.
	PER	Saves the result of adding a 16-bit numeric value to the program counter contents to the stack.
Exchange	XAB	Swaps the contents of the accumulator A with the contents of the accumulator B.

#### 4.1 Instruction set

#### 4.1.2 Arithmetic instructions

The arithmetic instructions perform addition, subtraction, multiplication, division, logical operation, comparison, rotation, shifting and sign/zero extension of register and memory contents.

The following table summarizes the arithmetic instructions supported:

Note. The instructions with the mark " \* " can be used in the 7750 Series only.

Category	Instruction	Description
Addition, Subtraction,	ADC	Adds the contents of the accumulator, the contents of memory and the contents of the carry flag.
Multiplica- tion,	SBC	Subtracts the contents of memory and the complement of the carry flag from the con- tents of the accumulator.
Division	INC	Increments the accumulator or memory contents by 1.
Division	DEC	Decrements the accumulator or memory contents by 1.
	INX	Increments the contents of the index register X by 1.
	DEX	Decrements the contents of the index register X by 1
	INY	Increments the contents of the index register Y by 1.
	DEY	Decrements the contents of the index register Y by 1.
	MPY	Multiples the contents of the accumulator A and the contents of memory.
	MPYS*	Multiply the contents of the accumulator A and the contents of memory with sign.
	DIV	Divides the numeric value whose lower byte is the contents of the accumulator A and upper byte is the contents of the accumulator B by the contents of memory.
	DIVS*	Divides the numeric value whose lower byte is the contents of the accumulator A and upper byte is the contents of the accumulator B by the contents of memory with sign.
Logical op- eration	AND	Performs logical AND between the contents of the accumulator and the contents of memory.
	ORA	Performs logical OR between the contents of the accumulator and the contents of memory.
	EOR	Performs logical exclusive-OR between the contents of the accumulator and the con- tents of memory.
Comparison	CMP	Compares the contents of the accumulator with the contents of memory.
	CPX	Compares the contents of the index register X and the contents of memory.
	CPY	Compares the contents of the index register Y and the contents of memory.
Shifting,	ASL	Shifts the contents of the accumulator or memory to the left by 1 bit.
Rotation	ASR*	Shifts the contents of the accumulator or memory holding sign to the right by 1 bit.
	LSR	Shifts the contents of the accumulator or memory to the right by 1 bit.
	ROL	Links the contents of accumulator or memory with the carry flag, and rotates the result to the left by 1 bit.
	ROR	Links the contents of accumulator or memory with the carry flag, and rotates the result to the right by 1 bit.
	RLA	Rotates the contents of the accumulator A to the left by the specified number of bits.
Extension with sign /	EXTS*	Extend the low-order 8 bits of accumulator to 16 bits by sign extending.
zero	EXTZ*	Extend the low-order 8 bits of accumulator to 16 bits by zero extending.

4.1 Instruction set

#### 4.1.3 Bit manipulation instructions

The bit manipulation instructions set the specified bits of the processor status register or memory to "1" or "0". The following table summarizes the bit manipulation instructions supported:

Category	Instruction	Description
Bit manipu-	CLB	Clears the specified memory bit to "0".
lation	SEB	Sets the specified memory bit to "1".
	CLP	Clears the specified bit of the processor status register's lower byte (PSL) to "0".
	SEP	Sets the specified bit of the processor status register's lower byte (PSL) to "1".

#### 4.1.4 Flag manipulation instructions

The flag manipulation instructions set to "1" or clear to "0" the C, I, m and V flags.

The following table summarizes the flag manipulation instructions supported:

Category	Instruction	Description
Flag ma- nipulation	CLC	Clears the contents of carry flag to "0".
	SEC	Sets the contents of carry flag to "1".
	CLM	Clears the contents of data length selection flag to "0".
	SEM	Sets the contents of data length selection flag to "1".
	CLI	Clears the contents of interrupt disable flag to "0".
	SEI	Sets the contents of interrupt disable flag to "1".
	CLV	Clears the contents of overflow flag to "0".

#### 4.1.5 Branching and return instructions

The branching and return instructions enable changing the program execution sequence.

The following table summarizes the branching and return instructions:

Category	Instruction	Description
Jump	JMP	Sets a new address in the program counter and jumps to the new address.
	BRA	Jumps to the address obtained by adding an offset value to the contents of the program counter.
	JSR	Saves the contents of the program counter to the stack and then jumps to the new address.

#### 4.1 Instruction set

Causes a branch if the specified memory bits are all "0". Causes a branch if the specified memory bits are all "1". Causes a branch if the carry flag is set to "0". Causes a branch if the carry flag is set to "1". Causes a branch if the zero flag is set to "0". Causes a branch if the zero flag is set to "1". Causes a branch if the negative flag is set to "0". Causes a branch if the negative flag is set to "1". Causes a branch if the negative flag is set to "0".
Causes a branch if the carry flag is set to "0".Causes a branch if the carry flag is set to "1".Causes a branch if the zero flag is set to "0".Causes a branch if the zero flag is set to "1".Causes a branch if the negative flag is set to "0".Causes a branch if the negative flag is set to "1".Causes a branch if the negative flag is set to "1".
Causes a branch if the carry flag is set to "1". Causes a branch if the zero flag is set to "0". Causes a branch if the zero flag is set to "1". Causes a branch if the negative flag is set to "0". Causes a branch if the negative flag is set to "1".
Causes a branch if the zero flag is set to "0". Causes a branch if the zero flag is set to "1". Causes a branch if the negative flag is set to "0". Causes a branch if the negative flag is set to "1".
Causes a branch if the zero flag is set to "1". Causes a branch if the negative flag is set to "0". Causes a branch if the negative flag is set to "1".
Causes a branch if the negative flag is set to "0". Causes a branch if the negative flag is set to "1".
Causes a branch if the negative flag is set to "1".
Causes a branch if the overflow flag is set to "0"
Causes a branch if the overflow flag is set to "1".
Returns from the interrupt routine to the original routine
Returns from a subroutine to the original routine. The program bank register contents are not restored.
Returns from a subroutine to the original routine. The program bank register contents are restored.
1

#### 4.1.6 Interrupt instruction (break instruction)

Category	Instruction	Description
Break	BRK	Executes a software interrupt.

#### 4.1.7 Special instructions

The special instructions listed below control the clock generator circuit.

Category	Instruction	Description
Special	WIT	Stops the internal clock.
	STP	Stops the oscillator.

#### 4.1.8 Other instruction

Category	Instruction	Description
Other	NOP	Only advances the program counter.

#### 4.2 Description of Instructions

#### 4.2 Description of Instructions

This section describes the 7700 Family instructions at each instruction (Note 1). To the extent possible, each instruction is described using one page per instruction. Each instruction description page is headed by the instruction mnemonic, and the pages are arranged in alphabetical order of the mnemonics. For each instruction, operation and description of the instruction (Note 2, 3), status flag changes and a listing sorted by addressing modes of the assembler coding format (Note 4), machine code, bytes-count and cycles-count (Note 5) are presented.

- Note 1. The instructions with the mark "\*" can be used in the 7750 Series only.
- Note 2. In the description of instruction operation, the change in the PC (program counter) is described only for instructions affecting the processing flow.

When an instruction is executed, the length of the instruction is added to content of the PC to form the address of the next instruction to be executed. If a carry occurs during this addition, PG (program bank register) is incremented by 1.

- Note 3. In the description of each instruction, [Operation] indicates the contents of each register and memory after executing the instruction. The detailed operation sequence is omitted.
- Note 4. The assembler coding formats shown are general examples, and they may differ from the actual formats for the assembler used. Please be sure to refer to the mnemonic coding description in the manual for the assembler actually used for programming.
- Note 5. The cycles-counts shown are the minimum possible, and they vary depending on the following conditions:
  - Value of direct page register's lower byte

The cycles-count shown are for when the direct page register's lower byte (DPRL) is  $00_{16}$ . When using an addressing mode that uses the direct page register with DPRL $\neq$ " $00_{16}$ ", the cycles-count will be 1 more than the value shown.

- Number of bytes that have been loaded in the instruction queue buffer
- Whether the first address of the memory read/write is even- or odd-numbered in accessing the 16bit data length.
- Accessing of an external memory are with BYTE=1 (using 8-bit external bus)
- Whether a wait is inserted in the bus cycle.

#### 4.2 Description of Instructions

The table below lists the symbols that are used in this section:

Symbol	Description
C	Carry flag
Z	Zero flag
I	Interrupt disable flag
D	Decimal operation mode flag
x	Index register length selection flag
m	Data length selection flag
V	Overflow flag
Ν	Negative flag
IPL	Processor interrupt priority level
+	Addition
_	Subtraction
×	Multiplication
/	Division
٨	Multiplication Division Logical AND Logical OR Exclusive OR Negation
V	Logical OR
$\forall$	Exclusive OR
_	Negation
$\leftarrow$	Movement to the arrow direction
$\rightarrow$	Movement to the arrow direction
$\stackrel{\leftarrow}{\rightarrow}$	Movement to the arrow direction
Acc	Accumulator
Ассн	Accumulator's upper 8 bits
Accl	Accumulator's lower 8 bits
A	Accumulator A
Ан	Accumulator A's upper 8 bits
AL	Accumulator A's lower 8 bits
В	Accumulator B
Вн	Accumulator B's upper 8 bits
BL	Accumulator B's lower 8 bits
Х	Index register X
Хн	Index register X's upper 8 bits
XL	Index register X's lower 8 bits
Y	Index register Y
Yн	Index register Y's upper 8 bits
YL	Index register Y's lower 8 bits
S	Stack pointer
PC	Program counter
РСн	Program counter's upper 8 bits
PCL	Program counter's lower 8 bits
REL	Relative address
PG	Program bank register
DT	Data bank register

#### 4.2 Description of Instructions

Symbol	Description
DPR	Direct page register
DPRH	Direct page register's upper 8 bits
DPRL	Direct page register's lower 8 bits
PS	Processor status register
РSн	Processor status register's upper 8 bits
PS∟	Processor status register's lower 8 bits
PSn	Processor status register's n-th bit
М	Memory contents
M(n)	Contents of memory location specified by operand (1 byte data)
M(n+1,n)	Contents of memory location specified by operand (1 word data)
M(m to n)	Contents of memory location specified by operand (plural bytes data)
M(S)	Contents of memory at address indicated by stack pointer
Mb	b-th memory location
ADDR	Value of 24-bit address' lower 16-bit (A15 to A0)
BANK	Value of 24-bit address' upper 8-bit (A23 to A16)
ADG	Value of 24-bit address' upper 8-bit (A23 to A16)
ADн	Value of 24-bit address' middle 8-bit (A15 to A8)
ADL	Value of 24-bit address' lower 8-bit (A7 to A0)
IMM	Immediate value
IMM16	16-bit immediate value
IMM8	8-bit immediate value
bn	n-th bit of data
dd	8-bit offset value
i	Number of transfer bytes or rotation
i1,i2	Number of registers pushed or pulled
imm	8-bit immediate value
immHimm∟	16-bit immediate value (immH specifies the upper 8-bit, and immL specifies the lower 8-bit)
II	8-bit address value
mmll	16-bit address value (mm specifies the upper 8-bit and II specifies the lower 8-bit)
hhmmll	24-bit address value (hh specifies the upper 8-bit, mm specifies the middle 8-bit and II specifies the lower 8-bit)
nn	8-bit data value
n1,n2	8-bit data value (Used when coding two 8-bit data side by side)
rr	Signed 8-bit data value
rr1rr2	Signed 16-bit data value (rr1 is the upper 8-bit value, and rr2 is the lower 8- bit value)

# ADC

Function	:	Addition with carry
Operation	:	$Acc \leftarrow Acc + M + C$ $\underline{When \ m=0}$ $Acc \qquad Acc \qquad M(n+1,n) \qquad C$ $\qquad \qquad $
		$\frac{\text{When } m=1}{\text{AccL}}  \begin{array}{c} \text{AccL} & \text{M(n)} & \text{C} \\ \hline \end{array} \leftarrow \hline \end{array} + \hline \end{array} + \hline \end{array}$

**Description** : Adds the contents of the accumulator, memory and carry flag, and places the result in the accumulator.

Executed as binary addition if the decimal operation mode flag D is set to 0. Executed as decimal addition if the decimal operation mode flag D is set to 1.

#### Status flags

- IPL: Not affected.
- N : Set to 1 when bit 15 (or bit 7 if the data length selection flag m is set to 1) of the operation result is 1. Otherwise, cleared to 0. Meaningless for decimal addition.
- V : Set to 1 when binary addition of signed data result in a value outside the range of -32768 to +32767 (-128 to +127 if the data length selection flag m is set to 1). Otherwise, cleared to 0. Meaningless for decimal addition.
- m : Not affected.
- x : Not affected.
- D : Not affected.
- I : Not affected.
- Z : Set to 1 when the result of operation is 0. Otherwise, cleared to 0. Meaningless for decimal addition.
- C : When the data length selection flag m is set to 0, set to 1 if binary addition exceeds +65535 or if decimal addition exceeds +9999. Otherwise, cleared to 0. When the data length selection flag m is set to 1, set to 1 if binary addition exceeds +255 or if decimal addition exceeds +99. Otherwise, cleared to 0.

Addressing mode	Syntax	Machine code	Bytes	Cycles
Immediate	ADC A, #imm	6916, imm	2	2
Direct	ADC A, dd	6516, dd	2	4
Direct indexed X	ADC A, dd, X	7516, dd	2	5
Direct indirect	ADC A, (dd)	7216, dd	2	6
Direct indexed X indirect	ADC A, (dd, X)	6116, dd	2	7
Direct indirect indexed Y	ADC A, (dd), Y	7116, dd	2	8
Direct indirect long	ADCL A, (dd)	6716, dd	2	10
Direct indirect long indexed Y	ADCL A, (dd), Y	7716, dd	2	11
Absolute	ADC A, mmll	6D16, II, mm	3	4
Absolute indexed X	ADC A, mmll, X	7D16, II, mm	3	6
Absolute indexed Y	ADC A, mmll, Y	7916, II, mm	3	6
Absolute long	ADC A, hhmmll	6F16, II, mm, hh	4	6
Absolute long indexed X	ADC A, hhmmll, X	7F16, II, mm, hh	4	7
Stack pointer relative	ADC A, nn,S	6316, nn 🔺	2	5
Stack pointer relative	ADC A, (nn, S), Y	7316, nn	2	8
indirect indexed Y				

(Note 1) This table applies when using the accumulator A. If using the accumulator B, replace "A" with "B". In this case, "42<sub>16</sub>" is added at the beginning of the machine code, the bytes-count increases by 1 and the cycles-count increases by 2.

(Note 2) When operating on 16-bit data in the immediate addressing mode with the data length selection flag m set to 0, the bytes-count increases by 1.

# AND

Function	:	Logical AND
Operation	:	$\begin{array}{c} Acc \leftarrow Acc \land M \\ \underline{When \ m=0} \\ & Acc & Acc & M(n+1,n) \\ & & & & & \\ \hline \end{array} \leftarrow \boxed{(n+1,n)}} \land \boxed{(n+1,n)}} \end{array}$
		$\frac{\text{When } \text{m=1}}{\text{AccL}}$ $\frac{\text{AccL}}{\text{AccL}} \xrightarrow{\text{M(n)}}$

**Description** : Performs logical AND between the contents of the accumulator and the contents of memory, and places the result in the accumulator.

#### **Status flags**

- IPL: Not affected.
- N : Set to 1 when bit 15 (or bit 7 if the data length selection flag m is set to 1) of the operation result is 1. Otherwise, cleared to 0.
- V : Not affected.
- m : Not affected.
- x : Not affected.
- D : Not affected.
- I : Not affected.
- Z : Set to 1 when the result of operation is 0. Otherwise, cleared to 0.
- C : Not affected.

Addressing mode	Syntax	Machine code	Bytes	Cycles
Immediate	AND A, #imm	2916, imm	2	2
Direct	AND A, dd	2516, dd	2	4
Direct indexed X	AND A, dd, X	3516, dd	2	5
Direct indirect	AND A, (dd)	3216, dd	2	6
Direct indexed X indirect	AND A, (dd, X)	2116, dd	2	7
Direct indirect indexed Y	AND A, (dd), Y	3116, dd	2	8
Direct indirect long	ANDL A, (dd)	2716, dd	2	10
Direct indirect long indexed Y	ANDL A, (dd), Y	3716, dd	2	11
Absolute	AND A, mmll	2D16, II, mm	3	4
Absolute indexed X	AND A, mmll, X	3D16, II, mm	3	6
Absolute indexed Y	AND A, mmll, Y	3916, II, mm	3	6
Absolute long	AND A, hhmmll	2F16, II, mm, hh	4	6
Absolute long indexed X	AND A, hhmmll, X	3F16, II, mm, hh	4	7
Stack pointer relative	AND A, nn, S	2316, nn 🔺	2	5
Stack pointer relative	AND A, (nn, S), Y	3316, nn	2	8
indirect indexed Y		00		

(Note 1) This table applies when using the accumulator A. If using the accumulator B, replace "A" with "B". In this case, "42<sub>16</sub>" is added at the beginning of the machine code, the bytes-count increases by 1 and the cycles-count increases by 2.

(Note 2) When operating on 16-bit data in the immediate addressing mode with the data length selection flag m set to 0, the bytes-count increases by 1.

Function		:	Arithmetic shift le	ft			
Operation :		:	C Acc or M $\downarrow$ 1 bit shift to When m=0 C b15 $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$		o ← 0		
			When m=1 C b7 A	AccL or M(n) b0			
Descriptio		:	Shifts all bits of the accumulator or memory one place to the left. Bit 0 is loaded with 0. The carry flag C is loaded from bit 15 (or bit 7 when the data length selection flag m is set to of the data before the shift.				
Status fla	-						
	IPL		Not affected.			+	of the second
	Ν		Set to 1 when bit 15 (or bit 7 if the data length selection flag m is set to 1) of the ope result is 1. Otherwise, cleared to 0.				of the opera
	V	:	Not affected.	(			
	m	:	Not affected.				
	х	:	Not affected.				
	D	:	Not affected.				
	T	:	Not affected.	0			
	Ζ	:	Set to 1 when th	e result of operation is	0. Otherwise, cleared to	0.	
	С	:		t 15 (or bit 7 when the Otherwise, cleared to 0	e data length selection flag	g m is set	to 1) before
Г	Add	ress	ing mode	Syntax	Machine code	Bytes	Cycles
F	Асси	umul	ator	ASL A	0A16	1	2
	Dire	ct		ASL dd	0616, dd	2	7
			dexed X	ASL dd, X	1616, dd	2	7
	Abso			ASL mmll	0E16, II, mm	3	7
	Absolute indexed X		ASL mmll, X	1E16, II, mm	3	8	

(Note 1)The accumulator addressing mode's specification in this table applies when using the accumulator A. If using the accumulator B, replace "A" with "B". In this case, "42<sub>16</sub>" is added at the beginning of the machine code, the bytes-count increases by 1 and the cycles-count increases by 2.

# ASR



# BBC

Function	:	Branch on condition
Operation	:	Mb = 0 ? (b is the specified bits)
		When $M \land IMM = 0$ (True) $PC \leftarrow PC + n \pm REL$ When $M \land IMM \neq 0$ (False) $PC \leftarrow PC + n$ * PG changes according to the result of the above PC operation• if carry occurs in $PC : PG \leftarrow PG + 1$ • if borrow occurs in $PC : PG \leftarrow PG - 1$ * IMM is an immediate value indicating the bit to be tested with "1".* n is the number of instruction bytes in each addressing mode of the BBC instruction* REL is relative value (-128 to +127) indicated by the last byte of the instructionWhen m=0 $M(n+1,n)$ $M(n+1,n)$ $MM16$
		When m=1           M(n)         IMM8           □         ∧
Description	:	The BBC instruction tests the specified bits (which may be specified simultaneously) of memory. The instruction causes a branch to the specified address when the specified bits are all 0. The branch address is specified by a relative address.
Status flags	:	Not affected.

Addressing mode	Syntax	Machine code	Bytes	Cycles
Direct bit relative	BBC #imm, dd, rr	3416, dd, imm, rr	4	7
Absolute bit relative	BBC #imm, mmll, rr	3C16, II, mm, imm, rr	5	8

(Note 1) The bytes-count increases by 1 when operating on 16-bit data with the data length selection flag m set to 0.

(Note 2) The cycles-count increases by 2 when a branch occurs.

 $\mathbf{ }$ 

# BBS

Function	:	Branch on condition
Operation	:	Mb = 1 ? (b is the specified bits)
		<ul> <li>When M ∧ IMM = 0 (True)</li> <li>PC ← PC + n ± REL</li> <li>When M ∧ IMM ≠ 0 (False)</li> <li>PC ← PC + n</li> <li>* PG changes according to the result of the above PC operation <ul> <li>if carry occurs in PC : PG ← PG + 1</li> <li>if borrow occurs in PC : PG ← PG - 1</li> </ul> </li> <li>* n is the number of instruction bytes of the BBS instruction</li> </ul>
		When m=1           M(n)         IMM8           □         ∧
Description	:	The BBS instruction tests the specified bits (which may be specified simultaneously) of memory. The instruction causes a branch to the specified address when the specified bits are all 1. The branch address is specified by a relative address.
Status flags	:	Not affected.

#### Status flags : Not affected.

Addressing mode	Syntax	Machine code	Bytes	Cycles
Direct bit relative	 BBS #imm, dd, rr	2416, dd, imm, rr	4	7
Absolute bit relative	BBS #imm, mmll, rr	2C16, II, mm, imm, rr	5	8

(Note 1) The bytes-count increases by 1 when operating on 16-bit data with the data length selection flag m set to 0.

(Note 2) The cycles-count increases by 2 when a branch occurs.

Function	:	Branch on condition
Operation	:	C = 0 ?
		When $C = 0$ (True) $PC \leftarrow PC + 2 \pm REL$ When $C = 1$ (False) $PC \leftarrow PC + 2$ * PG changes according to the result of the above PC operation• if carry occurs in PC : PG $\leftarrow$ PG + 1• if borrow occurs in PC : PG $\leftarrow$ PG - 1* 2 is the number of instruction bytes of the BCC instruction
		* REL is relative value (-128 to +127) indicated by the 2nd byte of the instruction
Description	:	When the carry flag C is clear (0), the BCC instruction causes a branch to the specified address. The branch address is specified by a relative address.
		When the carry flag C is set (1), the program advances to next step without any action.
Status flags	:	Not affected.

Addressing mode	Syntax	Machine code	Bytes	Cycles
Relative	BCC rr	9016, rr	2	4

(Note 1) The cycles-count increases by 2 when a branch occurs. FOrsu

Function	:	Branch on condition
Operation	:	C = 1 ?
		When C = 1 (True) $PC \leftarrow PC + 2 \pm REL$
		When $C = 0$ (False) $PC \leftarrow PC + 2$
		* PG changes according to the result of the above PC operation
		• if carry occurs in PC $: PG \leftarrow PG + 1$
		• if borrow occurs in PC : PG $\leftarrow$ PG – 1
		* 2 is the number of instruction bytes of the BCS instruction
		* REL is relative value (-128 to +127) indicated by the 2nd byte of the instruction
Description	:	When the carry flag C is set (1), the BCS instruction causes a branch to the specified address. The branch address is specified by a relative address.
		When the carry flag C is clear (0), the program advances to next step without any action.
Status flags	:	Not affected.

flags	: Not affected.		mce		
Add	ressing mode	Syntax	Machine code	Bytes	Cycles
Rela	tive	BCS rr	B016, rr	2	4

(Note 1) The cycles-count increases by 2 when a branch occurs.

FOLS

# BEQ

Function	:	Branch on condition	
Operation	:	Z = 1 ?	
		When $Z = 1$ (True)	$PC \leftarrow PC + 2 \pm REL$
		When $Z = 0$ (False)	$PC \leftarrow PC + 2$
		* PG changes according to the result	It of the above PC operation
		• if carry occurs in PC $: PG \leftarrow F$	PG + 1
		• if borrow occurs in PC : PG $\leftarrow$ F	PG – 1
		* 2 is the number of instruction byte	s of the BEQ instruction
		* REL is relative value (-128 to +12)	7) indicated by the 2nd byte of the instruction
Description	:	When the zero flag Z is set (1), the BEQ in The branch address is specified by a rela	struction causes a branch to the specified address.
		When the zero flag Z is clear (0), the prop	gram advances to next step without any action.

Status flags : Not affected.

			-
BEQ rr	FO16, rr	2	4
	an	anno	anno

# BMI

Function	:	Branch on condition	
Operation	:	N = 1 ?	
		When N = 1 (True) PC	$\leftarrow$ PC + 2 ± REL
		When $N = 0$ (False) PC	← PC + 2
		<ul> <li>* PG changes according to the result of</li> <li>• if carry occurs in PC : PG ← PG +</li> <li>• if borrow occurs in PC : PG ← PG −</li> </ul>	1
		* 2 is the number of instruction bytes of	the BMI instruction
		* REL is relative value (-128 to +127) in	idicated by the 2nd byte of the instruction
Description	:	When the negative flag N is set (1), the BMI address. The branch address is specified by a	•

When the negative flag N is clear (0), the program advances to next step without any action.

Status flags : Not affected.

Addressing mode	Syntax	Machine code	Bytes	Cycles
Relative	BMI rr	3016, rr	2	4

(Note 1) The cycles-count increases by 2 when a branch occurs.

-Ol-ali

# **BNE**

**BNE** 

Function	:	Branch on condi	tion			
Operation	:	Z = 0 ?				
		∙if ca ∙if bo ∦ 2 is the r	1 (False) ges according to rry occurs in PC rrow occurs in PC number of instruc		coperation	e instruction
Description	:	address. The br	anch address is	), the BNE instruction cau specified by a relative add he program advances to n	ress.	
		Not affected.	Suntay	Machine code	Butos	Cycles

Addressing mode	Syntax	Machine code	Bytes	Cycles
Relative	BNE rr	D016, rr	2	4

(Note 1) The cycles-count increases by 2 when a branch occurs.

FOrsu

7700 FAMILY SOFTWARE MANUAL

# **BPL**

**BPL** 

Function		:	Branch on condit	ion				
Operation	n	:	N = 0 ?					
			<ul> <li>* PG chang</li> <li>• if cal</li> <li>• if bol</li> <li>* 2 is the n</li> </ul>	1 (False) ges according to rry occurs in PC rrow occurs in PC umber of instruc	the result of the above PC oper : PG $\leftarrow$ PG + 1		e instruc	tion
Descripti Status fla		:	address. The bra	When the negative flag N is clear (0), the BPL instruction causes a branch to the specified ddress. The branch address is specified by a relative address. When the negative flag N is set (1), the program advances to next step without any action.				
Γ	Add	ressi	ing mode	Syntax	Machine code	Bytes	Cycles	

Addressing mode	Syntax	Machine code	Bytes	Cycles
Relative	BPL rr	1016, rr	2	4

(Note 1) The cycles-count increases by 2 when a branch occurs.

FORSU
## **BRA**

BRA

Function	:	Branch always
Operation	:	$PC \leftarrow branch address (relative)$
		PC ← PC + n ± REL * PG changes according to the result of the above PC operation • if carry occurs in PC : PG ← PG + 1 • if borrow occurs in PC : PG ← PG - 1
		* n is the number of instruction bytes in each addressing mode of the BRA instruction
		REL is relative value (-128 to +127) indicated by the last 1-byte or last 2-byte of the instruction Branch area : For short relative -128 to +127
		For long relative -32768 to +32767
Description	:	The BRA instruction causes a branch to the specified address. The branch address is specified by a relative address.
Status flags	:	Not affected.

Addressing mode	Syntax	Machine code	Bytes	Cycles
Relative	BRA rr	8016, rr	2	4
	BRAL rr1rr2	8216, rr2, rr1	3	4
	j-an			

## BRK

Function	:	Software interrupt
Operation	:	Stack $\leftarrow$ PG, PC, PSI $\leftarrow$ 1PG, PC $\leftarrow$ 00, Contents of BRK interrupt vector
		$\begin{array}{cccc} PC & \leftarrow PC + 2 \\ M(S \text{ to } S{-4}) \leftarrow PG,  PC,  PS \\ S & \leftarrow S - 5 \\ I & \leftarrow 1 \end{array} \tag{S) in just after instruction execution} \begin{array}{c c} & Stack \\ \hline \\ PSL \\ PSH \\ PCL \end{array}$
		PG $\leftarrow 00_{16}$ PCHPC $\leftarrow M(FFFB_{16}, FFFA_{16})$ (S) in just before instruction executionPG
		* "2" means the byte number of the BRK instruction, and "PC+2" is the address that stored the next instruction
Description	:	When the BRK instruction is executed, the CPU first saves the address where the next instruction is stored, and then saves the contents of the processor status register on the stack. Then, the CPU executes a branch to the address in bank-0 the lower portion of which is specified by the contents of FFFA <sub>16</sub> in bank-0 and the upper portion specified by the contents of FFFB <sub>16</sub> in bank-0.
Status flags		
IPL	.:	Not affected.
N	:	Not affected.
V	:	Not affected.
m	:	Not affected.
х	:	Not affected.
D	:	Not affected
	:	Set to 1.
Z C	:	Not affected. Not affected
U	•	Not allegied.

Addressing mode	Syntax	Machine code	Bytes	Cycles
Implied	BRK #nn	0016,EA16	2	15

(Note 1) The instruction's second byte is ignored, so any value impossible.

Function	:	Branch on condition	
Operation	:	V = 0 ?	
		When $V = 0$ (True) P	$C \leftarrow PC + 2 \pm REL$
		When V = 1 (False) P	$C \leftarrow PC + 2$
<ul> <li>* PG changes according to the result of the above PC operation</li> <li>• if carry occurs in PC : PG ← PG + 1</li> <li>• if borrow occurs in PC : PG ← PG - 1</li> </ul>		6 + 1	
		* 2 is the number of instruction bytes	of the BRA instruction
		* REL is relative value (-128 to +127)	indicated by the 2nd byte of the instruction
Description	:	When the overflow flag V is clear (0), the B' address. The branch address is specified b	

When the overflow flag V is set (1), the program advances to next step without any action.

C

Status flags : Not affected.

Addressing mode	Syntax	Machine code	Bytes	Cycles
Relative	BVC rr	5016, rr	2	4

(Note 1) The cycles-count increases by 2 when a branch occurs.

-01-21

Function	:	Branch on condition	
Operation	:	V = 1 ?	
		When $V = 1$ (True) $PC \leftarrow PC$	+ 2 ± REL
		When $V = 0$ (False) $PC \leftarrow PC$	+ 2
		<ul> <li>* PG changes according to the result of the al</li> <li>• if carry occurs in PC : PG ← PG + 1</li> <li>• if borrow occurs in PC : PG ← PG - 1</li> </ul>	pove PC operation
		* 2 is the number of instruction bytes of the B	VS instruction
		* REL is relative value (-128 to +127) indicate	ed by the 2nd byte of the instruction
Description	:	When the overflow flag V is set (1), the BVS instruaddress. The branch address is specified by a relat	•
		When the overflow flag V is clear (0), the program ac	dvances to next step without any action.
Ctatura flama		Net offered	

Status flags : Not affected.

Addressing mode	Syntax	Machine code	Bytes	Cycles
Relative	BVS rr	7016, rr	2	4

C .

(Note 1) The cycles-count increases by 2 when a branch occurs.

## CLB

Function : Bit manipulation

Operation:Mb  $\leftarrow$  0 (b is the specified bits)When m=0



When m=1

M(n)	M(n)	IMM8
	-	Λ

\* IMM is immediate value indicating the bit to be cleared with a "1" and is specified by the last 1 or 2 bytes of the instruction.

**Description** : The CLB instruction clears the specified memory bits to 0. Multiple bits to be cleared can be specified at one time.

Status flags : Not affected.

Addressing mode	Syntax	Machine code	Bytes	Cycles
Direct bit	CLB #imm, dd	1416, dd, imm	3	8
Absolute bit	CLB #imm, mmll	1C16, II, mm, imm	4	9

(Note 1) The bytes-count increases by 1 when operating on 16-bit data with the data length selection flag m set to 0.

### CLC

Function	:	Flag manipulation
Function	:	Flag manipulation

**Operation** :  $C \leftarrow 0$ 

**Description** : Clears the contents of carry flag C to 0.

IPL :	Not affected.

- N : Not affected.
- V : Not affected.
- m : Not affected.
- x : Not affected.
- D : Not affected.
- Z : Not affected.
- C : Cleared to 0.



Addressing mode	Syntax	Machine code	Bytes	Cycles
Implied	CLC	1816	1	2
	25	no		
	0			

# CLI

Function	:	Flag manipulation

**Operation** :  $I \leftarrow 0$ 

**Description** : Clears the interrupt disable flag I to 0.

IPL : Not affected.
---------------------

- N : Not affected.
- V : Not affected.
- m : Not affected.
- x : Not affected.
- D : Not affected.
- I : Cleared to 0.
- Z : Not affected.
- C : Not affected.

			•
_	Q	2	
C	5		

Addressing mode	Syntax	Machine code	Bytes	Cycles
Implied	CLI	5816	1	2
	01-05	n		

### CLM

Function	:	Flag manipulation

**Operation** :  $m \leftarrow 0$ 

**Description** : Clears the data length selection flag m to 0.

IPI	_ :	Not affected.
Ν	:	Not affected.
V	:	Not affected.
m	:	Cleared to 0.
х	:	Not affected.
D	:	Not affected.
Ι	:	Not affected.

- Z : Not affected.
- C : Not affected.



Addressing mode	Syntax	Machine code	Bytes	Cycles
Implied	CLM	D816	1	2
	2S	n		
	0			

CLP

**Function** : Flag manipulation

- - \* IMM is a 1 byte immediate value indicating the flag to be cleared with a "1" and is specified by the second byte of the instruction.

 $\begin{array}{c|c} b7 \ b6 \ b5 \ b4 \ b3 \ b2 \ b1 \ b0 \\ \hline \hline N \ V \ m \ x \ D \ I \ Z \ C \ PSL \end{array}$ 

**Description** : Clears the processor status flags specified by the bit pattern in the second byte of the instruction to 0.

Status flags : The specified status flags are cleared to "0". IPL is not affected.

Syntax	Machine code	Bytes	Cycles
CLP #imm	C216, imm	2	4
0-21	noutr		
		CLP #imm C216, imm	CLP #imm C216, imm 2

### CLV

Function : Flag manipulation

**Operation** :  $V \leftarrow 0$ 

**Description** : Clears the overflow flag V to 0.

-		
IPL	.:	Not affected.
Ν	:	Not affected.
V	:	Cleared to 0.
m	:	Not affected.
х	:	Not affected.
D	:	Not affected.
I	:	Not affected.

- Z : Not affected.
- C : Not affected.



Addressing mode	Syntax	Machine code	Bytes	Cycles
Implied	CLV	B816	1	2
	01-25			

### CMP

 Function
 :
 Compare

 Operation
 :
 Acc - M 

  $\underline{When m=0}$  Acc M(n+1,n) 

  $\underline{Mcc M(n+1,n)}$   $\underline{Mcc M(n)}$ 
 $\underline{When m=1}$   $\underline{Acc M(n)}$ 
 $\underline{Acc M(n)}$   $\underline{M(n)}$ 

**Description** : Subtracts the contents of memory from the contents of the accumulator. The accumulator and memory contents are not changed.

#### Status flags

- IPL : Not affected.
- N : Set to 1 when bit 15 (or bit 7 if the data length selection flag m is set to 1) of the operation result is 1. Otherwise, cleared to 0.
- V : Not affected.
- m : Not affected.
- x : Not affected.
- D : Not affected.
- I : Not affected.
- Z : Set to 1 when the result of operation is 0. Otherwise, cleared to 0.
- C : Set to 1 if the result of operation is 0 or larger. Otherwise, cleared to 0.

Addressing mode	Syntax	Machine code	Bytes	Cycles
Immediate	CMP A, #imm	C916, imm	2	2
Direct	CMP A, dd	C516, dd	2	4
Direct indexed X	CMP A, dd, X	D516, dd	2	5
Direct indirect	CMP A, (dd)	D216, dd	2	6
Direct indexed X indirect	CMP A, (dd, X)	C116, dd	2	7
Direct indirect indexed Y	CMP A, (dd), Y	D116, dd	2	8
Direct indirect long	CMPL A, (dd)	C716, dd	2	10
Direct indirect long indexed Y	CMPL A, (dd), Y	D716, dd	2	11
Absolute	CMP A, mmll	CD16, II, mm	3	4
Absolute indexed X	CMP A, mmll, X	DD16, II, mm	3	6
Absolute indexed Y	CMP A, mmll, Y	D916, II, mm	3	6
Absolute long	CMP A, hhmmll	CF16, II, mm, hh	4	6
Absolute long indexed X	CMP A, hhmmll, X	DF16, II, mm, hh	4	7
Stack pointer relative	CMP A, nn, S	C316, nn	2	5
Stack pointer relative	CMP A, (nn, S), Y	D316, nn	2	8
indirect indexed Y				

(Note 1) This table applies when using the accumulator A. If using the accumulator B, replace "A" with "B". In this case, "4216" is added at the beginning of the machine code, the bytes-count increases by 1 and the cycles-count increases by 2.

(Note 2) When operating on 16-bit data in the immediate addressing mode with the data length selection flag m set to 0, the bytes-count increases by 1.

## СРХ

 Function
 : Compare

 Operation
 : X - M 

 When x=0
 X
 M(n+1,n)

 X
 M(n+1,n)

 When x=1
 XL
 M(n)

 XL
 M(n)
 Image: M(n)

 Image: Model
 M(n)
 Image: M(n)

**Description** : Subtracts the contents of memory from the contents of the index register X. The index register X and memory contents are not changed.

#### Status flags

- IPL: Not affected.
- N : Set to 1 when bit 15 (or bit 7 if the index register length selection flag x is set to 1) of the operation result is 1. Otherwise, cleared to 0.
- V : Not affected.
- m : Not affected.
- x : Not affected.
- D : Not affected.
- I : Not affected.
- Z : Set to 1 when the result of operation is 0. Otherwise, cleared to 0.
- C : Set to 1 if the result of operation is 0 or larger. Otherwise, cleared to 0.

Addressing mode	Syntax	Machine code	Bytes	Cycles
Immediate	CPX #imm	E016, imm	2	2
Direct	CPX dd	E416, dd	2	4
Absolute	CPX mmll	EC16, II, mm	3	4

(Note 1) When operating on 16-bit data in the immediate addressing mode with the index register length selection flag x set to 0, the bytes-count increases by 1.

## CPY

 Function
 :
 Compare

 Operation
 :
 Y - M 

  $\frac{When x=0}{}$  Y
 M(n+1,n) 

  $\frac{When x=1}{}$   $\frac{When x=1}{}$  

 YL M(n) 

  $\square$   $\square$ 

**Description** : Subtracts the contents of memory from the contents of the index register Y. The index register Y and memory contents are not changed.

#### Status flags

- IPL : Not affected.
- N : Set to 1 when bit 15 (or bit 7 if the index register length selection flag x is set to 1) of the operation result is 1. Otherwise, cleared to 0.
- V : Not affected.
- m : Not affected.
- x : Not affected.
- D : Not affected.
- I : Not affected.
- Z : Set to 1 when the result of operation is 0. Otherwise, cleared to 0.
- C : Set to 1 if the result of operation is 0 or larger. Otherwise, cleared to 0.

Addressing mode			Syntax	Machine code	Bytes	Cycles
Immediate			CPY #imm	C016, imm	2	2
Direct			CPY dd	C4 <sub>16</sub> ,dd	2	4
Absolute			CPY mmll	CC16, II, mm	3	4

(Note 1) When operating on 16-bit data in the immediate addressing mode with the index register length selection flag x set to 0, the bytes-count increases by 1.

## DEC

DEC



Addressing mode	Syntax	Machine code	Bytes	Cycles
Accumulator	DEC A	1A <sub>16</sub>	1	2
Direct	DEC dd	C616, dd	2	7
Direct indexed X	DEC dd, X	D616, dd	2	7
Absolute	DEC mmll	CE16, II, mm	3	7
Absolute indexed X	DEC mmll, X	DE16, II, mm	3	8

(Note 1) The accumulator addressing mode's specification in this table applies when using the accumulator A. If using the accumulator B, replace "A" with "B". In this case, "42<sub>16</sub>" is added at the beginning of the machine code, the bytes-count increases by 1 and the cycles-count increases by 2.

## DEX

Function	:	Decrement
Operation	:	$\begin{array}{c} X \leftarrow X - 1 \\ \underline{When \ x=0} \\ X & X \\ \hline \end{array} \leftarrow \boxed{1} - 1 \end{array}$
		$\frac{\text{When } x=1}{\text{XL}} \xrightarrow{\text{XL}} - 1$

Description

Subtracts 1 from the contents of the index register X.

### Status flags

IPL : Not affected.

:

- N : Set to 1 when bit 15 (or bit 7 if the index register length selection flag x is set to 1) of the operation result is 1. Otherwise, cleared to 0.
- V : Not affected.
- m : Not affected.
- x : Not affected.
- D : Not affected.
- I : Not affected.
- Z : Set to 1 when the result of operation is 0. Otherwise, cleared to 0.
- C : Not affected.

Addressing mode	Synta	Machi	ine code Byte	s Cycles
Implied	DEX	CA16	1	2
		· · · · ·		

# DEY



Description

Subtracts 1 from the contents of the index register Y.

### Status flags

IPL: Not affected.

÷

- N : Set to 1 when bit 15 (or bit 7 if the index register length selection flag x is set to 1) of the operation result is 1. Otherwise, cleared to 0.
- V : Not affected.
- m : Not affected.
- x : Not affected.
- D : Not affected.
- I : Not affected.
- Z : Set to 1 when the result of operation is 0. Otherwise, cleared to 0.
- C : Not affected.

Addressing mode		Syntax	Machine code	Bytes	Cycles
Implied		DEY	8816	1	2
	Contraction of the local division of the loc		÷		

## DIV



**Description** : When the data length selection flag m is set to 0, a 32-bit data stored in the accumulators B (upper 16 bits) and A (lower 16 bits) are divided by a 16-bit data in memory. The quotient is placed in the accumulator A, and the remainder is placed in the accumulator B.

When the data length selection flag m is set to 1, a 16-bit data stored in the lower 8 bits of the accumulators B (upper 8 bits) and A (lower 8 bits) are divided by an 8 bit data in memory. The quotient is placed in the lower 8 bits of the accumulator A, and the remainder is placed in the lower 8 bits of the accumulator B.

If an overflow occurs as a result of the operation, the V flag is set and the content of the accumulator is unpredictable.

When divisor is 0, the zero division interrupt is generated, in which case the contents of the program bank register, program counter, and processor status register are saved on the stack and a branch occurs to the address in bank-0 as specified by the zero division interrupt vector. Accumulator contents are not changed. In this case, the content of the accumulator is unchanged.

-		
IPL	:	Not affected.
Ν	:	Set to 1 when bit 15 (or bit 7 if the data length selection flag m is set to 1) of quotient from
		the operation is 1. Otherwise, cleared to 0.
		* When an overflow occurs as a result of the operation or divisor is 0, N flag is not affected.
V	:	Clear to 0.
		* Set to 1 when an overflow occurs
		* Not affected when divisor is 0
m	:	Not affected.
х	:	Not affected.
D	:	Not affected.
I	:	Not affected.
Z	:	Set to 1 when the quotient from the operation is 0. Otherwise, cleared to 0. No changes occur when divisor is 0.
		* When an overflow occurs as a result of the operation or divisor is 0, Z flag is not affected.
С	:	Clear to 0.
		* Set to 1 when an overflow occurs
		* Not affected when divisor is 0

Addressing mode	Syntax	Machine code	Bytes	Cycles
Immediate	DIV #imm	8916, 2916, imm	3	27
Direct	DIV dd	8916, 2516, dd	3	29
Direct indexed X	DIV dd, X	8916, 3516, dd	3	30
Direct indirect	DIV (dd)	8916, 3216, dd	3	31
Direct indexed X indirect	DIV (dd, X)	8916, 2116, dd	3	32
Direct indirect indexed Y	DIV (dd), Y	8916, 3116, dd	3	33
Direct indirect long	DIVL (dd)	8916, 2716, dd	3	35
Direct indirect long indexed Y	DIVL (dd), Y	8916, 3716, dd	3	36
Absolute	DIV mmll	8916, 2D16, II, mm	4	29
Absolute indexed X	DIV mmll, X	8916, 3D16, II ,mm	4	31
Absolute indexed Y	DIV mmll, Y	8916, 3916, II ,mm	4	31
Absolute long	DIV hhmmll	8916, 2F16, II, mm, hh	5	31
Absolute long indexed X	DIV hhmmll, X	8916, 3F16, II, mm, hh	5	32
Stack pointer relative	DIV nn, S	8916, 2316, nn	3	30
Stack pointer relative	DIV (nn, S), Y	8916, 3316, nn	3	33
indirect indexed Y				

(Note 1) When operating on 16-bit data in the immediate addressing mode with the data length selection flag m set to 0, the bytes-count increases by 1.

(Note 2) The cycles-count in this table are for 16-bit ÷ 8-bit operations. For 32-bit ÷ 16-bit operations, the cycles-count increases by 16.

(Note 3) The cycle count in this table and Note 2 are the value when the operation completes normally (no interrupt has occurred). If a zero divide interrupt has occurred, the cycle counts in the above table are decremented by 8 regardless of the data length.

## DIVS

Function	:	:	Division (Signed)	This instruction can be used in the <u>7750 Series</u> only.
Operatior	1 :	:	A(quotient), B(remainder) $\leftarrow$ (B, A) / M <u>When m=0</u> A B B A <u>s_uotient</u> , <u>s_mainder</u> $\leftarrow$ <u>s_uotiend</u>	M(n+1,n) ÷ s
			$\begin{array}{c c} \underline{When \ m=1} \\ AL & BL & BL & AL & M(n) \\ \hline \ Quotient \\ s & \\ \end{array}, \begin{array}{c} \hline Remainder \\ s & \\ \end{array} \leftarrow \begin{array}{c} \hline Dividend \\ s & \\ \end{array} \begin{array}{c} \div \\ s & \\ \end{array} \begin{array}{c} \hline Divisor \\ s & \\ \end{array} \end{array}$ $\begin{array}{c} \ast \ "s" \ means \ a \ sign \ bit \ that \ is \ the \ most \ significant \ b \\ \end{array}$	bit of the data
Descriptio	on :	:	When the data length selection flag m is set to 0, a accumulators B (upper 16 bits) and A (lower 16 bits) are memory. As a result of the operation, the quotient is remainder is stored in accumulator B as signed 16-bit data	e divided by a signed 16-bit data in stored in accumulator A and the
			When the data length selection flag m is set to 1, a sign bits of the accumulators B (upper 8 bits) and A (lower 8 bit in memory. As a result of the operation, the quotien accumulator A and the remainder is stored in low-order 8 bit data.	s) are divided by a signed 8 bit data t is stored in low-order 8 bits of
			The sign of remainder becomes same as dividend. When an overflow results from this operation (the quot $+32767$ if m=0 or $-127$ to $+127$ if m=1) neglect removed the content of the accumulator is unpredictable.	
			When divisor is 0, the zero division interrupt is generated processor status register are saved on the stack and a br 016 as specified by the zero division interrupt vector. A changed.	anch occurs to the address in bank
Status fla	as			
IP	-	:	Not affected.	
N	:	:	Set to 1 when bit 15 (or bit 7 if the data length selection the operation is 1. Otherwise, cleared to 0.	
V	:	:	<ul><li>When an overflow occurs as a result of the operation of Clear to 0.</li><li>Set to 1 when an overflow occurs</li></ul>	or divisor is 0, N flag is not affected.
			* Not affected when divisor is 0	
m	:	:	Not affected.	
х	:	:	Not affected.	
D	:	:	Not affected.	
I	:	:	Not affected.	
			* Set to 1 when divisor is 0	

- Z : Set to 1 when the quotient from the operation is 0. Otherwise, cleared to 0. No changes occur when divisor is 0.
  - \* When an overflow occurs as a result of the operation or divisor is 0, Z flag is not affected.
- C : Clear to 0.
  - \* Set to 1 when an overflow occurs
  - \* Not affected when divisor is 0

Addressing mode	Syntax	Machine code	Bytes	Cycles
Immediate	DIVS #imm	8916, A916, imm	3	29
Direct	DIVS dd	8916, A516, dd	3	31
Direct indexed X	DIVS dd, X	8916, B516, dd	3	32
Direct indirect	DIVS (dd)	8916, B216, dd	3	33
Direct indexed X indirect	DIVS (dd, X)	8916, A116, dd 🛛 🔺	3	34
Direct indirect indexed Y	DIVS (dd), Y	8916, B116, dd	3	35
Direct indirect long	DIVSL (dd)	8916, A716, dd	3	37
Direct indirect long indexed Y	DIVSL (dd), Y	8916, B716, dd	3	38
Absolute	DIVS mmll	8916, AD16, II, mm	4	31
Absolute indexed X	DIVS mmll, X	8916, BD16, II ,mm	4	33
Absolute indexed Y	DIVS mmll, Y	8916, B916, II ,mm	4	33
Absolute long	DIVS hhmmll	8916, AF16, II, mm, hh	5	33
Absolute long indexed X	DIVS hhmmll, X	8916, BF16, II, mm, hh	5	34
Stack pointer relative	DIVS nn, S 🥖	8916, A316, nn	3	32
Stack pointer relative	DIVS (nn, S), Y	8916, B316, nn	3	35
indirect indexed Y				

(Note 1) When operating on 16-bit data in the immediate addressing mode with the data length selection flag m set to 0, the bytes-count increases by 1.

(Note 2) The cycles-count in this table are for 16-bit ÷ 8-bit operations. For 32-bit ÷ 16-bit operations, the cycles-count increases by 16.

(Note 3) The cycle count in this table and Note 2 are the value when the operation completes normally (no interrupt has occurred). If a zero divide interrupt has occurred, the cycle counts in the above table are decremented by 10 regardless of the data length.

EOR

 Function
 :
 Logical EXCLUSIVE OR

 Operation
 :
 Acc  $\leftarrow$  Acc  $\forall$  M

 When m=0
 Acc  $\land$  Acc M(n+1,n) 

  $\land$  Acc  $\land$  Acc M(n+1,n) 

  $\checkmark$   $\leftarrow$   $\square$   $\forall$   $\square$  

 When m=1

 AccL  $\land$  AccL M(n) 

  $\leftarrow$   $\square$   $\forall$   $\square$ 

**Description** : Performs the logical EXCLUSIVE OR between the contents of the accumulator and the contents of memory, and places the result in the accumulator.

#### Status flags

- IPL : Not affected.
- N : Set to 1 when bit 15 (or bit 7 if the data length selection flag m is set to 1) of the operation result is 1. Otherwise, cleared to 0.
- V : Not affected.
- m : Not affected.
- x : Not affected.
- D : Not affected.
- I : Not affected.
- Z : Set to 1 when the result of operation is 0. Otherwise, cleared to 0.
- C : Not affected.

Addressing mode	Syntax	Machine code	Bytes	Cycles
Immediate	EOR A, #imm	4916, imm	2	2
Direct	EOR A, dd	4516, dd	2	4
Direct indexed X	EOR A, dd, X	5516, dd	2	5
Direct indirect	EOR A, (dd)	5216, dd	2	6
Direct indexed X indirect	EOR A, (dd, X)	4116, dd	2	7
Direct indirect indexed Y	EOR A, (dd), Y	5116, dd	2	8
Direct indirect long	EORL A, (dd)	4716, dd	2	10
Direct indirect long indexed Y	EORL A, (dd), Y	5716, dd	2	11
Absolute	EOR A, mmll	4D16, II, mm	3	4
Absolute indexed X	EOR A, mmll, X	5D16, II, mm	3	6
Absolute indexed Y	EOR A, mmll, Y	5916, II, mm	3	6
Absolute long	EOR A, hhmmll	4F16, II, mm, hh	4	6
Absolute long indexed X	EOR A, hhmmll, X	5F16, II, mm, hh	4	7
Stack pointer relative	EOR A, nn, S	4316, nn	2	5
Stack pointer relative	EOR A, (nn, S), Y	5316, nn	2	8
indirect indexed Y				

(Note 1) This table applies when using the accumulator A. If using the accumulator B, replace "A" with "B". In this case, "42<sub>16</sub>" is added at the beginning of the machine code, the bytes-count increases by 1 and the cycles-count increases by 2.

(Note 2) When operating on 16-bit data in the immediate addressing mode with the data length selection flag m set to 0, the bytes-count increases by 1.

## EXTS

Function	:	Extension with sign This instruction can be used in the <u>7750 Series</u> only.
Operation	:	Acch $\leftarrow$ 0016 or FF16
		When bit 7 of AccL="0"
		AccH ← 0016
		ACCH ACCL ACCH ACCL
		$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
		When bit 7 of AccL="1"
		Acch ← FF16
		ACCH ACCL ACCL ACCL
		$11111111 1XXXXXX \leftarrow ? 1XXXXXXX$
Description		This instruction is used to extend the signed 8-bit data stored in the low-order byte of the accumulator to a 16-bit data. If bit 7 of the accumulator is "0", bits 8 to 15 are set to "0". If bit 7 of the accumulator is "1", bits 8 to 15 are set to "1". With this instruction, the high-order byte of accumulator changes regardless of the data length selection flag m, but the content of the data length selection flag m is unchanged.
Status flag	S	
	IPL :	Not affected.
	N :	Set to 1, if bit 15 of the result of operation is 1. Otherwise, cleared to 0.
	V :	Not affected.
	m :	Not affected.
	x :	Not affected.
	D :	Not affected.
	I : -	Not affected.
	Ζ:	Set to 1, if the result of operation is 0. Otherwise, cleared to 0.

C : Not affected.

Addressing mode	Syntax	Machine code	Bytes	Cycles
Accumulator	EXTS A	8916, 8B16	2	8
Accumulator	EXTS B	4216, 8B16	2	8

## EXTZ

EXTZ

Function	:	Extension zero This instruction can be used in the <u>7750 Series</u> only.
Operation	:	Ассн ← 0016
		ACCHACCLACCHACCL $0016$ $\leftarrow$ ? $*$ The high-order byte of Acc changes regardless of the m flag
Description	:	This instruction is used to extend the 8-bit data stored in the low-order byte of the accumulator to a 16-bit data.
		Bits 8 to 15 of the accumulator are set to "0".
		With this instruction, the high-order byte of accumulator changes regardless of the data length selection flag m, but the content of the data length selection flag m is unchanged.
Status flags		
IPI	_ :	Not affected.
Ν	:	Set to "0"
V	:	Not affected.
m	:	Not affected.
х	:	Not affected.
D	:	Not affected.
I	:	Not affected.
Z	:	Set to 1, if the result of operation is 0. Otherwise, cleared to 0.
С	:	Not affected.

Addressing mode	Syntax	Machine code	Bytes	Cycles
Accumulator	EXTZ A	8916, AB16	2	5
Accumulator	EXTZ B	4216, AB16	2	5

5

# INC

INC



Addressing mode	Syntax	Machine code	Bytes	Cycles
Accumulator	INC A	3A16	1	2
Direct	INC dd	E616, dd	2	7
Direct indexed X	INC dd, X	F616, dd	2	7
Absolute	INC mmll	EE16, II, mm	3	7
Absolute indexed X	INC mmll, X	FE16, II, mm	3	8

(Note 1) The accumulator addressing mode's specification in this table applies when using the accumulator A. If using the accumulator B, replace "A" with "B". In this case, "42<sub>16</sub>" is added at the beginning of the machine code, the bytes-count increases by 1 and the cycles-count increases by 2.

# INX



Description

Adds 1 to the contents of the index register X.

### Status flags

IPL: Not affected.

2

- N : Set to 1 when bit 15 (or bit 7 if the index register length selection flag x is set to 1) of the operation result is 1. Otherwise, cleared to 0.
- V : Not affected.
- m : Not affected.
- x : Not affected.
- D : Not affected.
- I : Not affected.
- Z : Set to 1 when the result of operation is 0. Otherwise, cleared to 0.
- C : Not affected.

Addressing mode	Syntax	Machine code	Bytes	Cycles	
Implied		INX	E816	1	2
	Charles and	7			

# INY

Function	:	Increment
Operation	:	$Y \leftarrow Y + 1$ $\underline{When \ x=0}$ $Y \qquad Y$ $( \ ) \qquad + 1$
		$\frac{\text{When } x=1}{\text{YL}}$ $\frac{\text{YL}}{\text{(1)}} \leftarrow \frac{\text{YL}}{\text{(1)}} + 1$
Description	:	Adds 1 to the contents of the index register Y.

Description

Adds 1 to the contents of the index register Y.

- IPL : Not affected.
- N : Set to 1 when bit 15 (or bit 7 if the index register length selection flag x is set to 1) of the operation result is 1. Otherwise, cleared to 0.
- Not affected. V 1
- Not affected. m :
- Not affected. 1 Х
- D Not affected. :
- Т Not affected. :
- Ζ Set to 1 when the result of operation is 0. Otherwise, cleared to 0. :
- C : Not affected.

Addressing mode	Syntax	Machine code	Bytes	Cycles
Implied	INY	C816	1	2

### JMP

:	Jump always
:	[PG], PC $\leftarrow$ specified address (absolute or indirect)
	When the addressing mode is
	absolute addressing mode.
	$PC \leftarrow ADDR$
	absolute long addressing mode.
	$PC \leftarrow ADDR$
	$PG \leftarrow BANK$
	absolute indirect addressing mode,
	$PC \leftarrow M(ADDR+1, ADDR)$
	absolute indirect long addressing mode, $PC \leftarrow M(ADDR+1, ADDR)$ $PG \leftarrow M(ADDR+2)$
	$PC \leftarrow M(ADDR+1, ADDR)$
	$PG \leftarrow M(ADDR+2)$
	absolute indexed X indirect addressing mode.
	$PC \leftarrow M(ADDR+X+1, ADDR+X)$
	* ADDR indicates the low-order 16 bits of a 24-bit address and is specified by bytes 2 and
	3 of the instruction.
	* BANK is the high-order 8 bits of a 24-bit address and is specified by byte 4 of the instruction.
	The JMP instruction causes a jump to the address specified for the addressing mode in use.
•	When this instruction is used in addressing mode other than absolute long, the content of PG
	is incremented by 1 and the branch destination becomes the next bank if the last byte of the
	instruction is at the topmost address (XXFFFF16) of a bank or if the instruction spans across
	:

Status flags : Not affected.

banks.

Addressing mode	Syntax	Machine code	Bytes	Cycles
Absolute	JMP mmll	4C16, II, mm	3	2
Absolute long	JMPL hhmmll	5C16, II, mm, hh	4	4
Absolute indirect	JMP (mmll)	6C16, II, mm	3	4
Absolute indirect long	JMPL (mmll)	DC16, II, mm	3	8
Absolute indexed X indirect	JMP (mmll, X)	7C16, II, mm	3	6

### **JSR**

Function	:	Jump to subroutine
Operation	:	$\begin{array}{l} \mbox{Stack} \leftarrow [PG], \mbox{ PC} \\ \mbox{[PG], PC} \leftarrow \mbox{ specified address (absolute or indirect)} \\ \mbox{When the addressing mode is} \\ & \mbox{ absolute addressing mode,} \\ & \mbox{ PC}  \leftarrow \mbox{ PC} + 3 \\ & \mbox{ M(S,S-1)} \leftarrow \mbox{ PC} \\ & \mbox{ S}  \leftarrow \mbox{ S} - 2 \\ & \mbox{ PC}  \leftarrow \mbox{ ADDR} \end{array} \qquad \begin{array}{c} \mbox{ Stack} \\ \hline \\ \mbox{ Stack} \\ \hline \\ \mbox{ PCL} \\ \hline \mbox{ PCL} \\ \hline \\ $
		absolute long addressing mode,StackPC $\leftarrow$ PC + 4(S) in just after instruction executionM(S to S-2) $\leftarrow$ PG, PCPCLS $\leftarrow$ S - 3(S) in just before instruction executionPC $\leftarrow$ ADDRPGPG $\leftarrow$ BANK
		$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
		* ADDR indicates the low-order 16 bits of a 24-bit address and is specified by bytes 2 and 3 of the instruction.
		* BANK is the high-order 8 bits of a 24-bit address and is specified by byte 4 of the instruction.
Description	:	The contents of the program counter PC (or the program bank register PG and the program counter PC if absolute long addressing mode) are first saved on the stack, then a jump occurs to the address shown for each addressing mode. When this instruction is used in addressing mode other than absolute long, the content of PG is incremented by 1 and the branch destination becomes the next bank if the last byte of the instruction is at the topmost address (XXFFFF16) of a bank or if the instruction spans across banks.
Status flags	:	Not affected.

Addressing mode	Syntax	Machine code	Bytes	Cycles
Absolute	JSR mmll	2016, II, mm	3	6
Absolute long	JSRL hhmmll	2216, II, mm, hh	4	8
Absolute indexed X indirect	JSR (mmll, X)	FC16, II, mm	3	8

## LDA

Function	:	Load
Operation	:	$Acc \leftarrow M$ <u>When m=0</u> Acc M(n+1, n) $\leftarrow$
		$\frac{When m=1}{AccL} M(n)$

Description

Loads the contents of memory into the accumulator.

#### **Status flags**

IPL : Not affected.

:

- N : Set to 1 when bit 15 (or bit 7 if the data length selection flag m is set to 1) of the operation result is 1. Otherwise, cleared to 0.
- V : Not affected.
- m : Not affected.
- x : Not affected.
- D : Not affected.
- I : Not affected.
- Z : Set to 1 when the result of operation is 0. Otherwise, cleared to 0.
- C : Not affected.

				_
Addressing mode	Syntax	Machine code	Bytes	Cycles
Immediate	LDA A, #imm	A916, imm	2	2
Direct	LDA A, dd	A516, dd	2	4
Direct indexed X	LDA A, dd, X	B516, dd	2	5
Direct indirect	LDA A, (dd)	B216, dd	2	6
Direct indexed X indirect	LDA A, (dd, X)	A116, dd	2	7
Direct indirect indexed Y	LDA A, (dd), Y	B116, dd	2	8
Direct indirect long	LDAL A, (dd)	A716, dd	2	10
Direct indirect long indexed Y	LDAL A, (dd), Y	B716, dd	2	11
Absolute	LDA A, mmll	AD16, II, mm	3	4
Absolute indexed X	LDA A, mmll, X	BD16, II, mm	3	6
Absolute indexed Y	LDA A, mmll, Y	B916, II, mm	3	6
Absolute long	LDA A, hhmmll	AF16, II, mm, hh	4	6
Absolute long indexed X	LDA A, hhmmll, X	BF16, II, mm, hh	4	7
Stack pointer relative	LDA A, nn, S	A316, nn	2	5
Stack pointer relative	LDA A, (nn, S), Y	B316, nn	2	8
indirect indexed Y				

(Note 1) This table applies when using the accumulator A. If using the accumulator B, replace "A" with "B". In this case, "4216" is added at the beginning of the machine code, the bytes-count increases by 1 and the cycles-count increases by 2.

(Note 2) When operating on 16-bit data in the immediate addressing mode with the data length selection flag m set to 0, the bytes-count increases by 1.

### LDM

Function	:	Load
Operation	:	$\begin{array}{c} M \leftarrow IMM \\ \underline{When  m=0} \\ & M(n+1,  n) \\ \hline & & & & & & & \\ \hline \end{array} \leftarrow IMM16 \end{array}$
		$\frac{\text{When } m=1}{M(n)} \leftarrow \text{IMM8}$
Description	:	Loads an immediate value into memory.

### Status flags : Not affected.

Addressing mode	Syntax	Machine code	Bytes	Cycles
Direct	LDM #imm, dd	6416, dd, imm	3	4
Direct indexed X	LDM #imm, dd, X	7416, dd, imm	3	5
Absolute	LDM #imm, mmll	9C16, II, mm, imm	4	5
Absolute indexed X	LDM #imm, mmll, X	9E16, II, mm, imm	4	6

(Note 1) When operating on 16-bit data with the data length selection flag m set to 0, the bytes-count increases by 1.

# LDT

	_	
Function	:	Load
Operation	:	$DT \leftarrow IMM8$
		DT ── IMM8
Description	:	Loads an immediate value into the data bank register DT.
Status flags	:	Not affected.

Addressing mode	Syntax	Machine code	Bytes	Cycles
Immediate	LDT #imm	8916, C216, imm	3	5
		ounces	<b>,</b>	
	ol an			

# LDX

Function	:	Load
Operation	:	$\begin{array}{c} X \leftarrow M \\ \underline{When \ x=0} \\ & X \qquad M(n+1, \ n) \\ \hline & & \leftarrow \end{array}$
		$\frac{\text{When } x=1}{\text{XL}}$ $\qquad \qquad $

**Description** : Loads the contents of memory into the index register X.

### Status flags

- IPL : Not affected.
- N : Set to 1 when bit 15 (or bit 7 if the index register length selection flag x is set to 1) of the operation result is 1. Otherwise, cleared to 0.
- V : Not affected.
- m : Not affected.
- x : Not affected.
- D : Not affected.
- I : Not affected.
- Z : Set to 1 when the result of operation is 0. Otherwise, cleared to 0.
- C : Not affected.

Addressing mode	4	Syntax Machine code		Bytes	Cycles
Immediate		LDX #imm	A216, imm	2	2
Direct		LDX dd	A616, dd	2	4
Direct indexed Y		LDX dd, Y	B616, dd	2	5
Absolute		LDX mmll	AE16, II, mm	3	4
Absolute indexed Y		LDX mmll, Y	BE16, II, mm	3	6

(Note 1) When operating on 16-bit data in the immediate addressing mode with the index register length selection flag x set to 0, the bytes-count increases by 1.

# LDY

Function	:	Load
Operation	:	$\begin{array}{c} Y \leftarrow M \\ \underline{When \ x=0} \\ & Y \\ \hline & M(n+1, \ n) \\ \hline & \\ \hline & \\ \hline \end{array} \leftarrow \boxed{\end{array}$
		$\frac{\text{When } x=1}{\text{YL}} \qquad $

**Description** : Loads the contents of memory into the index register Y.

### Status flags

- IPL : Not affected.
- N : Set to 1 when bit 15 (or bit 7 if the index register length selection flag x is set to 1) of the operation result is 1. Otherwise, cleared to 0.
- V : Not affected.
- m : Not affected.
- x : Not affected.
- D : Not affected.
- I : Not affected.
- Z : Set to 1 when the result of operation is 0. Otherwise, cleared to 0.
- C : Not affected.

Addressing mode	Syntax	Machine code	Bytes	Cycles
Immediate	LDY #imm	A016, imm	2	2
Direct	LDY dd	A416, dd	2	4
Direct indexed X	LDY dd, X	B416, dd	2	5
Absolute	LDY mmll	AC16, II, mm	3	4
Absolute indexed X	LDY mmll, X	BC16, II, mm	3	6

(Note 1) When operating on 16-bit data in the immediate addressing mode with the index register length selection flag x set to 0, the bytes-count increases by 1.

1

Operation

Acc or M $0 \rightarrow 1$ bit shift to <u>When m=0</u>	C Right →	
$0 \xrightarrow{b15} \cdots$	Acc or M(n+1,n)	b0 C

#### When m=1

b7	AccL or M(n)	b0 C
$0 \xrightarrow{1}$		

**Description** : Shifts all bits of the accumulator or memory one place to the right. Bit 15 (or bit 7 if the data length selection flag m is set to 1) of the accumulator or memory is loaded with 0. The carry flag C is loaded from bit 0 of the data before the shift.

nounci

### Status flags

- IPL: Not affected.
- N : Cleared to "0".
- V : Not affected.
- m : Not affected.
- x : Not affected.
- D : Not affected.
- I : Not affected.
- Z : Set to 1 when the result of operation is 0. Otherwise, cleared to 0.
- C : Set to 1 when bit 0 before the operation is 1. Otherwise, cleared to 0.

Addressing mode	Syntax	Machine code	Bytes	Cycles
Accumulator	LSR A	4A16	1	2
Direct	LSR dd	4616, dd	2	7
Direct indexed X	LSR dd, X	5616, dd	2	7
Absolute	LSR mmll	4E16, II, mm	3	7
Absolute indexed X	LSR mmll, X	5E16, II, mm	3	8

(Note 1) The accumulator addressing mode's specification in this table applies when using the accumulator
 A. If using the accumulator B, replace "A" with "B". In this case, "42<sub>16</sub>" is added at the beginning of the machine code, the bytes-count increases by 1 and the cycles-count increases by 2.

### MPY

Multiply

Function Multiplication (Unsigned) 2 Operation B, A  $\leftarrow$  A  $\times$  M 2 When m=0 В А A M(n+1,n)Product Multiplicand X Multiplier When m=1 ΒL AL AL M(n) Multiplier Product Multiplicand  $\times$ 

**Description** : When the data length selection flag m is set to 0, the contents of the accumulator A and the contents of memory are multiplied. Multiplication is performed as 16-bit × 16-bit, and the result is a 32-bit data which is placed in the accumulators B (upper 16 bits of the result) and A (lower 16 bits of the result).

When the data length selection flag m is set to 1, the lower 8-bit contents of the accumulator A and the contents of memory are multiplied. Multiplication is performed as 8-bit  $\times$  8-bit, and the result is a 16-bit data which is placed in the lower 8 bits of the accumulators B (upper 8 bits of the result) and A (lower 8 bits of the result).

- IPL : Not affected.
- N : Set to 1 when bit 31 (or bit 15 if the data length selection flag m is set to 1) of the operation result is 1. Otherwise, cleared to 0.
- V : Not affected.
- m : Not affected.
- x : Not affected.
- D : Not affected.
- I : Not affected.
- Z : Set to 1 when the result of operation is 0. Otherwise, cleared to 0.
- C : Cleared to 0.

Addressing mode	Syntax	Machine code	Bytes	Cycles
Immediate	MPY #imm	8916, 0916, imm	3	16
Direct	MPY dd	8916, 0516, dd	3	18
Direct indexed X	MPY dd, X	8916, 1516, dd	3	19
Direct indirect	MPY (dd)	8916, 1216, dd	3	20
Direct indexed X indirect	MPY (dd, X)	8916, 0116, dd	3	21
Direct indirect indexed Y	MPY (dd), Y	8916, 1116, dd	3	22
Direct indirect long	MPYL (dd)	8916, 0716, dd	3	24
Direct indirect long indexed Y	MPYL (dd), Y	8916, 1716, dd	3	25
Absolute	MPY mmll	8916, 0D16, II, mm	4	18
Absolute indexed X	MPY mmll, X	8916, 1D16, II, mm	4	20
Absolute indexed Y	MPY mmll, Y	8916, 1916, II, mm	4	20
Absolute long	MPY hhmmll	8916, 0F16, II, mm, hh	5	20
Absolute long indexed X	MPY hhmmll, X	8916, 1F16, II, mm, hh	5	21
Stack pointer relative	MPY nn, S	8916, 0316, nn	3	19
Stack pointer relative	MPY (nn, S), Y	8916, 1316, nn	3	22
indirect indexed Y				

(Note 1) When operating on 16-bit data in the immediate addressing mode with the data length selection flag m set to 0, the bytes-count increases by 1.

(Note 2) The cycles-count in this table are for 8-bit × 8-bit multiplications. For 16-bit × 16-bit multiplications, the cycles-count increases by 8.

7700 FAMILY SOFTWARE MANUAL
#### **MPYS**

**MPYS** 



When m=1

 $\begin{array}{c|c} \mathsf{BL} & \mathsf{AL} & \mathsf{AL} & \mathsf{M}(n) \\ \hline \mathsf{Product} & \leftarrow & \mathsf{Multiplicand} \times & \mathsf{Multiplier} \\ \mathsf{s} \_ \_ & \bullet & \mathsf{s} \_ \\ \end{array}$ 

\* s indicates the sign bit and is the topmost bit of the data to be operated on.

Description : When the data length selection flag m is set to 0, the content of the accumulator A is multiplied by the content of memory as signed data. The multiplication is performed as a 16-bit × 16-bit operation, and the result is a 32-bit data which is placed in the accumulators B (upper 16 bits of the result) and A (lower 16 bits of the result). Bit 15 of accumulator B becomes the sign bit.

When the data length selection flag m is set to 1, the lower 8-bit content of the accumulator A is multiplied by the content of memory as signed data. The multiplication is performed as 8-bit  $\times$  8-bit operation, and the result is a 16-bit data which is placed in the lower 8 bits of the accumulators B (upper 8 bits of the result) and A (lower 8 bits of the result). Bit 7 of accumulator B becomes the sign bit.

#### Status flags

IPL: Not	affected.
----------	-----------

- N : Set to 1 when bit 31 of the operation result which is bit 15 of accumulator B (or if the data length selection flag m is set to 1, bit 15 of the operation result which is bit 7 of accumulator B) is 1. Otherwise, cleared to 0.
- V : Not affected.
- m : Not affected.
- x : Not affected.
- D : Not affected.
- I : Not affected.
- Z : Set to 1 when the result of operation is 0. Otherwise, cleared to 0.
- C : Not affected.

Addressing mode	Syntax	Machine code	Bytes	Cycles
Immediate	MPYS #imm	8916, 8916, imm	3	18
Direct	MPYS dd	8916, 8516, dd	3	20
Direct indexed X	MPYS dd, X	8916, 9516, dd	3	21
Direct indirect	MPYS (dd)	8916, 9216, dd	3	22
Direct indexed X indirect	MPYS (dd, X)	8916, 8116, dd	3	23
Direct indirect indexed Y	MPYS (dd), Y	8916, 9116, dd	3	24
Direct indirect long	MPYSL (dd)	8916, 8716, dd	3	26
Direct indirect long indexed Y	MPYSL (dd), Y	8916, 9716, dd	3	27
Absolute	MPYS mmll	8916, 8D16, II, mm	4	20
Absolute indexed X	MPYS mmll, X	8916, 9D16, II, mm	4	22
Absolute indexed Y	MPYS mmll, Y	8916, 9916, II, mm	4	22
Absolute long	MPYS hhmmll	8916, 8F16, II, mm, hh	5	22
Absolute long indexed X	MPYS hhmmll, X	8916, 9F16, II, mm, hh	5	23
Stack pointer relative	MPYS nn, S	8916, 8316, nn	3	21
Stack pointer relative	MPYS (nn, S), Y	8916, 9316, nn	3	24
indirect indexed Y				

(Note 1) When operating on 16-bit data in the immediate addressing mode with the data length selection flag m set to 0, the bytes-count increases by 1.

(Note 2) The cycles-count in this table are for 8-bit × 8-bit multiplications with the same sign. If the multiplier and multiplicand have different signs, three additional cycles are required. For 16-bit × 16-bit multiplications, the cycles-count increases by 8.

### MVN

Function	:	Move
Operation	:	$M(n \text{ to } n + k) \leftarrow M(m \text{ to } m + k)$
		A = 0 ? $\downarrow$ Transfer direction destination
		When A=0 n + k area
		Instruction execution complete
		<u>When A≠0</u> m Transfer
		Repeat operation $\checkmark$ $\checkmark$ Transfer directionsourceM(DTd: Y)M(DTs: X)m + karea
		$X \leftarrow X + 2$
		$Y \leftarrow Y + 2$
		$A \leftarrow A - 2$
		DTd indicates the transfer destination bank and is specified with the second byte of th instruction.
		* DTs indicates the transfer source bank and is specified with the third byte of th instruction.
		* Values set in register before transfer
		A: Transfer byte count
		When m=0 The value 0 to 65535 can be set
		When m=1 The value 0 to 255 can be set
		X: Transfer source area beginning (lowermost) address
		When x=0 The value 0 to 65535 can be set
		When x=1 The value 0 to 255 can be set (Note 1)
		Y: Transfer destination area beginning (lowermost) address
		When x=0 The value 0 to 65535 can be set
		When x=1 The value 0 to 255 can be set (Note 1)
		* Content of register after transfer
		A: FFFF16
		X: Transfer source area end (highermost) address + 1
		Y: Transfer destination area beginning (highermost) address + 1
		DT:Bank number of transfer destination
		Transfer is always performed two bytes at a time. Therefore, in the case of a 16-b bus, the transfer time is shorter when transfer start addresses are even compared t when they are both odd addresses.
		Note 1. This instruction is recommended to use at the x="0". Data in the area betwee XX0016 and XXFF16 can be only used because the higher bytes of independent of the second sec

**Description** : Normally, a block of data is transferred from upper addresses to lower addresses. The transfer is performed in the ascending address order of the block being transferred. The target bank is specified by the instruction's second byte, and the address within the target bank is specified by the contents of the index register Y. The source bank is specified by the instruction's third byte, and the address within the source bank is specified by the contents of the index register X. The accumulator A is loaded with the bytes-count of the data to be transferred. As each byte of data is transferred, the index registers X and Y are incremented by 1, so that the index register X will become a value equal to 1 larger than the source address of the last byte transferred and the index register Y will become a value equal to 1 larger than the target address of the last byte received. The data bank register DT will become the target bank number, and the accumulator A will become FFFF<sub>16</sub>.

#### Status flags : Not affected.

Addressing mode	Syntax	Machine code		Bytes	Cycles
Block transfer	MVN n1, n2	5416, n1, n2	S	3	7+(i/2)×7

(Note 1)The cycles-count shown above is for when the number of bytes transferred, i, is an even number. If i is an odd number, the cycles-count is obtained as follows:

7 + (i  $\pm$  2)  $\times$  7 + 4. Note that (i  $\pm$  2) denotes the integer part of the result of dividing i by 2.

#### **MVP**

Function	:	Move
Operation	:	$M(n - k to n) \leftarrow M(m - k to m)$
		A = 0 ? $m - k$ TransferWhen A=0mm
		Instruction execution complete
		<u>When A≠0</u> n – k Transfer
		Repeat operation $\land$ $\land$ $\uparrow$ Transfer direction destination
		X ~ X - 1 n area
		$Y \leftarrow Y - 1$
		M(DTd: Y) M(DTs: X)
		$X \leftarrow X - 1$
		$Y \leftarrow Y - 1$
		$A \leftarrow A - 2$
		* DTd indicates the transfer destination bank and is specified with the second byte of the instruction.
		* DTs indicates the transfer source bank and is specified with the third byte of the instruction.
		* Values set in register before transfer
		A: Transfer byte count
		When m=0 The value 0 to 65535 can be set
		When m=1 The value 0 to 255 can be set
		X: Transfer source area beginning (highermost) address
		When $x=0$ The value 0 to 65535 can be set
		When x=1 The value 0 to 255 can be set
		Y: Transfer destination area beginning (highermost) address
		When x=0 The value 0 to 65535 can be set
		When x=1 The value 0 to 255 can be set
		* Content of register after transfer
		A: FFFF16
		X: Transfer source area end (lowermost) address – 1
		Y: Transfer destination area beginning (lowermost) address – 1
		DT:Bank number of transfer destination
		* Transfer is always performed two bytes at a time. Therefore, in the case of a 16-bi bus, the transfer time is shorter when transfer start addresses are odd compared to when they are both even addresses.
		Note 1. This instruction is recommended to use at the x="0". Data in the area betweer XX0016 and XXFF16 can be only used because the higher bytes of index registers X and Y are not affected at x="1".

**Description** : Normally, a block of data is transferred from lower addresses to upper addresses. The transfer is performed in the descending address order of the block being transferred. The target bank is specified by the instruction's second byte, and the address within the target bank is specified by the contents of the index register Y. The source bank is specified by the instruction's third byte, and the address within the source bank is specified by the contents of the index register X. The accumulator A is loaded with the bytes-count of the data to be transferred. As each byte of data is transferred, the index registers X and Y are decremented by 1, so that the index register X will become a value equal to 1 less than the source address of the last byte transferred and the index register Y will become a value equal to 1 smaller than the target address of the last byte received. The data bank register DT will become the target bank number, and the accumulator A will become FFFF<sub>16</sub>.

#### Status flags : Not affected.

Addressing mode	Syntax	Machine code	Bytes	Cycles
Block transfer	MVP n1, n2	4416, n1, n2	3	9+(i/2)×7

(Note 1)The cycles-count shown above is for when the number of bytes transferred, i, is an even number. If i is an odd number, the cycles-count is obtained as follows:

,ot an

<sup>9 + (</sup>i ÷ 2) × 7 + 5.

Note that (i  $\div$  2) denotes the integer part of the result of dividing i by 2.

### NOP

Function	:	No operation
Operation	:	$PC \leftarrow PC + 1$ * PG also changes depending on the result of the above operation on PC. If a carry occurs in PC: PG $\leftarrow$ PG + 1

**Description** : This instruction only causes the program counter to be incremented by 1 and nothing else.

Status flags : Not affected.

Addressing mode	Syntax	Machine code	Bytes	Cycles
Implied	NOP	EA16	1	2
		ounces		
	01-25			

# ORA

Function	:	Logical OR
Operation	:	$\begin{array}{c} Acc \leftarrow Acc \lor M \\ \underline{When \ m=0} \\ Acc \qquad A \qquad M(n+1,n) \\ \hline \end{array} \\ \leftarrow \boxed{} \lor \lor \lor \boxed{} \\ \downarrow \qquad \downarrow$
		$\frac{When m=1}{AccL} AccL M(n)$ $\bigcirc \leftarrow \bigcirc V \bigcirc$

**Description** : Performs the logical OR between the contents of the accumulator and the contents of memory, and places the result in the accumulator.

#### Status flags

- IPL: Not affected.
- N : Set to 1 when bit 15 (or bit 7 if the data length selection flag m is set to 1) of the operation result is 1. Otherwise, cleared to 0.
- V : Not affected.
- m : Not affected.
- x : Not affected.
- D : Not affected.
- I : Not affected.
- Z : Set to 1 when the result of operation is 0. Otherwise, cleared to 0.
- C : Not affected.

Addressing mode	Syntax	Machine code	Bytes	Cycles
Immediate	ORA A, #imm	0916, imm	2	2
Direct	ORA A, dd	0516, dd	2	4
Direct indexed X	ORA A, dd, X	1516, dd	2	5
Direct indirect	ORA A, (dd)	1216, dd	2	6
Direct indexed X indirect	ORA A, (dd, X)	0116, dd	2	7
Direct indirect indexed Y	ORA A, (dd), Y	1116, dd	2	8
Direct indirect long	ORAL A, (dd)	0716, dd	2	10
Direct indirect long indexed Y	ORAL A, (dd), Y	1716, dd	2	11
Absolute	ORA A, mmll	0D16, II, mm	3	4
Absolute indexed X	ORA A, mmll, X	1D16, II, mm	3	6
Absolute indexed Y	ORA A, mmll, Y	1916, II, mm	3	6
Absolute long	ORA A, hhmmll	0F16, II, mm, hh	4	6
Absolute long indexed X	ORA A, hhmmll, X	1F16, II, mm, hh	4	7
Stack pointer relative	ORA A, nn, S	0316, nn	2	5
Stack pointer relative	ORA A, (nn, S), Y	1316, nn	2	8
indirect indexed Y				
	1			

(Note 1) This table applies when using the accumulator A. If using the accumulator B, replace "A" with "B". In this case, "4216" is added at the beginning of the machine code, the bytes-count increases by 1 and the cycles-count increases by 2.

(Note 2) When operating on 16-bit data in the immediate addressing mode with the data length selection flag m set to 0, the bytes-count increases by 1.

PEA
-----

Function	:	Stack manipulation (push)		
Operation	:	S ← S − 2	(S) in just after instruction execution S) in just before instruction execution and IMMH indicates its high-order byte	Stack IMML IMMH and IMML indicates
Description	:	The instruction's third and second	bytes are saved on the stack in this	order.
Status flags	:	Not affected.		

Addressing mode	Syntax	Machine code	Bytes	Cycles
Stack	PEA #imm⊦imm∟	F416, imm∟, immн	3	5
	ol ani	OUL		

1

Function	:	Stack manipulation (push)
Operation	:	Stack $\leftarrow$ M(DPR + IMM8 + 1, DPR + IMM8)
		$\begin{array}{c} M(S,S-1) \leftarrow M(DPR+IMM8+1,DPR+IMM8)\\ S \leftarrow S-2 \end{array} \qquad $
		* IMM8 is an 8-bit immediate value and is used as an offset from DPR.

**Description** : Saves the contents of the consecutive 2 bytes in the direct page as specified by the sum of the contents of the direct page register DPR and the instruction's second byte on the stack in the order of upper address first and lower address second.

Status flags : Not affected.

Addressing mode	Syntax	Machine code	Bytes	Cycles
Stack	PEI #imm	D416, imm	2	6
	0-20			

c.ei

## PFR

Function	:	Stack manipulation (push)		
Operation	:	$Stack \gets PC + IMM16$	(S) in just after instruction execution	Stack
		$\begin{array}{l} EAR \leftarrow PC + IMM16 \\ M(S,  S - 1) \leftarrow EAR \\ S \leftarrow S - 2 \end{array}$	(S) in just before instruction execution	EARL EARH
		✤ IMM16 is a 16-bit immedi	ate value	antan ita binb

- \* EAR is an execution address added PC and IMM16, and EARH indicates its high-order byte and EARL indicates its low-order byte.
- Description Saves the result of adding a 16-bit data consisting of an upper byte specified by the : instruction's third byte and a lower byte specified by the instruction's second byte with the contents of the program counter on the stack in the order of the result's upper byte first and lower byte second. mce

Status flags Not affected. :

Addressing mode	Syntax	Machine code	Bytes	Cycles
Stack	PER #imm⊦imm∟	6216, imm∟, immн	3	5
	st ani			

### PHA



Function	:	Stack manipulation (push)		
Operation	:	Stack ← A <u>When m=0</u>		
		$M(S,S-1)\leftarrowA$		Stack
		$S \leftarrow S - 2$	(S) in just after instruction execution	
				AL
			(S) in just before instruction execution	Ан
		$\begin{array}{l} \underline{\text{When } m=1} \\ M(S) \leftarrow A L \\ S \leftarrow S - 1 \end{array}$	(S) in just after instruction execution (S) in just before instruction execution	Stack AL

- **Description** : Saves the contents of the accumulator A to the address specified by the stack pointer S. When the data length selection flag m is set to 0, the accumulator A's upper byte is saved on the stack first and then the lower byte. When the data length selection flag m is set to 1, only the accumulator A's lower byte is saved on the stack.
- Status flags : Not affected.

Addressing mode	Syntax	Machine code	Bytes	Cycles
Stack	РНА	4816	1	4

## PHB

Function Stack manipulation (push) 1 Operation Stack  $\leftarrow$  B 1 When m=0 Stack (S) in just after instruction execution  $M(S, S - 1) \leftarrow B$ ΒL  $S \leftarrow S - 2$ (S) in just before instruction execution Вн When m=1 Stack  $M(S) \leftarrow BL$ (S) in just after instruction execution  $\mathsf{S} \gets \mathsf{S} - \mathsf{1}$ (S) in just before instruction execution ΒL Description Saves the contents of the accumulator B to the address indicated by the stack pointer S. : When the data length selection flag m is set to 0, the accumulator B's upper byte is saved on the stack first and then the lower byte. When the data length selection flag m is set to 1, only

the accumulator B's lower byte is saved on the stack.

Status flags : Not affected.

Addressing mode	Syntax	Machine code	Bytes	Cycles
Stack	PHB	4216, 4816	2	6
			·	
	2			
	$\sim$			
	7			

### PHD

Function	:	Stack manipulation (push)		
Operation	:	Stack $\leftarrow$ DPR M(S, S - 1) $\leftarrow$ DPR S $\leftarrow$ S - 2	(S) in just after instruction execution (S) in just before instruction execution	Stack DPR∟ DPR⊦

**Description** : Saves the contents of the direct page register DPR to the address indicated by the stack pointer S in the order of upper byte first and then lower byte.

#### Status flags : Not affected.

Addressing mode	Syntax	Machine code	Bytes	Cycles
Stack	PHD	0B16	1	4
	0	noune		

## PHG

Function	:	Stack manipulation (push)		
Operation	:	$Stack \gets PG$	L	Stack
		$\begin{array}{l} M(S) \leftarrow PG \\ S \leftarrow S - 1 \end{array}$	<ul><li>(S) in just after instruction execution</li><li>(S) in just before instruction execution</li></ul>	PG

- **Description** : Saves the contents of the program bank register to the address indicated by the stack pointer S.
- Status flags : Not affected.

Addressing mode	Syntax	Machine code	Bytes	Cycles
Stack	PHG	4B16	1	3
	Ś	noun		
	$\sim$			
	0			

### PHP

Function	:	Stack manipulation (push)		
Operation	:	$Stack \gets PS$		Stack
		$M(S,S-1)\leftarrowPS$	(S) in just after instruction execution	Slack
		, , ,		PS∟
		$S \leftarrow S - 2$	(S) in just before instruction execution	PSн
			Г	
Description		Savas the contents of the p	recorder status register PS to the address	, indicated by

**Description** : Saves the contents of the processor status register PS to the address indicated by the stack pointer S in the order of upper byte and then lower byte.

Status flags : Not affected.

Syntax	Machine code	Bytes	Cycles
PHP	0816	1	4
0	nounce		
0			
	Syntax PHP		

# PHT

Function	:	Stack management (push)		
Operation	:	$Stack \gets DT$		Stack
		$\begin{array}{l} M(S) \leftarrow DT \\ S \leftarrow S - 1 \end{array}$	<ul><li>(S) in just after instruction execution</li><li>(S) in just before instruction execution</li></ul>	DT

- **Description** : Saves the contents of the data bank register DT to the address indicated by the stack pointer S.
- Status flags : Not affected.

Addressing mode	Syntax	Machine code	Bytes	Cycles
Stack	PHT	8B16	1	3
		nounce		
	0			

#### PHX

Function	:	Stack management (push)
Operation	:	$\begin{array}{c c} Stack \leftarrow X \\ \underline{When \ x=0} & \underline{Stack} \\ M(S, \ S-1) \leftarrow X & (S) \ \text{in just after instruction execution} \\ S \leftarrow S - 2 & (S) \ \text{in just before instruction execution} \\ \hline \hline X_{H} \\ \hline \end{array}$
		$\begin{tabular}{c c c c c c c c c c c c c c c c c c c $
Description	:	Saves the contents of the index register X to the address indicated by the stack pointer S. When the index register length selection flag x is set to 0, the contents are saved in the order of upper byte and then lower byte. When the index register length selection flag x is set to 1, only the lower byte is saved on the stack.
Status flags	:	Not affected.

Addressing mode	Syntax	Machine code	Bytes	Cycles
Stack	РНХ	DA <sub>16</sub>	1	4
	0			
	$\mathbf{O}^{\mathbf{v}}$			

### PHY

Function	:	Stack management (push)		
Operation	:	Stack ← Y <u>When x=0</u>		
		$\begin{array}{l} M(S, \ S-1) \leftarrow Y \\ S \leftarrow S-2 \end{array}$	(S) in just after instruction execution	Stack YL
			(S) in just before instruction execution	Үн
		When $x=1$		Otesta
		$M(S) \leftarrow YL$ $S \leftarrow S - 1$	<ul><li>(S) in just after instruction execution</li><li>(S) in just before instruction execution</li></ul>	Stack YL
Description	:	Saves the contents of the ir	dex register Y to the address indicated b	y the stack

- **Description** : Saves the contents of the index register Y to the address indicated by the stack pointer S. When the index register length selection flag x is set to 0, the contents are saved in the order of upper byte and then lower byte. When the index register length selection flag x is set to 1, only the lower byte is saved on the stack.
- Status flags : Not affected.

Addressing mode	Syntax	Machine code	Bytes	Cycles
Stack	PHY	5A16	1	4
	0			

### PLA

Function :	Stack manipulation (pull)
Operation :	$\begin{array}{c c} A \leftarrow Stack \\ \hline \underline{When \ m=0} & AH & AL \\ A \leftarrow M(S+2, \ S+1) & Stack & \hline \\ S \leftarrow S + 2 & (S) \ \text{in just before instruction execution} \\ \hline & & & & \\ \end{array}$
	$\begin{tabular}{cccc} \hline When m=1 & & AL \\ AL \leftarrow M(S+1) & & & \\ S \leftarrow S + 1 & & (S) \text{ in just before instruction execution} & & & & \\ & & & & (S) \text{ in just after instruction execution} & & & & \\ \hline \end{array}$
Description :	The stack pointer S is incremented, and then restores the lower byte of the accumulator A with the data at the address indicated by the stack pointer S. Again, increments the stack pointer S and then restores the upper byte of the accumulator A with the data at the address indicated by the stack pointer S. When the data length selection flag m is set to 0, 2 bytes data are restored. When the data length selection flag m is set to 1, only 1 byte data is restored (to the lower byte of the accumulator A).
Status flags	
IPL :	Not affected.
N :	Set to 1 when bit 15 (or bit 7 if the data length selection flag m is set to 1) of the operation result is 1. Otherwise, cleared to 0.
V :	Not affected.
m :	Not affected.
x :	Not affected.
D :	Not affected.
I : _	Not affected.
Z : C :	Set to 1 when the result of operation is 0. Otherwise, cleared to 0. Not affected.

Addressing mode	Syntax	Machine code	Bytes	Cycles
Stack	PLA	6816	1	5

#### PLB



	. 20	1210, 0010	2	'
-				

Function	:	Stack manipulation (pull)		
Operation	:	$\begin{array}{l} DPR \leftarrow Stack \\\\ DPR \leftarrow M(S+2,S+1) \\\\ S \leftarrow S + 2 \\\\ (S) \text{ in just before instruction execution} \\\\ (S) \text{ in just after instruction execution} \end{array}$	Stack	

**Description** : The stack pointer S is incremented, and then the direct page register DPR is restored with the data at the address indicated by the stack pointer .

Status flags : Not affected.



Addressing mode	Syntax	Machine code	Bytes	Cycles
Stack	PLD	2B16	1	5
	0-25	nou		

### PLP

PSL

 Function
 : Stack manipulation (pull)

 Operation
 :  $PS \leftarrow Stack$ 
 $PS \leftarrow M(S+2, S+1)$  Stack

  $S \leftarrow S+2$  (S) in just before instruction execution

 (S) in just after instruction execution

**Description** : The stack pointer S is incremented and then the processor status register PS is restored with the data at the address indicated by the stack pointer S.

Status flags : Changes to the values restored from the stack.

Syntax	Machine code	Bytes	Cycles
PLP	2816	1	6
0			
	Syntax PLP	PLP 2816	PLP 2816 1

Function	:	Stack manipulation (pull)
Operation	:	$DT \leftarrow Stack$ $DT$
		$\begin{array}{c c} DT \leftarrow M(S+1) \\ S \leftarrow S+1 \end{array}  (S) \text{ in just before instruction execution} \\ \hline \end{array}$
Description	:	The stack pointer S is incremented, and then the data bank register DT is restored with the data at the address indicated by the stack pointer S.
Status flags		
IF	PL :	Not affected.
Ν	l :	Set to 1 when bit 7 of the operation result is 1. Otherwise, cleared to 0.
V	':	Not affected.
m	ו :	Not affected.
х	:	Not affected.
D	) :	Not affected.
I	:	Not affected.
Z	:	Set to 1 when the result of operation is 0. Otherwise, cleared to 0.
C	:	Not affected.

Addressing mode	Syntax	Machine code	Bytes	Cycles
Stack	PLT	AB16	1	6
	3			

#### PLX

Function	:	Stack manipulation (pull)
Operation	:	$\begin{array}{c} X \leftarrow Stack \\ \underline{When \ x=0} \\ X \leftarrow M(S+2, \ S+1) \\ S \leftarrow S + 2 \end{array} \begin{array}{c} X H \\ (S) \ \text{in just before instruction execution} \\ (S) \ \text{in just after instruction execution} \end{array}$
		When x=1
		$XL \leftarrow M(S+1)$ XL
		$S \leftarrow S + 1$   Stack
		(S) in just before instruction execution (S) in just after instruction execution
Descriptic	on :	The stack pointer S is incremented, and then restores the lower byte of the index register X with the data at the address indicated by the stack pointer S. Again, increments the stack pointer S and then restores the upper byte of the index register X with the data at the address indicated by the stack pointer S. When the index register length selection flag x is set to 0, 2 bytes are restored. When the index register length selection flag x is set to 1, only 1 byte is restored (to the lower byte of the index register X).
Status fla	as	
212120 114	IPL :	Not affected.
	N :	Set to 1 when bit 15 (or bit 7 if the index register length selection flag x is set to 1) of the operation result is 1. Otherwise, cleared to 0.
	V :	Not affected.
	m :	Not affected.
	x :	Not affected.
	D :	Not affected.
	I :	Not affected.
	Z :	Set to 1 when the result of operation is 0. Otherwise, cleared to 0.
	c.	Not affected

C : Not affected.

Addressing mode	Syntax	Machine code	Bytes	Cycles	
Stack	PLX	FA <sub>16</sub>	1	5	

### PLY

Function	:	Stack manipulation (pull)
Operation	:	Y ← Stack <u>When x=0</u>
		$Y \leftarrow M(S+2, S+1)$ $Y_H Y_L$
		S ← S + 2 Stack
		(S) in just before instruction execution
		(S) in just after instruction execution
		When x=1
		$Y_{L} \leftarrow M(S+1)$ $Y_{L}$
		S ← S + 1 Stack
		(S) in just before instruction execution (S) in just after instruction execution
		with the data at the address indicated by the stack pointer S. Again, increments the stack pointer S and then restores the upper byte of the index register Y with the data at the address indicated by the stack pointer S. When the index register length selection flag x is set to 0, 2 bytes are restored. When the index register length selection flag x is set to 1, only 1 byte is restored (to the lower byte of the index register Y).
Status flag	ne	
Status na	IPL :	Not affected.
	N :	Set to 1 when bit 15 (or bit 7 if the index register length selection flag x is set to 1) of the operation result is 1. Otherwise, cleared to 0.
	V :	Not affected.
	m :	Not affected
	x :	Not affected.
	D :	Not affected.
	I :	Not affected.
	z :	Set to 1 when the result of operation is 0. Otherwise, cleared to 0.
	C :	Not affected.
	υ.	

Addressing mode	Syntax	Machine code	Bytes	Cycles	
Stack	PLY	7A16	1	5	

# PSH

unction	:	Stack manipu	ation (push)				
peration	:	$Stack \gets Spec$	cified register of A, E	s, X, Y, DPR, DT, PG, P	S		
			to save 1 2 3	, Y, DPR, DT, PG, P 4 5 6 7 8			
		* The immed to be saved		ond byte of the instructio	n is used to	specify the regis	
		-	registers being saved ion is executed.	, the following registers a	re affected by	y the flags just be	
		● A, B i	egisters				
			-	er and low-order bytes of	f the register	are saved.	
			•	r bytes of the register ar	0		
		• X, Y registers					
		When x=0 : The high-order and low-order bytes of the register is saved.					
		When x=1 : The low-order byte of the register is saved.					
			the number of data				
escription	•	to the bits in		fies the registers to be sa at are 1 are saved on t v:			
tatus flags	:	b7 PS PG When saving	2	, registers A and B are af		to save on the s m flag and regis	
tatus flags	:	b7 PS PG When saving X and Y are a	the registers to stack	, registers A and B are af	A ← Direction ↑		
_		b7 PS PG When saving X and Y are a	the registers to stack	, registers A and B are af	A ← Direction ↑		

(chosen from DT and PG) to be saved.

Register type	PS	PG	DT	DPR	Y	Х	В	A
Cycles-count	2	1	1	2	2	2	2	2



## PUL

Pull

Function	:	Stack manipulation	on (pull)			
Operation	:	Specified registe	r of A, B, X, Y, DPR, D	$DT,PG,PS\leftarrowStack$		
		A, B, X, ① ② ③ S ← S + n		$PS \leftarrow M(S + 1 \text{ to } S + 8)$ order to restore	- n)	
		* The immediate to be restored.		yte of the instruction is	used to	specify the reg
		restored PS or	the flags just before the	he following registers and he instruction is executed and the instruction and		ed by the flags
		A, B regi				
			-	d low-order bytes of the	-	are restored.
			-	es of the register are re-	stored.	
		● X, Y regi		C		
			-	d low-order bytes of the	-	is restored.
			-	of the register is resto	red.	
		* n indicates the	e number of data bytes	to be restored.		
Description	:	ing to the bits in		he registers to be restor e 1 are restored from the test of test o		
		b7 PS	DT DPR Y	b0 X B A	7	
			estore from the stack -			
		registers X and Y	are affected by the x fl	and B are affected by th ag in restored PS. If PS just before instruction o	s is not re	estored, the reg
Status flags		registers X and Y are affected by t	are affected by the x fl he value of these flags	ag in restored PS. If PS just before instruction of	s is not re execution	estored, the reg n.
Status flags	:	registers X and Y are affected by the When bit 7 of the	are affected by the x fl he value of these flags instruction's second by	ag in restored PS. If PS just before instruction te is 1, specifying that th	is not re execution	estored, the reg n. m status regist
Status flags	:	registers X and Y are affected by the When bit 7 of the is to be restored,	are affected by the x fl he value of these flags instruction's second by	ag in restored PS. If PS just before instruction te is 1, specifying that th stored to the values tha	is not re execution	estored, the reg n. m status regist
Status flags	:	registers X and Y are affected by the When bit 7 of the is to be restored,	are affected by the x fl he value of these flags instruction's second by the status flags are res	ag in restored PS. If PS just before instruction te is 1, specifying that th stored to the values tha	is not re execution	estored, the reg n. m status regist
Status flags Add	: Iress	registers X and Y are affected by the When bit 7 of the is to be restored,	are affected by the x fl he value of these flags instruction's second by the status flags are res	ag in restored PS. If PS just before instruction te is 1, specifying that th stored to the values tha	is not re execution	estored, the reg n. m status regist

(Note 1) To the cycles-count s	,		0	0
being restored. The c	count is 14 cycles when no	registers are restored. i1 in	above ta	ble represents
the number of registe	ers (chosen from A, B, X,	Y, PS and DT) to be save	d. i2=1 if	DPR is to be
restored, and i <sub>2</sub> =0 if	DPR is not to be restored	1.		

Register type	PS	DT	DPR	Y	Х	В	А
Cycles-count	3	3	4	3	3	3	3



Pull

\* IMM8 is an immediate value in 1-byte and inside of () specifies the contents of the bit at the value.

# RLA



#### Status flags : Not affected.

Addressing mode	Syntax	Machine code	Bytes	Cycles
Immediate	RLA #imm	8916, 4916, imm	3	6+i

i: Number of rotation

(Note 1) When the data length selection flag m is 0, the bytes-count increases by 1.

# ROL

Function : Rotate to left

:

Operation



When m=0

b15	Acc or M(n+1,n)	b0	С
	$\stackrel{!}{\leftarrow} \stackrel{!}{\leftarrow} \stackrel{!}$	$- \leftarrow \leftarrow$	

When m=1

b7	ACCL or M(n)	b0	С
	$\stackrel{!}{\leftarrow} \stackrel{!}{\leftarrow} \stackrel{!}{\leftarrow} \stackrel{!}{\leftarrow} \stackrel{!}{\leftarrow} \stackrel{!}{\leftarrow}$	$\leftarrow$	<u> </u>

**Description** : The carry flag C is linked to the accumulator or memory, and the combined contents are rotated by 1 bit to the left.

Bit 0 of the accumulator or memory is loaded with the content of the carry flag C before execution of this instruction, and the carry flag C is loaded with the content of bit 15 (or bit 7 if the data length selection flag m is set to 1) of the accumulator or memory before execution of this instruction.

#### Status flags

- IPL : Not affected.
- N : Set to 1 when bit 15 (or bit 7 if the data length selection flag m is set to 1) of the operation result is 1. Otherwise, cleared to 0.
- V : Not affected.
- m : Not affected.
- x : Not affected.
- D : Not affected.
- I : Not affected.
- Z : Set to 1 when the result of operation is 0. Otherwise, cleared to 0.
- C : Set to 1 when bit 15 (or bit 7 if the data length selection flag m is set to 1) before execution of the instruction is 1. Otherwise, cleared to 0

Addressing mode	Syntax	Machine code	Bytes	Cycles		
Accumulator	ROL A	2A16	1	2		
Direct	ROL dd	2616, dd	2	7		
Direct indexed X	ROL dd, X	3616, dd	2	7		
Absolute	ROL mmll	2E16, II, mm	3	7		
Absolute indexed x	ROL mmll, X	3E16, II, mm	3	8		
(Note 1) The accumulator a	(Note 1) The accumulator addressing mode's specification in this table applies when using the accumulator					

A. If using the accumulator B, replace "A" with "B". In this case, "42<sub>16</sub>" is added at the beginning of the machine code, the bytes-count increases by 1 and the cycles-count increases by 2.

Function 1

1

Operation

Rotate to right

С Acc or M 1 bit rotate to right ÷ When m=0 Acc or M(n+1,n) С b15 b0

When m=1

С	b7	ACCL or M(n)	b0
$ \begin{tabular}{ c c } \hline \hline$	$\rightarrow \rightarrow -$	$\xrightarrow{1} \xrightarrow{1} \xrightarrow{1} \xrightarrow{1} \xrightarrow{1} \xrightarrow{1} \xrightarrow{1}$	$\rightarrow \rightarrow$

Description The carry flag C is linked to the accumulator or memory, and the combined contents are shifted by 1 bit to the right.

> Bit 15 (or bit 7 if the data length selection flag m is set to 1) of the accumulator or memory is loaded with the content of the carry flag C, and the carry flag C is loaded with the content of bit 0 of the accumulator or memory before execution of this instruction.

#### Status flags

- IPL : Not affected.
- Ν Set to 1 when bit 15 (or bit 7 if the data length selection flag m is set to 1) of the operation : result is 1. Otherwise, cleared to 0.
- V • Not affected.
- : Not affected. m
- Not affected Х 1
- D 1 Not affected.
- L 1 Not affected.
- Ζ 1 Set to 1 when the result of operation is 0. Otherwise, cleared to 0.
- С Set to 1 when bit 0 before execution of the instruction is 1. Otherwise, cleared to 0. •

Addressing mode	Syntax	Machine code	Bytes	Cycles
Accumulator	ROR A	6A16	1	2
Direct	ROR dd	6616, dd	2	7
Direct indexed X	ROR dd, X	7616, dd	2	7
Absolute	ROR mmll	6E16, II, mm	3	7
Absolute indexed X	ROR mmll, X	7E16, II, mm	3	8

(Note 1) The accumulator addressing mode's specification in this table applies when using the accumulator A. If using the accumulator B, replace "A" with "B". In this case, "4216" is added at the beginning of the machine code, the bytes-count increases by 1 and the cycles-count increases by 2.

# RTI

Function Return from subroutine 1 Operation PG, PC, PS  $\leftarrow$  Stack (Saved content when interrupt occurred) 1  $PS \leftarrow M(S+2, S+1)$  $\mathsf{PC} \gets \mathsf{M}(\mathsf{S+4}, \, \mathsf{S+3})$  $PG \leftarrow M(S+5)$ PSн PSL  $S \leftarrow S + 5$ Stack (S) in just before instruction execution (S) in just after instruction execution PG РСн PCL The contents of the processor status register PS, program counter PC, and program bank Description 2 register PG, which are saved on the stack when the last interrupt was accepted, are restored

**Status flags** : Restored according to the values that had been on the stack.

these registers.

Addressing mode	Syntax	Machine code	Bytes	Cycles
Implied	RTI	4016	1	11
	$\mathbf{O}$			

# RTL

Function : Return from subroutine Operation PG, PC ← Stack (Subroutine long return address) :  $\mathsf{PC} \gets \mathsf{M}(\mathsf{S+2}, \, \mathsf{S+1})$  $\mathsf{PG} \leftarrow \mathsf{M}(\mathsf{S+3})$  $S \leftarrow S + 3$ Stack (S) in just after instruction execution (S) in just before instruction execution РСн PCL PG The program counter PC and program bank register PG are restored according to the state Description : previously saved on the stack.

Status flags : Not affected.

Addressing mode	Syntax	Machine code	Bytes	Cycles
Implied	RTL	6B16	1	8
	01-25			

# RTS

 

 Function
 : Return from subroutine

 Operation
 : PC  $\leftarrow$  Stack (Subroutine return address)

 PC  $\leftarrow$  M(S+2, S+1) S  $\leftarrow$  S + 2
 Stack

 Stack
 Stack

 PC  $\leftarrow$  M(S+2, S+1)
 Stack

 PC  $\leftarrow$  M(S+2, C)
 Stack

 PC  $\leftarrow$  M(S+2, C)
 Stack

 PC  $\leftarrow$  D
 PC  $\leftarrow$  D
 Stack

 S  $\leftarrow$  S + 2
 (S) in just before instruction execution
 PCH

 PCH
 PCL

- Description : The program counter PC is restored according to the state previously saved on the stack. The contents of PG is added 1 when this instruction is at topmost address (XXFFFF16) of a bank.
- Status flags : Not affected.

Addressing mode	Syntax	Machine code	Bytes	Cycles
Implied	RTS	6016	1	5

olann
#### SBC



**Description** : Subtracts the contents of memory and the 1's complements of carry flag from the contents of the accumulator , and places the result in the accumulator. Executed as a binary subtraction if the decimal operation mode flag D is set to 0. Executed as a decimal subtraction if the decimal operation mode flag D is set to 1.

- IPL: Not affected.
- N : Set to 1 when bit 15 (or bit 7 if the data length selection flag m is set to 1) of the operation result is 1. Otherwise, cleared to 0. Meaningless for decimal subtraction.
- V : Set to 1 when binary subtraction of signed data results in a value outside the range of -32768 to +32767 (-128 to +127 if the data length selection flag m is set to 1). Otherwise, cleared to 0. Meaningless for decimal subtraction.
- m : Not affected.
- x : Not affected.
- D : Not affected.
- I : Not affected.
- Z : Set to 1 when the result of operation is 0. Otherwise, cleared to 0.
- C : Set to 1 when the result of operation is equal to or larger than 0. Otherwise, cleared to 0, and a borrow is indicated.

Addressing mode	Syntax	Machine code	Bytes	Cycles
Immediate	SBC A, #imm	E916, imm	2	2
Direct	SBC A, dd	E516, dd	2	4
Direct indexed X	SBC A,dd, X	F516, dd	2	5
Direct indirect	SBC A, (dd)	F216, dd	2	6
Direct indexed X indirect	SBC A,(dd, X)	E116, dd	2	7
Direct indirect indexed Y	SBC A,(dd), Y	F116, dd	2	8
Direct indirect long	SBCL A, (dd)	E716, dd	2	10
Direct indirect long indexed Y	SBCL A, (dd), Y	F716, dd	2	11
Absolute	SBC A,mmll	ED16,II,mm	3	4
Absolute indexed X	SBC A, mmll, X	FD16, II, mm	3	6
Absolute indexed Y	SBC A, mmll, Y	F916, II, mm	3	6
Absolute long	SBC A, hhmmll	EF16, II, mm, hh	4	6
Absolute long indexed X	SBC A, hhmmll, X	FF16, II, mm, hh	4	7
Stack pointer relative	SBC A, nn, S	E316, nn	2	5
Stack pointer relative	SBC A, (nn, S), Y	F316, nn	2	8
indirect indexed Y		05		

(Note 1) This table applies when using the accumulator A. If using the accumulator B, replace "A" with "B". In this case, "42<sub>16</sub>" is added at the beginning of the machine code, the bytes-count increases by 1 and the cycles-count increases by 2.

(Note 2) When operating on 16-bit data in the immediate addressing mode with the data length selection flag m set to 0, the bytes-count increases by 1.

#### SFB

**Function** : Bit management Operation  $Mb \leftarrow 1$  (b is the specified bits) : When m=0 M(n+1, n) IMM16 M(n+1,n)V When m=1 M(n) M(n) IMM8 V

\* IMM is an immediate value indicating the bit to be set with a "1" and is specified by the last 1 or 2 bytes of the instruction.

Description The SEB instruction sets the specified memory bits to 1. Multiple bits to be set can be : specified at one time. nce

**Status flags** Not affected. :

Addressing mode	Syntax 🥢	Machine code	Bytes	Cycles
Direct bit	SEB #imm, dd	0416, dd, imm	3	8
Absolute bit	SEB #imm, mml	0C16, II, mm, imm	4	9

(Note 1) When operating on 16-bit data with the data length selection flag m set to 0, the bytes-count increases by 1.

#### SEC

Function	:	Flag manipulation

**Operation** :  $C \leftarrow 1$ 

**Description** : Sets the carry flag C to 1.

-		
IPL	.:	Not affected.
Ν	:	Not affected.
V	:	Not affected.
m	:	Not affected.
х	:	Not affected.
D	:	Not affected.
I	:	Not affected.
Ζ	:	Not affected.
С	:	Set to 1.



Addressing mode	Syntax	Machine code	Bytes	Cycles
Implied	SEC	3816	1	2
	01-25			

# SEI

Function	:	Flag manipulation

: I ← 1

**Description** : Sets the interrupt disable flag I to 1.

#### Status flags

Operation

Not affected.
Not affected.
Set to 1.
Not affected.
Not affected.



Addressing mode	Syntax	Machine code	Bytes	Cycles
Implied	SEI	7816	1	2
		~	·	
		S .		
	.0.			
	$\sim$			
	O'			
$\mathbf{\vee}$				

#### SEM

Function	:	Flag manipulation
Operation	:	m ← 1
Description	:	Sets the data length selection flag m to 1.

IPL: Not affected

- N : Not affected.
- V : Not affected.
- m : Set to 1.
- x : Not affected.
- D : Not affected.
- I : Not affected.
- Z : Not affected.
- C : Not affected.



OEM.		Bytes	Cycles
SEM	F816	1	2
	~~		
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~			
0			
$\sim$			
	31-25	3 anno	3 anno

SEP

**Function** : Flag manipulation

**Operation** :  $PSLb \leftarrow 1$  (b is the specified flags)

 $\mathsf{PSL} \gets \mathsf{PSL} ~\mathsf{V} ~\mathsf{IMM8}$ 

\* IMM8 is an immediate value indicating the bit to be set with a "1" and is specified by the last 1 or 2 bytes of the instruction.

 $\begin{array}{c|c} b7 \ b6 \ b5 \ b4 \ b3 \ b2 \ b1 \ b0 \\ \hline \hline N \ V \ m \ x \ D \ I \ Z \ C \\ \end{array} PSL$ 

**Description** : Sets the processor status flags specified by the bit pattern in the second byte of the instruction to 1.

Status flags : The specified status flags are set to "1". IPL is not affected.

Addressing mode	Syntax	Machine code	Bytes	Cycles
Immediate	SEP #imm	E216, imm	2	3
	3			
	0			

## **STA**

Function :	Store
Operation :	$M \leftarrow Acc$ $\underline{When \ m=0}$ $M(n+1,n) \qquad Acc$ $\qquad \qquad $
	$\frac{\text{When } m=1}{M(n)} \xrightarrow{\text{Acc}}$
Description :	Stores the contents of the accumulator in memory. The contents of the accumulator are not changed.

#### Status flags Not affected. :

flags : Not affected.		ced		
Addressing mode	Syntax	Machine code	Bytes	Cycles
Direct	STA A, dd	8516, dd	2	4
Direct indexed X	STA A, dd, X	9516, dd	2	5
Direct indirect	STA A, (dd) 🥖	9216, dd	2	7
Direct indexed X indirect	STA A, (dd, X)	8116, dd	2	7
Direct indirect indexed Y	STA A, (dd), Y	9116, dd	2	7
Direct indirect long	STAL A, (dd)	8716, dd	2	10
Direct indirect long indexed Y	STAL A, (dd), Y	97 <sub>16</sub> , dd	2	11
Absolute	STA A, mmll	8D16, II, mm	3	5
Absolute indexed X	STA A, mmll, X	9D16, II, mm	3	5
Absolute indexed Y	STA A, mmll, Y	9916, II, mm	3	5
Absolute long	STA A, hhmmll	8F16, II, mm, hh	4	6
Absolute long indexed X	STA A, hhmmll, X	9F16, II, mm, hh	4	7
Stack pointer relative	STA A, nn, S	8316, nn	2	5
Stack pointer relative	STA A, (nn, S), Y	9316, nn	2	8
indirect indexed Y				

(Note 1) This table applies when using the accumulator A. If using the accumulator B, replace "A" with "B". In this case, "4216" is added at the beginning of the machine code, the bytes-count increases by 1 and the cycles-count increases by 2.

### STP

Function	:	Oscillation control
Operation	:	Stop the oscillation
Description	:	Resets the oscillator controlling flip-flop circuit to inhibit the oscillation of the oscillation circuit. To restart the oscillator, either an interrupt or reset must be executed.

Status flags : Not affected.

Addressing mode	Syntax	Machine code	Bytes	Cycles
Implied	STP	DB16	1	3

### STX

Function	:	Store
Operation	:	$\begin{array}{c} M \leftarrow X \\ \underline{When  x=0} \\ M(n+1,n) \qquad X \\ \hline \end{array} \qquad \qquad$
		$\frac{\text{When } x=1}{M(n)} \xrightarrow{X_{\perp}}$

**Description** : Stores the contents of the index register X in memory. The contents of the index register X remain the same.



Addressing mode	Syntax	Machine code	Bytes	Cycles
Direct	STX dd	8616, dd	2	4
Direct indexed Y	STX dd, Y	9616, dd	2	5
Absolute	STX mmll	8E16, II, mm	3	5
	3- 21			

## STY

Function	:	Store
Operation	:	$\begin{array}{c} M \leftarrow Y \\ \underline{When  x=0} \\ & M(n+1,n) \qquad Y \\ \hline & & \frown \qquad & \frown \qquad & \\ \end{array}$
		$\frac{\text{When } x=1}{M(n)} \xrightarrow{Y_{L}}$

**Description** : Stores the contents of the index register Y in memory. The contents of the index register Y remain the same.



Addressing mode	Syntax	Machine code	Bytes	Cycles
Direct	STY dd	8416, dd	2	4
Direct indexed X	STY dd, X	9416, dd	2	5
Absolute	STY mmll	8C16, II, mm	3	5
	olan			

#### TAD

Function	:	Transfer
Operation	:	$DPR \leftarrow A$
		$\begin{array}{c c} DPR & A \\ \hline & \hline & \leftarrow \\ \hline & \hline & \\ \end{array}$
Description	:	Loads the direct page register DPR with the contents of the accumulator A. Data is transferred as 16-bit data regardless of the status of the data length selection flag m. The contents of the accumulator A are not changed.

Addressing mode	Syntax	Machine code 🧹 🧹	Bytes	Cycles
Implied	TAD	5B16	1	2
		nounce		
	0-35			

Function	:	Transfer
Operation	:	$S \leftarrow A$
		$S \qquad A \\ \hline \qquad \\ \hline \\ \hline$
Description	:	Loads the stack pointer S with the contents of the accumulator A. Data is transferred as 16- bit data regardless of the status of the data length selection flag m. The contents of the

Status flags : Not affected.

accumulator A are not changed.

Addressing mode	Syntax	Machine code	Bytes	Cycles
Implied	TAS	1B16	1	2
		nounce		
	0			

#### ΤΑΧ

Function		:	Transfer
Operation		:	$\begin{array}{c} X \leftarrow A \\ \underline{When \ x=0} \\ \hline \\ X \qquad A \\ \hline \\$
			$\frac{\text{When } x=1}{XL} \qquad \qquad$
Description		:	Loads the index register X with the contents of the accumulator A. The contents of the accumulator A are not changed.
Status flags			
	⊃∟ ו		Not affected.
IN	1	•	Set to 1 when bit 15 (or bit 7 if the index register length selection flag x is set to 1) of the operation result is 1. Otherwise, cleared to 0.
V	,	:	Not affected.
rr	۱	:	Not affected.
Х		:	Not affected.
D	)	:	Not affected.
I		:	Not affected.
Z		:	Set to 1 when the result of operation is 0. Otherwise, cleared to 0.
C	;	:	Not affected.

Addressing mode	Syntax	Machine code	Bytes	Cycles
Implied	TAX	AA16	1	2

#### TAY

Function	:	Transfer
Operation	:	$\begin{array}{c} Y \leftarrow A \\ \underline{When \ x=0} \\ \hline Y & A \\ \hline \end{array} \leftarrow \boxed{\end{array}$
		$\frac{\text{When } x=1}{Y_{L}} \qquad \qquad A_{L} \qquad \qquad$
Description	ı :	Loads the index register Y with the contents of the accumulator A. The contents of the accumulator A are not changed.
Status flag		6
	IPL :	Not affected.
	N :	Set to 1 when bit 15 (or bit 7 if the index register length selection flag x is set to 1) of the operation result is 1. Otherwise, cleared to 0.
	V :	Not affected.
	m :	Not affected.

- x : Not affected.
- D : Not affected.
- I : Not affected.
- Z : Set to 1 when the result of operation is 0. Otherwise, cleared to 0.
- C : Not affected.

Addressing mode	1	Syntax	Machine code	Bytes	Cycles
Implied		ТАҮ	A816	1	2
	ALC: NOT		·		

#### TBD

Function	:	Transfer
Operation	:	$DPR \leftarrow B$
		$DPR \qquad B \\ \leftarrow \ \Box$
Description	:	Loads the direct page register DPR with the contents of the accumulator B. Data is transferred as 16-bit data regardless of the status of the data length selection flag m. The contents of the accumulator B are not changed.

Status flags : Not affected.

Addressing mode	Syntax	Machine code	Bytes	Cycles
Implied	TBD	4216, 5B16	2	4
		Juncer		

Function	:	Transfer
Operation	:	$S \leftarrow B$
Description	:	S B ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓

Addressing mode	Syntax	Machine code	Bytes	Cycles
Implied	TBS	4216, 1B16	2	4
		nounce		
	01-25			

### ТВХ

Function	:	Transfer
Operation	:	$\begin{array}{c} X \leftarrow B \\ \underline{When \ x=0} \\ \hline \\ X \qquad B \\ \hline \\$
		$\frac{When \ x=1}{XL}$
Description	:	Loads the index register X with the contents of the accumulator B. The contents of the accumulator B are not changed.
Status flags		8

- IPL: Not affected.
- N : Set to 1 when bit 15 (or bit 7 if the index register length selection flag x is set to 1) of the operation result is 1. Otherwise, cleared to 0.
- V : Not affected.
- m : Not affected.
- x : Not affected.
- D : Not affected.
- I : Not affected.
- Z : Set to 1 when the result of operation is 0. Otherwise, cleared to 0.
- C : Not affected.

Addressing mode	Synta	Machine code	Bytes	Cycles
Implied	TBX	4216, AA16	2	4
	and the second sec			

### TBY

Function	:	Transfer
Operation	:	$\begin{array}{c} Y \leftarrow B \\ \underline{When \ x=0} \\ & Y \qquad B \\ \hline & & \leftarrow & \hline \end{array}$
		$\frac{When x=1}{YL}$ $\leftarrow \square$
Description	:	Loads the index register Y with the contents of the accumulator B. The contents of the accumulator B are not changed.
Status flags		8

- IPL : Not affected.
- N : Set to 1 when bit 15 (or bit 7 if the index register length selection flag x is set to 1) of the operation result is 1. Otherwise, cleared to 0.
- V : Not affected.
- m : Not affected.
- x : Not affected.
- D : Not affected.
- I : Not affected.
- Z : Set to 1 when the result of operation is 0. Otherwise, cleared to 0.
- C : Not affected.

Addressing mode	Syntax	Machine code	Bytes	Cycles
Implied	ТВҮ	4216, A816	2	4

## TDA

Function	: Transfer
Operation	$\begin{array}{ccc} A \leftarrow DPR \\ \underline{When \ m=0} \\ A & DPR \\ \hline \end{array} \leftarrow \boxed{\end{array}$
	$\frac{\text{When } \text{m=1}}{\text{AL}}$
Description	: Loads the accumulator A with the contents of the direct page register DPR. The contents of

the direct page register DPR are not changed.

- IPL : Not affected.
- N : Set to 1 when bit 15 (or bit 7 if the data length selection flag m is set to 1) of the operation result is 1. Otherwise, cleared to 0.
- V : Not affected.
- m : Not affected.
- x : Not affected.
- D : Not affected.
- I : Not affected.
- Z : Set to 1 when the result of operation is 0. Otherwise, cleared to 0.
- C : Not affected.

Implied TDA 7B16 1 2	Addressing mode	Syntax	Machine code	Bytes	Cycles
	Implied	TDA	7B16	1	2

#### TDB

Function	:	Transfer
Operation	:	$B \leftarrow DPR$ $\underline{When \ m=0}$ $B \qquad DPR$ $\Box \qquad \leftarrow \Box$
		$\frac{\text{When } m=1}{\text{BL}}$
Description	:	Loads the accumulator B with the contents of the direct page register DPR. The contents of the direct page register DPR are not changed.
Status flags	L:	Not affected.
Ν	:	Set to 1 when bit 15 (or bit 7 if the data length selection flag m is set to 1) of the operation result is 1. Otherwise, cleared to 0.
V	:	Not affected.
m	:	Not affected.
x	:	Not affected.
D	:	Not affected.

- I : Not affected.
- Z : Set to 1 when the result of operation is 0. Otherwise, cleared to 0.
- C : Not affected.

Addressing mode	 Syntax	Machine code	Bytes	Cycles
Implied	DB	4216, 7B16	2	4

Function	:	Transfer
Operation	:	$A \leftarrow S$ <u>When m=0</u> $A \qquad S$ $\frown \qquad \frown \qquad \frown \qquad \frown \qquad \frown$
		$\frac{\text{When } m=1}{\text{AL}}$

**Description** : Loads the accumulator A with the contents of the stack pointer S. The contents of the stack pointer S are not changed.

- IPL : Not affected.
- N : Set to 1 when bit 15 (or bit 7 if the data length selection flag m is set to 1) of the operation result is 1. Otherwise, cleared to 0.
- V : Not affected.
- m : Not affected.
- x : Not affected.
- D : Not affected.
- I : Not affected.
- Z : Set to 1 when the result of operation is 0. Otherwise, cleared to 0.
- C : Not affected.

Implied TSA 3B16 1 2	Addressing mode	Syntax	Machine code	Bytes	Cycles
	Implied	TSA	3B16	1	2

### TSB

Function	:	Transfer
Operation	:	$B \leftarrow S$ $\underline{When \ m=0}$ $B \qquad S$ $\underline{\Box \qquad \Box \qquad } \leftarrow \boxed{\Box \qquad }$
		$\frac{\text{When } m=1}{\text{BL}} \qquad $
Description	:	Loads the accumulator B with the contents of the stack pointer S. The contents of the stack pointer S are not changed.

- IPL: Not affected.
- N : Set to 1 when bit 15 (or bit 7 if the data length selection flag m is set to 1) of the operation result is 1. Otherwise, cleared to 0.
- V : Not affected.
- m : Not affected.
- x : Not affected.
- D : Not affected.
- I : Not affected.
- Z : Set to 1 when the result of operation is 0. Otherwise, cleared to 0.
- C : Not affected.

Addressing mode	Syntax	Machine code	Bytes	Cycles
Implied	TSB	4216, 3B16	2	4

### TSX

Function	:	Transfer
Operation	:	$\begin{array}{c} X \leftarrow S \\ \underline{When \ x=0} \\ & X \qquad S \\ \hline \end{array} \qquad \qquad$
		$\frac{\text{When } x=1}{\text{XL}}$

**Description** : Loads the index register X with the contents of the stack pointer S. The contents of the stack pointer S are not changed.

- IPL: Not affected.
- N : Set to 1 when bit 15 (or bit 7 if the index register length selection flag x is set to 1) of the operation result is 1. Otherwise, cleared to 0.
- V : Not affected.
- m : Not affected.
- x : Not affected.
- D : Not affected.
- I : Not affected.
- Z : Set to 1 when the result of operation is 0. Otherwise, cleared to 0.
- C : Not affected.

Addressing mode	Syntax	Machine code	Bytes	Cycles
Implied	TSX	BA <sub>16</sub>	1	2

#### TXA

Function		:	Transfer
Operation	I	:	$A \leftarrow X$ <u>When m=0 and x=0</u> $A \qquad X$ $\Box \qquad \Box \qquad \leftarrow \Box$
			When m=0 and x=1         A       XL $00$ ←         * Under this condition, 0016 is transferred to AH regardless of XH.
			$\frac{\text{When } m=1}{\text{AL} \qquad XL}$
Descriptio	on	:	Loads the accumulator A with the contents of the index register X. The contents of the index register X are not changed.
Status fla	gs		
	IPL	.:	Not affected.
	Ν	:	Set to 1 when bit 15 (or bit 7 if the data length selection flag m is set to 1) of the operation result is 1. Otherwise, cleared to 0.
	V	:	Not affected.
	m	:	Not affected.
	х	:	Not affected.
	D	:	Not affected.
	Ι	:	Not affected
	Ζ	:	Set to 1 when the result of operation is 0. Otherwise, cleared to 0.
_	С	:	Not affected.
	المام ٨		na mada Symtay Mashina aada Dytaa Cyalaa

Addressing mode	Syntax	Machine code	Bytes	Cycles
Implied	ТХА	8A16	1	2

#### ТХВ

Function		:	Transfer
Operation		:	$B \leftarrow X$ <u>When m=0 and x=0</u> $B \qquad X$ $\Box \qquad \Box \qquad \leftarrow \Box$
			When m=0 and x=1         B       XL         00 $\leftarrow$ * Under this condition, 0016 is transferred to AH regardless of XH.
			$\frac{When m=1}{BL XL}$
Descriptior	1	:	Loads the accumulator B with the contents of the index register X. The contents of the index register X are not changed.
Status flag	s		
	IPL	:	Not affected.
	N	:	Set to 1 when bit 15 (or bit 7 if the data length selection flag m is set to 1) of the operation result is 1. Otherwise, cleared to 0.
	V	:	Not affected.
	m	:	Not affected.
	х	:	Not affected.
	D	:	Not affected.
	I	:	Not affected.
	Z	:	Set to 1 when the result of operation is 0. Otherwise, cleared to 0.
	С	:	Not affected.

Addressing mode	Syntax	Machine code	Bytes	Cycles
Implied	ТХВ	4216, 8A16	2	4

## TXS

 Function
 : Transfer

 Operation
 :  $S \leftarrow X$  

 When x=0 

  $S \leftarrow X$  

 Mhen x=1 

  $S \quad XL$ 
 $00 \quad \leftarrow$ 

**Description** : Loads the stack pointers with the contents of the index register X. The contents of the index register X are not changed.



Addressing mode	Syntax	Machine code	Bytes	Cycles
Implied	TXS	9A16	1	2
	01-25	nou		

### ΤΧΥ

Function	:	Transfer
Operation	:	$\begin{array}{c} Y \leftarrow X \\ \underline{When \ x=0} \\ & Y \\ \hline \end{array} \\ \hline \end{array} \\ \leftarrow \boxed{\end{array}$
		$\frac{\text{When } x=1}{\text{YL}}$
Description	:	Loads the index register Y with the contents of the index register X. The contents of the index register X are not changed.

- IPL: Not affected.
- N : Set to 1 when bit 15 (or bit 7 if the index register length selection flag x is set to 1) of the operation result is 1. Otherwise, cleared to 0.
- V : Not affected.
- m : Not affected.
- x : Not affected.
- D : Not affected.
- I : Not affected.
- Z : Set to 1 when the result of operation is 0. Otherwise, cleared to 0.
- C : Not affected.

Addressing mode	Syntax	Machine code	Bytes	Cycles
Implied	ТХҮ	9B16	1	2

#### TYA

Function	:	Transfer
Operation :	:	$\begin{array}{c} A \leftarrow Y \\ \underline{When \ m=0 \ and \ x=0} \\ A \qquad Y \\ \hline \end{array} \qquad \qquad$
		$\begin{array}{c c} \hline When m=0 and x=1 \\ \hline A & YL \\ \hline 00 & \leftarrow \hline \\ \ast \mbox{ Under this condition, 0016 is transferred to AH regardless of YH.} \end{array}$
		$\begin{array}{c} \underline{When \ m=1} \\ AL & Y_L \\ \hline & \leftarrow \end{array}$
Description	:	Loads the accumulator A with the contents of the index register Y. The contents of the index register Y are not changed.
Status flags		
IPL :	:	Not affected.
N :	:	Set to 1 when bit 15 (or bit 7 if the data length selection flag m is set to 1) of the operation result is 1. Otherwise, cleared to 0.
V :	:	Not affected.
m :	:	Not affected.
<b>x</b> :	:	Not affected.
D :	:	Not affected.
I :	:	Not affected.
Ζ :	:	Set to 1 when the result of operation is 0. Otherwise, cleared to 0.
C :	:	Not affected.

[	Addressing mode	Syntax	Machine code	Bytes	Cycles
	Implied	TYA	9816	1	2

#### TYB

Function		:	Transfer
Operation		:	$B \leftarrow Y$ <u>When m=0 and x=0</u> $B \qquad Y$ $\Box \qquad \Box \qquad \leftarrow \Box$
			When m=0 and x=1         B       YL $00$ $\leftarrow$ $\ast$ Under this condition, 0016 is transferred to BH regardless of YH.
			$\frac{When m=1}{BL Y_L}$
Description		:	Loads the accumulator B with the contents of the index register Y. The contents of the index register Y are not changed.
Status flags	S		
	IPL	. :	Not affected.
	N	:	Set to 1 when bit 15 (or bit 7 if the data length selection flag m is set to 1) of the operation result is 1. Otherwise, cleared to 0.
	V	:	Not affected.
	m	:	Not affected.
	х	:	Not affected.
	D	:	Not affected.
	I	:	Not affected.
	Z	:	Set to 1 when the result of operation is 0. Otherwise, cleared to 0.
,	С	:	Not affected.

Addressing mode	Syntax	Machine code	Bytes	Cycles
Implied	ТҮВ	4216, 9816	2	4

### ΤΥΧ

 Function
 : Transfer

 Operation
 :  $X \leftarrow Y$ 
 $\frac{When x=0}{\Box \Box \leftarrow \Box}$ 
 $X \leftarrow Y$ 
 $\frac{When x=1}{\Box \leftarrow \Box}$ 

**Description** : Loads the index register X with the contents of the index register Y. The contents of the index register Y are not changed.

- IPL : Not affected.
- N : Set to 1 when bit 15 (or bit 7 if the index register length selection flag x is set to 1) of the operation result is 1. Otherwise, cleared to 0.
- V : Not affected.
- m : Not affected.
- x : Not affected.
- D : Not affected.
- I : Not affected.
- Z : Set to 1 when the result of operation is 0. Otherwise, cleared to 0.
- C : Not affected.

Addressing mode	Syntax	Machine code	Bytes	Cycles
Implied	ТҮХ	BB <sub>16</sub>	1	2

### WIT

Function	:	Clock control
Operation	:	Stop the CPU clock
Description	:	The WIT instruction stops the internal clock but not the oscillation of the oscillation circuit is not stopped. To restart the internal clock, either an interrupt or reset must be executed.

Addressing mode	Syntax	Machine code	Bytes	Cycles
Implied	WIT	CB16	1	3

### **XAB**

Function :	Exchange			
Operation :	$\begin{array}{c} A & \hookrightarrow B \\ \underline{When \ m=0} \\ A & B \\ \hline \end{array} \\ \hline \end{array} \\ \begin{array}{c} & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & $			
	$\frac{\text{When } m=1}{\text{AL}}$			
Description :	Swaps the contents of the accumulators A and B.			
Status flags				
IPL :	Not affected.			
N :	Set to 1 when bit 15 (or bit 7 if the data length selection flag is set to 1) of the accumulator A after the operation is 1. Otherwise, cleared to 0.			
V :	Not affected.			
m :	Not affected.			
x :	Not affected.			
D :	Not affected.			
1 :	Not affected.			
Ζ:	Set to 1 when the contents of the accumulator A is cleared to 0 by the operation. Otherwise, cleared to 0.			
<b>C</b> :	Not affected.			

Addressing mode	Syntax	Machine code	Bytes	Cycles
Implied	ХАВ	8916, 2816	2	6

#### **INSTRUCTIONS**

#### 4.3 Notes for programming

#### 4.3 Notes for Programming

Take care of the following when programming with the 7700 Family.

(1) The stack pointer S is undefined immediately after the reset is commanded. Always set the initial value.

Example )	LDX	#27FH
	TXS	

- (2) The program bank register PG and the data bank register DT are disabled under the single chip mode. Do not set value other than "0016" here.
- (3) When "1" is set in the D-flag for decimal operation:

The C-flag alone is effective in the ADC instruction, while the Z, N, and V flags are disabled. The C and Z flags alone are effective in the SBC instruction, while the N and V flags are disabled. (Decimal operation can be done in the ADC and the SBC instructions alone.)

- (4) Using the 16-bit immediate data with "1" (data length : 8 bits) in the data length selection flag m, or using the 8- bit immediate data with "0" (data length : 16 bits) in flag m, will cause the program run-away. The same rule is applied to the index register length selection flag x. Take care of the condition of these flags when coding the program.
- (5) The 7700 Family can prefetch the instructions using the 3-byte instruction queue buffer. Keep in mind when creating the timer with the software, that the number of cycles shown in the list of machine language instructions is the minimum value. (Also see Chapter 5.)
- (6) When value other than "0016" is set in the lower order 8 bits of the direct page register DPR (DPRL), the processing time will become 1 machine cycle longer than when "0016" is set.
- (7) The processing speed will deteriorate if a 16- bit data will be accessed from an odd address. Place the 16bit data from an even address if the processing speed is important.
- (8) The N and Z flags will change by execution of the PLA instruction, but the contents of the processor status register will not change if the accumulator A alone is recovered by the PUL instruction.
- (9) The program bank register PG can be saved into the stack by setting "1" in bit 6 of the operation by the PSH instruction. However, the PG cannot be recovered by the PUL instruction.
- (10) The code in the second byte of the BRK instruction will not affect the CPU.

#### **INSTRUCTIONS**

4.3 Notes for programming

MEMORANDUM

#### CHAPTER 5

# INSTRUCTION EXECU-

- 5.1 Change of the CPU basic clock φCPU
- 5.2 Instruction execution sequence
### 5.1 Change of the CPU basic clock $\phi_{CPU}$

The basic clock of the 7700 Family central processing unit (CPU) is the internal clock  $\phi$  (divided by 2 of the oscillation frequency  $f(X_{IN})$ ). The basic clock of the bus is an  $\overline{E}$  derived from the internal clock  $\phi$ , so data exchange between the CPU and the internal bus is done via the bus interface unit (BIU). The frequency of  $\overline{E}$  is normally divided by 2 of the internal clock  $\phi$ , but it becomes divided by 3 or 4 of  $\phi$ , when accessing external memory while the wait is enabled by the wait bit (Note).

Note : The frequency of  $\overline{E}$  is depend on the product. Therefore, refer to an user's manual or a data sheet (or a data book) to confirm it.

### 5.1 Change of the CPU Basic Clock $\phi$ CPU

When the bus interface unit is not ready, the CPU extends the basic clock to synchronize with the bus, and waits till it is ready. As the CPU basic clock waits owing to some conditions, this clock will be called  $\phi_{CPU}$  to be distinguished from the clock. The following are the cases in which the  $\phi_{CPU}$  waits.



•When external memory is accessed with wait commanded by the wait bit.

The above conditions causes the execution time to differ each time, even with the same instruction and same addressing mode. Two example instructions are given in the next section to see the variation of the number of cycles according to the above conditions.

The "CPU execution sequence per addressing mode" of Chapter 6 is the CPU instruction execution sequences based on the  $\phi_{CPU}$ . The number of cycles shown in "4.2 Instructions" and "Appendix 1 List of machine instructions" are the count for the shortest case, and cannot always be applied when calculating the actual cycles or the execution time of instructions.

#### **5.2 Instruction execution sequence**

#### 5.2 Instruction Execution Sequence

This section describes how the instruction execution cycles change under various conditions.

- Example 1. ASL instruction Direct addressing mode
- Example 2. LDA instruction Direct indirect long addressing mode

#### Before observing the $\phi_{CPU}$ based CPU instruction execution sequence

The following table describes the  $\phi_{CPU}$  based CPU instruction execution sequence symbols. The signals indicated in this execution sequence are all CPU internal signals, that show data exchange between the bus interface unit and the CPU. Accordingly, these signals cannot be observed from outside.

#### $\phi_{\text{CPU}}$ Based CPU Instruction Execution Sequence Symbols

Symbol	Description
ØСРU	CPU basic clock
AP(CPU)	Higher order 8 bits of the address (24 bits) of the program that the CPU is actually execution
AHAL(CPU)	Lower order 16 bits of the address (24 bits) of the program that the CPU is actually execution
DATA(CPU)	Data information the CPU is processing
R/W(CPU)	Data read/write request to the data buffer in the bus interface unit
PG,PC	Contents of the program bank register (PG) and the program counter (PC)
ADP	Data indicating the address (higher order 8 bits)
AD⊦,AD∟	Data indicating the address (lower order 16 bits)
DPRH	Contents of the higher order 8 bits of the direct page register
DPR∟	Contents of the lower order 8 bits of the direct page register (DPRL = 0 in the examples)
Dн	Data to be fetched or written from the data buffer by the CPU (higher order 8 bits)
D∟	Data to be fetched or written from the data buffer by the CPU (lower order 8 bits)
dd	Contents of the operand (DPRL = 0 in examples 1 and 2, so dd represents the lower order 8 bits of the address)

### 5.2 Instruction execution sequence

#### Before observing the $\phi$ based instruction execution sequence

The  $\phi$  based instruction execution sequence symbols are shown in the following table. The signals in this execution sequence indicates data exchange of the bus interface unit with the memory and I/O. The internal instruction execution sequence of the CPU can be guessed from these signals. However, the  $\phi_{CPU}$  and the number of data in the instruction queue buffer shown here cannot be observed from the outside.

#### $\phi$ Based Execution Sequence Symbols

Symbol	Description	
$\phi$	Basic operation clock of the microcomputer (divided by 2 of f(XIN))	
Ē	Basic operation clock of the bus (divided by 2 of $\phi$ ) * No wait	
hh	Higher order 8 bits of the address where the bus interface unit is to access to (bank)	
mm	Middle order 8 bits of the address where the bus interface unit is to access to	
II	Lower order 8 bits of the address where the bus interface unit is to access to	
DPR	Contents of the direct page	
DPRн	Contents of the higher order 8 bits of the direct page register	
DPR∟	Contents of the lower order 8 bits of the direct page register	
OP1	Data to be fetched into the instruction queue buffer by the bus interface	
OP <sub>2</sub>	(Operation code or operand)	
OP3	The subscript represents the fetch sequence.	
:		
DL	Data to be fetched into the data buffer or data to be written into the memory by the bus interface unit	
DH		
dd	Data obtained as the operand (The lower order 8 bits of the address are given in examples 1 and 2, because $DPRL = 0$ .)	
ADP	Higher order 8 bits of data that indicates the address (contents of the data address register)	
ADн	Middle order 8 bits of data that indicates the address (contents of the data address register)	
ADL	Lower order 8 bits of data that indicates the address (contents of the data address register)	

The following are the cause of the " $\phi_{CPU}$  to queue" in the  $\phi$  based instruction execution sequence.

#### Cause 1

When the CPU required operation codes and operands, but the number of operation codes and operands did not reach the requested number.

#### Cause 2

When the CPU tried to access data, but the bus interface was using the bus for fetching data into the instruction queue buffer or for writing data.

#### Cause 3

When the bus interface unit is reading data from the internal/external memory or I/O, etc., according to the request of the CPU.

5.2 Instruction execution sequence

### Example 1. ASL instruction / direct addressing mode (DPRL = 0016)



The following examples 1-1 to 1-6 are examples of the  $\phi_{PU}$  based instruction execution sequences under various conditions.

- Example 1-1 When the instruction queue buffer is vacant
- Example 1-2 When two data are in the instruction queue buffer
- Example 1-3 When three data are in the instruction queue buffer
- Example 1-4 When 16-bit data is accessed from odd address
- Example 1-5 When external memory is accessed from the BYTE terminal using 8-bit external bus width
- Example 1-6 When external memory is accessed with wait by the wait bit

### 5.2 Instruction execution sequence

#### Example 1. ASL instruction / direct addressing mode (DPRL = 0016)

#### (Example 1-1) When the instruction queue buffer is vacant

#### Conditions

- Number of data in the instruction queue buffer ......0
- ROM, RAM ...... External memory is used (Note)
- Data length selection flag m ...... "0" (16-bit length)
- BYTE terminal level ...... "L" (External bus width is 16 bits)
- Contents of lower order bytes (PCL) of the program counter ..... Even
- Contents of the operand (dd) ..... Even

#### $\phi$ based execution sequence



Note. The operation when internal ROM and internal RAM are used, will be as shown above, regardless of the level of the BYTE terminal. However, the address/data bus, BHE, R/W signal cannot be observed from outside, when the mode is single-chip mode.

### 5.2 Instruction execution sequence

#### Example 1. ASL instruction / direct addressing mode (DPRL = 0016)

#### Operation of the CPU and bus interface unit under various cycles

$\phi$ No.	CPU	Bus interface unit
1	(No fetching can be done, because there are no operation codes in the instruction queue buffer.)	Fetches the instruction, because instruction queue buffer is vacant and the CPU is not using the bus.
2		Fetches 2-byte worth of data into the instruction queue buffer when $\overline{E}$ becomes "L".
	Fetches the operation code. <	
3	Fetches the operand.	Prefetches the instruction, because the instruc- tion queue buffer is vacant and the CPU is no using the bus.
4	(Waits till the bus used by the bus interface unit becomes vacant.)	Fetches 2 bytes worth of data into the instruction queue buffer when E becomes "L".
5	Waits for $\overline{E}$ to become "L", to read data.	•
6	Reads data when E becomes "L".	0.
7	Modifies data.	
8	Writes data into the data buffer.	
9	Fetches the next operation code.	Writes the contents of the data buffer into the original address, when $\bar{E}$ becomes "L".

5.2 Instruction execution sequence

Example 1. ASL instruction / direct addressing mode (DPRL = 0016)

### (Example 1-2) When two data are in the instruction queue buffer

#### Conditions



Note. The operation when internal ROM and internal RAM are used, will be as shown above, regardless of the level of the BYTE terminal. However, the address/data bus, BHE, R/W signal cannot be observed from outside, when the mode is single chip mode.

**5.2 Instruction execution sequence** 

#### Example 1. ASL instruction / direct addressing mode (DPRL = 0016)

#### Operation of the CPU and bus interface unit under various cycles

$\phi$ No.	CPU	Bus interface unit
1	Fetches operation code.	
2	Fetches operand (dd).	Prefetches the instruction, because the instruct queue buffer is vacant and the CPU is not using the bus.
3	(Waits till the bus used by the bus interface unit becomes vacant.)	Fetches 2-byte worth of data into the instruction queue buffer when $\overline{E}$ becomes "L".
4	Waits for $\overline{E}$ to become "L", to read data.	
5	Reads data when E becomes "L".	
6	Modifies data.	
7	Writes data into the data buffer.	
8	Fetches the next operation code.	Writes the contents of the data buffer into the original address, when $\overline{E}$ becomes "L".

. al address

5.2 Instruction execution sequence

Example 1. ASL instruction / direct addressing mode (DPRL = 0016)

### (Example 1-3) When three data are in the instruction queue buffer

#### Conditions

- Contents of the operand (dd) ..... Even



Note. The operation when internal ROM and internal RAM are used, will be as shown above, regardless of the level of the BYTE terminal. However, the address/data bus, BHE, R/W signal cannot be observed from outside, when the mode is single chip mode.

5.2 Instruction execution sequence

#### Example 1. ASL instruction / direct addressing mode (DPRL = 0016)

#### Operation of the CPU and bus interface unit under various cycles

$\phi$ No.	CPU	Bus interface unit
1	Fetches operation code .	
2	Fetches operand (dd).	
3	Waits for $\overline{E}$ to become "L", to read data.	
4	Reads data when Ē becomes "L".	
5	Modifies data.	Prefetches the instruction, because there are two vacant instruction queue buffers and the CPU is not using the bus.
6	(Waits till the bus used by the bus interface unit becomes vacant.)	Fetches 2-byte worth of data into the instruction queue buffer when $\overline{E}$ becomes "L".
7	Writes data into the data buffer.	
8	Fetches the next operation code.	Writes the contents of the data buffer into the original address, as E becomes "L".

5.2 Instruction execution sequence

Example 1. ASL instruction / direct addressing mode (DPRL = 0016)

### (Example 1-4) When 16-bit data is accessed from odd address

#### Conditions

- Number of data in the instruction queue buffer .....0
- ROM, RAM ..... External memory is used (Note 1)
- Data length selection flag m...... "0" (16-bit length)
- BYTE terminal level ...... "L" (External bus width is 16 bits)
- Contents of lower order bytes (PCL) of the program counter ...... Odd
- Contents of the operand (dd) ..... Odd



Note 1. The operation when internal ROM and internal RAM are used, will be as shown above, regardless of the level of the BYTE terminal. However, the address/data bus, BHE, R/W signal cannot be observed from outside, when the mode is single chip mode.

#### Note 2. At the - part

\* When the CPU does not use the bus,  $\phi$ CPU corresponds with  $\phi$ .

\* When the CPU uses the bus, the  $\phi$ CPU queues till the writing in the bus interface unit completes. (the  $\phi$ 14 cycle)

#### 5.2 Instruction execution sequence

#### Example 1. ASL instruction / direct addressing mode (DPRL = 0016)

#### Operation of the CPU and bus interface unit under various cycles

φ <b>No.</b>	CPU	Bus interface unit
1	(No fetching can be done, because there are no operation codes in the instruction queue buffer.)	Fetches the instruction, because instruction queue buffer is vacant and the CPU is not using the bus.
2		Fetches 1 odd address byte worth of data into the instruction queue buffer, when $\overline{E}$ becomes "L".
	Fetches operation code.	
3	(No fetching can be done, because there are no operands in the instruction queue buffer.)	Fetches the instruction, because instruction queue buffer is vacant and the CPU is not using the bus.
4		Fetches 2-byte worth of data into the instruction queue buffer when $\overline{E}$ becomes "L".
	Fetches operand (dd).	
5	Waits for $\overline{E}$ to become "L", to read data.	
6	Reads data in the odd addresses (DL) alone into the data buffer when $\overline{E}$ becomes "L".	
7	Waits for Ē to become "L", to read data.	
8	Reads data in the even addresses (DH) alone into the data buffer when E becomes "L".	
9	Modifies data.	Prefetches the instruction, because there are two vacant positions in the instruction queue buffer, and the CPU is not using the bus.
10	(Waits till the bus used by the bus interface unit becomes vacant.)	Fetches 2 bytes worth of data into the instruction queue buffer, when $\overline{E}$ becomes "L".
11	Writes data into the data buffer.	Waits till E becomes "L" to write data.
12	Fetches the next operation code.	Writes the contents of the data buffer (DL) into the original address (odd address), when E be- comes "L".
13	?	Waits till Ē becomes "L" to write data.
14		Writes the contents of the data buffer (DH) into the original address (even address), when E be- comes "L".

When internal ROM or BYTE terminal level "L" external memory is used as the program memory, the instruction is fetched into the instruction queue buffer normally in 2-byte (word) unit of sequential even and odd addresses in this order. However, when the instruction must be fetched from odd address like after execution of the JMP instruction, the 1-byte of the first odd address alone is fetched into the instruction queue buffer ( $\phi$ 2 cycle), and the later instructions are fetched into the instruction queue buffer in 2-byte units ( $\phi$ 4,  $\phi$ 10 cycle).

The bus interface unit automatically selects whether to fetch one word or to fetch the 1 byte of odd address alone. The operation status can be observed from outside, according to the output of the  $\overline{BHE}$  terminal and the address bus signal A0, as long as the mode is not single-chip mode.

• When one word is fetched

The output from both the  $\overline{BHE}$  terminal and the address bus A<sub>0</sub> are at the "L" level.

• When 1 byte of odd address alone is fetched

The output from the  $\overline{BHE}$  terminal is "L", while the output from address bus A<sub>0</sub> is "H".

When internal RAM and external memory at BYTE terminal level "L" are used as the data memory, with data length selection flag m=0, both data read and write are normally done in 2-byte units of even and odd addresses, in this sequence. However, access can also be done when the word data is defined from an odd address. In other words, "H" is output first from address bus Ao and then "L" from the BHE terminal to access to odd address alone. Next, "L" is output from Ao, and "H" from the BHE terminal to access to the even address ( $\phi$ 5 to  $\phi$ 8,  $\phi$ 11 to  $\phi$ 14 cycle).

5.2 Instruction execution sequence

#### Example 1. ASL instruction / direct addressing mode (DPRL = 0016)

# (Example 1-5) When external memory is accessed from the BYTE terminal using 8-bit external bus width

#### Conditions

- Number of data in the instruction queue buffer ......0
- ROM, RAM ...... External memory is used
- Data length selection flag m ...... "0" (16-bit length)
- BYTE terminal level ...... "H" (External bus width is 8 bits)



Note. At the

\* When the CPU does not use the bus,  $\phi_{CPU}$  corresponds with  $\phi$ .

\* When the CPU uses the bus, the  $\phi$ CPU queues till the writing in the bus interface unit completes. (the  $\phi$ 13 to  $\phi$ 14 cycle)

### 5.2 Instruction execution sequence

#### Example 1. ASL instruction / direct addressing mode (DPRL = 0016)

$\phi$ No.	CPU	Bus interface unit
1	(No fetching can be done, because there are no operation codes in the instruction queue buffer.)	Fetches the instruction, because the instruction queue buffer is vacant and the CPU is not using the bus.
2		Fetches 1 odd address byte worth of data into the instruction queue buffer when $\overline{E}$ becomes "L".
	Fetches operation code. <	
3	(No fetching can be done, because there are no operands in the instruction queue buffer.)	Fetches the instruction, because instruction queue buffer is vacant and the CPU is not using the bus.
4		Fetches 1-byte worth of data into the instruction queue buffer when E becomes "L".
	Fetches operand (dd).	
5	Waits for $\overline{E}$ to become "L", to read data.	
6	Reads data (DL) into the data buffer when E becomes "L".	
7	Waits for Ē to become "L", to read data.	
8	Reads data (DH) alone into the data buffer when E becomes "L".	
9	Modifies data.	Prefetches the instruction, because there are two vacant positions in the instruction queue buffer, and the CPU is not using the bus.
10	(Waits till the bus used by the bus interface unit is vacant.)	Fetches 1 byte worth of data into the instruction queue buffer when $\overline{E}$ becomes "L".
11	Writes data into the data buffer.	Waits till $\overline{E}$ becomes "L" to write data.
12	Fetches the next operation code.	Writes the contents of the data buffer (DL) into the original address (odd address), when $\overline{E}$ becomes "L".
13	?	Waits till $\overline{E}$ becomes "L" to write data.
14		Writes the contents of the data buffer (DH) into the original address (even address), when $\overline{E}$ becomes "L".

Operation of the CPU and bus interface unit under various cycles

The external bus width becomes 8 bits when the "H" level is applied to the BYTE terminal. (The width of the internal bus is 16 bits, regardless of the level of the BYTE terminal.) When external ROM is used under this mode, the instruction can only be fetched byte by byte. ( $\phi$ 2,  $\phi$ 4,  $\phi$ 10 cycle) When external RAM is used, the data can likewise only be handled byte by byte. Accordingly, when data length selection flag m = 0 is selected, it takes time worth 2 cycles of the enable output  $\overline{E}$  for data read and write. ( $\phi$ 5 to  $\phi$ 8,  $\phi$ 11 to  $\phi$ 14 cycle)

### 5.2 Instruction execution sequence

#### Example 1. ASL instruction / direct addressing mode (DPRL = 0016)

#### (Example 1-6) When external memory is accessed with wait by the wait bit

#### Conditions

- Number of data in the instruction queue buffer ......0
- ROM, RAM ..... External memory is used
- Data length selection flag m ...... "0" (16-bit length)
- BYTE terminal level ...... "L" (External bus width is 16 bits)
- Contents of lower order bytes (PCL) of the program counter ..... Even
- Contents of the operand (dd) ..... Even



Note: This figure hows the case of the bus cycle becomes as 3 cycles of  $\phi$ . If the bus cycle becomes 4 cycles of  $\phi$  by wait, the "H" width of  $\overline{E}$  ( $\longleftrightarrow$ ) becomes as 2 cycles. Therefore, the ASL instruction execution time extended by 4 cycles from the above case.

### 5.2 Instruction execution sequence

#### Example 1. ASL instruction / direct addressing mode (DPRL = 0016)

$\phi$ No.	CPU	Bus interface unit
1	(No fetching can be done, because there are no operation codes in the instruction queue buffer.)	Fetches the instruction, because instruction queue buffer is vacant and the CPU is not using the bus.
2 3		Fetches 2 bytes worth of data into the instruction queue buffer when $\overline{E}$ becomes "L".
	Fetches the operation code	
4	Fetches operand (dd).	Prefetches the instruction because the instruction queue buffer is vacant and the CPU is not using the bus.
5 6	(Waits till the bus used by the bus interface unit becomes vacant.)	Fetches 2 bytes worth of data into the instruction queue buffer when becomes "L".
7	Waits till E becomes "L" to write data.	
8 9	Reads data when E becomes "L".	0
10	Modifies data.	~~~
11	Writes data into the data buffer.	
12	Fetches the next operation code.	
13	?	Writes the contents of the data buffer into the original address (odd address), when $\overline{E}$ becomes "L".

#### Operation of the CPU and bus interface unit under various cycles

The conditions are the same as the Example 1-1, except when wait is commanded by the wait bit. When accessing to the external memory, the "L" width of enable output E is extended by 1 cycle of  $\phi$  when compared to the case of no wait. Therefore, the  $\phi$ CPU wait interval is also extended by 1 cycle ( $\phi$ 2 to  $\phi$ 3,  $\phi$ 5 to  $\phi$ 6,  $\phi$ 8 to  $\phi$ 9 cycle). If the bus cycle becomes 4 cycles, the  $\phi$ CPU wait interval is also extended by 2 cycles of  $\phi$  because the "H" and "L" width extended by 1 cycle from the case no wait.

5.2 Instruction execution sequence

5.2 Instruction execution sequence

### Example 2. LDA instruction / Direct indirect long addressing mode (DPRL = 0016)

$\phi_{ ext{CPU}}$ based CPU instruction execution sequence
AP(CPU) ADP ADP ADP
AHAL(CPU) CPC PC+1 DPRH,dd DPRH+dd+2 ADHADL PC+2
R/W(CPU)

### 5.2 Instruction execution sequence

#### Example 2. LDA instruction / Direct indirect long addressing mode (DPRL = 0016)

(Example 2-1) When the internal as well as the external memories are used together while wait is commanded by the wait bit.

#### Conditions



Note: This figure hows the case of the bus cycle becomes as 3 cycles of  $\phi$ . If the bus cycle becomes 4 cycles of  $\phi$  by wait, the "H" width of  $\overline{E}$  ( $\longleftrightarrow$ ) becomes as 2 cycles.

5.2 Instruction execution sequence

#### Example 2. LDA instruction / Direct indirect long addressing mode (DPRL = 0016)

#### Operation of the CPU and bus interface unit under various cycles

<i>φ</i> Νο.	CPU	Bus interface unit
1	(No fetching can be done, because there are no operation codes in the instruction queue buffer.)	Fetches the instruction, because instruction queue buffer is vacant and the CPU is not using the bus.
2	Fetches the operation code .	Fetches 2 bytes worth of data into the instruction queue buffer when $\overline{E}$ becomes "L".
3	Fetches operand (dd).	Prefetches the instruction because the instruction queue buffer is vacant and the CPU is not using the bus.
4	(Waits till the bus used by the bus interface unit becomes vacant.)	Fetches 2 bytes worth of data into the instruction queue buffer when E becomes "L".
5	Waits for $\overline{E}$ to becomes "L", to read data (ADH, ADL) indic of the operand (dd) and the DPRL.	cated by the address obtained by adding the contents
6	Reads data when E becomes "L".	0
7		Calculated address.
8	Waits for $\overline{E}$ to become "L", to read data (ADP).	
9	Reads data when E becomes "L".	
10	Waits for $\overline{E}$ to become "L", to read the data (DH, DL) at	the address specified by ADP, ADH, ADL.
11 12	Reads data when E becomes "L".	

The above is the case when bank 1 and after are used by the external memory under the memory expansion mode. The currently executed program is in bank 0. The contents of the lower order bytes of the direct page register DPRL is "0016", so the direct pages are all in bank 0. The access to the outside ( $\phi$ 10 to  $\phi$ 12 cycle) alone is affected by the wait bit, and access to the internal memory is not affected by the bit.

# CHAPTER 6

# CPU INSTRUCTION EXECU-TION SEQUENCE FOR EACH ADDRESSING MODE

# **CPU INSTRUCTION EXECUTION SEQUENCE FOR EACH ADDRESSING MODES**

The following are the CPU instruction execution sequences for each addressing mode. The execution sequences shown here describe the internal operation of the CPU. Therefore, the signals are all CPU internal signals, and cannot be observed from outside. The CPU internal operation, the actual execution time, and the relation between signals that can be externally checked are described in Chapter 4 "Instruction Execution Sequence".

The following are the signals and the symbols indicating the contents.

Symbol	Description	
<b>Ф</b> СРU	CPU basic cycle	
AP(CPU)	Higher order 8 bits of the CPU internal address bus.	
AHAL(CPU)	Lower order 16 bits of the CPU internal address bus.	
PG	Contents of the program bank register.	
PC	Contents of the program counter.	
	Others are data that indicates the address obtained as result of address calculation.	
DATA(CPU)	The CPU internal data bus. The signal is output with a half-cycle delay from the CPU internal address bus. The operation codes and the operands are fetched from the instruction buffer. They are not directly fetched from the memory indicated by the PG and PC of this cycle.	
$R/\overline{W}(CPU)$	Becomes "L" when the CPU writes data into the data buffer of the bus interface unit.	

The accumulator used in the above instructions in the CPU instruction execution sequence is accumulator A. When accumulator B is used, the execution cycle will have the two cycles of a "42<sub>16</sub>" that indicates accumulator B, and an internal processing cycle added at the front. (See the figure in the next page.)

The number of  $\phi_{CPU}$  cycles differs in the addressing mode that uses the direct page register, according to whether the lower order 8 bits (DPRL) are "00<sub>16</sub>". The number of cycles when DPRL = 00<sub>16</sub> is 1 cycle (address calculation cycle) less than when DPRL  $\neq$  00<sub>16</sub>.

The number of cycles differs in the PSH and PUL instructions according to the number and type of registers placed in (taken out of) the stack.

The number of cycles differs in the block transmission instruction (MVN, MVP), according to the number of the data transmitted.

Note. The instructions with the mark " \* " can be used in the 7750 Series only.

# CPU INSTRUCTION EXECUTION SEQUENCE FOR EACH ADDRESSING MODES

### Variation of the execution cycles according to the accumulator used





Instructions : XAB

### Timing :





Instructions	: RTI
Timing	:
φ CPU	
AP(CPU)	PG PG 00 PG
AHAL(CPU)	PC     PC+1     S+1     S+2     S+3     S+5     PCHPCL
DATA(CPU)	Op Code Not used PSHPSL Not used PCHPCL Not used PG Next Op Code   (Stack) (Stack) (Stack) (Stack)
R/W(CPU)	"H" (Stack) (Stack)





When x=1, fetched operand at 2-nd cycle is 1-byte (nn).

# Immediate **NNOUNCE**

Instructions : LDT

:

### Timing



Instructions 2 RLA

:

### Timing



This Figure is shown that shifted 1 bit. If shifted more than 2 bit, the cycle " < is repeated each shift number worth. When 0 bit shift(not shifted), the cycle "  $\stackrel{\cdot}{\longleftrightarrow}$  " is nothing.

When m=1, fetched operand at 4-th cycle is 1-byte (nn).





• The contents of AHAL(CPU) during \* of the DIVS instruction is undefined.

25

Minus X Minus

PlusXMinus

MinusXPlus

MPYS

• When the multiplier and the multiplicand is different sign at the MPYS instruction, the contents of AHAL(CPU) of the last 3 cycles during \* is undefined.

17



When m=1, fetched operand at 4-th cycle is 1-byte(nn).

### Accumulator



### Accumulator

Instruction	: EXTS*
Timing	:
φ CPU	
Ap(Cpu)	PG PG PG PG PG
AHAL(CPU)	PC     PC+1     PC+1     PC+2     PC+2
DATA(CPU)	Op Code Not used Op Code Not used Not used Not used Not used Not used Not used Op Code
R/W(CPU)	"Н"
	annou

### Direct



When m=1, fetched operand at 3-rd cycle and data at 5-th cycle are 1-byte(nn).
Instruction	: STA, STX, STY
Timing	:
	DPR∟≠0
φ CPU	
Ap(CPU)	PG PG 00 00 or 01 PG
AHAL(CPU	) PC PC+1 DPR+dd PC+2
DATA(CP	U) Op Code Operand dd Not used A A Next Op Code
R/W(CPU)	"Н"
	K→→→→ When DPRL=0, this cycle is nothing.
Instruction	: ASL, DEC, INC, LSR, ROL, ROR
Timing	
	DPRL≠0
φ CPU	
Ap(Cpu)	PG PG 00 00 or 01 PG
AHAL(CPL	DPR+dd PC+2
DATA(CP	
R/W(CPU)	"Н"
	When DPRL=0, this cycle is nothing.





• The contents of AHAL(CPU) during \* of the DIVS instruction is undefined.

• When the multiplier and the multiplicand is different sign at the MPYS instruction, the contents of AHAL(CPU) of the last 3 cycles during \* is undefined.



# **Direct Bit**





When m=1, fetched operand at 3-rd cycle and data at 6-th cycle are 1-byte(nn).

Instruction STA, : STY Timing 2 DPRL≠0 φ CPU PG PG PG AP(CPU) 00 00 or 01 00, 01 or 02 PC PC+2 PC+1 DPR+dd+X AHAL(CPU) Operand Next Op Code Not used Not used Not used А DATA(CPU) dd Op Code "H" R/W(CPU) When DPRL=0, this cycle is nothing. DEC, Instruction ASL, INC, LSR, ROL, ROR : Timing 2 DPRL≠0 φ CPU PG PG 00 00 or 01 PG AP(CPU) 00,01 or 02 РС PC+1 DPR+dd+X PC+2 AHAL(CPU) Modified Operand Next DATA(CPU) Op Code Not used Not used DHDL Not used DHDL Op code dd "H" R/W(CPU)

When DPRL=0, this cycle is nothing.





25

AHAL(CPU) of the last 3 cycles during \* is undefined.

• The contents of AHAL(CPU) during \* of the DIVS instruction is undefined.

MinusXPlus

17

• When the multiplier and the multiplicand is different sign at the MPYS instruction, the contents of





#### **Direct Indirect**



#### **Direct Indirect**



• The contents of AHAL(CPU) during \* of the DIVS instruction is undefined.

• When the multiplier and the multiplicand is different sign at the MPYS instruction, the contents of AHAL(CPU) of the last 3 cycles during \* is undefined.

# **Direct Indirect**





## **Direct Indexed X Indirect**

#### **Direct Indexed X Indirect**



• The contents of AHAL(CPU) during \* of the DIVS instruction is undefined.

• When the multiplier and the multiplicand is different sign at the MPYS instruction, the contents of AHAL(CPU) of the last 3 cycles during \* is undefined.



# **Direct Indexed X Indirect**

# **Direct Indirect Indexed Y**



# **Direct Indirect Indexed Y**

DIVS\*, MPY, Instruction 2 DIV, MPYS\* Timing 1 \* DPRL≠0 φ CPU 00 or PG PG 00 DT DT or DT+1 PG PG PG AP(CPU) 01 ADH ADL +Y PC+ DPR+dd AHAL(CPU) PC+1 PC+2 ADHADL+Y PC+3 PC Ope-Next Op Code Op Code ADн Not Not Not DATA(CPU) DHDL Not used rand Op Code used used ADL used dd "H' JUNC R/W(CPU) When DPRL=0, this cycle is nothing. (Note) The cycle number during \* is shown in following table The number of cycles(cycle) The contents Instruction of division m=0 m=1 DIV 23 39 Plus÷Plus Plus÷Minus 41 25 DIVS Minus÷Minus Minus÷Plus 42 26 MPY \_ 20 12 PlusXPlus 22 14 Minus×Minus MPYS PlusXMinus

• The contents of AHAL(CPU) during \* of the DIVS instruction is undefined.

25

MinusXPlus

• When the multiplier and the multiplicand is different sign at the MPYS instruction, the contents of AHAL(CPU) of the last 3 cycles during \* is undefined.

17



# **Direct Indirect Indexed Y**

# **Direct Indirect Long**



# Direct Indirect Long NOUNCEd

#### Instruction

on : DIV,

ŝ

DIV, DIVS\*, MPY, MPYS\*

#### Timing





(Note)	The cycle number	during * is	shown in	following table
--------	------------------	-------------	----------	-----------------

la start de s	The contents of division	The number of cycles(cycle)	
Instruction		m=0	m=1
DIV	—	39	23
	Plus÷Plus	41	25
	Plus÷Minus		
DIVS	Minus÷Minus		
	Minus÷Plus	42	26
MPY	—	20	12
	PlusXPlus		14
	MinusXMinus	22	
MPYS	PlusXMinus	25	17
	MinusXPlus		

• The contents of AHAL(CPU) during \* of the DIVS instruction is undefined.

• When the multiplier and the multiplicand is different sign at the MPYS instruction, the contents of AHAL(CPU) of the last 3 cycles during \* is undefined.

# **Direct Indirect Long**





#### **Direct Indirect Long Indexed Y**



# **Direct Indirect Long Indexed Y**

• The contents of AHAL(CPU) during \* of the DIVS instruction is undefined.

22

25

PlusXPlus

MPYS

MinusXMinus

PlusXMinus

MinusXPlus

• When the multiplier and the multiplicand is different sign at the MPYS instruction, the contents of AHAL(CPU) of the last 3 cycles during \* is undefined.

14

17



# **Direct Indirect Long Indexed Y**



When m=1, fetched operand at 3-rd cycle and data at 4-th cycle are 1-byte (nn).

Instruction	: STA, STX, STY
Timing	:
φ CPU	
AP(CPU)	PG PG DT PG
AHAL(CPU)	PC PC+1 hhll PC+3
DATA(CPU)	
R/₩(CPU)	
Instruction	: ASL, DEC, INC, LSR, ROL, ROR
Timing	
φ CPU	
AP(CPU)	PG PG DT PG
AHAL(CPU)	PC PC+1 hhll PC+3
DATA(CPU)	
R/W(CPU)	"Н" —

Instruction	: ASR*
Timing	:
φ CPU	
AP(CPU)	PG PG PG PG DT PG
AHAL(CPU)	PC PC+1 PC+1 PC+2 hhll PC+4
DATA(CPU	Op Code Not used Op Code Operand DHDL Not used New DHDL New DHDL Op Code
R/W(CPU)	"Н" ————
	C <sup>C</sup>



• The contents of AHAL(CPU) during \* of the DIVS instruction is undefined.

• When the multiplier and the multiplicand is different sign at the MPYS instruction, the contents of AHAL(CPU) of the last 3 cycles during \* is undefined.





## **Absolute Bit**



#### **Absolute Indexed X**



When m=1, fetched operand at 3-rd cycle and data at 5-th cycle are 1-byte (nn).

## **Absolute Indexed X**



# Absolute Indexed X Absolute Indexed Y



• The contents of AHAL(CPU) during \* of the DIVS instruction is undefined.

When the multiplier and the multiplicand is different sign at the MPYS instruction, the contents of AHAL(CPU) of the last 3 cycles during \* is undefined.
# Absolute Indexed X Absolute Indexed Y



## Absolute Indexed X Absolute Indexed Y



#### **Absolute Indexed Y**







• The contents of AHAL(CPU) during \* of the DIVS instruction is undefined.

• When the multiplier and the multiplicand is different sign at the MPYS instruction, the contents of AHAL(CPU) of the last 3 cycles during \* is undefined.





## Absolute Long Indexed X



## Absolute Long Indexed X



The contents of AHAL(CPU) during \* of the DIVS instruction is undefined.
When the multiplier and the multiplicand is different sign at the MPYS instruction, the contents of AHAL(CPU) of the last 3 cycles during \* is undefined.



## Absolute Long Indexed X

#### **Absolute Indirect**



## **Absolute Indirect Long**



#### **Absolute Indexed X Indirect**









Instruction	: PLA, PLD, PLX, PLY
Timing	:
φ CPU	
Ap(Cpu)	PG PG 00 PG
AHAL(CPU)	PC PC+1 S+1 PC+1
DATA(CPU)	Op Code Not used Not used A Next Op Code (Stack)
R/W(CPU)	
	C C C
Instruction	: PLB
Timing	
φ CPU	
Ap(Cpu)	PG PG PG PG 00 PG
AHAL(CPU)	PC PC+1 PC+1 PC+2 S+1 PC+2
DATA(CPU)	Op Code Not used Op Code Not used Not used B Next Op Code (Stack)
R/W(CPU)	"H" —



Instruction : PSH

2

#### Timing



(Note) This figure is an example pushed all the registers by PSH instruction. If any register is not pushed, its cycle " <-----> " is nothing.

Instruction : PUL

:

#### Timing



<sup>(</sup>Note) This figure is an example pushed all the registers by PUL instruction. If any register is not pushed, its cycle "  $<\!\!-\!\!-\!\!>$  " is nothing.

## Relative



## **Direct Bit Relative**

Instruction : BBC, BBS

:

#### Timing



## **Absolute Bit Relative**



#### **Stack Pointer Relative**



#### **Stack Pointer Relative**



• The contents of AHAL(CPU) during \* of the DIVS instruction is undefined.

• When the multiplier and the multiplicand is different sign at the MPYS instruction, the contents of AHAL(CPU) of the last 3 cycles during \* is undefined.

## **Stack Pointer Relative**



#### **Stack Pointer Relative Indirect Indexed Y**



#### **Stack Pointer Relative Indirect Indexed Y**



## **Stack Pointer Relative Indirect Indexed Y**



#### Instruction : MVN

:

#### Timing



data, the cycle " < \_\_\_\_\_ " is repeated each 2-bytes. The CPU instruction execution sequence is identical regardless of whether the transfer start address is even or odd.

#### Instruction : MVN

2

#### Timing



The CPU instruction execution sequence is identical regardless of whether the transfer start address is even or odd. The transfer of the last byte is performed by reading 2 byte and writing 1 byte.

#### Instruction : MVP

:

#### Timing



#### Instruction : MVP

2

#### Timing



# CPU INSTRUCTION EXECUTION SEQUENCE FOR EACH ADDRESSING MODES

MEMORANDUM

# **EOL** announced

# APPENDIX

APPENDIX 1. Machine Instructions APPENDIX 2. Hexadecimal Instruction Code Table

# APPENDIX

#### APPENDIX.1 Machine Instructions

	Function	Details	Addressing mode																																																																		
Symbol				IMP        # ор				_		A L		DIR		DIR,b				h				~ -	-																																														
ADC (Note 1,2)	A <sub>CC</sub> ,C ← A <sub>CC</sub> +M+C	Adds the carry, the accumulator and the memory contents. The result is entered into the accumulator. When the D flag is "0", binary additions is done, and when the D flag is "1", decimal addition is done.	T			69 42 69	2 2	2	ח		ор 65 42 65	4 Z	2	n	7	5 5 2 7	-		n Ħ	72	6 : 6 :	2 61	2 9	27	1 8 2 10	2																																											
AND (Note 1,2)	A <sub>CC</sub> ← A <sub>CC</sub> ∧ M	Obtains the logical product of the contents of the accumu- lator and the contents of the memory. The result is en- tered into the accumulator.				29 42 29					25 42 25					- I ·	2				8		1 7 2 9 1		12 10																																												
ASL (Note 1)	m=0 ⓒ⊷ <u>b₁s…bo</u> ⊷0 m=1 ⓒ⊶ <u>b7…bo</u> ⊷0	Shifts the accumulator or the memory contents one bit to the left. "0" is entered into bit 0 of the accumulator or the memory. The contents of bit 15 (bit 7 when the m flag is "1") of the accumulator or memory before shift is entered into the C flag.							2 4	2	06	7 2	2		1	6 7	2																																																				
ASR* (Note 1)	$m=0$ $\xrightarrow{b_{15}\cdots b_{0}} C$ $m=1$ $\xrightarrow{b_{27}\cdots b_{0}} C$	Shifts the accumulator or the memory contents one bit to the right. The bit 0 of the accumulator or memory is en- tered into the C flag. The contents of bit 15 (bit 7 when the m flag is "1") of the accumulator or memory before shift is entered into bit 15 (bit 7).						04	3		89 06	9 3	;			9 10 6	3																																																				
BBC (Note 3,5)	Mb=0?	Tests the specified bit of the memory. Branches when all the contents of the specified bit is "0".	ļ					Ţ																																																													
B8S (Note 3,5)	Mb=1?	Tests the specified bit of the memory. Branches when all the contents of the specified bit is "1".						1	F																																																												
BCC (Note 3)	C=0 ?	Branches when the contents of the C flag is "0".	Τ													Γ				Γ			Π		T	Γ																																											
BCS (Note 3)	C=1 ?	Branches when the contents of the C flag is "1".														1				T			Ħ	-	T	ŀ																																											
BEQ (Note 3)	<b>z=</b> 1?	Branches when the contents of the Z flag is "1".						-	ſ	1						ł	ŀ	-	-	Ì		Ť	Ħ	1		ſ																																											
BMI (Note 3)	N=1 ?	Branches when the contents of the N flag is "1".	P	2						T		Ī				T						1		T	Ť	ſ																																											
BNE (Note 3)	Z=0?	Branches when the contents of the Z flag is "0".	ļ						-	T			-				1	•		1				T	-	Γ																																											
BPL (Note 3)	N=0?	Branches when the contents of the N flag is "0".					Ī							T		ł				T		1	Π	1	T	ſ																																											
BRA (Note 4)	PC←PC±offset PG←PG+1 (carry occured) PG←PG-1 (borrow occured)	Jumps to the address indicated by the program counter plus the offset value.																						•																																													
BRK	$\begin{array}{c} PC \leftarrow PC + 2\\ M(S) \leftarrow PG\\ S \leftarrow S - 1\\ M(S) \leftarrow PC_H\\ S \leftarrow S - 1\\ M(S) \leftarrow PC_L\\ S \leftarrow S - 1\\ M(S) \leftarrow PS_H\\ S \leftarrow S - 1\\ M(S) \leftarrow PS_L\\ S \leftarrow S - 1\\ H(S) \leftarrow PC_L\\ S \leftarrow S - 1\\ I \leftarrow 1\\ PC_L \leftarrow AD_L\\ PC_H \leftarrow AD_L\\ PC_H \leftarrow AD_H\\ PC_H \leftarrow AD_H \end{array}$	Executes software interruption.	00	15	2							:																																																									
BVC (Note 3)	V=0?	Branches when the contents of the V flag is "0".					Ť	Ţ	T				Ī		T					I		T			T	Γ																																											
BVS (Note 3)	V=1 ?	Branches when the contents of the V flag is "1".	+-				+		+-	T			Ť		╞		t			T		╡			+	ſ																																											
CLB (Note 5)	МЬ←0	Makes the contents of the specified bit in the memory "0".	T	Π			T	ľ	T	ŀ			14	8	3	+	1			1-		╀			t																																												
CLC	C←0	Makes the contents of the C flag "0".	18	3 2	1			1												T		Ť			-																																												
CLI	⊷0	Makes the contents of the I liag "0".	-	3 2																Γ																																																	
CLM	m+−0	Makes the contents of the m flag "0".	D	3 2	1					1	LT									$\int$																																																	
<u> </u>			• • •				-																	Ad	bb	res	si	'nġ	п	101	fe								_														_			-1		P	ra	ce:	580	ar s	stat	US	re	gis	ter		٦
-------------	----	----------	-------	------------	----------	----------	----	----------	----	-----	-----	----------	-------	----	-----------	---	---	----------	---	---	----------	-----	---	----	----	-----	----	-----	---	-----	-------	---	------	---	---	----	-----------	-----	-----	----------	----	---	----	------	-----	-------	---	------------	-----	----	------------	------	---	----	----	----	----	-----	----	----------	-----	------	------	----	----	-----	-----	----	---
L(D																					A															тκ			٩Ę,							5,þ,F			ЯR			FI),			LK		10	9	8	1	7	6	5	4	3	2	1	1	,
op r	#	q	n	<b>!</b> #	op	n	#	a	n	ıļ‡	‡ 0	φ	1	ŧ,	ap	n	#	ф	n	#	οp	л	÷	0	p	n	#	ф	n	‡	=   0	p	n [:	#	ф	n	#	сp	п	#	of	n	]#	Fo	p r	n   ŧ	#	ор	n¦	#	op	n	#	φĮ	n	#		IPI		•	v	v	m	x	D	1	z	1	5
67 1		L						<u>.</u>		-	ł	D										Į –		L							Ī		Ī														1		-1			8					•	•	•	•	¥	v	٠	•	•	•	z	<	7
42 1: 67		77	7		6D	[					7	2 8 D		ľ	79			6F			7F			ļ									-			_	_										6	<b>i</b> 3		7	73	10																	
2710		L		[						ĺ											f .	L		i.		-																					1		- 1			8	1	i			•	•	ŀ	1	N	•	•	•	•	-	z	ľ	
42 1: 27	23	42 37	213	ŀ	20						3	20			12. 39	9		42 2F	8	5	42 3F	9	5																								4	12 23	7	34	42 1 33	0	3	1															
					ÛE	7	3				1	E	3   :	3							•																																				•	•	•		4	•	•	•	•	•	z		
	ł	ĺ	t		89 08	9	4			t		191 E	1	4	+		_								1						t	+			1							ſ				t	╡	ł		1	1		1		1	1	•	•	ŀ	•	v	•	•	•	•	•	z	1	1
											ľ						-	. 1																															1																				
		Γ								Ī	Ţ	I		T																				ļ			-				30	7	4	1 3(	6	8 8	5										•	•	ŀ	1	•	•	•	•	•	•	•	ľ	
$\prod$						<b> </b>		ľ		-	Ť			T										T	T		·				ł	T			1	1					21	7	4	1 20	0 8	8 5	5		6							1	•	•	•		•	•	•	•	•	•	ŀ	1	•
h 22 h	ļ	ľ								ľ	T	Ť		Ţ																	Ì	T		ļ				90	4	2										T			Ī				•	•	•	1	•	•	•	•	•	•	ŀ	1	•
	ļ	-	ľ		ſ		ſ		ł			•		1											T						Ì	T			Ţ			e0	4	2					1	1											•	•	•	1	•	•	٠	•	•	•	1.	ľ	•
	I	ŀ			1		ſ	ľ	1	1	1	-	-	1		-	-								1						T						-	FD	4	2	9	1				T						ł					•	•	•		•	•	•	•	•	•	ŀ	ľ	
	ľ						1			-	T													Ì							T							30	4	2		ŀ				T											•	•	ŀ		•	•	٠	•	•	•	•	•	-
										T	I		T										ľ		-	T				ľ								נאק	4	2				T	T		T	Ţ		1							•	•	•		•	•	•	•	•	•	•	1	•
			ľ	ſ	T				T	t	İ	T	Ţ												T	-												10	4	2		ţ		t	T		T			Ť		į			1		•	•	ŀ		•	•	•	•	•	•	ŀ	ľ	-
									Ì	T	t		I		i						-		•	1				2				1				-	لەت. ا	80	4	2		Ì	ľ	1		1							ł				•	•	•	Ť	•	•	•	•	•	•	•	·	•
														İ						1						0												82	4	3																													
																																			-																						•		•			•	•	•	•	•			-
																												-							-																																		
				_	_	<u> </u>																				Í												50																			•	•					•	•					•
																																						70	4	2					1												•	•	ŀ	<u> </u>	•	•	•	•	•	•	•		•
							ſ	10	9	,	\$		Ţ		T									ſ	T					Γ	T	T		-									Γ				T						T	-			•	•	•		•	•	•	•	•	•	•		•
Ħ			-	Ļ	-				-	1	ļ	-	ļ											ļ							ļ										l		t	1						1				1	_		•		+-			•				0			D
⊨	╞	-	+	$\vdash$	┞	$\vdash$		ŀ	╀	+	+	+	+	ļ	+		_	Ц			$\vdash$	1	-	+	+	4		_	┝	+	╀	+	4	-	_					$\vdash$	-	ł	+	+	+	+	+	-	+	+	+	+	+	-	+	_	•	-	+	+	- L			•	-	1	-	+-	•
Ш		1				L	L.		1.												1	l									1		1							l								:									٠	•	1	•	•	•	U	٠	•	ŀ	•		•

			$\vdash$		-		-					<b></b> -	res	·		-r		· -	<u> </u>		1			<u> </u>	
Symbol	Function	Details		/P	+ -	мм		A	<i>,</i>	<b>_</b>	HR .	+	-	_	<u> </u>	-	DIR	-		_	+	DIR,)	-		
			op i	n   #	op	-+	-	рп	#	ob,	n #	op	n [‡	‡ op	n	<b>#</b>  •	n q	#	op	n ‡	‡ of	n	#	ap	n
CLP	PSb+-0	Specifies the bit position in the processor status register by the bit pattern of the second byte in the instruction, and sets "0" in that bit.			¢2	4	z																		
CLV	V0	Makes the contents of the V flag "0".	<b>B</b> 8 (	2 1																					
CMP (Note 1,2)	A <sub>CC</sub> -M	Compares the contents of the accumulator with the con- tents of the memory.				2					4 Z 6 3				5 7	i					1	7.	3		
CPX (Note 2)	х-м	Compares the contents of the index register X with the contents of the memory.			EO	2	z	T		E4	4 2			T			-		Ť		1			T	
CPY (Note 2)	Y—M	Compares the contents of the index register Y with the contents of the memory.			00	2	2			C4	4 2														
DEC (Note 1)	A <sub>CC</sub> ←A <sub>CC</sub> −1 or M←M−1	Decrements the contents of the accumiator or memory by 1.						2 4		C6	7 2			D6	7	2									
DEX	xx-1	Decrements the contents of the index register X by 1.	CA	2 1			T											ľ			1	Γt	_	-1-	
DEY	Y <b>⊷</b> Y−1	Decrements the contents of the index register Y by 1.	88	2 1			T	Í	Π	$\square$				Τ		1		$ \uparrow $	Ť		T	Γİ		-†-	
DIV (Note 2,10)	A(quotient)←8,A/M B(remainder)	The numeral that places the contents of accumulator B to the higher order and the contents of accumulator A to the lower order is divided by the contents of the memory. The quotient is entered into accumulator A and the remainder into accumulator B.			89 29	27	3			89 2 25	29 3			89 35	30	3			32		21			31	
DIVS <sup>★</sup> (Note 2,14)	A(quotient)⊷B,A/M B(remainder)with sign	The numeral with sign that places the contents of accumulator B to the higher order and the contents of accumulator A to the fower order is divided by the contents of the memory. The quotent is entered into accumulator A and the remainder into accumulator B.			89 A9	29	3			89 3 A5	91 3			89 85	32	3			89 3 82	33	89 A1	34		89 3 B1	15
EOR (Note 1,2)	Acc+Acc₩M	Logical exclusive sum is obtained of the contents of the accumulator and the contents of the memory. The result is placed into the accumulator.	1			4					4 2 6 3			55 42 55		2 3			1		1	7	3 -		
EXTS* (Note 1)	$ \begin{array}{c c} \text{Bit 7 of } A_{CC} = 1 \\ \underline{b15} & \underline{b7} \\ \hline 11111111 & 1 \\ \text{Bit 7 of } A_{CC} = 0 \\ \underline{b15} & \underline{b7} \\ \hline 00000000 & 0 \\ \end{array} $	The signed 8-bit data stored in the low-order byte of the accumulator is extended to a 16-bit data.				8	19 8 12 8 12 8	1 2																	-
EXTZ* (Note 1)	Acc b15 b8 b7 b0 00000000	The 8-bit data stored in the low-order byte of the accumulator is extended to a 16-bit data. Bits 8 to 15 of the accumulator are set to "0".				A	19 5 18 12 5 18	2																	
INC (Nate 1)	A <sub>CC</sub> ←A <sub>CC</sub> +1 pr M ←M+1	Increments the contents of the accumulator or memory by L						žã		Eß	7 2			F6	7	2									-
INX	x←x+ı	Increments the contents of the Index register X by 1.	E8 3	2 1												_ <b>[</b>			T				T		
NY	Y⊷Y+1	Increments the contents of the Index register Y by 1.	CB 2	2 1	Π	Ţ						Π				T					Γ				
	ABS $PC_L \leftarrow AD_L$ $PC_H \leftarrow AD_H$ ABL $PC_L \leftarrow AD_L$ $PC_L \leftarrow AD_H$ $PG \leftarrow AD_H$ $PG \leftarrow AD_H$ $PC_L \leftarrow (AD_H, AD_L)$ $PC_L \leftarrow (AD_H, AD_L+1)$ $PC_L \leftarrow (AD_H, AD_L+1)$ $PG \leftarrow (AD_H, AD_L+2)$ (ABS, X)	Places a new address into the program counter and jumps to that new address.																							
	$\begin{array}{c} (AB5, X) \\ PC_{L} \leftarrow (AD_{H}, AD_{L} + X) \\ PC_{H} \leftarrow (AD_{H}, AD_{L} + X) \\ +1) \end{array}$																								

			•			-									••••	-		-		• •		••							A	dd	łrę	35	dn	ġ	m	od	e																													Pr	00	es	50	er s	iat	us	re	gi	sle		
L(D	)IR	1)	ų	(D	R)	),Y	ŀ	A	35		A	B	5, b	,	A	BS	s, X		A	3\$	Y,	Ι	A	BL		A	Bl	(,)	(	()	18	s)	L	0	٩B	S)	(	AB	s,	σ	5	ST 1	κ	Γ	٩I	EL		D	(R,I	b, A	1	ABS	5,b,i	R	Ę	SR		{s	in)	,Y	1	3L)	ĸ	10		9	8	7	1	6	5	4	3	2	2	1	Û
opr	1	#	q		n	#	9	,	<b>,</b>  :	#	op	n	\$	ŧ	ор	n	#	ŧ	op	n	#	0	p	n	ŧ	ор	n	1	ŧ	оp	n	#	: 0	p	n	#	Q		n	#	оp	n	#	0	2	n	#	op	n	#	i o	p 1	n i	#	op	n	#	сρ	n	#	op	n	#		J JF	 ԳL		N	i,	v	m			Î	1	z	c
				-		•	ſ	ĺ		-1					Ť	·						1				-		-	Ì	-			Ť					1		-	-											-					•				-			•		•	•					d 0".		lag	,	þε	<u>}-</u>
	T			T				T	T				t	T				1				T	T	T			ſ	T	1			Γ	t	1			Г	T	T	1		-	†"	ľ	t	-	-		-	1-	t	1	-	1	1						1-			•	t	•	-		1	a	•	•	•	Τ.	•	-	•
C7 1	a. :	2	D7	71	11	2	CI	2	,	3								T					FI				Ì.						T				ľ	Ĩ		"			1	ľ	1	-	نہ۔۔۔۔ ا י			ſ	T	1	ł	-1				D3						•		•	•	N	1	•	•	-	ŀ	•	•	z	С
42 1: C7	2		42 D7		13		CI							1	42 30	8	4	1	12 D9	8	4	4 C	2 I F	3	5	42 DF	9	1	5																										42 C3	7		42 D3	10	3																	
							L		1																																																				-		L.	•				N					•			z	
							L	L	1	_																																																						•		_	_			•	•	·	•	•	•	z	С
							C	67	7	3				1	DE	8	3	3																																														•		•	•	N		•	•	•	•		•	z	•
	ļ												-					ł										-		••••		-		-	•~		-	-		-	-													_								.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		•		•		-	+	•	•	•	•	+	•	-	•
89 3	5:	3	89	) ) 3	36	3	8	) 9 2	9	4			-			31	4	1	39	31	4	8	93		5	89	32	2 !	5			ļ	+					+	+	_	_		.	-	+	-				+		+	-	-	89	30	3	89	-33	3				•	+	•		N	+	-	•	<u> </u>	•	+	•		· c
27			37	7			20								3D			:	39			2	F			3F																													23	1		33											1								
89 3' A7	7		89 187		38		89 Al		1	4					39 3D		4		39 39	33	4		93 F	13		89 BP		4 !	5												•												1					89 83		5				•		•	•	N	`   	v	•	•	•		•	z	c
47 1			ŀ	ł														T				ł	F										I											Ī							I			ľ	43	5	2	53	8	2				•	Ī	•	•	N		·	•	•	•	ŀ	•	z	•
42 1: 47	2	3	42 57	211	3	3	42 41	2 (	)	4					42 50	8	4		12 59	8	4	4	2 : F	8	5	42 5F	9	1	5																<										42 43		3	42 53	10	3																	
														-																																													-					•									•				•
																																																																•		•	•	0		•	•	•	•		•	z	•
							E		7	3					FE	8	3	3																2																														•		•	•	2	)	•	•	•	•		•	z	•
	+		+-	$\dagger$			ŀ	t	+				t	1			t	1			┢	ľ	-	-	<b></b>			1	-	e	••••	<i>-</i>	ł		-		t	1	┢	1			t	†.	t		-	┢┈		t	╈	1	Ť		-				-					•		•	•	N	ī		•		1.		•	z	•
T	T		<b>–</b>	T			Ī	Í	T				1	1			ŀ	Ī		Î		Γ						t				Ī	T				T	T	T				T	T	T	1			Γ	T	t	T	1								T			ŀ		•	•	N	ī	•	•	ŀ	ŀ		•	z	•
									2	3													C	4	4					6C	4	3		рс	8	3	70		6	θ																											•	•		-	•	•			•	•	•

_	_	_						Ē				*****	Addı	*****	- T		····			· [					1	
Symbol	Function	Details		IM		IM			A	4	DI	-		R,b	-	XR,	_		R,Y	der-		-	(DIF		h	
JSR	ABS $M(S) \leftarrow PC_H$ $S \leftarrow S - 1$ $M(S) \leftarrow PC_L$ $S \leftarrow S - 1$ $PC_L \leftarrow AD_L$ $PC_H \leftarrow AD_H$ ABL $M(S) \leftarrow PG$ $S \leftarrow S - 1$ $M(S) \leftarrow PC_H$ $S \leftarrow S - 1$ $M(S) \leftarrow PC_H$ $S \leftarrow S - 1$ $PC_L \leftarrow AD_L$ $PC_H \leftarrow AD_H$ $PC_H \leftarrow AD_H$ $PG \leftarrow AD_G$ (ABS, X) $M(S) \leftarrow PC_H$ $S \leftarrow S - 1$ $M(S) \leftarrow PC_L$ $S \leftarrow S - 1$ $M(S) \leftarrow PC_L$	Saves the contents of the program counter (also the con- tents of the program bank register for ABL) into the stack, and jumps to the new address.								***		*					<b>#</b>	ap					op n			
LDA (Note 1,2)	$\frac{PC_{H} \leftarrow (AD_{H}, AD_{L} + X)}{+1)}$	Enters the contents of the memory into the accumulator.				12 1	2 2				A5 4 12 6				42	5				42	8	34	A1 7		42	
_DM (Note 5)	M ← IMM	Enters the immediate value into the memory.			ľ	49				_	A5 64 4	3			<b>B</b> 5 74	5	3			e2	$\left  \right $	- "	Al		Bî	
LDT	DT ← IMM	Enters the immediate value into the data bank register.	F			39 S 72	5 3								T									T		
LDX (Note 2)	X←M	Enters the contents of the memory into index register X.					2 2				46 4							86	5 2							
LDY (Note 2)	Y ⊷ M	Enters the contents of the memory into index register Y.			ŕ	40 2	2 2				44 4				B4	5	2									
LSR (Note 1)	$m = 0$ $0 \rightarrow b_{ts} \cdots b_{0} \rightarrow C$ $m = 1$ $0 \rightarrow b_{2} \cdots b_{0} \rightarrow C$	Shifts the contents of the accumulator or the contents of the memory one bit to the right. The bit 0 of the accumula- tor or the memory is entered into the C flag. "0" is entered into bit 15 (bit 7 when the m flag is "1".)						İ.	4		\$6 7	2			56	7	2									
MPY (Note 2,11)	Β, Α⊷Α ¥ Μ	Multiplies the contents of accomulator A and the contents of the mem- ory. The higher order of the result of operation are entered into accu- mulator B, and the lower order into accumulator A.				39 1 39	63	Γ			39 18 35	3			89 15	19	3			89 12			99 2' 01	13	89 11	22
MPYS* (Note 2,15)	B, A←A <b>≭</b> M with sign	The content of the accumulator A is multiplied by the content of mem- ory as signed data. The result is a 32-bit data which is placed in the accumulators B (upper 16 bits of the result) and A (lower 16 bits of the result).				39 1 39	8 3				39 20 35	3			89 95	21	3			89 92			69 2: B1		89 91	24
MVN (Note 8)	Mn+i←Mm+i	Transmits the data block. The transmission is done from the lower order address of the block.																								
MVP (Ncte 9)	Mni+Mmi	Transmits the data block. Transmission is done form the higher order address of the data block.																								
NÖP	РС⊷РС+1	Advances the program counter, but performs nothing else.	EA	2	++				$\square$	$\square$			$\prod$		Ĺ			$\square$								
ORA (Note 1,2)	Acc⊷AccVM	Logical sum per bit of the contents of the accumulator and the contents of the memory is obtained. The result is en- tered into the accumulator.				Ę	2 2 4 3			ł	05 4 42 6 05					5 7							01 7 42 9 01			1

[												_							_	_						,	4d	dr	es:	sin	g	m	ođ	8																										Т		Р	ro	ces	50	жs	itat	us	re		ste		
L(E	NR	)	L(C	IA)	),Y	,	٩B	s	Τ	AE	38	,b	1	в	S,	х	A	BS	,Y		AE	зL		AE	ЭL,	х	6	AB	ss)	) [	0	٩B	s)	0	18	s,x	)	S	тк	(	F	ЯE	L	T	DIF	1, b, l	R	AE	3S,6	b,R	I	s	R	(	SF	ł),1	1	B	LK	1,	10	9	В	7	-	6	5	4	3	2	2	1	o
op	_	_	_	-	_	·			_		_	_	_			_		_	_		_	_	_	_		_		-	_	_	_	_	_	_	-	_	_	_				_	_	_			- 1				_	n l c		_			_		n   :		-	PL	_	-	_	_			D	_		7	c
						20	⊢	-	_											-	2 8	_	_							Ĩ			-	-	-	3 3	_								1																-	•	-	+-	-1-	+	•	•	⊢			••••k	•
																-																																																									
A7 1	Ő	2 6	37 1	ц	2	AĐ	4	1	3		•		BI	5 6	5	3		6	3	A	F (	5.	4 1	BF	7	4				-							1									-					A	3 5	5 :	2 1	13 8	8 2	2		+		•	•	•	•		•		•	•	•	•	z	•
<b>42 1</b> A7	23	3 4 E	12 37	3	3	42 AD	6	ľ	1				42 81	žĨ		Â	42 B9	8	4	4: A	2 E	3	54	42 BF	9	5																									4: A	27	7 :	3 4 E	21	0 3	3																
						9¢	5	4					96	ŧ	5	4		!					•																	1	11																				٠	-	•	•		•	•	•	•	•		•	•
																									_																											ĺ										•	•	•		•	•	•	•	•	1	•	•
						AE											BE	6	3														1																													•		M		_		_	ļ_	_		_	•
						AC	4	3					B¢ 		3	3						:				_					9					ľ						1																			•	•	•	٩	1	•	•	•	ŀ	•		z	•
						4E	7	~	1				58	= 6	3	3																																													•	•	-	6		-	•	•	•		•   ;	z	c
89 2 07	4 3	3 8 11		25		89 0D		4	1				89 10	92	0	4	89 19	20	4	8	2	0 !	5 8	89 1F	21	5																		T							8) 0;		9 :	3 B 1	92 3	2 3	3				•	-	•	١		•	•	•	•	•		z	Ő
89 2 87	63	3 8 9	19 17	27	3	89 8D	20	4		-+-			89 90	92	2	4	89 99	22	4	8	2	2	5 8	89 9F	23	5		•		-1^						+							T	t							8: 8:	92 3	9	9 8 9	92 13	4 3	3			Ţ	•	•	•	M	1	•	•	•	•	•	• ;	z	0
$\left  \right $													•						-				-													$\left  \right $	+			_											. 	.   .		-   -		-	5	4	7 7 +	3	•	•	•	•		•	•	•	  •	•	,	•	•
		-												$\left  \right $																:														-			•					+				+	4	4	×7 9 +1 ×7	3	•	•	•	ŀ	,	•	•	•	•	•	•	•	•
$\mathbb{H}$		+	╡	+				+	╎	1	_		$\left  \right $	╞	+					+	+	+	╡	-			$\frac{1}{2}$	+	1	╉				╞	╞	+	+	+		_	$\vdash$		+	+	+	-	+			╞	╎	+	+	+	┦	+	╀	2	Ţ		•	•	í		+	•	•	٠	•	•	+	•	•
07 1 42 1 07	I.		- 1		3				Т															1F 42 1F																				Î				'			1				L.	B 2 0 3					•	•	•	٢	1	•	٠	•	ŀ	•	•	z	•

			L		 	- 1			т-					<u> </u>	moc	-		-			г			
Symbol	Function	Details		١P	MМ			٩.										_					_	(DIR)
PEA	M(S)⊷IMM2 S←S−1 M(S)⊷IMM1 S←S−1	The 3rd and the 2nd bytes of the instruction are saved into the stack, in this order.	op I	n #	 n	#	op r	<u>1</u> #	ος Ι	n	# (	φ(n	· #	8	<u>n‡</u> #	; ot	p n	#	op r	1 #	ор	n	# 10	ip n
PEI	M(S) ← M((DPR) + IMM +1) S←S−1 M(S) ← M((DPR) + IMM) S←S−1	Specifies 2 sequential bytes in the direct page in the 2nd byte of the instruction, and saves the contents into the stack.																				:		
PER	EAR++PC+1MM <sub>2</sub> ,1MM <sub>1</sub> M(S)→EAR <sub>H</sub> S←S-1 M(S)→EAR <sub>L</sub> S←S-1	Regards the 2nd and 3rd bytes of the instruction as 16-bit numerals, adds them to the program counter, and saves the result into the stack.																						
РНА		Saves the contents of accumulator A into the stack.																						
РНВ	$ \begin{array}{c} m=0 \\ M(S) \leftarrow B_{H} \\ S \leftarrow S - 1 \\ M(S) \leftarrow B_{L} \\ S \leftarrow S - 1 \\ m=1 \\ M(S) \leftarrow B_{L} \\ S \leftarrow S - 1 \end{array} $	Saves the contents of accumulator B into the stack.																					-	
PHD	M(S)←DP8 <sub>H</sub> S←S−1 M(S)←DP8 <sub>L</sub> S←S−1	Saves the contents of the direct page register into the stack.																						
PHG	M(S)-PG S-S-1	Saves the contents of the program bank register into the stack.		-					I						T	T			T					
PHP	M(S)←PS <sub>H</sub> S←S−1 M(S)←PSL S←S−1	Saves the contents of the program status register into the stack.			 																-			
PHT	M(S)←DT S←S-1	Saves the contents of the data bank register into the stack.			 	~			1				1			Ī			1				1	
РНХ		Saves the contents of the index register X into the stack.																					+	
РНҮ	$ \begin{array}{c} x=0 \\ M(S)\leftarrow Y_{H} \\ S\leftarrow S-1 \\ M(S)\leftarrow Y_{L} \\ S\leftarrow S-1 \\ x=i \\ M(S)\leftarrow Y_{L} \end{array} $	Saves the contents of the index register Y into the stack.															-	~						

		•																									A	dd	hre	SS	In	a	mr	d	e					•																							Pro		es	sor	st	ati	JS	rec	gist	ter	
ι.(	Dí	R)	h	(D)	B)	Y		¥B.	5	D	AB	5.	b	A	8	3)	đ	A	35	Y		AP	:L	L	٩B		_		_	_	-		_	_	_	BS	(X)	Т	ST	к	Т	ß	EL		DI	RE	h. R	1	IRS	b.	R		SR		(S	e).	Y	F	9LH	ĸ	10	-	_	_						3		1	·
op	<u>_</u>	±		5	. [.	 #															~		 ]_				#	~		с, іщ		1	<u> </u>	#		5	-	1	Ĭ.	T.	t la				~		1 <sub>#t</sub>		1.	Ţ,				 #	~	7	-			#	F	_	л т								1		
Ĥ	-	T	ľ	-	+	"	v۲		-	ľ		+			1.		-	-			1		ľ		-	+	-	~		1	ľ	1	+	*	φ		F	2	5			1	+	"	νρ		Π	14	+	+	-		-	"	42		-	οp		-		-	_	-	•	-	-	_	_	,	-	•	_
																							İ	:														F*	0																						•			•	•					•	•		
					╞										1		İ								T					1		1		-				D	46		2	+							T	ł	+										•	•	•	•	•	•	•	•	•	•	•	•	
																															ĺ																																					ļ					
																													,		Ι							6	2 5		3																				ŀ		•	•	•	•	•	•	•	•	•	•	
					_						+				-									ļ							ļ		_						3 4		1		-													1							-		•			•	•			•	+
																												[										40			1																							-					•		•		
										-			, 										-	_		_	_				••••											i	_																								:						-
													:			[																						41	2 E		2				D.						1										•		•	•	•	•		•	•	•	•	•	
																																																					_				_					-							•				
																																						10E	3 4			-													-						.			•	•	•		•	•	•	•	•	
					-+					•	-	-	<b></b>				- 1						-		-			· · ·										48	3 3		1	-		• •					-												•	•	•	•	•	•	+	•	•	•	•	ŀ	-
																							•		-													Cł	84		1	1																			•	-	•	•	•	•	•	•	•	•	.	•	-
			$\vdash$	╀	+	+				+	╞	+		╞	╀	 	╡			$\vdash$									2		╀	i	+	_	╞			86	3 3		1	+	+	_			┢	╎	+	+	+	-	+	_	$\square$	-	-					╎		•	•	•	1	-		,	•		+
			L					L								•	[																				1		ľ							L		1																			İ						
								F																														D.	4		1																				•		•	•		•		•	•	•	•		
																																						5	A 2		1																		*	-	•		•	•	•			•	•		•	•	

					-		_,			_				_	mod					-			
Symbol	Function	Details		AP.	4	MN	k	1.41	Α.	4	DIR	· • • •	 			_	 _	_		-		_	(DIR
PLA	m=0   S++S+1   A <sub>1</sub> +-M(S)   S+-S+1   A <sub>M</sub> M(S)	Restores the contents of the stack on the accumulator A.	op i	n #	iop Ω	n	#1	op: I	n ♯	op	n[‡	; ;	#	ср		‡	#	ap	n #	t op	n	#	ор л
	m=1 S←S+1 AL←M(S)								Į														
PLB	m=0 S+-S+1 B <sub>L</sub> ←M(S) S←S+1 B <sub>H</sub> ←M(S) m≂1	Restores the contents of the stack on the accumulator B.																					
	S←S+1 BL←M(S)								1											_		_	
PLD	S+-S+1 DPR <sub>L</sub> ←M(S) S+-S+1 DPR <sub>H</sub> ←M(S)	Restores the contents of the stack on the direct page reg- ister.																					
PLP	S←S+1 PSL←M(S) S←S+1 PSH←M(S)	Restores the contents of the stack on the processor status register.				4					4												
PLŢ	s⊷s+1 DT←M(\$)	Restores the contents of the stack on the data bank reg- ister.																		Ī			
PLX	x=0 $S \leftarrow S+1$ $X_{L} \leftarrow M(S)$ $S \leftarrow S+1$ $X_{H} \leftarrow M(S)$ x=1 $S \leftarrow S+1$ $X_{L} \leftarrow M(S)$	Restores the contents of the stack on the index register X.										-											
PLY	x=0 s - s + 1 $Y_{L} - M(s)$ s - s + 1 $Y_{H} - M(s)$ x = 1 s - s + 1 $Y_{L} - M(s)$	Restores the contents of the stack on the index register Y.																					
PSH (Note 6)	M(S)←A, B, X…	Saves the registers among accumulator, index register, direct page register, data bank register, program bank register, or processor status register, specified by the bit pattern of the second byte of the instruction into the stack.											 										
PUL (Note 7)	A, B, X…~M(S)	Restores the contents of the stack to the registers among accumulator, index register, direct page register, data bank register, or processor status register, specified by the bit pattern of the second byte of the instruction.																					
RLA (Note 13)	$m=0$ n bit rotate left $ \begin{array}{c} \hline                                    $	Rotates the contents of the accumulator A, n bits to the left.			89 49	6+	3																
	- b7 b0 +-																						

<b>_</b>		•						•	•	•											•	 						Ac	bt	re	55	sin	g	m	00	le							_	 		 															Τ			Pro	 )C (	951	sor	r șt	tat	us	re	gi	ste	ər	
L(	D);	R)	L(	DI	R).	Y	,	48	s	Ι	A	B	S,b	,	AI	BS	ì,X	ŗ	AE	9S	Y	AE	3L	Τ	A	3L	,х	1	(Α	B	S)	l	ï,	AE	s	j	(A)	BS	,X)		s	Tk	<	R	ΞL	DI	R.b	.П	ļ	ABS	9, b,	R		SR	(5	SR	),Y	ſ	в	ĸ	1	10	9	,	B	7	6		5	4	3		2	1	0
ор																						In	Į.																																						#	_	IP	_	-	_	+	_	_	_		-+-	-+	_	c
																																										5				.i .																•	•				•			•			•	Z	•
									•					-																										4 6	12	7	2					~		•••						• .				-		•			•	N	•	1	•	•	•		-	z	•
										-																						•							•	5	B	5	1																			•	  -	•	•	-		•	•	-	•		•	•	•
			ι <b>σ</b> .													:																								2	8	6	1												P							v	1. alu	ן. שפ	52	176	J edi	_l. in	st	ac	<u>.</u> k.				
																																								٩	.8	6	1	ļ		1	1									;		T	-	Ţ		•	•		•	N	]•	•	•	•	•	1	•	z	•
																			and the second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second sec														- •	4						F	Ā	5	1										•									•													•
																																								7	X	5	J																	A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MAR		•		•	•	N		•	•	•			•	z	•
																																								E	21;	12	2 i?													· ···						•		•	•	•	•	•	•	•	•		•	•	•
																																								F	311	14(	2																			łt	b	ec	- CHI	ne	9	lts	v		ie.	A	nd		he
																																																														•			•	•	•		•	•	•		•	•	•

			-		-					<u>т</u>		-		ess	<b>—</b>		_			Г		л			<u> </u>	
Symbol	Function	Details		₫₽ L.	+	MM T	_	_	A .	-		_		7,6	∔_	NR, TT		_	17, F	-					┢─᠇	
			op I	n   #	600	n							np r	ין #	-	++		ор	n #	90	n  : 	# 0	p n	# 	op	n ‡
ROL (Note 1)		Links the accumulator or the memory to C flag, and rotates result to the laft by 1 bit.					Z	42	2 1 4 2	1	7	2			36	7	2						-			
	m=1						2	24																		
	← <u>b7</u> ··· <u>b6</u> + ~ <u>C</u> +									ĺ														ŀ		
ROR (Note 1)		Links the accumulator or the memory to C flag, and rotates result to the right by 1 bit.				-			2 1		7	2			76	7	2		-   •	-	/					
	h-+C]+b <sub>15</sub> ·· b <sub>0</sub> ↓ m==1							92 · 5a	4 2																	
																								1		
RT	$S \leftarrow S+1$ $PS_L \leftarrow M(S)$ $S \leftarrow S+1$ $PS_H \leftarrow M(S)$ $S \leftarrow S+1$ $PS \rightarrow H(C)$	Returns from the Interruption routine.	40 1	1 1																					·	•
	PC <sub>L</sub> ←M(S) S←S+1 PC <sub>H</sub> ←M(S) S←S+1 PG←M(S)								C	6																
ЯTL	S+S+1 PCL+M(S) S+S+1 PCH+M(S) S+S+1 PG+M(S)	Returns from the subroutine. The contents of the program bank register are also restored.	6B	B 1															-							
RTS	S←S+1 PC <sub>L</sub> ←M(S) S←S+1 PC <sub>H</sub> ←M(S)	Returns from the subroutine. The contents of the program bank register are not restored.	60 :	5 1								•••										:		+		
SBC (Note 1,2)	Acc. C+Acc-M-C	Subtracts the contents of the memory and the borrow from the contents the accumulator.				2				L	4 6					5					6 8	34				
SEB (Note 5)	Mb+-1	Makes the contents of the specified bit in the memory "1".	} <b> </b>									Ç	<b>)4</b> ε	3 3	+				T		İ	Ì	-			
SEC	C≁I	Makes the contents of the C flag "1".	38; 2	2 1	T	$\square$		1		1					ľ			-		1-		1	+	T	Π	1
SEI	1+-1	Makes the contents of the I flag "1".	78			ĺ		l		1			Ţ			1			Τ	Γ	$\square$					
SEM	m+-1	Makes the contents of the m flag "1".	53	2 1												]						T			Π	
SEP	PSb⊷1	Set the specified bit of the processor status register's low- er byte (PSL) to "1".			E2	3	2						ļ													1
STA (Note 1)	M+Acc	Stores the contents of the accumulator into the memory.								1	4 6					5					7	<u>3</u> 2			1	1
STP		Stops the oscillation of the oscillator.	DB :	3   1		$\square$	╡	┽	-+ -	1		ŀ	1	ţ				+	+	+	;†	ſ	+	+	Ħ	+
STX	M←X	Stares the contents of the index register X into the memory.	11	1-		† 1	ľ	-		86	4	2	- -	Ť	┢			96	5 2	:	Ħ	╈	+	+	Ħ	+
STY	М⊷ү	Stares the contents of the index register Y into the memory.	$\uparrow\uparrow$	1	T	Ħ	1	╡		_	4	_	T	t	94	15	2	+	i	·	††	٦ţ.			t	
TAD	DPR-~A	Transmits the contents of the accumulator A to the direct page register.	5B :	2 1		1				.			1						1				T		Π	
TAS	S←A	Transmits the contents of the accumulator A to the stack pointer.	1B :	2 1	-	1	1							T	Γ	Π	Γ		1	1	· ·	- 11-	1		<b>T</b>	-†
TAX	ХА	Transmits the contents of the accumulator A to the index register X.	AA :	2 1	Ī							Ţ		-							$\square$		Ţ			1
TAY	Y≁-A	Transmits the contents of the accumulator A to the index register Y.	A8 :	2 1					Ţ		-			ļ									Ţ			T
780	DPR-B	Transmits the contents of the accumulator B to the direct page register.	42 58	4 2					Ì				T	1							$\left  \right $	T			$\left[ \right]$	1

				-		•											_		_	_	•	•	_				Ad	dr	e\$	şír	nd	m	00	le					_	-				•		•••		-		•				•			•		•••	T		P	i ci	ces	ssc	) r s	itat	tus	re	n	ste	r	7
L(C	ЯЯ	) L	.(D)	IR)	Y	4	٩٨	s	Т	AE	IS.	b	A	B	s.:	x	A	BS	J.Y	Τ	A	31		A	вι	,Х	-	_	_	_	_	_	_	-	AB	S.)	o.	ę	ST	ĸ	Т	R	EL	Т	DI	R.b.	R	A	BS.	b,R	Τ	s	R	k	SF	۱)	γ	B	LK	:	10	9	the set of				5	r	+		, [	F	0
op					_							_											_											<u> </u>			_																	1			_				ا ــــــــــــــــــــــــــــــــــــ	IP1	a, I.	4-				×	-		i		
PPP P	+	14	"			op 2E				۳' 	"	_	•	2 F	_	-	υþ	"	+*	10	"	+	"	٩h	14	#	14	1	+		γP	.,	++	1	"	"	-	Ŷ	m	1"	14	- <u>1</u> -	+	-	~	"		1.2	1	+"	T.	<u>۲</u>	+	14	"	+	+	14	"	17				-   N	_				ŀ		· [:	$\frac{1}{2}$	2
					•	46	/	1	,				. 36	= 0		2										f										- 1444			1																						•					•	•	•					J
H	+	╉	+	   		6E	7	3		+	_		76	E 8	B	3				┝	+	+	_	_		;	-	ł	+	+			ľ	+			_			+	╎	+	+	+	+	_		-	<u>[</u> ]	+	+	-	+	+-	╀	-	┦	-	+	-	•			•	4	•	•			+		zİ	c
							•								-																					1																																					
																																													5 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1																V	ເ		1	/90	li t	1 5	tac	k.				
																																																								ĺ					•	•	•		•	•	•	•	•   	•	•	•	•
							Ì.				ĺ																												4	Y												ļ				-		İ			]								ļ			į	
																				Ī									   								C			-												]				1					•	•	•	ŀ	•	•	•	•	• 		•	•   	•
E7 1	0 2	2	71	1	 2	ED	4	2	i		~		F	-∔ Dj (	8	3	 F9	6	3	iε	F	6	4	FF	7	4		-	i	╞	/		1	T				-		t	T	i	t	1			-	┢	1		ŧ	3	5 2	2 F	3	8	2		+		•	•	1.	•	N	٧į	•	•	•		•	_: z	c
42 1 E7	2 3	3 4		3		42 ED		4	1		}		42 F	2 8	8	4	42 F9	8	4	। 4 ह	2	8	5	42 FF	9	5				-												j					   					12	7 3	3 4 F	21	0:	3																
				1					5	C	9	4									-										4	1				ł					ļ			1			ļ								İ						٠	•	•	1	•	•	•	•	•	•	•	•	•
	-+-	╉	+	╡			╞	•	+	-+	-		┢	+	╉	-			+	╈	1					í.		1	1	┥		$\vdash$	┢	t	+	ļ			$\vdash$	+	╈	+	╈	+	-			┢	1	+	t	+	t	+	!	+	╡	+	+	-	•	<u>.</u> (•	•		•	•	•	•	.		•	•	1
H	$\dagger$	1	t	┫			t	t	t	╡			t	$\dagger$	$\dagger$			t	+	1	-	1				ł	1	T	$\dagger$	1		F	t	t	- -	j		F	F	t	t	t	╈	+			$\vdash$	t	;	$^{+}$	t	$\dagger$	$\dagger$	+	+	+	╉	╡	┥			į.	_	+	•	•		. •	1.	+	1	•	•
H	+	1	+	+		-	t	t	+	+			t	t	+			0			101		-			i 	t	t	╈	t		F	t	1	+					t	t	+	+	+			F	t	1	t	t	╈	$\dagger$	+	Ì	$\dagger$	+	╡			•	2	١.	,   ,	•	•	1	•	1.		•	•	•
Ħ	╈	t	+				F	ł	+	+				+	-		5			1							1-		-1				t	t	+				ĺ	1-	t	+	+	-†									ĺ		- - }		t		+			.  •			Sp	ec	llie	L	1	lag		be	
871	0 2	2 9	711	1	2	aD	5	ļ iš	3		-		90	DI	5!	3	99	5	1	1.8	IF	6	4	9F	7	4	╀	ł	+	┨		$\vdash$		+	+	┥		-	<u>i</u>	+	╀	+	+	+	-		$\vdash$	╞╴	╈	╈	- -	33 (	_ <u>!</u> 5 2	[ 2  9	131	8	2	· • ·			•	<u> </u>  •	+.		-	•	•	т	17			•	•
42 1 87			23		3		7		ſ		• 1.4			2	71	4	42	1		Т	12					ł –	1																   								2 E	\$3 12 33	7	3 4 9	12 12 13	10	э																
					_					$\downarrow$				ļ				<u> </u> .				_										 				. ]			.			ļ						1				1		.  .			_	1			•	÷	Ŀ	<u>,   ,</u>	•	•		Ŀ				•	
Ц		1		_		8E	5	13	3		_		Ļ	1		_	L	<u> </u> .	ļ.										1			<u> </u>		1						ļ											1	-		1	_	Ļ	_	4	ar		Ŀ					•		ŀ				•	
Щ		$\downarrow$		ļ		BC	5	1	3	$\downarrow$		Ļ	1	1					ļ	4		_		_	ļ	L	<b>.</b>	~	1			Ł	<b>.</b>	4				ļ	<u> </u> .	Ļ	+	ļ	_												4	1		1			•		-	•	_	٠	_	•			•		
				ļ		l	ł						ł	1					ļ																																					i		i			•	.	1	• •	•	•	•	<b>·</b>	.	•	•	•	•
,	+	+	+				ł	┥	+	┥		ŀ	┢		- -					•	ť			-	<u>+</u>	t	+	$\dagger$	-+			<u>.</u>	$\dagger$	╋	+	1			$\uparrow$	t	t	1	+	╡			t	┢	+	$\dagger$	╈	+	+	+	$\dagger$	+	+				•	ŀ	t		•	•	•	•	†.	-L- • † •	•	•	•
			ł		•		†	+-	+	┢			t	+	+			$\vdash$	Ì	t	1		_			t	+	t	╡			1	t	1	+					t	t	+	╞	ļ			ŀ	+	-		ł	·†	f		+	-†	1	-+				1.	1.		N	•	•	•	1.	֠	•	z	•
$\square$						Ĺ			$\downarrow$	$\downarrow$			1.	.				ļ	ļ.		ļ		_					+		ļ										1	1	1					[				1				.						L	<b>.</b>		_			l	<b>.</b>		1			1
																			 		ĺ					1																					   														•			•		- 1	£						
		ľ				ľ	-	Ţ					ľ										į																[	T	T	-	-		4		ĺ	[	[			T	ſ		ſ		T				•	•	•	•	•	•	•	•	-	-ł	•	•	•

													1	dd	Ires	sin	g r	пос	e		_			_				
Symbol	Function	Detalls	Ľ	MF			4M		·	<u>د</u>	+	Dil		L .		-	-		-	R,	-				<u> </u>			- y
			1		-	op (	n i	# c	xp r	۲	¢ of	n	#	ср	n	# 0	ρι	n #	φ	n	‡ e	pp n	ז #	сp	n	# 0	ıp r	1 #
TBS	S⊷B	Transmits the contents of the accumulator B to the stack pointer.	42 18	4	2							ł																
твх	X←B	Transmits the contents of the accumulator B to the index register X.	42 AA	4	2																	Γ						Γ
ТВҮ	Y⊷B	Transmits the contents of the accumulator B to the index register Y.	42 AB	4	2									-		-												Ι
TDA	A←DPR	Transmits the contents of the direct page register to the accumulator A.	7B	2	1																							
TDB	B←D <b>PR</b>	Transmits the contents of the direct page register to the accumulator B.	42, 7日	4	2	1																						1
TSA	A⊷S	Transmits the contents of the stack pointer to the accumulator A.	38	2	1	Ĩ					T	1					Ţ											Τ
TSB	B⊷\$	Transmits the contents of the stack pointer to the accumu- lator B.	42 38	4	2			Ţ									ļ		Ī		1							T
TSX	X⊷s	Transmits the contents of the stack pointer to the Index register X.	BA	2	1	,		-	_^^			1					1											
ТХА	A⊷X	Transmits the contents of the index register X to the accumulator A.	BA	2	1			Ì			Ì	1					I			Ì								
TXB	BX	Transmits the contents of the index register X to the accumulator B.	42 8A		2						1	8																
TXS	S⊷X	Transmits the contents of the index register X to the stack pointer.	9A	2	1			į	ł							Τ					T							
тхү	γ←χ	Transmits the contents of the index register X to the index register Y.	9B	2	1								T							·								
ŤΥΑ	А⊷ү	Transmits the contents of the index register Y to the accu- mulator A.	9B	2	1				ĺ							Τ												
түв	B←Y	Transmits the contents of the index register Y to the accumulator B.	42 98	4	2											Τ				-	T							
түх	X⊷Y	Transmits the contents of the index register Y to the index register X.	BB	2	1						Ī					Ţ							ļ					-
WIT		Stops the Internal clock.	cз	Э	1					T	1	1	Γ	[""							T		i			1	1	T
XAB	A≒B	Exchanges the contents of the accumulator A and the con- tents of the accumulator B.	89 28	6	2			1		1	Ī	-				1					Ţ		-	ĺ		1	T	T







#### **APPENDIX.1 Machine Instructions**

The number of cycles shown in the table is described in case of the fastest mode for each Instruction. The number of cycles shown in the table is calculated for DPR<sub>L</sub>=0. The number of cycles in the addressing mode concerning the DPR when DPR<sub>L</sub>  $\neq$  0 must be incremented by 1. The number of cycles shown in the table differs according to the bytes fetched into the instruction queue buffer, or according to whether the memory read/write address is odd or even. It also differs when the external region memory is accessed by BYTE="H".

Note 1. The operation code at the upper row is used for accumulator A, and the operation at the lower row is used for accumulator B.

- Note 2. When setting flag m=0 to handle the data as 16-bit data in the immediate addressing mode, the number of bytes increments by 1.
- Note 3. The number of cycles increments by 2 when branching.
- Note 4. The operation code on the upper row is used for branching in the range of -128~+127, and the operation code on the lower row is used for branching in the range of -32768~+32767.

Note 5. When handling 16-bit data with flag m=0, the byte in the table is incremented by 1.

Note 6.

Type of register	A	B	Х	Y	DPR	DT	PG	PS
Number of cycles	2	2	2	2	2	1	1	2

The number of cycles corresponding to the register to be pushed are added. The number of cycles when no pushing is done is 12. i, indicates the number of registers among A, B, X, Y, DPR, and PS to be saved, while I<sub>2</sub> indicates the number of registers among DT and PG to be saved.

#### Note 7.

Type of register	A	В	X	Y	DPR	DT	PS
Number of cycles	3	3	3	3	4	3	3

The number of cycles corresponding to the register to be pulled are added. The number of cycles when no pulling is done is 14. I<sub>1</sub> indicates the number of registers among A, B, X, Y, DT, and PS to be restored, while I<sub>2</sub>=1 when DPR is to be restored.

Note 8. The number of cycles is the case when the number of bytes to be transferred is even.

When the number of bytes to be transfered is odd, the number is calculated as;

 $7 + (i/2) \times 7 + 4$ 

Note that, (1/2) shows the integer part when I is divided by 2.

Note 9. The number of cycles is the case when the number of bytes to be transfered is even.

When the number of bytes to be transfered is odd, the number is calculated as;

Note that, (i/2) shows the integer part when i is divided by 2.

- Note 10. The number of cycles is the case in the 18-bit aperation. The number of cycles is incremented by 16 for 32-bit + 16-bit operation.
- Note 11. The number of cycles is the case in the 8-bit ×8-bit operation. The number of cycles is incremented by 8 for 16-bit ×16-bit operation.
- Note 12. When setting flag x=0 to handle the data as 16-bit data in the immediate addressing mode, the number of bytes increments by 1.

Note 13. When flag m is 0, the byte in the table is incremented by 1.

- Note 14. The cycles-count in this table are for 8-bit×8-bit multiplications with the same sign. If the multiplier and multiplicand have different signs, three additional cycles are required. For 16-bit×16-bit multiplications, the cycles-count increases by 8.
- Note 15. The cycles-count in this table are for 16-bit +8-bit operations. For 32-bit +16-bit operations, the cycles-count increases by 16.

<sup>9+ (</sup>i/2) ×7+5

## APPENDIX.1 Machine Instructions

Symbol	Description	Symbol	Description
IMP	Implied addressing mode	$\forall$	Exclusive OR
IMM	Immediate addressing mode		Negation
A	Accumulator addressing mode	<b>*</b>	Movement to the arrow direction
DIR	Direct addressing mode	Acc	Accumulator
DIR, b	Direct bit addressing mode	Acch	Accumulator's upper 8 bits
DIR, X	Direct indexed X addressing mode	ACCL	Accumulator's lower 8 bits
DIR, Y	Direct indexed Y addressing mode	А	Accumulator A
(DIR)	Direct indirect addressing mode	A <sub>H</sub>	Accumulator A's upper 8 bits
(DIR, X)	Direct Indexed X indirect addressing mode	AL	Accumulator A's lower 8 bits
(DIR), Y	Direct indirect indexed Y addressing mode	в	Accumulator B
L (DIR)	Direct indirect long addressing mode	B <sub>H</sub>	Accumulator B's upper 8 bits
L (DIR), Y	Direct indirect long indexed Y addressing mode	BL	Accumulator B's lower 8 bits
ABS	Absolute addressing mode	x	Index register X
ABS, b	Absolute bit addressing mode	Хн	Index register X's upper 8 bits
ABS, X	Absolute indexed X addressing mode	XL	Index register X's lower 8 bits
ABS, Y	Absolute indexed Y addressing mode	Ŷ	Index register Y
ABL	Absolute long addressing mode	Yн	Index register Y's upper 8 bits
ABL, X	Absolute long Indexed X addressing mode	ΥL	Index register Y's lower 8 bits
(ABS)	Absolute Indirect addressing mode	S	Stack pointer
L (ABS)	Absolute indirect long addressing mode	PC	Program counter
(ABS, X)	Absolute indexed X indirect addressing mode	РСн 🥢	Program counter's upper 8 bits
зтк	Stack addressing mode	PCL	Program counter's lower 8 bits
REL	Relative addressing mode	PG	Program bank register
DIR, b, REL	Direct bit relative addressing mode	DT	Data bank register
ABS, b, REL	Absolute bit relative addressing mode	DPR	Direct page register
SR	Stack pointer relative addressing mode	DPRH	Direct page register's upper 8 bits
(SR), Y	Stack pointer relative indirect indexed Y addressing	DPR	Direct page register's lower 8 bits
	mode 🥂	PS	Processor status register
BLK	Block transfer addressing mode	PSH	Processor status register's upper 8 bits
c	Carry flag	PSL	Processor status register's lower 8 bits
Z	Zero flag	PSb	Processor status register's b-th bit
L	Interrupt disable flag	M(S)	Contents of memory at address indicated by sta
D	Decimal operation mode flag		pointer
х	Index register length selection flag	Mb	b-th memory location
m	Data length selection flag	$AD_G$	Value of 24-bit address's upper 8-bit (A <sub>23</sub> ~A <sub>16</sub> )
v	Overflow flag	AD <sub>H</sub>	Value of 24-bit address's middle 8-bit $(A_{16} \sim A_8)$
N	Negative flag	ADL	Value of 24-bit address's lower 8-bit $(A_7 \sim A_0)$
IPL	Processor interrupt priority level	ор	Operation code
+	Addition	n	Number of cycle
_	Subtraction	#	Number of byte
*	Multiplication	i	Number of transfer byte or rotation
/	Division	i <sub>1</sub> , i <sub>2</sub>	Number of registers pushed or pulled
$\wedge$	Logical AND		
$\vee$	Logical OR		

#### Symbols in machine instructions table

#### **APPENDIX.2 Hexadecimal Instruction Code Table**

INSTRUCTION CODE TABLE - 1

	D3—D0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
D7—D4 He	exadecimal notation	0	1	2	3	4	5	6	7	8	9	A	В	с	D	E	F
0000		BRK	ORA		ORA	SEB	ORA	ASL	ORA	РНР	ORA	ASL	PHD	SEB	ORA	ASL	ORA
0000	0	BKK	A,(DIR,X)		A,SR	DIR,b	A,DIR	DIR	A,L(DIR)	PHP	A,IMM	А	PHD	ABS,b	A,ABS	ABS	A,ABL
0004		DDI	ORA	ORA	ORA	CLB	ORA	ASL	ORA	CLC	ORA	DEC	TAS	CLB	ORA	ASL	ORA
0001	1	BPL	A,(DIR),Y	A,(DIR)	A,(SR),Y	DIR,b	A,DIR,X	DIR,X	A,L(DIR),Y	CLC	A,ABS,Y	А	TAS	ABS,b	A,ABS,X	ABS,X	A,ABL,X
0040	0	JSR	AND	JSR	AND	BBS	AND	ROL	AND		AND	ROL		BBS	AND	ROL	AND
0010	2	ABS	A,(DIR,X)	ABL	A,SR	DIR,b,R	A,DIR	DIR	A,L(DIR)	PLP	A,IMM	А	PLD	ABS,b,R	A,ABS	ABS	A,ABL
0011		514	AND	AND	AND	BBC	AND	ROL	AND	050	AND	INC		BBC	AND	ROL	AND
0011	3	BMI	A,(DIR),Y	A,(DIR)	A,(SR),Y	DIR,b,R	A,DIR,X	DIR,X	A,L(DIR),Y	SEC	A,ABS,Y	А	TSA	ABS,b,R	A,ABS,X	ABS,X	A,ABL,X
			EOR		EOR		EOR	LSR	EOR		EOR	LSR		JMP	EOR	LSR	EOR
0100	4	RTI	A,(DIR,X)	Note 1	A,SR	MVP	A,DIR	DIR	A,L(DIR)	PHA	A,IMM	A	PHG	ABS	A,ABS	ABS	A,ABL
	_		EOR	EOR	EOR		EOR	LSR	EOR		EOR			JMP	EOR	LSR	EOR
0101	5	BVC	A,(DIR),Y	A,(DIR)	A,(SR),Y	MVN	A,DIR,X	DIR,X	A,L(DIR),Y	CLI	A,ABS,Y	PHY	TAD	ABL	A,ABS,X	ABS,X	A,ABL,X
			ADC		ADC	LDM	ADC	ROR	ADC		ADC	ROR		JMP	ADC	ROR	ADC
0110	6	RTS	A,(DIR,X)	PER	A,SR	DIR	A,DIR	DIR	A,L(DIR)	PLA	A,IMM	A	RTL	(ABS)	A,ABS	ABS	A,ABL
			ADC	ADC	ADC	LDM	ADC	ROR	ADC		ADC			JMP	ADC	ROR	ADC
0111	7	BVS	A,(DIR),Y	A,(DIR)	A,(SR),Y	DIR,X	A,DIR,X	DIR,X	A,L(DIR),Y	SEI	A,ABS,Y	PLY	TDA	(ABS,X)	A,ABS,X	ABS,X	A,ABL,X
		BRA	STA	BRA	STA	STY	STA	STX	STA					STY	STA	STX	STA
1000	8	REL	A,(DIR,X)	REL	A,SR	DIR	A,DIR	DIR	A,L(DIR)	DEY	Note 2	ТХА	PHT	ABS	A,ABS	ABS	A,ABL
			STA	STA	STA	STY	STA	STX	STA		STA			LDM	STA	LDM	STA
1001	9	BCC	A,(DIR),Y	A,(DIR)	A,(SR),Y	DIR,X	A,DIR,X	DIR,Y	A,L(DIR),Y	TYA	A,ABS,Y	TXS	TXY	ABS	A,ABS,X	ABS,X	A,ABL,X
		LDY	LDA	LDX	LDA	LDY	LDA	LDX	LDA		LDA			LDY	LDA	LDX	LDA
1010	A	IMM	A,(DIR,X)	IMM	A,SR	DIR	A,DIR	DIR	A,L(DIR)	TAY	A,IMM	TAX	PLT	ABS	A,ABS	ABS	A,ABL
			LDA	LDA	LDA	LDY	LDA	LDX	LDA		LDA			LDY	LDA	LDX	LDA
1011	В	BCS	A,(DIR),Y	A,(DIR)	A,(SR),Y	DIR,X	A,DIR,X	DIR,Y	A,L(DIR),Y	CLV	A,ABS,Y	TSX	ТҮХ	ABS,X	A,ABS,X	ABS,Y	A,ABL,X
		CPY	CMP	CLP	CMP	CPY	CMP	DEC	CMP		CMP			CPY	CMP	DEC	CMP
1100	С	IMM	A,(DIR,X)	IMM	A,SR	DIR	A,DIR	DIR	A,L(DIR)	INY	A,IMM	DEX	WIT	ABS	A,ABS	ABS	A,ABL
			CMP	CMP	CMP		CMP	DEC	CMP		CMP			JMP	CMP	DEC	CMP
1101	D	BNE	A,(DIR),Y	A,(DIR)	A,(SR),Y	PEI	A,DIR,X	DIR,X	A,L(DIR),Y	CLM	A,ABS,Y	PHX	STP	L(ABS)	A,ABS,X	ABS,X	A,ABL,X
		CPX	SBC	SEP	SBC	СРХ	SBC	INC	SBC		SBC			СРХ	SBC	INC	SBC
1110	E	IMM	A,(DIR,X)	IMM	A,SR	DIR	A,DIR	DIR	A,L(DIR)	INX	A,IMM	NOP	PSH	ABS	A,ABS	ABS	A,ABL
			SBC	SBC	SBC		SBC	INC	SBC		SBC			JSR	SBC	INC	SBC
1111	F	BEQ	A,(DIR),Y	A,(DIR)	A,(SR),Y	PEA	A,DIR,X	DIR,X	A,L(DIR),Y	SEM	A,ABS,Y	PLX	PUL	(ABS,X)	A,ABS,X	ABS,X	A,ABL,X
			1 1 1						//					,	· · · · ·		<u> </u>

Note 1. 4216 specifies the contents of the INSTRUCTION CODE TABLE-2. About the second word's codes, refer to the INSTRUCTION CODE TABLE-2. Note 2. 8916 specifies the contents of the INSTRUCTION CODE TABLE-3. About the second word's codes, refer to the INSTRUCTION CODE TABLE-3.

#### **APPENDIX.2 Hexadecimal Instruction Code Table**

INSTRUCTION CODE TABLE - 2 (The first word's code of each instruction is 4216)

	D3—D0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
D7—D4	exadecimal notation	0	1	2	3	4	5	6	7	8	9	А	В	С	D	Е	F
0000	0		ORA		ORA		ORA		ORA		ORA	ASL			ORA		ORA
0000	0		B,(DIR,X)		B,SR		B,DIR		B,L(DIR)		B,IMM	В			B,ABS		B,ABL
0001			ORA	ORA	ORA		ORA		ORA		ORA	DEC	TDO		ORA		ORA
0001	1		B,(DIR),Y	B,(DIR)	B,(SR),Y		B,DIR,X		B,L(DIR),Y		B,ABS,Y	В	TBS		B,ABS,X		B,ABL,X
0040	0		AND		AND		AND		AND		AND	ROL			AND		AND
0010	2		B,(DIR,X)		B,SR		B,DIR		B,L(DIR)		B,IMM	В			B,ABS		B,ABL
			AND	AND	AND		AND		AND		AND	INC	TOD		AND		AND
0011	3		B,(DIR),Y	B,(DIR)	B,(SR),Y		B,DIR,X		B,L(DIR),Y		B,ABS,Y	В	TSB		B,ABS,X		B,ABL,X
			EOR		EOR		EOR		EOR		EOR	LSR			EOR		EOR
0100	4		B,(DIR,X)		B,SR		B,DIR		B,L(DIR)	PHB	B,IMM	в 🤞			B,ABS		B,ABL
	_		EOR	EOR	EOR		EOR		EOR		EOR				EOR		EOR
0101	5		B,(DIR),Y	B,(DIR)	B,(SR),Y		B,DIR,X		B,L(DIR),Y		B,ABS,Y		TBD		B,ABS,X		B,ABL,X
			ADC		ADC		ADC		ADC	ī	ADC	ROR			ADC		ADC
0110	6		B,(DIR,X)		B,SR		B,DIR		B,L(DIR)	PLB	B,IMM	в			B,ABS		B,ABL
	_		ADC	ADC	ADC		ADC		ADC		ADC	7			ADC		ADC
0111	7		B,(DIR),Y	B,(DIR)	B,(SR),Y		B,DIR,X		B,L(DIR),Y		B,ABS,Y		TDB		B,ABS,X		B,ABL,X
	_		STA		STA		STA		STA						STA		STA
1000	8		B,(DIR,X)		B,SR		B,DIR		B,L(DIR)	S		ТХВ			B,ABS		B,ABL
			STA	STA	STA		STA		STA		STA				STA		STA
1001	9		B,(DIR),Y	B,(DIR)	B,(SR),Y		B,DIR,X		B,L(DIR),Y	TYB	B,ABS,Y				B,ABS,X		B,ABL,X
			LDA		LDA		LDA		LDA		LDA				LDA		LDA
1010	A		B,(DIR,X)		B,SR		B,DIR		B,L(DIR)	TBY	B,IMM	твх			B,ABS		B,ABL
	_		LDA	LDA	LDA		LDA		LDA		LDA				LDA		LDA
1011	В		B,(DIR),Y	B,(DIR)	B,(SR),Y		B,DIR,X		B,L(DIR),Y		B,ABS,Y				B,ABS,X		B,ABL,X
			CMP		CMP		CMP		CMP		CMP				CMP		CMP
1100	С		B,(DIR,X)		B,SR		B,DIR		B,L(DIR)		B,IMM				B,ABS		B,ABL
			CMP	CMP	CMP	•	CMP		CMP		CMP				CMP		CMP
1101	D		B,(DIR),Y	B,(DIR)	B,(SR),Y		B,DIR,X		B,L(DIR),Y		B,ABS,Y				B,ABS,X		B,ABL,X
			SBC		SBC		SBC		SBC		SBC				SBC		SBC
1110	E		B,(DIR,X)	$\checkmark$	B,SR		B,DIR		B,L(DIR)		B,IMM				B,ABS		B,ABL
			SBC	SBC	SBC		SBC		SBC		SBC				SBC		SBC
1111	F		B,(DIR),Y	B (DIR)	B,(SR),Y		B,DIR,X		B,L(DIR),Y		B,ABS,Y				B,ABS,X		B,ABL,X

#### **APPENDIX.2 Hexadecimal Instruction Code Table**

	D3—D0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
D7—D4 He:	xadecimal notation	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
			MPY		MPY		MPY		MPY		MPY				MPY		MPY
0000	0		(DIR,X)		SR		DIR		L(DIR)		IMM				ABS		ABL
0004			MPY	MPY	MPY		MPY		MPY		MPY				MPY		MPY
0001	1		(DIR),Y	(DIR)	(SR),Y		DIR,X		L(DIR),Y		ABS,Y				ABS,X		ABL,X
			DIV		DIV		DIV		DIV		DIV				DIV		DIV
0010	2		(DIR),X		SR		DIR		L(DIR)	XAB	IMM				ABS		ABL
			DIV	DIV	DIV		DIV		DIV		DIV				DIV		DIV
0011	3		(DIR),Y	(DIR)	(SR),Y		DIR,X		L(DIR),Y		ABS,Y				ABS,X		ABL,X
											RLA						
0100	4										IMM						
0101	5												3				
0110	6										0	Ø					
0111	7									~		2					
4000			MPYS*		MPYS*		MPYS*		MPYS*		MPYS*		EXTS*		MPYS*		MPYS*
1000	8		(DIR,X)		SR		DIR		L(DIR)		IMM		А		ABS		ABL
4004			MPYS*	MPYS*	MPYS*		MPYS*		MPYS*		MPYS*				MPYS*		MPYS*
1001	9		(DIR),Y	(DIR)	(SR),Y		DIR,X		L(DIR),Y		ABS,Y				ABS,X		ABL,X
1010			DIVS*		DIVS*		DIVS*		DIVS*		DIVS*		EXTZ*		DIVS*		DIVS*
1010	A		(DIR),X		SR		DIR		L(DIR)		IMM		А		ABS		ABL
	_		DIVS*	DIVS*	DIVS*		DIVS*		DIVS*		DIVS*				DIVS*		DIVS*
1011	В		(DIR),Y	(DIR)	(SR),Y		DIR,X		L(DIR),Y		ABS,Y				ABS,X		ABL,X
1100	с			LDT IMM													
1101	D																
1110	E			V													
1111	F																

INSTRUCTION CODE TABLE - 3 (The first word's code of each instruction is 8916)

Note 1. The code of each instruction first word is 8916. Note 2. "\*" shows the instructions can be used in 7750 Series.

					,								Ad	dres			-	r						·		
Symbol	Function	Detalis		IMF	_		1M	_	A		· · ·	IR III	-	PIR,I	_		-		IFI,Y		_		DIR,)			
ADC (Note 1,2)	A <sub>CC</sub> ,C ← A <sub>CC</sub> +M+C	Adds the carry, the accumulator and the memory contents. The result is entered into the accumulator. When the D Rag Is "0", binary additions Is done, and when the D flag is "1", decimal addition Is done.	T			69 42 69	2 2	2	ח		ор 65 42 65	4 Z	2	n	7	5 5 2 7	-		n #	72	6	2 61	7 9	27	1 8 2 10	2
AND (Note 1,2)	A <sub>CC</sub> ← A <sub>CC</sub> ∧ M	Obtains the logical product of the contents of the accumu- lator and the contents of the memory. The result is en- tered into the accumulator.				29 42 29					25 42 25					_	2						2 9		12 10	
ASL (Note 1)	m=0 ⓒ⊷ <u>b₁s…bo</u> ⊷0 m=1 ⓒ⊶ <u>b7…bo</u> ⊷0	Shifts the accumulator or the memory contents one bit to the left. "0" is entered into bit 0 of the accumulator or the memory. The contents of bit 15 (bit 7 when the m flag is "1") of the accumulator or memory before shift is entered into the C flag.							2 4	2	06	7 2	2		1	6 7	2									
ASR* (Note 1)	$m=0$ $\xrightarrow{b_{15}\cdots b_{0}} C$ $m=1$ $\xrightarrow{b_{27}\cdots b_{0}} C$	Shifts the accumulator or the memory contents one bit to the right. The bit 0 of the accumulator or memory is en- tered into the C flag. The contents of bit 15 (bit 7 when the m flag is "1") of the accumulator or memory before shift is entered into bit 15 (bit 7).						04	3		89 06	9 3	;			9 10 5	3									
BBC (Note 3,5)	Mb=0?	Tests the specified bit of the memory. Branches when all the contents of the specified bit is "0".	ļ					Ţ												-						
B8S (Note 3,5)	Mb=1?	Tests the specified bit of the memory. Branches when all the contents of the specified bit is "1".						1	F																	
BCC (Note 3)	C=0 ?	Branches when the contents of the C flag is "0".	Τ													Γ							Π		T	Γ
BCS (Note 3)	C=1 ?	Branches when the contents of the C flag is "1".											T			T				T		T	Ħ	-	T	ŀ
BEQ (Note 3)	<b>z=</b> 1?	Branches when the contents of the Z flag is "1".					1	-	ſ	1									1	t		T	Ħ	1		ſ
BMI (Note 3)	N=1 ?	Branches when the contents of the N flag is "1".	P	2						T		Ī								ſ		1		T	Ť	ſ
BNE (Note 3)	Z=0?	Branches when the contents of the Z flag is "0".	ļ						-	T							1			1				T	-	Γ
BPL (Note 3)	N=0?	Branches when the contents of the N flag is "0".					Ī							T		-			Ţ			Ť	Π	1	T	ſ
BRA (Note 4)	PC←PC±offset PG←PG+1 (carry occured) PG←PG-1 (borrow occured)	Jumps to the address indicated by the program counter plus the offset value.																						•		
BRK	$\begin{array}{c} PC \leftarrow PC + 2 \\ M(S) \leftarrow PG \\ S \leftarrow S - 1 \\ M(S) \leftarrow PC_H \\ S \leftarrow S - 1 \\ M(S) \leftarrow PC_L \\ S \leftarrow S - 1 \\ M(S) \leftarrow PS_H \\ S \leftarrow S - 1 \\ M(S) \leftarrow PS_L \\ S \leftarrow S - 1 \\ H(S) \leftarrow PC_L \\ S \leftarrow S - 1 \\ H(S) \leftarrow PC_L \\ PC_H \leftarrow AD_L \\ PC_H \leftarrow AD_H \\ PG \leftarrow OO_{HS} \end{array}$	Executes software interruption.	00	15	2							1														
BVC (Note 3)	V=0?	Branches when the contents of the V flag is "0".								1			Ī							Ī		T				Γ
BVS (Note 3)	V=1 ?	Branches when the contents of the V flag is "1".	1				-+-		1	T			T		T	T				T					T	ſ
CLB (Note 5)	МЬ←0	Makes the contents of the specified bit in the memory "0".	T				T	Ť		1		-	14	18	3	Ť				ſ					T	Ì
CLC	C←0	Makes the contents of the C flag "0".	_	3 2									1							Γ		T		-	1	Γ
CL1	⊷0	Makes the contents of the I flag "0".	-	3 2																		Γ				
CLM	m+−0	Makes the contents of the m flag "0".	D	3 2	1					1	LT															ſ

<u> </u>			• • •				-																	Ad	bb	res	si	'nġ	п	101	fe								_														_			-1		P	ra	ce:	580	ar s	stat	US	re	gis	ter		٦
L(D																					A															тκ			٩Ę,							5,þ,F			ЯR			FI),			LK		10	9	8	1	7	6	5	4	3	2	1	1	,
op r	#	0	n	<b>!</b> #	op	n	#	a	n	ıļ‡	‡ 0	φ	1	ŧ,	ap	n	#	ф	n	#	οp	л	÷	0	p	n	#	ф	n	‡	=   0	p	n [:	#	ф	n	#	сp	п	#	of	n	<b>]</b> #	Fo	p r	n   ŧ	#	ор	n¦	#	op	n	#	φĮ	n	#		IPI		•	v	v	m	x	D	1	z	1	5
67 1		L						<u>.</u>		-	ł	D										Į –		L							Ī		Ī														1		-1			8					•	•	•	•	¥	v	٠	•	•	•	z	<	7
42 1: 67		77	7		6D	[					7	2 8 D		ľ	79			6F			7F			ļ									-			_	_										6	<b>i</b> 3		7	73	10																	
2710		L		[						ĺ											f .	L		i.		-							Ì														1		- 1			8	1	i			•	•	ŀ	1	N	•	•	•	•	-	z	ľ	
42 1: 27	23	42 37	213	ŀ	20						3	20			12. 39	9		42 2F	8	5	42 3F	9	5																								4	12 23	7	34	42 1 33	0	3	1															
					ÛE	7	3				1	E	3   :	3							•																																				•	•	•		4	•	•	•	•	•	z		
	ł	ĺ	t		89 08	9	4			t		191 E	1	4	+		_								1						t	+										ſ				t	╡	ł		1	1		1		1	1	•	•	ŀ	•	v	•	•	•	•	•	z	1	1
											ľ						-	. 1																															1																				
		Γ								Ī	Ţ	I		T																							-				30	7	4	1 3(	6	8 8	5										•	•	ŀ	1	•	•	•	•	•	•	•	ľ	
$\prod$						<b> </b>		ľ		-	Ť			T										T	T		·				ł	T			1	1					21	7	4	1 20	0 8	8 5	5		6							1	•	•	•		•	•	•	•	•	•	ŀ	1	•
h 22 h	ļ	ľ								ľ	T	Ť		Ţ																	Ì	T		ļ				90	4	2										T			Ī				•	•	•	1	•	•	•	•	•	•	ŀ	1	•
	ļ	-	ľ		ſ		ſ		ł			•		1											T						T	T			Ţ			e0	4	2					1	1											•	•	•	1	•	•	٠	•	•	•	1.	ľ	•
	I	ŀ			1		ſ	ľ	1	1	1	-	-	1		-	-								1						T						-	FD	4	2	9	1				T						ł					•	•	•		•	•	•	•	•	•	ŀ	ľ	
	ľ						1			-	T													Ì							T							30	4	2		ŀ				T											•	•	ŀ		•	•	٠	•	•	•	•	1	-
										T	I		T												-	T				ľ								נאק	4	2				T	T		T	1		1							•	•	•		•	•	•	•	•	•	•	1	•
			l	ſ	T				T	t	İ	T	Ţ												T	-												10	4	2		ţ		T	T		Ť			Ť		į			1		•	•	ŀ		•	•	•	•	•	•	ŀ	ľ	-
									Ì	T	t		I		i						-		•	1				2				1				-	لەت. ا	80	4	2		Ì	ľ	1		Ì							ł				•	•	•	Ť	•	•	•	•	•	•	•	·	•
														İ						1						0												82	4	3																													
																																			-																						•		•			•	•	•	•	•			-
																												-							-																																		
				_	_	<u> </u>																	 			Í												50																			•	•					•	•					•
																																						70	4	2					1												•	•	ŀ	<u> </u>	•	•	•	•	•	•	•		•
							ſ	10	9	,	\$		Ţ		T									ſ	T					Γ	T	T		-									Γ				T						T	-			•	•	•		•	•	•	•	•	•	•		•
Ħ			-	Ļ	-				-	1	ļ	-	ļ											ļ							ļ										l		t	1						1				1	_		•		+-			•				0			D
⊨	╞	-	+	$\vdash$	┞	$\vdash$		ŀ	╀	+	+	+	+	ļ	+		_	Ц			$\vdash$	1	-	+	+	4		_	┝	+	╀	+	4	-	_					$\vdash$	-	ł	+	+	+	+	+	-	+	+	+	+	+	-	+	_	•	-	+	+	- L			•	-	1	-	+-	•
Ш		1				L	L.		1.												1	l									1		1							l								:									٠	•	1	•	•	•	U	٠	•	ŀ	•		•

			$\vdash$		-		-					<b></b> -	res	·		-r		· -	<u> </u>		1			<u> </u>	
Symbol	Function	Details		/P	+ -	мм	_	A	<i>,</i>	<b>_</b>	HR .	+	-	_	<u> </u>	-	DIR	-		_	+	DIR,)	-		
			op i	n   #	op	-+	-	рп	#	ob,	n #	op	n [‡	‡ op	n	<b>#</b>  •	n q	#	op	n ‡	‡ of	n	#	ap	n
CLP	PSb+-0	Specifies the bit position in the processor status register by the bit pattern of the second byte in the instruction, and sets "0" in that bit.			¢2	4	z																		
CLV	V0	Makes the contents of the V flag "0".	<b>B</b> 8 (	2 1		1																			
CMP (Note 1,2)	A <sub>CC</sub> -M	Compares the contents of the accumulator with the con- tents of the memory.				2					4 Z 6 3				5 7	i					1	7.	3		
CPX (Note 2)	х-м	Compares the contents of the index register X with the contents of the memory.			EO	2	z	T		E4	4 2			T			-		Ť		1			T	
CPY (Note 2)	Y—M	Compares the contents of the index register Y with the contents of the memory.			00	2	2			C4	4 2														
DEC (Note 1)	A <sub>CC</sub> ←A <sub>CC</sub> −1 or M←M−1	Decrements the contents of the accumiator or memory by 1.						2 4		C6	7 2			D6	7	2									
DEX	xx-1	Decrements the contents of the index register X by 1.	CA	2 1			T											ľ			1	Γt	_	-1-	
DEY	Y <b>⊷</b> Y−1	Decrements the contents of the index register Y by 1.	88	2 1			T	Í	Π	$\square$				Τ		1		$ \uparrow $	Ť		T	Γİ		-†-	
DIV (Note 2,10)	A(quotient)←8,A/M B(remainder)	The numeral that places the contents of accumulator B to the higher order and the contents of accumulator A to the lower order is divided by the contents of the memory. The quotient is entered into accumulator A and the remainder into accumulator B.			89 29	27	3			89 2 25	29 3			89 35	30	3			32		21			31	
DIVS <sup>★</sup> (Note 2,14)	A(quotient)⊷B,A/M B(remainder)with sign	The numeral with sign that places the contents of accumulator B to the higher order and the contents of accumulator A to the fower order is divided by the contents of the memory. The quotent is entered into accumulator A and the remainder into accumulator B.			89 A9	29	3			89 3 A5	91 3			89 85	32	3			69 3 82	33	89 A1	34		89 3 B1	15
EOR (Note 1,2)	Acc+Acc₩M	Logical exclusive sum is obtained of the contents of the accumulator and the contents of the memory. The result is placed into the accumulator.	1			4					4 2 6 3			55 42 55		2 3			1			7	3 -		
EXTS* (Note 1)	$ \begin{array}{c c} \text{Bit 7 of } A_{CC} = 1 \\ \underline{b15} & \underline{b7} \\ \hline 11111111 & 1 \\ \text{Bit 7 of } A_{CC} = 0 \\ \underline{b15} & \underline{b7} \\ \hline 00000000 & 0 \\ \end{array} $	The signed 8-bit data stored in the low-order byte of the accumulator is extended to a 16-bit data.				8	19 8 12 8 12 8	1 2																	-
EXTZ* (Note 1)	Acc b15 b8 b7 b0 00000000	The 8-bit data stored in the low-order byte of the accumulator is extended to a 16-bit data. Bits 8 to 15 of the accumulator are set to "0".				A	19 5 18 12 5 18	2																	
INC (Nate 1)	A <sub>CC</sub> ←A <sub>CC</sub> +1 pr M ←M+1	Increments the contents of the accumulator or memory by L						žã		Eß	7 2			F6	7	2									-
INX	x←x+ı	Increments the contents of the Index register X by 1.	E8 3	2 1												_ <b>[</b>			T				T		
NY	Y⊷Y+1	Increments the contents of the Index register Y by 1.	CB 2	2 1	Π	Ţ						Π				T					Γ				
	ABS $PC_L \leftarrow AD_L$ $PC_H \leftarrow AD_H$ ABL $PC_L \leftarrow AD_L$ $PC_L \leftarrow AD_H$ $PG \leftarrow AD_H$ $PG \leftarrow AD_H$ $PC_L \leftarrow (AD_H, AD_L)$ $PC_L \leftarrow (AD_H, AD_L+1)$ $PC_L \leftarrow (AD_H, AD_L+1)$ $PG \leftarrow (AD_H, AD_L+2)$ (ABS, X)	Places a new address into the program counter and jumps to that new address.																							
	$\begin{array}{c} (AB5, X) \\ PC_{L} \leftarrow (AD_{H}, AD_{L} + X) \\ PC_{H} \leftarrow (AD_{H}, AD_{L} + X) \\ +1) \end{array}$																								

			•			-										-		-		• •		••							A	dd	łrę	35	dn	ġ	m	od	e																													Pr	00	es	50	er s	iat	us	re	gi	sle		
L(D	)IR	1)	ų	(D	R)	),Y	ŀ	A	35		A	B	5, b	,	A	BS	s, X		A	3\$	Y,	Ι	A	BL		A	Bl	(,)	(	()	8	s)	L	0	٩B	S)	(	AB	s,	σ	5	ST 1	κ	Γ	٩I	EL		D	(R,I	b, A	7	ABS	5,b,i	R	Ę	SR		{s	in)	,Y	1	3L)	ĸ	10		9	8	7	1	6	5	4	3	2	2	1	Û
opr	1	#	q		n	#	9	,	<b>,</b>  :	#	op	n	\$	ŧ	ор	n	#	ŧ	op	n	#	0	p	n	ŧ	ор	n	1	ŧ	оp	n	#	: 0	p	n	#	Q		n	#	оp	n	#	0	2	n	#	op	n	#	i o	p 1	n i	#	op	n	#	сρ	n	#	op	n	#		J JF	 ԳL		N	i,	v	m			Î	1	z	c
				-		•	ſ	ĺ		-1					Ť	·						1				-		-	Ì	-			Ť					1		-	-						   					-					•				-			•		•	•					d 0".		lag	,	þş	<u>}-</u>
1	T			T				T	T				t	T				1				T	T	T			ſ	T	1			Γ	t	1			Γ	T	T	1		-	†"	ľ	t	-	-		-	1-	t	1	-	1	1						1-			•	t	•	-		1	a	•	•	•	Τ.	•	-	•
C7 1	a. :	2	D7	71	11	2	CI	2	,	3								T					FI				Ì.						T				1	Ĩ		"			1	ľ	1	-	نہ۔۔۔۔ ا י			ſ	T	1	ł	-1				D3						•		•	•	N	1	•	•	-	ŀ	•	•	z	С
42 1: C7	2		42 D7		13		CI							1	42 30	8	4	1	12 D9	8	4	4 C	2 I F	3	5	42 DF	9	1	5																										42 C3	7		42 D3	10	3																	
							L		1																																																				-		L.	•				N					•			z	
							L	L	1	_																																																						•		_	_			•	•	·	•	•	•	z	С
							C	67	7	3				1	DE	8	3	3																																														•		•	•	N		•	•	•	•		•	z	•
	ļ												-					ł										-		••••		-		-	•~		-	-		-	-													_								.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		•		•		-	+	•	•	•	•	+	•	-	•
89 3	5:	3	89	) ) 3	36	3	8	) 9 2	9	4			-			31	4	1	39	31	4	8	93		5	89	32	2 !	5			ļ	+					+	+	_	_		.	-	+	-				+		+	+	-	89	30	3	89	-33	3				•	+	•		N	+	-	•	<u> </u>	•	+	•		· c
27			37	7			20								30			:	39			2	F			3F																													23	1		33											1								
89 3' A7	7		89 187		38		89 Al		1	4					39 3D		4		39 39	33	4		93 F	13		89 BP		4 !	5												•												1					89 83		5				•		•	•	N	`   	v	•	•	•		•	z	c
47 1			ŀ	ł														T				ł	F										I											ļ							I			ľ	43	5	2	53	8	2				•	Ī	•	•	N		·	•	•	•	ŀ	•	z	•
42 1: 47	2	3	42 57	211	3	3	42 41	2 (	)	4					42 50	8	4		12 59	8	4	4	2 : F	8	5	42 5F	9	1	5																<										42 43		3	42 53	10	3																	
														-																																													-					•									•				•
																																																																•		•	•	0		•	•	•	•		•	z	•
							E		7	3					FE	8	3	3																2																														•		•	•	2	)	•	•	•	•		•	z	•
	+		+-	$\dagger$			ŀ	t	+				t	1			t	1			┢	ľ	-	-	<b></b>			1	-	e	••••	<i>-</i>	ł		-		t	1	┢	1			t	†.	t		-	┢┈		t	╈	1	Ť		-				-					•		•	•	N	ī		•		1.		•	z	•
T	T		<b>–</b>	T			Ī	Í	T				1	1			ŀ	Ī		Î		Γ						t				Ī	T				T	T	T				T	T	T	1			Γ	T	t	T	1								T			ŀ		•	•	N	ī	•	•	ŀ	ŀ		•	z	•
									2	3													C	4	4					6C	4	3		рс	8	3	70		6	θ																											•	•		-	•	•			•	•	•

_	_	_						Ē				*****	Addı	*****	- T		····			· [					1	
Symbol	Function	Details		IM		IM			A	4	DI	-		R,b	-	XR,	_		R,Y	der-		-	(DIF		h	
JSR	ABS $M(S) \leftarrow PC_H$ $S \leftarrow S \leftarrow 1$ $M(S) \leftarrow PC_L$ $S \leftarrow S \leftarrow 1$ $PC_L \leftarrow AD_L$ $PC_H \leftarrow AD_H$ ABL $M(S) \leftarrow PG$ $S \leftarrow S \leftarrow 1$ $M(S) \leftarrow PC_H$ $S \leftarrow S \leftarrow 1$ $M(S) \leftarrow PC_H$ $S \leftarrow S \leftarrow 1$ $PC_L \leftarrow AD_L$ $PC_H \leftarrow AD_H$ $PC_H \leftarrow AD_H$ $PG \leftarrow AD_G$ (ABS, X) $M(S) \leftarrow PC_H$ $S \leftarrow S \leftarrow 1$ $M(S) \leftarrow PC_H$ $S \leftarrow S \leftarrow 1$ $M(S) \leftarrow PC_H$ $S \leftarrow S \leftarrow 1$ $M(S) \leftarrow PC_H$ $S \leftarrow S \leftarrow 1$ $M(S) \leftarrow PC_H$ $S \leftarrow S \leftarrow 1$ $M(S) \leftarrow PC_H$ $S \leftarrow S \leftarrow 1$ $M(S) \leftarrow PC_H$ $S \leftarrow S \leftarrow 1$ $M(S) \leftarrow PC_H$ $S \leftarrow S \leftarrow 1$ $M(S) \leftarrow PC_L$ $S \leftarrow S \leftarrow 1$	Saves the contents of the program counter (also the con- tents of the program bank register for ABL) into the stack, and jumps to the new address.								***		*					<b>#</b>	ap					op n			
LDA (Note 1,2)	$\frac{PC_{H} \leftarrow (AD_{H}, AD_{L} + X)}{+1)}$ $A_{CC} \leftarrow M$	Enters the contents of the memory into the accumulator.				12 1	2 2				A5 4 12 6				42	5				42	8	34	A1 7		42	
_DM (Note 5)	M ← IMM	Enters the immediate value into the memory.			ľ	49				_	A5 64 4	3			<b>B</b> 5 74	5	3			e2	$\left  \right $	- "	Al		Bî	
LDT	DT ← IMM	Enters the immediate value into the data bank register.	F			39 S 72	5 3								T									T		
LDX (Note 2)	X←M	Enters the contents of the memory into index register X.					2 2				46 4							86	5 2							
LDY (Note 2)	Y ⊷ M	Enters the contents of the memory into index register Y.			ŕ	40 2	2 2				44 4				B4	5	2									
LSR (Note 1)	$m = 0$ $0 \rightarrow b_{ts} \cdots b_{0} \rightarrow C$ $m = 1$ $0 \rightarrow b_{2} \cdots b_{0} \rightarrow C$	Shifts the contents of the accumulator or the contents of the memory one bit to the right. The bit 0 of the accumula- tor or the memory is entered into the C flag. "0" is entered into bit 15 (bit 7 when the m flag is "1".)						İ.	4		\$6 7	2			56	7	2									
MPY (Note 2,11)	Β, Α⊷Α ¥ Μ	Multiplies the contents of accomulator A and the contents of the mem- ory. The higher order of the result of operation are entered into accu- mulator B, and the lower order into accumulator A.				39 1 39	63	Γ			39 18 35	3			89 15	19	3			89 12			99 2' 01	13	89 11	22
MPYS* (Note 2,15)	B, A←A <b>≭</b> M with sign	The content of the accumulator A is multiplied by the content of mem- ory as signed data. The result is a 32-bit data which is placed in the accumulators B (upper 16 bits of the result) and A (lower 16 bits of the result).				39 1 39	8 3				39 20 35	3			89 95	21	3			89 92			69 2: B1		89 91	24
MVN (Note 8)	Mn+i←Mm+i	Transmits the data block. The transmission is done from the lower order address of the block.																								
MVP (Ncte 9)	Mni+Mmi	Transmits the data block. Transmission is done form the higher order address of the data block.																								
NÖP	РС⊷РС+1	Advances the program counter, but performs nothing else.	EA	2	++				$\square$	$\square$			$\prod$		Ĺ			$\square$								
ORA (Note 1,2)	Acc⊷AccVM	Logical sum per bit of the contents of the accumulator and the contents of the memory is obtained. The result is en- tered into the accumulator.				Ę	2 2 4 3			ł	05 4 42 6 05					5 7							01 7 42 9 01			1

[												_							_	_						,	4d	dr	es:	sin	g	m	ođ	8																										Т		Р	ro	ces	50	жs	itat	us	re		ste		
L(E	NR	)	L(C	IA)	),Y	,	٩B	s	Τ	AE	38	,b	1	в	S,	х	A	BS	,Y		AE	зL		AE	ЭL,	х	6	AB	ss)	) [	0	٩B	s)	0	18	s,x	)	S	тк	(	F	ЯE	L	T	DIF	1, b, l	R	AE	3S,6	b,R	I	s	R	(	SF	ł),1	1	B	LK	1,	10	9	В	7	-	6	5	4	3	2	2	1	o
op	_	_	_	-	_	·			_		_	_	_			_		_	_		_	_	_	_		_		-	_	_	_	_	_	_	-	_	_	_				_	_	_			- 1				_	n l c		_			_		n   :		-	PL	_	-	_	_			D	_		7	c
						20	⊢	-	_											-	2 8	_	_										-	-	-	3 3	_								1																-	•	-	+-	-1-	+	•	•	⊢			••••k	•
																-																																																									
A7 1	Ő	2 6	37 1	ц	2	AĐ	4	1	3		•		BI	5 6	5	3		6	3	A	F (	5.	4 1	BF	7	4				-							1									-					A	3 5	5 :	2 1	13 8	8 2	2		+		•	•	•	•		•		•	•	•	•	z	•
<b>42 1</b> A7	23	3 4 E	12 1 37	3	3	42 AD	6	ľ	1				42 81	žĨ		Â	42 B9	8	4	4: A	2 E	3	54	42 BF	9	5																									4: A	27	7 :	3 4 E	21	0 3	3																
						9¢	5	4					96	ŧ	5	4		!					•																	1	11																				٠	-	•	•		•	•	•	•	•		•	•
																									_																											ĺ										•	•	•		•	•	•	•	•	1	•	•
						AE											BE	6	3														1																													•		M		_		_	ļ_	_		_	•
						AC	4	3					B¢ 		3	3						:				_					9					ľ						1																			•	•	•	٩	1	•	•	•	ŀ	•		z	•
						4E	7	~	1				58	= 6	3	3																																													•	•	-	6		-	•	•	•		•   ;	z	c
89 2 07	4 3	3 8 11		25		89 0D		4	1				89 10	92	0	4	89 19	20	4	8	2	0 !	5 8	89 1F	21	5																		T							8) 0;		9 :	3 B 1	92 3	2 3	3				•	-	•	١		•	•	•	•	•		z	Ő
89 2 87	63	3 8 9	19 17	27	3	89 8D	20	4		-+-			89 90	92	2	4	89 99	22	4	8	2	2	5 8	89 9F	23	5		•		-1^						+							T	t							8: 8:	92 3	9	9 8 9	92 13	4 3	3			Ţ	•	•	•	M	1	•	•	•	•	•	• ;	z	0
$\left  \right $													•						-				-													$\left  \right $	+			_											. 	.   .		-   -		-	5	4	7 7 +	3	•	•	•	•		•	•	•	  •	•	,	•	•
		-												$\left  \right $																:														-			•					+				+	4	4	×7 9 +1 ×7	3	•	•	•	ŀ	,	•	•	•	•	•	•	•	•
$\mathbb{H}$		+	╡	+				+	╎	1	_		$\left  \right $	╞	+					+	+	+	╡	-			$\frac{1}{1}$	+	1	╉				╞	╞	+	+	+		_	$\vdash$		+	+	+	-	+			$\vdash$	╎	+	+	+	┦	+	╀	2	Ţ		•	•	í		+	•	•	٠	•	•	+	•	•
07 1 42 1 07	I.		- 1		3				Т															1F 42 1F																				Î				'			1				L.	B 2					•	•	•	٢	1	•	٠	•	ŀ	•	•	z	•

			L		 	- 1			т-					<u> </u>	moc	-		-			г			
Symbol	Function	Details		١P	MМ			٩.										_					_	(DIR)
PEA	M(S)⊷IMM2 S←S−1 M(S)⊷IMM1 S←S−1	The 3rd and the 2nd bytes of the instruction are saved into the stack, in this order.	op	n #	 n	#	op r	<u>1</u> #	ος Ι	n	# (	φ(n	· #	8	<u>n‡</u> #	; ot	p n	#	op r	1 #	ор	n	# 10	ip n
PEI	M(S) ← M((DPR) + IMM +1) S←S−1 M(S) ← M((DPR) + IMM) S←S−1	Specifies 2 sequential bytes in the direct page in the 2nd byte of the instruction, and saves the contents into the stack.																				:		
PER	EAR++PC+1MM <sub>2</sub> ,1MM <sub>1</sub> M(S)→EAR <sub>H</sub> S←S-1 M(S)→EAR <sub>L</sub> S←S-1	Regards the 2nd and 3rd bytes of the instruction as 16-bit numerals, adds them to the program counter, and saves the result into the stack.																						
РНА		Saves the contents of accumulator A into the stack.																						
РНВ	$ \begin{array}{c} m=0 \\ M(S) \leftarrow B_{H} \\ S \leftarrow S - 1 \\ M(S) \leftarrow B_{L} \\ S \leftarrow S - 1 \\ m=1 \\ M(S) \leftarrow B_{L} \\ S \leftarrow S - 1 \end{array} $	Saves the contents of accumulator B into the stack.																					-	
PHD	M(S)←DP8 <sub>H</sub> S←S−1 M(S)←DP8 <sub>L</sub> S←S−1	Saves the contents of the direct page register into the stack.																						
PHG	M(S)-PG S-S-1	Saves the contents of the program bank register into the stack.		-											T	T			T				T	
PHP	M(S)←PS <sub>H</sub> S←S−1 M(S)←PSL S←S−1	Saves the contents of the program status register into the stack.			 				-												-			
PHT	M(S)←DT S←S-1	Saves the contents of the data bank register into the stack.			 	~			1				1			Ī			1				1	
РНХ		Saves the contents of the index register X into the stack.																					+	
РНҮ	$ \begin{array}{c} x=0 \\ M(S)\leftarrow Y_{H} \\ S\leftarrow S-1 \\ M(S)\leftarrow Y_{L} \\ S\leftarrow S-1 \\ x=i \\ M(S)\leftarrow Y_{L} \end{array} $	Saves the contents of the index register Y into the stack.																~						

		•																									A	dd	hre	SS	In	a	mr	d	e					•																							Pro		es	sor	st	ati	JS	rec	gist	ter	
ι.(	Dí	R)	h	(D)	B)	Y		¥B.	5	D	AB	5.	b	A	8	3)	đ	A	35	Y		AP	:L	L	٩₿		_		_	_	-		_	_	_	BS	(X)	Т	ST	к	Т	ß	EL		DI	RE	h R	1	IRS	b.	R		SR		(S	e).	Y	F	9LH	ĸ	10	-	_	_						3		1	·
op	<u>_</u>	±		5	. [.	 #															~		 ]_				#	~		с, іщ		1	<u> </u>	#		5	-	1	Ĭ.	T.	t la				~		1 <sub>#t</sub>		1.	Ţ,				 #	~	7	-			#	H	_	л т								1		
Ĥ	-	T	ľ	-	+	"	v۲		-	ľ		+			1.		-	-			1		ľ		-	+	-	~		1	ľ	1	+	*	φ		F	2	5			1	+	"	νρ		Π	14	+	+	-		-	"	42		-	οp		-		-	_	-	•	-	-	_	_	,	-	•	_
																							İ	:														F*	0																						•			•	•					•	•		
					╞										1		İ								T					1		1		-				D	46		2	+							T	ł	+										•	•	•	•	•	•	•	•	•	•	•	•	
																															ĺ																																					ļ					
																													,		Ι							6	2 5		3																				ŀ		•	•	•	•	•	•	•	•	•	•	
					_						+				-									ļ							ļ		_						3 4		1		-													1							-		•			•	•			•	+
																												[										40	0 4		1																							-					•		•		
										-			, 										-	_		_	_				••••											i	_																								:						-
													:			[																						41	2 E		2				D.						1										•		•	•	•	•		•	•	•	•	•	
																																																					_				_					-							•				
																																					-	10E	3 4			-													-						.			•	•	•		•	•	•	•	•	
					-+					•	-	-	<b></b>				- 1						-		-			· · ·										48	3 3		1	-		• •																	•	•	•	•	•	•	+	•	•	•	•	ŀ	-
																							•		-													Cł	84		1	1																			•	-	•	•	•	•	•	•	•	•	.	•	-
			$\vdash$	╀	+	+				+	╞	+		╞	╀	 	╡			$\vdash$									2		╀	i	+	_	╞			86	3 3		1	+	+	_			┢	╎	+	+	+	-	+	_	$\square$	-	-					╎		•	•	•	1	-		,	•		+
			L					L								•	[																				1		ľ							L		1																			İ						
								F																														D.	4		1																				•		•	•		•		•	•	•	•		
																																						5	A 2		1																		*	-	•		•	•	•			•	•		•	•	

					-		_,			_				_	mod					-			
Symbol	Function	Details		AP.	4	MN	k	1.41	Α.	4	DIR	· • • •	 			_	 _	_		-		_	(DIR
PLA	m=0   S++S+1   A <sub>1</sub> +-M(S)   S+-S+1   A <sub>M</sub> M(S)	Restores the contents of the stack on the accumulator A.	op i	n #	iop Ω	n	#1	op: I	n ♯	op	n[‡	; ;	#	ср		‡	#	ap	n #	t op	n	#	ор л
	m=1 S←S+1 AL←M(S)								Į														
PLB	m=0 S+-S+1 B <sub>L</sub> ←M(S) S←S+1 B <sub>H</sub> ←M(S) m≂1	Restores the contents of the stack on the accumulator B.																					
	S←S+1 BL←M(S)								1											_		_	
PLD	S+-S+1 DPR <sub>L</sub> ←M(S) S+-S+1 DPR <sub>H</sub> ←M(S)	Restores the contents of the stack on the direct page reg- ister.																					
PLP	S←S+1 PSL←M(S) S←S+1 PSH←M(S)	Restores the contents of the stack on the processor status register.									4												
PLŢ	s⊷s+1 DT←M(\$)	Restores the contents of the stack on the data bank reg- ister.																		Ī			
PLX	x=0 $S \leftarrow S+1$ $X_{L} \leftarrow M(S)$ $S \leftarrow S+1$ $X_{H} \leftarrow M(S)$ x=1 $S \leftarrow S+1$ $X_{L} \leftarrow M(S)$	Restores the contents of the stack on the index register X.										-											
PLY	x=0 s - s + 1 $Y_{L} - M(s)$ s - s + 1 $Y_{H} - M(s)$ x = 1 s - s + 1 $Y_{L} - M(s)$	Restores the contents of the stack on the index register Y.																					
PSH (Note 6)	M(S)←A, B, X…	Saves the registers among accumulator, index register, direct page register, data bank register, program bank register, or processor status register, specified by the bit pattern of the second byte of the instruction into the stack.											 										
PUL (Note 7)	A, B, X…~M(S)	Restores the contents of the stack to the registers among accumulator, index register, direct page register, data bank register, or processor status register, specified by the bit pattern of the second byte of the instruction.																					
RLA (Note 13)	$m=0$ n bit rotate left $ \begin{array}{c} \hline                                    $	Rotates the contents of the accumulator A, n bits to the left.			89 49	6+	3																
	- b7 b0 +-																						

<b>_</b>		•						•	•	•											•	 						Ac	bt	re	55	sin	g	m	00	le							_	 		 															Τ			Pro	 )C (	951	sor	r șt	tat	us	re	gi	ste	ər	
L(	D);	R)	L(	DI	R).	Y	,	48	s	Ι	A	B	S,b	,	AI	BS	ì,X	ŗ	AE	9S	Y	AE	3L	Τ	A	3L	,х	1	(Α	B	S)	l	ï,	AE	s	j	(A)	BS	,X)		s	Tk	<	R	ΞL	DI	R.b	.П	ļ	ABS	9, b,	R		SR	(5	SR	),Y	ſ	в	ĸ	1	10	9	,	B	7	6		5	4	3		2	1	0
ор																						In	Į.																																						#	_	IP	_	-	_	+	_	_	_		-+-	-+	_	c
																																										5				.i .																•	•				•			•			•	Z	•
									•					-																										4 6	12	7	2					~		•••						• .				-		•			•	N	•	1	•	•	•		-	z	•
										-																						•							•	5	B	5	1																			•	  -	•	•	-		•	•	-	•		•	•	•
			ι <b>σ</b> .													:																								2	8	6	1												P							v	1. alu	ן. שפ	52	176	J edi	_l. in	st	ac	<u>.</u> k.				
																																								٩	.8	6	1	ļ			1									;		T	-	Ţ		•	•		•	N	]•	•	•	•	•	1	•	z	•
																			and the second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second sec														- •	4						F	Ā	5	1										•									•													•
																																								7	X	5	J																	A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MARKET AND A MAR		•		•	•	N		•	•	•			•	z	•
																																								E	21;	12	2 i?													· ···						•		•	•	•	•	•	•	•	•		•	•	•
																																								F	311	14(	2																			łt	b	ec	- CHI	ne	9	lts	v		ie.	A	nd		he
																																																														•			•	•	•		•	•	•		•	•	•

			-		-					<u>т</u>		-		ess	<b>—</b>		_			Г		л			<u> </u>	
Symbol	Function	Details		₫₽ L.	+	MM T	_	_	A .	-		_		7,6	∔_	NR, TT		_	17, F	-					┢─᠇	
			op I	n   #	60	n							np r	ין #	-	++		ор	n #	90	n  : 	# 0	p n	# 	op	n ‡
ROL (Note 1)		Links the accumulator or the memory to C flag, and rotates result to the faft by 1 bit.					Z	42	2 1 4 2	1	7	2			36	7	2						-			
	m=1						2	24																		
	← <u>b7</u> ··· <u>b6</u> + ~ <u>C</u> +									ĺ														ŀ		
ROR (Note 1)		Links the accumulator or the memory to C flag, and rotates result to the right by 1 bit.				-			2 1		7	2			76	7	2		-   •	-	/					
	h-+C]+b <sub>15</sub> ·· b <sub>0</sub> ↓ m==1							92 · 5a	4 2																	
																								1		
RT	$S \leftarrow S+1$ $PS_L \leftarrow M(S)$ $S \leftarrow S+1$ $PS_H \leftarrow M(S)$ $S \leftarrow S+1$ $PS \rightarrow H(C)$	Returns from the Interruption routine.	40 1	1 1																					·	•
	PC <sub>L</sub> ←M(S) S←S+1 PC <sub>H</sub> ←M(S) S←S+1 PG←M(S)								C	6																
ЯTL	S+S+1 PCL+M(S) S+S+1 PCH+M(S) S+S+1 PG+M(S)	Returns from the subroutine. The contents of the program bank register are also restored.	6B	B 1															-							
RTS	S←S+1 PC <sub>L</sub> ←M(S) S←S+1 PC <sub>H</sub> ←M(S)	Returns from the subroutine. The contents of the program bank register are not restored.	60 :	5 1								•••												+		
SBC (Note 1,2)	Acc. C+Acc-M-C	Subtracts the contents of the memory and the borrow from the contents the accumulator.				2				L	4 6					5					6 8	34				
SEB (Note 5)	Mb+-1	Makes the contents of the specified bit in the memory "1".	} <b> </b>									Ç	<b>)4</b> ε	3 3	-				T		İ	Ì	-			
SEC	C≁I	Makes the contents of the C flag "1".	38; 2	2 1	T	$\square$		1		1					ľ			-		1-		1	+	T	Π	1
SEI	1+-1	Makes the contents of the I flag "1".	78			ĺ		l		1			Ţ			1			Τ	Γ	$\square$					
SEM	m+-1	Makes the contents of the m flag "1".	53	2 1												]						T			Π	
SEP	PSb⊷1	Set the specified bit of the processor status register's low- er byte (PSL) to "1".			E2	3	2						ļ													1
STA (Note 1)	M+Acc	Stores the contents of the accumulator into the memory.								1	4 6					5					7	32			1	1
STP		Stops the oscillation of the oscillator.	DB :	3   1		$\square$	╡	┽	-+ -	1		ŀ	1	ţ				+	+	+	;†	ſ	+	+	Ħ	+
STX	M←X	Stares the contents of the index register X into the memory.	11	1-		† 1	ľ	-		86	4	2	- -	Ť	┢			96	5 2	:	Ħ	╈	+	+	Ħ	+
STY	М⊷ү	Stares the contents of the index register Y into the memory.	$\uparrow\uparrow$	1	T	Ħ	1	╡		_	4	_	T	t	94	15	2	+	i	·	††	٦ţ.			t	
TAD	DPR-~A	Transmits the contents of the accumulator A to the direct page register.	5B :	2 1		1				.			1						1				T		Π	
TAS	S←A	Transmits the contents of the accumulator A to the stack pointer.	1B :	2 1	-	1	1							T	Γ	Π	Γ		1	1	· ·	- 11-	1		<b>T</b>	-†
TAX	ХА	Transmits the contents of the accumulator A to the index register X.	AA :	2 1	Ī							Ţ		-							$\square$		Ţ			1
TAY	Y≁-A	Transmits the contents of the accumulator A to the index register Y.	A8 :	2 1					Ţ		-			ļ									Ţ			T
78 <b>0</b>	DPR-B	Transmits the contents of the accumulator B to the direct page register.	42 58	4 2					Ì				T	1							$\left  \right $	T			$\left[ \right]$	1

				-	•	•											_		_	_	•	•	_				Ad	dr	e\$	şír	nd	m	00	le					_	-				•		•••		-		•				•			•		•••	T		P	i ci	ces	ssc	) r s	itat	tus	re	n	ste	r	7
L(C	ЯЯ	) L	.(D)	IR)	Y	4	٩٨	s	Т	AE	IS.	b	A	B	s.:	x	A	BS	J.Y	Τ	A	31		A	вι	,Х	-	_	_	_	_	_	_	-	AB	S.)	o.	ę	ST	ĸ	Т	R	EL	Т	DI	R.b.	R	A	BS.	b,R	Τ	s	R	k	SF	۱)	γ	B	LK	:	10	9	the set of				5		+		, [	F	0
op					_							_											_											<u> </u>			_																	1			_				ا ــــــــــــــــــــــــــــــــــــ	IP1	a, I.	4-				×	-		i		
PPP P	+	14	"			op 2E				۳' 	"	_	•	2 F	_	-	υþ	"	+*	10	"	+	"	٩h	14	#	14	1	+	-	γP	.,	++	1	"	"	-	Ŷ	m	1"	14	- <u>1</u> -	+	-	~	"		1.2	1	+"	T.	<u>۲</u>	+	14	"	+	+	14	"	17				-   N	_				ŀ			$\frac{1}{2}$	2
					•	46	/	1	,				. 36	= 0		2										f										- 1444			1																						•					•	•	•					J
H	+	╉	+	   		6E	7	3		+	_		76	E 8	B	3				┝	+	+	_	_		;	-	ł	+	+			ľ	+			_			+	╎	+	+	+	+	_		-	<u>[</u> ]	+	+	-	+	+-	╀	-	┦	-	+	-	•			•	4	•	•			+		zİ	c
							•								-																					1																																					
																																													5 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1																V	ເ		1	/90	li t	1 5	tac	k.				
																																																								ĺ					•	•	•		•	•	•	•	•   	•	•	•	•
							Ì.				ĺ																												4	Y												ļ				-		İ			]								ļ			į	
																				Ī									   								C			-												]				1					•	•	•	ŀ	•	•	•	•	• 		•	•   	•
E7 1	0 2	2	71	1	 2	ED	4	2	i		~		F	-∔ Dj (	8	3	 F9	6	3	ίE	F	6	4	FF	7	4		-	i	╞	/		1	T				-		t	T	i	t	1			-	┢	1		ŧ	3	5 2	2 F	3	8	2		+		•	•	1.	•	N	٧į	•	•	•		•	_: z	c
42 1 E7	2 3	3 4		3		42 ED		4	1		}		42 F	2 8	8	4	42 F9	8	4	। 4 ह	2	8	5	42 FF	9	5				-												j					   					12	7 3	3 4 F	21	0:	3																
				1					5	C	9	4									-										4	1				ł					ļ			1			ļ								İ						٠	•	•	1	•	•	•	•	•	•	•	•	•
	-+-	╉	+	╡			╞	•	+	-+	-		┢	+	╉	-			+	╈	1					í.		1	1	┥		$\vdash$	┢	t	+	ļ			╞	+	╈	+	╈	+	-			┢	1	+	t	+	t	+	!	+	╡	+	+	-	•	<u>.</u> (•	•		•	•	•	•	.		•	•	1
H	$\dagger$	1	t	┫			t	t	t	╡			t	$\dagger$	$\dagger$			t	+	1	-	1				ł	1	T	$\dagger$	1		F	t	t	- -	j		F	F	t	t	t	╈	+			$\vdash$	t	;	$^{+}$	t	$\dagger$	$\dagger$	+	+	+	╉	╡	┥			į.	_	+	•	•		. •	1.	+	1	•	•
H	+	1	+	+		-	t	t	+	+			t	t	+			0			101		-			i 	t	t	╈	t		F	t	1	+					t	t	+	+	+			F	t	1	t	t	╈	$\dagger$	+	Ì	$\dagger$	+	╡			•	2	١.	,   ,	•	•	1	•	1.		•	•	•
Ħ	╈	t	+				F	ł	+	+				+	-		5			1							1-		-1				t	t	+				ĺ	1-	t	+	+	-†									ĺ		- - }		t		+			.  •			Sp	ec	llie	L	1	lag		be	
871	0 2	2 9	711	1	2	aD	5	ļ iš	3		-		90	DI	5!	3	99	5	1	1.8	IF	6	4	9F	7	4	╀	ł	+	┨		$\vdash$		+	+	┥		-	<u>i</u>	+	╀	+	+	+	-		$\vdash$	╞╴	╈	╈	- -	33 (	_ <u>!</u> 5 2	[ 2  9	131	8	2	· • ·			•	<u> </u>  •	+.		-	•	•	т	17			•	•
42 1 87			23		3		7		ſ		• 1.4			2	71	4	42	1		Т	12					ł –	1																   								2 E	\$3 12 33	7	3 4 9	12 12 13	10 3	э																
										$\downarrow$				ļ				<u> </u> .				_										 				. ]			.			ļ						1				1		.  .			_	1			•	÷	Ŀ	<u>,   ,</u>	•	•		Ŀ				•	
Ц		1		_		8E	5	13	3		_		Ļ	1		_	L	<u> </u> .	ļ.										1			<u> </u>		1						ļ											1	-		1	_	Ļ	_	4	ar		Ŀ					•		ŀ				•	
Щ		$\downarrow$		ļ		BC	5	1	3	$\downarrow$		Ļ	1	1					ļ	4		_		_	ļ	L	<b>.</b>	~	1			Ł	<b>.</b>	4				ļ	L.	Ļ	+	ļ	_												4	1		1			•		-	•	_	٠	_	•			•		
				ļ		l	ł						ł	1					ļ																																					i		i			•	.	1	• •	•	•	•	<b>·</b>	.	•	•	•	•
,	+	+	+				ł	┥	+	┥		ŀ	┢		- -					•	ť			-	<u>+</u>	t	+	$\dagger$	-+			<u>.</u>	$\dagger$	╋	+	1			$\uparrow$	t	t	1	+	╡			t	┢	+	$\dagger$	╈	+	+	+	$\dagger$	+	+				•	ŀ	t		•	•	•	•	†.	-L- • † •	•	•	•
			ł		•		†	+-	+	┢			t	+	+			$\vdash$	Ì	t	1		_			t	+	t	╡			1	t	1	+					t	t	+	╞	ļ			ŀ	+	-		ł	·†	f		+	-†	1	-+				1.	1.		N	•	•	•	1.	֠	•	z	•
$\square$						Ĺ			$\downarrow$	$\downarrow$			1.	.				ļ	ļ.		ļ		_					+		ļ										1	1	1					[				1				.						L	<b>.</b>		_			l	<b>.</b>		1			1
																			 		ĺ					1																					   														•			• •		- 1	£						
		ľ				ľ	-	Ţ					ľ										į																[	T	T	-	-		4		ĺ	[	[			T	ſ		ſ		T				•	•	•	•	•	•	•	•	-	-ł	•	•	•

													/	dd	Ires	sin	g r	пос	e		_			_				
Symbol	Function	Detalls	Ľ	MF			4M		·	<u>د</u>	+	Dil		L .		-	-		-	R,	-				<u> </u>			- y
			1		-	op (	n i	# c	xp r	۲	¢ of	n	#	ср	n	# 0	ρι	n #	φ	n	‡ e	pp n	ז #	сp	n	# 0	ıp r	1 #
TBS	S⊷B	Transmits the contents of the accumulator B to the stack pointer.	42 18	4	2							ł																
твх	X←B	Transmits the contents of the accumulator B to the index register X.	42 AA	4	2																	Γ						Γ
ТВҮ	Y⊷B	Transmits the contents of the accumulator B to the index register Y.	42 AB	4	2									-		-												Ι
TDA	A←DPR	Transmits the contents of the direct page register to the accumulator A.	7B	2	1																							
TDB	B←D <b>PR</b>	Transmits the contents of the direct page register to the accumulator B.	42, 7日	4	2	1																						1
TSA	A⊷S	Transmits the contents of the stack pointer to the accumulator A.	38	2	1	Ĩ					T	1					Ţ											Τ
TSB	B⊷\$	Transmits the contents of the stack pointer to the accumu- lator B.	42 38	4	2			Ţ									ļ		Ī		1							T
TSX	X⊷s	Transmits the contents of the stack pointer to the Index register X.	BA	2	1	,		-	_^^			1					1											
ТХА	A⊷X	Transmits the contents of the index register X to the accumulator A.	BA	2	1			Ì			Ì	1					I			Ì								
TXB	BX	Transmits the contents of the index register X to the accumulator B.	42 8A		2						1	8																
TXS	s⊷x	Transmits the contents of the index register X to the stack pointer.	9A	2	1			į	ł			6				Τ					T							
тхү	γ←χ	Transmits the contents of the index register X to the index register Y.	9B	2	1								T							·								
ŤΥΑ	А⊷ү	Transmits the contents of the index register Y to the accu- mulator A.	9B	2	1				ĺ							Τ												
түв	B←Y	Transmits the contents of the index register Y to the accumulator B.	42 98	4	2											Τ				-	T							
түх	X⊷Y	Transmits the contents of the index register Y to the index register X.	BB	2	1						Ī					Ţ							ļ					-
WIT		Stops the Internal clock.	cз	Э	1					T	1	1	Γ	[""							T		i			1	1	T
XAB	A≒B	Exchanges the contents of the accumulator A and the con- tents of the accumulator B.	89 28	6	2			1		1	Ī	-				1					Ţ		-	ĺ		1	T	T







#### **APPENDIX.1 Machine Instructions**

The number of cycles shown in the table is described in case of the fastest mode for each Instruction. The number of cycles shown in the table is calculated for DPR<sub>L</sub>=0. The number of cycles in the addressing mode concerning the DPR when DPR<sub>L</sub>  $\neq$  0 must be incremented by 1. The number of cycles shown in the table differs according to the bytes fetched into the instruction queue buffer, or according to whether the memory read/write address is odd or even. It also differs when the external region memory is accessed by BYTE="H".

Note 1. The operation code at the upper row is used for accumulator A, and the operation at the lower row is used for accumulator B.

- Note 2. When setting flag m=0 to handle the data as 16-bit data in the immediate addressing mode, the number of bytes increments by 1.
- Note 3. The number of cycles increments by 2 when branching.
- Note 4. The operation code on the upper row is used for branching in the range of -128~+127, and the operation code on the lower row is used for branching in the range of -32768~+32767.

Note 5. When handling 16-bit data with flag m=0, the byte in the table is incremented by 1.

Note 6.

Type of register	A	B	Х	Y	DPR	DT	PG	PS
Number of cycles	2	2	2	2	2	1	1	2

The number of cycles corresponding to the register to be pushed are added. The number of cycles when no pushing is done is 12. i, indicates the number of registers among A, B, X, Y, DPR, and PS to be saved, while I<sub>2</sub> indicates the number of registers among DT and PG to be saved.

#### Note 7.

Type of register	A	В	X	Y	DPR	DT	PS
Number of cycles	3	3	3	3	4	3	3

The number of cycles corresponding to the register to be pulled are added. The number of cycles when no pulling is done is 14. I<sub>1</sub> indicates the number of registers among A, B, X, Y, DT, and PS to be restored, while I<sub>2</sub>=1 when DPR is to be restored.

Note 8. The number of cycles is the case when the number of bytes to be transferred is even.

When the number of bytes to be transfered is odd, the number is calculated as;

 $7 + (i/2) \times 7 + 4$ 

Note that, (1/2) shows the integer part when I is divided by 2.

Note 9. The number of cycles is the case when the number of bytes to be transfered is even.

When the number of bytes to be transfered is odd, the number is calculated as;

Note that, (i/2) shows the integer part when i is divided by 2.

- Note 10. The number of cycles is the case in the 18-bit aperation. The number of cycles is incremented by 16 for 32-bit + 16-bit operation.
- Note 11. The number of cycles is the case in the 8-bit ×8-bit operation. The number of cycles is incremented by 8 for 16-bit ×16-bit operation.
- Note 12. When setting flag x=0 to handle the data as 16-bit data in the immediate addressing mode, the number of bytes increments by 1.

Note 13. When flag m is 0, the byte in the table is incremented by 1.

- Note 14. The cycles-count in this table are for 8-bit×8-bit multiplications with the same sign. If the multiplier and multiplicand have different signs, three additional cycles are required. For 16-bit×16-bit multiplications, the cycles-count increases by 8.
- Note 15. The cycles-count in this table are for 16-bit +8-bit operations. For 32-bit +16-bit operations, the cycles-count increases by 16.

<sup>9+ (</sup>i/2) ×7+5

## APPENDIX.1 Machine Instructions

Symbol	Description	Symbol	Description
IMP	Implied addressing mode	$\forall$	Exclusive OR
IMM	Immediate addressing mode		Negation
A	Accumulator addressing mode	<b>*</b>	Movement to the arrow direction
DIR	Direct addressing mode	Acc	Accumulator
DIR, b	Direct bit addressing mode	Acch	Accumulator's upper 8 bits
DIR, X	Direct indexed X addressing mode	ACCL	Accumulator's lower 8 bits
DIR, Y	Direct indexed Y addressing mode	А	Accumulator A
(DIR)	Direct indirect addressing mode	A <sub>H</sub>	Accumulator A's upper 8 bits
(DIR, X)	Direct Indexed X indirect addressing mode	AL	Accumulator A's lower 8 bits
(DIR), Y	Direct indirect indexed Y addressing mode	в	Accumulator B
L (DIR)	Direct indirect long addressing mode	B <sub>H</sub>	Accumulator B's upper 8 bits
L (ĐIR), Y	Direct indirect long indexed Y addressing mode	BL	Accumulator B's lower 8 bits
ABS	Absolute addressing mode	x	Index register X
ABS, b	Absolute bit addressing mode	Хн	Index register X's upper 8 bits
ABS, X	Absolute indexed X addressing mode	XL	Index register X's lower 8 bits
ABS, Y	Absolute indexed Y addressing mode	Ŷ	Index register Y
ABL	Absolute long addressing mode	Yн	Index register Y's upper 8 bits
ABL, X	Absolute long Indexed X addressing mode	ΥL	Index register Y's lower 8 bits
(ABS)	Absolute Indirect addressing mode	S	Stack pointer
L (ABS)	Absolute indirect long addressing mode	PC	Program counter
(ABS, X)	Absolute indexed X indirect addressing mode	РСн 🥢	Program counter's upper 8 bits
зтк	Stack addressing mode	PCL	Program counter's lower 8 bits
REL	Relative addressing mode	PG	Program bank register
DIR, b, REL	Direct bit relative addressing mode	DT	Data bank register
ABS, b, REL	Absolute bit relative addressing mode	DPR	Direct page register
SR	Stack pointer relative addressing mode	DPRH	Direct page register's upper 8 bits
(SR), Y	Stack pointer relative indirect indexed Y addressing	DPR	Direct page register's lower 8 bits
	mode 🥂	PS	Processor status register
BLK	Block transfer addressing mode	PSH	Processor status register's upper 8 bits
c	Carry flag	PSL	Processor status register's lower 8 bits
Z	Zero flag	PSb	Processor status register's b-th bit
L	Interrupt disable flag	M(S)	Contents of memory at address indicated by sta
D	Decimal operation mode flag		pointer
х	Index register length selection flag	Mb	b-th memory location
m	Data length selection flag	$AD_G$	Value of 24-bit address's upper 8-bit (A <sub>23</sub> ~A <sub>16</sub> )
v	Overflow flag	AD <sub>H</sub>	Value of 24-bit address's middle 8-bit $(A_{16} \sim A_8)$
N	Negative flag	ADL	Value of 24-bit address's lower 8-bit $(A_7 \sim A_0)$
IPL	Processor interrupt priority level	ор	Operation code
+	Addition	n	Number of cycle
_	Subtraction	#	Number of byte
*	Multiplication	i	Number of transfer byte or rotation
/	Division	i <sub>1</sub> , i <sub>2</sub>	Number of registers pushed or pulled
$\wedge$	Logical AND		
$\vee$	Logical OR		

#### Symbols in machine instructions table

#### **APPENDIX.2 Hexadecimal Instruction Code Table**

INSTRUCTION CODE TABLE - 1

	D3—D0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
D7—D4 He	exadecimal notation	0	1	2	3	4	5	6	7	8	9	A	В	с	D	E	F
0000		BRK	ORA		ORA	SEB	ORA	ASL	ORA	РНР	ORA	ASL	PHD	SEB	ORA	ASL	ORA
0000	0	BKK	A,(DIR,X)		A,SR	DIR,b	A,DIR	DIR	A,L(DIR)	PHP	A,IMM	А	PHD	ABS,b	A,ABS	ABS	A,ABL
0004		DDI	ORA	ORA	ORA	CLB	ORA	ASL	ORA	CLC	ORA	DEC	TAS	CLB	ORA	ASL	ORA
0001	1	BPL	A,(DIR),Y	A,(DIR)	A,(SR),Y	DIR,b	A,DIR,X	DIR,X	A,L(DIR),Y	CLC	A,ABS,Y	А	TAS	ABS,b	A,ABS,X	ABS,X	A,ABL,X
0040	0	JSR	AND	JSR	AND	BBS	AND	ROL	AND		AND	ROL		BBS	AND	ROL	AND
0010	2	ABS	A,(DIR,X)	ABL	A,SR	DIR,b,R	A,DIR	DIR	A,L(DIR)	PLP	A,IMM	А	PLD	ABS,b,R	A,ABS	ABS	A,ABL
0011		514	AND	AND	AND	BBC	AND	ROL	AND	050	AND	INC		BBC	AND	ROL	AND
0011	3	BMI	A,(DIR),Y	A,(DIR)	A,(SR),Y	DIR,b,R	A,DIR,X	DIR,X	A,L(DIR),Y	SEC	A,ABS,Y	А	TSA	ABS,b,R	A,ABS,X	ABS,X	A,ABL,X
			EOR		EOR		EOR	LSR	EOR		EOR	LSR		JMP	EOR	LSR	EOR
0100	4	RTI	A,(DIR,X)	Note 1	A,SR	MVP	A,DIR	DIR	A,L(DIR)	PHA	A,IMM	A	PHG	ABS	A,ABS	ABS	A,ABL
	_		EOR	EOR	EOR		EOR	LSR	EOR		EOR			JMP	EOR	LSR	EOR
0101	5	BVC	A,(DIR),Y	A,(DIR)	A,(SR),Y	MVN	A,DIR,X	DIR,X	A,L(DIR),Y	CLI	A,ABS,Y	PHY	TAD	ABL	A,ABS,X	ABS,X	A,ABL,X
			ADC		ADC	LDM	ADC	ROR	ADC		ADC	ROR		JMP	ADC	ROR	ADC
0110	6	RTS	A,(DIR,X)	PER	A,SR	DIR	A,DIR	DIR	A,L(DIR)	PLA	A,IMM	A	RTL	(ABS)	A,ABS	ABS	A,ABL
			ADC	ADC	ADC	LDM	ADC	ROR	ADC		ADC			JMP	ADC	ROR	ADC
0111	7	BVS	A,(DIR),Y	A,(DIR)	A,(SR),Y	DIR,X	A,DIR,X	DIR,X	A,L(DIR),Y	SEI	A,ABS,Y	PLY	TDA	(ABS,X)	A,ABS,X	ABS,X	A,ABL,X
		BRA	STA	BRA	STA	STY	STA	STX	STA					STY	STA	STX	STA
1000	8	REL	A,(DIR,X)	REL	A,SR	DIR	A,DIR	DIR	A,L(DIR)	DEY	Note 2	ТХА	PHT	ABS	A,ABS	ABS	A,ABL
			STA	STA	STA	STY	STA	STX	STA		STA			LDM	STA	LDM	STA
1001	9	BCC	A,(DIR),Y	A,(DIR)	A,(SR),Y	DIR,X	A,DIR,X	DIR,Y	A,L(DIR),Y	TYA	A,ABS,Y	TXS	TXY	ABS	A,ABS,X	ABS,X	A,ABL,X
		LDY	LDA	LDX	LDA	LDY	LDA	LDX	LDA		LDA			LDY	LDA	LDX	LDA
1010	A	IMM	A,(DIR,X)	IMM	A,SR	DIR	A,DIR	DIR	A,L(DIR)	TAY	A,IMM	TAX	PLT	ABS	A,ABS	ABS	A,ABL
			LDA	LDA	LDA	LDY	LDA	LDX	LDA		LDA			LDY	LDA	LDX	LDA
1011	В	BCS	A,(DIR),Y	A,(DIR)	A,(SR),Y	DIR,X	A,DIR,X	DIR,Y	A,L(DIR),Y	CLV	A,ABS,Y	TSX	ТҮХ	ABS,X	A,ABS,X	ABS,Y	A,ABL,X
		CPY	CMP	CLP	CMP	CPY	CMP	DEC	CMP		CMP			CPY	CMP	DEC	CMP
1100	С	IMM	A,(DIR,X)	IMM	A,SR	DIR	A,DIR	DIR	A,L(DIR)	INY	A,IMM	DEX	WIT	ABS	A,ABS	ABS	A,ABL
			CMP	CMP	CMP		CMP	DEC	CMP		CMP			JMP	CMP	DEC	CMP
1101	D	BNE	A,(DIR),Y	A,(DIR)	A,(SR),Y	PEI	A,DIR,X	DIR,X	A,L(DIR),Y	CLM	A,ABS,Y	PHX	STP	L(ABS)	A,ABS,X	ABS,X	A,ABL,X
		CPX	SBC	SEP	SBC	СРХ	SBC	INC	SBC		SBC			СРХ	SBC	INC	SBC
1110	E	IMM	A,(DIR,X)	IMM	A,SR	DIR	A,DIR	DIR	A,L(DIR)	INX	A,IMM	NOP	PSH	ABS	A,ABS	ABS	A,ABL
			SBC	SBC	SBC		SBC	INC	SBC		SBC			JSR	SBC	INC	SBC
1111	F	BEQ	A,(DIR),Y	A,(DIR)	A,(SR),Y	PEA	A,DIR,X	DIR,X	A,L(DIR),Y	SEM	A,ABS,Y	PLX	PUL	(ABS,X)	A,ABS,X	ABS,X	A,ABL,X
			1 1 1						//					,	· · · · ·		<u> </u>

Note 1. 4216 specifies the contents of the INSTRUCTION CODE TABLE-2. About the second word's codes, refer to the INSTRUCTION CODE TABLE-2. Note 2. 8916 specifies the contents of the INSTRUCTION CODE TABLE-3. About the second word's codes, refer to the INSTRUCTION CODE TABLE-3.

#### **APPENDIX.2 Hexadecimal Instruction Code Table**

INSTRUCTION CODE TABLE - 2 (The first word's code of each instruction is 4216)

	D3—D0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
D7—D4	exadecimal notation	0	1	2	3	4	5	6	7	8	9	А	В	С	D	Е	F
0000	0		ORA		ORA		ORA		ORA		ORA	ASL			ORA		ORA
0000	0		B,(DIR,X)		B,SR		B,DIR		B,L(DIR)		B,IMM	В			B,ABS		B,ABL
0001			ORA	ORA	ORA		ORA		ORA		ORA	DEC	TDO		ORA		ORA
0001	1		B,(DIR),Y	B,(DIR)	B,(SR),Y		B,DIR,X		B,L(DIR),Y		B,ABS,Y	В	TBS		B,ABS,X		B,ABL,X
0040	0		AND		AND		AND		AND		AND	ROL			AND		AND
0010	2		B,(DIR,X)		B,SR		B,DIR		B,L(DIR)		B,IMM	В			B,ABS		B,ABL
			AND	AND	AND		AND		AND		AND	INC	TOD		AND		AND
0011	3		B,(DIR),Y	B,(DIR)	B,(SR),Y		B,DIR,X		B,L(DIR),Y		B,ABS,Y	В	TSB		B,ABS,X		B,ABL,X
			EOR		EOR		EOR		EOR		EOR	LSR			EOR		EOR
0100	4		B,(DIR,X)		B,SR		B,DIR		B,L(DIR)	PHB	B,IMM	в 🤞			B,ABS		B,ABL
	_		EOR	EOR	EOR		EOR		EOR		EOR				EOR		EOR
0101	5		B,(DIR),Y	B,(DIR)	B,(SR),Y		B,DIR,X		B,L(DIR),Y		B,ABS,Y		TBD		B,ABS,X		B,ABL,X
			ADC		ADC		ADC		ADC	ī	ADC	ROR			ADC		ADC
0110	6		B,(DIR,X)		B,SR		B,DIR		B,L(DIR)	PLB	B,IMM	в			B,ABS		B,ABL
	_		ADC	ADC	ADC		ADC		ADC		ADC	7			ADC		ADC
0111	7		B,(DIR),Y	B,(DIR)	B,(SR),Y		B,DIR,X		B,L(DIR),Y		B,ABS,Y		TDB		B,ABS,X		B,ABL,X
	_		STA		STA		STA		STA						STA		STA
1000	8		B,(DIR,X)		B,SR		B,DIR		B,L(DIR)	S		ТХВ			B,ABS		B,ABL
			STA	STA	STA		STA		STA		STA				STA		STA
1001	9		B,(DIR),Y	B,(DIR)	B,(SR),Y		B,DIR,X		B,L(DIR),Y	TYB	B,ABS,Y				B,ABS,X		B,ABL,X
			LDA		LDA		LDA		LDA		LDA				LDA		LDA
1010	A		B,(DIR,X)		B,SR		B,DIR		B,L(DIR)	TBY	B,IMM	твх			B,ABS		B,ABL
	_		LDA	LDA	LDA		LDA		LDA		LDA				LDA		LDA
1011	В		B,(DIR),Y	B,(DIR)	B,(SR),Y		B,DIR,X		B,L(DIR),Y		B,ABS,Y				B,ABS,X		B,ABL,X
			CMP		CMP		CMP		CMP		CMP				CMP		CMP
1100	С		B,(DIR,X)		B,SR		B,DIR		B,L(DIR)		B,IMM				B,ABS		B,ABL
			CMP	CMP	CMP	•	CMP		CMP		CMP				CMP		CMP
1101	D		B,(DIR),Y	B,(DIR)	B,(SR),Y		B,DIR,X		B,L(DIR),Y		B,ABS,Y				B,ABS,X		B,ABL,X
			SBC		SBC		SBC		SBC		SBC				SBC		SBC
1110	E		B,(DIR,X)	$\checkmark$	B,SR		B,DIR		B,L(DIR)		B,IMM				B,ABS		B,ABL
			SBC	SBC	SBC		SBC		SBC		SBC				SBC		SBC
1111	F		B,(DIR),Y	B (DIR)	B,(SR),Y		B,DIR,X		B,L(DIR),Y		B,ABS,Y				B,ABS,X		B,ABL,X

#### **APPENDIX.2 Hexadecimal Instruction Code Table**

	D3—D0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
D7—D4 He:	xadecimal notation	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
0000	0		MPY		MPY		MPY		MPY		MPY				MPY		MPY
			(DIR,X)		SR		DIR		L(DIR)		IMM				ABS		ABL
0001	1		MPY	MPY	MPY		MPY		MPY		MPY				MPY		MPY
			(DIR),Y	(DIR)	(SR),Y		DIR,X		L(DIR),Y		ABS,Y				ABS,X		ABL,X
0010	2		DIV		DIV		DIV		DIV	XAB	DIV				DIV		DIV
			(DIR),X		SR		DIR		L(DIR)		IMM				ABS		ABL
0011	3		DIV	DIV	DIV		DIV		DIV		DIV				DIV		DIV
			(DIR),Y	(DIR)	(SR),Y		DIR,X		L(DIR),Y		ABS,Y				ABS,X		ABL,X
0100	4										RLA						
											IMM						
0101	5												6				
0110	6										0	Ø					
0111	7									~		2					
1000			MPYS*		MPYS*		MPYS*		MPYS*		MPYS*		EXTS*		MPYS*		MPYS*
	8		(DIR,X)		SR		DIR		L(DIR)		IMM		А		ABS		ABL
1001	9		MPYS*	MPYS*	MPYS*		MPYS*		MPYS*		MPYS*				MPYS*		MPYS*
			(DIR),Y	(DIR)	(SR),Y		DIR,X		L(DIR),Y		ABS,Y				ABS,X		ABL,X
1010	А		DIVS*		DIVS*		DIVS*		DIVS*		DIVS*		EXTZ*		DIVS*		DIVS*
			(DIR),X		SR		DIR		L(DIR)		IMM		А		ABS		ABL
1011	В		DIVS*	DIVS*	DIVS*		DIVS*		DIVS*		DIVS*				DIVS*		DIVS*
			(DIR),Y	(DIR)	(SR),Y		DIR,X		L(DIR),Y		ABS,Y				ABS,X		ABL,X
1100	с			LDT IMM													
1101	D																
1110	E																
1111	F																

INSTRUCTION CODE TABLE - 3 (The first word's code of each instruction is 8916)

Note 1. The code of each instruction first word is 8916. Note 2. "\*" shows the instructions can be used in 7750 Series.

# **EOL announced**

#### MITSUBISHI SEMICONDUCTORS 7700 Family Software MANUAL

Sep. First Edition 1994

Editioned by Committee of editing of Mitsubishi Semiconductor USER'S MANUAL

Published by Mitsubishi Electric Corp., Semiconductor Marketing Division

This book, or parts thereof, may not be reproduced in any form without permission of Mitsubishi Electric Corporation.

©1994 MITSUBISHI ELECTRIC CORPORATION

7700 Family Software Manual



**Renesas Electronics Corporation** 1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan