

# Synergy Software Quality Handbook

Renesas Synergy™ Platform Synergy Software Software Quality Assurance

All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by Renesas Electronics Corp. without notice. Please review the latest information published by Renesas Electronics Corp. through various means, including the Renesas Electronics Corp. website (http://www.renesas.com).

Renesas Electronics

Rev. 4.0 April 2019

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other disputes involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawing, chart, program, algorithm, application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics products.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

- Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (space and undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.
- 6. When using the Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat radiation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions or failure or accident arising out of the use of Renesas Electronics products beyond such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please ensure to implement safety measures to guard them against the possibility of bodily injury, injury or damage caused by fire, and social damage in the event of failure or malfunction of Renesas Electronics products, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures by your own responsibility as warranty for your products/system. Because the evaluation of microcomputer software alone is very difficult and not practical, please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please investigate applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive carefully and sufficiently and use Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall not use Renesas Electronics products or technologies for (1) any purpose relating to the development, design, manufacture, use, stockpiling, etc., of weapons of mass destruction, such as nuclear weapons, chemical weapons, or biological weapons, or missiles (including unmanned aerial vehicles (UAVs)) for delivering such weapons, (2) any purpose relating to the development, design, manufacture, or use of conventional weapons, or (3) any other purpose of disturbing international peace and security, and you shall not sell, export, lease, transfer, or release Renesas Electronics products or technologies to any third party whether directly or indirectly with knowledge or reason to know that the third party or any other party will engage in the activities described above. When exporting, selling, transferring, etc., Renesas Electronics products or technologies, you shall comply with any applicable export control laws and regulations promulgated and administered by the governments of the countries asserting jurisdiction over the parties or transactions.
- 10. Please acknowledge and agree that you shall bear all the losses and damages which are incurred from the misuse or violation of the terms and conditions described in this document, including this notice, and hold Renesas Electronics harmless, if such misuse or violation results from your resale or making Renesas Electronics products available any third party.
- 11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

RENESAS

# Approvals

IoT Platform Business Division Vice President

Com

Senfor Director of Engineering

Software Development Senior Manager

System Engineering Diregion

**5/6/19** Date Software Quality Senior Manager

**5/6/19** Date

5/6/19

Date

5/6/19

Date

IoT-SQH-00304 Rev. 4.0 April 2019April 2019

# Contents

Appro	ovals		1
Conte	ents		2
1.	Introduction	n	1
2.	Definitions		2
2.1	Software		2
2.2	Software Qua	ality	2
2.3	Software Qua	ality Assurance	2
2.4	-	ors	
3.	Softwara D	Development Life Cycle Activities	1
5. 3.1		Development Life Cycle Activities	
3.1 3.2		se velopment Plan (IoT-SDP-00217)	
3.3		ification Plan (IoT-SVP-00174)	
3.4		afiguration Management Plan (IoT-SCP-00172)	
3.5	-	ality Assurance Plan (IoT-SQP-00173)	
3.6		velopment Phase	
3.6		are Requirements Specification (IoT-STD-00xxx)	
3.6		are Design Description (IoT-STD-00006)	
3.6		are Implementation	
3.6		are development verification	
3.6		Operation/Maintenance Standards	
3.6		ırds	
3.6		N	
3.6			
3.7		nfiguration Management Phase	
3.7		m Reporting and Corrective Action (IoT-PRP-00247)	
3.7	.2 Correc	tive Action Procedures 1	0
3.7		Activities1	
3.7	.4 Config	guration Identification 1	0
3.7	.5 Config	guration Change Control 1	1
3.7	.6 Config	guration Status Accounting and Reporting 1	1
3.7	.7 Config	guration Audits and Reviews 1	1
3.7	.8 Code C	Control 1	1
3.8	Software Ver	ification Phase1	1
3.8	.1 Indepe	ndent Verification per Specification 1	12
3.8	.2 Requir	rement Based Testing 1	2
3.8	.3 Testing	g and the Software Development Life Cycle 1	2
3.8	.4 Chara	icteristics of Testable Requirements1	3
3.8	.5 Tracea	bility of Software Requirement 1	4
3.8	.6 Baseli	ines Must Be Congruent 1	5
3.8		are Unit test	
3.8	.8 Functio	onal Tests 1	5
3.8		are Integration	
3.8		are Performance Tests	
3.8		ssion Tests (IoT-LED-00289)1	
3.8	-	g Guidelines	
3.8		nic Analysis	
3.8	5	Analysis	
5.0			



3.8	8.15 Review	
3.8	8.16 Audit	
3.9	Software Release Phase	
3.10	Scope Restriction	
4.	Documentation Quality	19
4.1	Documentation Standards	
4.2	Documentation Review	
4.3	Documentation Maintenance	
4.4	Documentation Control	
5.	Standards, Practices, and Conventions	20
6.	Reviews, Audits, and Controls	21
6.1		
6.1		
6.1		
6.2		
6.2		
6.2		
6.2		
6.2		
6.2		
_		• •
7.	Software Maintenance Phase	
7.1	Internal problems	
7.1		
7.1	· · · · · · · · · · · · · · · · · · ·	
7.1		
7.1	8 , 8	
7.1		
7.2		
7.2	· · · · · · · · · · · · · · · · · · ·	
7.2	2.2 Support requests	
8.	Software Metrics	
8.1	Complexity of Software	
8.1		
8.2	Clean Build	
8.2	2.1 Module Software Warning Index	
8.3	Structural Decision Coverage	
8.3	-	
8.4	Coding Standards	
8.4	•	
8.5	Software Verification	
8.5	5.1 Module Software Verification Index	
8.6	Software Backward Compatibility	
8.6	5.1 Module Software Backward Compatibility Index	30
9.	Requirements Management Solution Tool	31
10.	SSP Software Qualification and Verification Packages	

RENESAS

Appe	ndix A - Simulated Verification Reports	.33
11.	Functional Tests Reports	.33
11.1	Coverage Report	33
11.2	Coverage Report	34
12.	Performance and Benchmark Report	.35
13.	Integration Report	.36
14.	Complexity Report	.37
15.	Coding Standard Report	.38
16.	Unit Test Report	. 39
17.	Regression and Quality Report	.40



# 1. Introduction

This handbook defines a set of guidelines for Software Quality Assurance (SQA) activities as applied to the Renesas Synergy Software, and is intended for use by developers, managers, vendors, and quality teams who use the Synergy Platform in their own end-products.

Developing quality software requires everyone's involvement. Anyone who has faced the challenge of developing a software system understands that the task of producing quality software is harder than it appears, and certainly harder than the user thinks it should be. The road to functional software is filled with many pitfalls and the risk of failure is significant.

Much of the difficulty and part of the challenge of developing software stem from its intangibility; a person can't simply draw a blueprint or describe its physical characteristics. Although the process of developing software borrows much from established engineering disciplines, some of the process remains undefined. Software developers often have strong convictions about the proper mix of engineering and art, but these vary from person to person. At Renesas, sharing a consistent set of ideas about what constitutes software quality and using consistent methods to achieve that end are critical to a successful product. These ideas and methods also play an important part in making a project successful.

As we will discuss in this handbook, the benefits of SQA are very real. We strive for better software quality and for consistency in the engineering process to lower the risk of failure. Developing software may never become easy. If, however, we improve the process for development and the methods for checking quality, we can significantly raise the level of success that can be achieved. Conducting a software quality assurance program can significantly reduce the number of errors introduced into the software product and ensure that more errors are detected earlier in the system development life cycle.



# 2. Definitions

# 2.1 Software

Software is "computer programs, procedures, rules, and possibly associated documentation and data pertaining to the operation of a computer system." The definition of software includes not only the computer (microcontroller) code, but also the accompanying documentation. This definition encompasses both in-line comments in the code as well as requirements specifications, design documents, user manuals, and maintenance guides. Good software must not only work well but must be documented well, too.

# 2.2 Software Quality

Renesas has established processes to ensure the ability of the software to comply with defined requirements. This differs from a definition based on the fitness for use of the software. Defined requirements act as the foundation for determining the level of quality. Emphasis on establishing the requirements in the first place, rather than on determining what to do after the damage is done and the system works inadequately. This definition of quality affects two areas of action:

- 1. Ensure that the product correctly meets customer needs.
- 2. Verify that reasonable steps were taken to ensure the quality of the product.

The goal of quality is to meet specified requirements rather than achieve an absolute level of quality. The purpose is not to guarantee 100% reliability or zero defects; rather, it is to verify that every reasonable step has been taken during the life cycle to achieve a desired level of quality in the end product.

# 2.3 Software Quality Assurance

SQA is "a systematic set of actions that provide confidence that the software conforms to established technical requirements." This definition encompasses the following:

- 1. All necessary activities that can contribute to the quality of software during entire software development life cycle.
- 2. Systematic execution of the Plan to achieve the objectives of software quality.
- 3. Developing techniques to demonstrate the effectiveness of process in practice.

Renesas' quality plan for Synergy Software involves the entire software development process, from early stage of market requirements validation to software verification and maintenance. Most importantly, changes are aligned with market requirements and software architecture, to ensure consistency and backward compatibility. All changes are monitored and reviewed for correctness, completeness, and traced within each fully verified release product. This includes defects analysis and verification of defects, which demands specification testing, procedures, categories, types of tests, and methods of testing. The major pitfall of such a test-oriented program is:

Quality cannot be tested into the software product; quality is built into the software product.

# 2.4 Quality Factors

Quality factors are grouped according to performance, design, or adaptation concerns. These are the general categories that inherently characterize the nature of a software project's quality.

**Performance quality factors** characterize how well the software functions. The performance factors are efficiency, integrity, reliability, survivability, and usability.

**Design quality factors** characterize the software design. The design factors are correctness, maintainability, and verifiability.



**Adaptation quality factors** characterize the adaptability of the software. The adaptation factors are expandability, flexibility, interoperability, portability, and reusability.

- 1. **Efficiency** The amount of computing resources and code required by the software to perform a function.
- 2. **Integrity** The extent to which access to software or data by unauthorized persons is being controlled.
- 3. **Reliability** The extent to which the software performs its intended function without failures for a given time period.
- 4. **Survivability** The extent to which the software will perform and support criterial functions when a portion of the system is inoperable.
- 5. **Usability** The effort required to learn, operate, prepare input, and interpret output of the software.
- Correctness The extent to which the software satisfies its specifications and fulfills the user objectives.
- 7. Maintainability The effort required to locate and fix an error in the operational software.
- 8. Verifiability The effort required to test and verify that the software performs its intended function.
- 9. **Expandability** The effort required to increase the software capability or performance by enhancing current functions or by adding new functions or data.
- 10. Flexibility The effort required to modify operational software.
- 11. Portability The effort required to transport the software for use in another environment.
- 12. Reusability The extent to which the software can be used in other applications.
- 13. **Interoperability** The effort required to couple the software of one system to the software of another system.

SQA uses these quality factors to determine the extent that the project is satisfying its quality objectives.



# 3. Software Development Life Cycle Activities

The development process is comprised of a number of stages that are broken into deliberate steps. All software development life cycles exhibit similar characteristics, regardless of what the specific stages are called, or the format of the documentation that results.

The stages are as follows:

Requirements         Includes understanding the target environment and gathering and analyzing the requirer	
Design         Includes both the logical and physical aspects of the system.	
Implementation Includes defining the details of the design, coding the system, testing, and installing	
Release         Includes using the system in production and maintaining and controlling the correction enhancements, and additions.	

# 3.1 Planning Phase

The planning phase establishes the basic project structure, evaluates feasibility and risks associated with the project, and describes appropriate management and technical approaches.

The output of the project planning stage is the software development plan (SDP), the software verification plan (SVP), the software configuration management plan (SCMP), and the software quality assurance plan (SQP), with a listing of activities, responsibilities for the upcoming requirements phase, and high-level estimates of effort for the output phases.



Figure 1 Renesas Synergy Software SDLC Documentation

# 3.2 Software Development Plan (IoT-SDP-00217)

The SSP software development plan describes a breakdown of the software development project into manageable tasks arranged into hierarchical refinement of detail. The SDP identifies all technical and managerial activities associated with program development. It specifies the following items:



- Activity description
- Activity deliverables and associated completion criteria
- Prerequisite deliverables from prior activities
- Interrelationship among activities

The development process output documents:

- Software requirement document (SRD)
- Software design description (SDD)
- Requirements Traceability Matrix (RTM)
- Source codes
- Executable object code
- Dev Unit Tests
- Dev Unit Test Results

Note: Traceability is from Market Use Cases to Market Requirements Document (MRD) to Software Requirements Document (SRD) to Software Design Description (SDD) to source code section or executable object codes, verification cases and results.

All the software product requirements to be developed during the requirements definition stage flow from one or more of the market requirements. The minimum information for each market requirement consists of a title and textual description, although additional information and references to external documents may be included.

# 3.3 Software Verification Plan (IoT-SVP-00174)

The SSP software verification document provides the planning and guidance for the performance of requirements verification. It will provide documentation demonstrating compliance with the processes defined herein, and provide documentation demonstrating compliance of the software with the high-level (Functional, Integration, Performance, and Regression tests) and low-level (Unit tests) software requirements.

The verification process output documents:

- Software Verification Cases and Procedures (SVCP)
  - o Functional Module testing
  - Integration testing
  - Performance testing
  - o Regression testing
- Software Verification Results (SVR):
  - Review requirements, design, code, test cases and test results
  - Testing of executable object code
  - Review requirement coverage
  - Code coverage analysis

# 3.4 Software Configuration Management Plan (IoT-SCP-00172)

The Software Configuration Management Plan (SCP) provides an operational plan to initiate and maintain software configuration identification, software configuration control, software configuration status, accounting records, and software configuration audits.

The Software Configuration Management activities include configuration identification, change control, baseline establishment in Configuration System, and archiving of software lifecycle data. The SCP will detail how these activities will be performed. This plan also addresses the method of storage, handling, and delivery of project media, configuration status accounting, and configuration audits.

SCM requirements established by this plan apply to all software product/development phases over the life of the product and through any post software release activities.

Renesas' Configuration System will manage the configured portion of the software data repository. The configuration system is capable of managing multiple variants of evolving software systems, tracking which versions were used in software builds, performing builds of individual programs or entire releases according to user-defined version specifications, and enforcing site-specific development policies.

The Renesas' Configuration System toolset will be used to:

- Provide a mechanism for tracking baseline software and documentation
- Maintain a history and record of each software or documentation change
- Initiate changes to the baseline through the use of Action Requests
- Identify and control all released configuration of software

# 3.5 Software Quality Assurance Plan (IoT-SQP-00173)

The SSP Software Quality Assurance Plan addresses activities to be used by Development Process Assurance (DPA) to ensure that all software development is done in accordance with the approved methods described in the corresponding software plans.

Output documents from the quality assurance process:

- Software <u>quality assurance</u> records (SQAR)
- Software conformity review (SCR)
- Software Release Notes (SRN)

# 3.6 Software Development Phase

The Software Development Phase consists of:

- 1. Requirements Specification stage which identifies the requirements that the computer program must satisfy
- 2. Design Description stage which determines the design of the software
- 3. Software Implementation stage is the execution of stage one and two
- 4. Software development verification stage is the verification of stage 3 to meet the requirements

The first two stages produce a statement of the project objectives, system functional specification, and design constraints.

# 3.6.1 Software Requirements Specification (IoT-STD-00xxx)

The requirements gathering process takes as its input the requirements identified in the market requirements document (MRD). Each market requirement will be refined into a set of one or more software requirement(s).

The requirements are fully described in the primary deliverables for this stage, the requirements document and the requirements traceability matrix (RTM). The requirements document contains complete descriptions of each requirement, including diagrams and references to external documents as necessary.

The software requirements review takes place at software release planning phase in which the software requirements specification is generated. The software requirements review constitutes an evaluation of the SRD. It is conducted to assure the adequacy, technical feasibility, and completeness of the requirements stated in the SRD. The software requirements review is held to evaluate the SRD to ensure that it is complete, verifiable, consistent, maintainable, modifiable, traceable, and usable during the operation and maintenance phases. The review ensures that sufficient detail is available to complete the software design. The results of the software requirements review are documented including a record of all deficiencies identified, and a plan and schedule for corrective action. After the software requirements review is updated to correct these deficiencies, the document is placed under configuration control, establishing the baseline to be used for software design and other efforts throughout the life cycle. Additional changes to the SRD are permitted during software design and its implementation.



The SSP's SRD is created based on Market Requirements Document and Renesas Synergy MCU family datasheet(s) to ensure:

- 1. Every requirement is uniquely identifying a verifiable behavior of software
- 2. Requirements are forward and backward compatible with design
- 3. Requirements identify required software interfaces based on hardware capabilities
- 4. Requirements identify data coupling for internal and external communication interfaces
- 5. Requirements identify internal and external control coupling
- 6. Safety requirements and error management scenarios to meet mission critical applications as applicable

# 3.6.2 Software Design Description (IoT-STD-00006)

The design stage takes as its initial input the requirements identified in the approved requirements document. For each requirement, a set of one or more design elements will be produced.

Design elements describe the desired software features in detail, and include functional hierarchy diagrams, screen layout diagrams, tables of business rules, business process diagrams, pseudo code, and a complete entity-relationship diagram with a full data dictionary. These design elements are intended to describe the software in sufficient detail that skilled programmers may develop the software with minimal additional input.

The Software Design Description (SDD) captures verifiable design details of all software requirements (SRD), to ensure only required functionalities are implemented and documented.

The preliminary design review is held at the end of the functional specification stage. The preliminary design review evaluates the technical adequacy of the preliminary design as a prelude to the detailed design. The review assesses the technical adequacy of the selected design approach; checks the design compatibility with the functional and performance requirements of the SRD; and verifies the existence and compatibility of the interfaces between software, hardware, and user.

All organizational elements that impose requirements or that are impacted by the design provide representatives to participate in this review. Documentation of the results contains a record of all deficiencies identified in the review, and a plan and schedule for their corrective action. The updated SDD document is placed under configuration control, establishing a baseline for the detailed software design effort. Changes to the high-level design that become necessary during detailed design, implementation or testing, are incorporated into the design documentation, with appropriate reviews made to determine the impact of these changes.

The critical design review is held at the end of the detailed software design phase. The critical design review evaluates the technical adequacy, completeness, and correctness of the detailed design before the start of actual coding. The purpose of the critical design review is to evaluate the acceptability of the detailed design depicted in the software design description to establish that the detailed design satisfies the requirements of the SRD; to review compatibility with other software and hardware with which the product is required to interact; and to assess the technical, cost, and schedule risks of the product's design.

The organizational elements that impose requirements or that are impacted by the design participate in the review. Documentation of the results of the review identifies the discrepancies found during the review and presents schedules and plans for their resolution. The updated SDD is then placed under configuration control to establish a baseline for the next phase of implementation and coding.



The software designs are created with the following objectives:

- 1. Provide conceptual software product architecture with all interfaces hardware, software and system.
- 2. Unique Software architecture for all layers BSP, HAL, Application Framework, Interfaces, etc.
- 3. Software Component Initialization.
- 4. Description of steps that uses formulas and computational logic for statistical decisions.
- 5. Follows standard design principles for data flow and control coupling.
- 6. Common industry design patterns component driven designs to support multiple Synergy MCU Groups.
- 7. Standard API descriptions, data structure methods that meets Renesas Synergy Software coding standards.
- 8. Vivid error management.
- 9. Interface definitions Inter-module, inter-processor, inter-components.
- 10. Memory requirements and partitioning details.
- 11. Description of any communication protocol.
- 12. Design constraints.

#### 3.6.3 Software Implementation

When the design document is finalized and accepted, the RTM is updated to show that each design element is formally associated with a specific requirement. The output of the design stage is the design document. For each design element, a set of one or more software artifacts will be produced. Appropriate unit test cases will be developed for each set of functionally related software artifacts.

The output of the development stage includes a fully functional set of software that satisfies the requirements and design elements previously documented, unit test cases to be used to validate the correctness and completeness of the software, and an updated RTM.

The SSP code implementation is based on 'C' programing language. Software developers follow the Software Developer Guide for the development environment (maintainability and usability).

All software components and artifacts are maintained using a secure version control (Integrity and Reliability). New development and changes must comply with Renesas Synergy Software coding standards. The coding standard compliance is checked by using a static code analysis (usability and portability). In addition, newly developed and changed code, or any associated artifacts are subjected to peer-review and independent review to ensure changes are traceable to requirement, design and verification results (compatibility and correctness).

#### 3.6.4 Software development verification

Software development verification is requirement-based testing. Basically, all development verification cases are traced to at least one software requirement and all software requirements are traced to a verification case (100% requirements coverage) and execution of verification cases provide 100% data and control coupling. This objective is achieved by full traceability of verification cases to software requirements and executing verification cases against instrumented code to collect coverage data.

The software development exit criteria:

- 1. All SRD items are traced at least to one SDD item.
- 2. All SRD and SDD are reviewed and baselined.
- 3. All planned requirements are implemented.
- 4. All implementations are traceable to at least one SDD item.
- 5. All requirements are traceable to a verification case which fully verifies the requirement which it is traced to.
- 6. All implementations are in compliance with Renesas Synergy Software coding standards.
- 7. All software components, specifications, and verifications are version controlled and baselined.
- 8. All verification cases are executed and satisfy pass/fail criteria.
- 9. All test cases, verification results, and coverage reports are reviewed.
- 10. All deficiencies are reported and dispositioned.

- 11. All software components are compiled and linked with no warning.
- 12. 100% requirements coverage provides 100% data and control coupling coverage.

# 3.6.5 Code Operation/Maintenance Standards

There are two types of maintenance: repair and enhancement. Repair corrects a defect found in the software or incorporates changes required by a change in the environment; enhancement adds some feature to the requirement specification. When considering an operation/maintenance standard, a new kind of maintenance known as preventative maintenance needs to be considered.

Once a program or module has been identified as a candidate for preventative maintenance, a peer review is held to ensure there is no redundant code and decision complexity is in an acceptable range.

#### 3.6.6 Standards

All developed code is in compliance with Renesas Synergy Software coding standards. Standards are "documented agreements containing technical specifications or other precise criteria to be used consistently as rules, guidelines, or definitions of characteristics, to ensure that materials, products, processes and services are fulfil their purpose."

#### 3.6.7 Review

The initial version of documentation or code is subject to a full review and changes are subject to an incremental review. The purpose of review is to evaluate the conceptual and technical approach to the system solution and ensure that the quality factors previously defined for the project are satisfied. The peer review attempts to identify problems before they appear as error in software product.

#### 3.6.8 Audit

An audit is an inspection of the documentation and associated development methods to verify that the process and its documentation are in accordance with the SQA plan and organizational policies and procedures.

# 3.7 Software Configuration Management Phase

This section presents a general discussion of software configuration management (SCM) and code control, including problem reporting and corrective actions.

# 3.7.1 Problem Reporting and Corrective Action (IoT-PRP-00247)

The formal Renesas procedure for software problem reporting and corrective action is established for all software to measure and promptly identify failures, malfunctions, deficiencies, deviations, defective materials and equipment, and nonconformance. The problem reporting system interfaces with software configuration management procedures to ensure formal processing to resolve these problems.

Problems encountered during software development or operation may result from defects in software, in hardware, or in system operations. Because of the large number of possible defects, defect sources, and means of detection, a centrally located system for monitoring software defects is necessary.

The objective of the software problem reporting, and tracking system are:

- To assure that the defects are documented, corrected, and not forgotten
- To assure that the defects are assessed for their validity
- To assure that all defect corrections are approved by a review team or change control board before changes to the software configuration are made
- To facilitate measuring the defect correction process
- To inform the designer and user of the defect's status
- To provide a method of setting priorities for defect correction and scheduling appropriate actions

- To provide management with knowledge of the status of software defects
- To provide data for measuring and predicting software quality and reliability

Standard forms or documents are encouraged for reporting problems and proposed changes for software. These forms include the following items as a minimum:

- A description of the problem and proposed corrective action
- Authorization to implement the change
- A list of all items expected to be affected by the change
- An estimate of the resources required for the change
- Identification of the personnel involved in the origination and disposition of the problem report and in the resolution of the problem
- An identification number and date
- Any finding during review is reported as an action item within the issue tracking system. The action
  items are specific to artifact(s) under the review. An action item shall clearly specify what needs to be
  done to change a NO answer in the checklist to YES.

# 3.7.2 Corrective Action Procedures

Corrective action procedures deal with the process of correcting software discrepancies. All corrective actions are supported by software development. Corrective actions allow developers enough latitude so that their productivity and creativity are not encumbered. Significant negative impacts on the cost and reliability of software can occur if corrective action is not timely or is improperly administered. Software errors that go uncorrected until the system is implemented cost far more to correct than those that are uncovered during software development. The corrective action process is established early in the Software Development Planning phase. Prompt detection and early correction of software deficiencies cannot be overemphasized.

Corrective action procedures aid rather than hinder the systematic identification and correction of software discrepancies and anomalies. The baselines established in the SCM system permits systematic incorporation of corrective action procedures. These procedures include steps for identifying the discrepancy in writing, documenting the proposed changes, independently reviewing the proposed changes for adequacy and retesting of the affected code and all interfacing modules.

Corrective action procedures establish a mechanism for feedback to users on the error analysis of individual problems, and information about recurrent types of problems. Conversely, corrective action procedures require software users to inform the program developer when errors are discovered in the computer program, so that the developer can examine and assess the overall effects of the error.

The program developer is ultimately responsible for the resolution of errors discovered during software development and use. Furthermore, the developer decides if the error can be corrected with a minor change, or if a significant revision that requires reverification of the software is necessary.

Effective corrective action procedures require input from software designers, developers, and testers, as well as SQA and configuration management organizations. This input helps determine what in the original development process went wrong. Existing methodologies can be reexamined by project management to determine actions to be taken to minimize recurrence of such defects. In particular, any points in the software development life cycle that tend to be error-prone are identified.

# 3.7.3 SCM Activities

SCM activities consist of the following:

# 3.7.4 Configuration Identification

All components, units, or documents associated with software are version controlled and labeled per releases. The SSP package uses the versioning scheme of X.Y.Z-maturitylevel+ buildmetadata where:



X: Major (Upgrade) release Number, Y: Minor (Update) release number, and Z: Patch (Bug) release number

Maturity Level String: Each release will go through different levels of maturity. For example: Alpha, Beta, Custom, Release Candidate (RC) and finally the Gold or General Availability (GA).

Build Metadata String: Incremented every time a release is made to outside the development team but within Renesas. This is an internal tracking number and not necessarily provided to anyone outside Renesas.

The concept of baselines is important in this function because it allows everyone associated with a project to have a common point of reference when they are defining, developing, or changing a software product.

# 3.7.5 Configuration Change Control

Configuration change control provides the controls necessary to manage and control the change process. The mechanics of processing changes are defined by the SCM plan. Appropriate signoff procedures are incorporated. A Change Control Review Board (CCRB) monitors and approves changes for each release.

# 3.7.6 Configuration Status Accounting and Reporting

Configuration status accounting is used to develop and maintain records of the status of software as it moves through the software life cycle. CSA may be thought of as an accounting system.

# 3.7.7 Configuration Audits and Reviews

The SCM processes are audited and reviewed for each release. The configuration items are audited when the baseline is released. The number of audits involved will vary according to the baseline being released. The criteria for the audit, including the roles of its participants, is set in the SCM plan. At a minimum, audits are performed whenever a product baseline is established, whenever the product baseline is changed, or whenever a new version of the software is released.

# 3.7.8 Code Control

Code control encompasses the procedures necessary to distribute, protect, and ensure the validity of the operating software and associated documentation. Once a code baseline is established, the operating code and associated artifacts are placed in a centralized computer program library. SQA ensures that adequate controls and security measures are established for software changes and for protection from inadvertent alteration after the code has been baselined.

New version implementation is to follow the documented procedures. Accurate and unique identification of all versions of a computer program is being ensured. Controls are established to record the changing of source or object code or related material. The software library assigns and tracks identification numbers of computer programs and documentation, including revisions. The library provides documentation of release authorization. The software library assists with the arrangements for marking, labeling, and packing software shipments, and maintains logs and records of the distribution, inventory, and configuration control/status accounting for deliverables. A central index lists the documents composing the project file.

# 3.8 Software Verification Phase

The software verification is "(1) The process of determining whether the products of a given phase of the software development cycle fulfill the requirements established during the previous phase. (2) Formal proof of program correctness. (3) The act of reviewing, inspection, testing, checking, auditing, or otherwise establishing and documenting whether or not items, processes, services, or documents confirm to specified requirements." This approach is known as requirements-based testing (RBT).

# 3.8.1 Independent Verification per Specification

Verification is intended to check that a product, service, or system (or portion thereof, or set thereof) meets a set of design specifications. In the development phase, verification procedures involve performing special tests to model or simulate a portion, or the entirety, of a product, service or system, then performing a review or analysis of the modeling results. In the post-development phase, verification procedures involve regularly repeating tests devised specifically to ensure that the product, service, or system continues to meet the initial design requirements, specifications, and regulations as time progresses. It is a process that is used to evaluate whether a product, service, or system complies with regulations, or conditions imposed at the start of a development phase.

# 3.8.2 Requirement Based Testing

The RBT approach validates that the requirements are correct, complete, unambiguous, and logically consistent. It also reduces the immensely large number of potential tests down to a reasonable number and ensures that the tests got the right answer for the right reason.

The overall RBT strategy is to integrate testing throughout the development life cycle and focus on the quality of the Requirements Specification. This leads to early defect detection which has been shown to be much less expensive than finding defects during integration testing or later. The RBT process also has a focus on defect prevention, not just defect detection.

To put the RBT process into perspective, testing is divided into the following eight activities:

- 1. **Define Test Completion Criteria**. The test effort has specific, quantitative and qualitative goals. Testing is completed only when the goals have been reached (for example, testing is complete when all functional variations, fully sensitized for the detection of defects, and 100% of all statements and branch vectors have executed successfully in single run or set of runs with no code changes in between).
- 2. **Design Test Cases**. Logical test cases are defined by five characteristics: the initial state of the system prior to executing the test, the data in the data base, the inputs, the expected outputs, and the final system state.
- 3. **Build Test Cases**. There are two parts needed to build test cases from logical test cases: creating the necessary data, and building the components to support testing (for example, build the navigation to get to the portion of the program being tested).
- 4. **Execute Tests**. Execute the test-case steps against the system being tested and document the results.
- 5. Verify Test Results. Verify that the test results are as expected.
- 6. Verify Test Coverage. Track the amount of functional coverage and code coverage achieved by the successful execution of the set of tests.
- 7. **Manage and Track Defects**. Any defects detected during the testing process are tracked to resolution. Statistics are maintained concerning the overall defect trends and status.
- 8. **Manage the Test Library**. The test manager maintains the relationships between the test cases and the programs being tested. The test manager keeps track of what tests have or have not been executed, and whether the executed tests have passed or failed.

# 3.8.3 Testing and the Software Development Life Cycle

In most software development life cycles, the bulk of testing occurs only when code becomes available. With the RBT process, testing is integrated throughout the life cycle (Figure 2).



# Synergy Software Quality Handbook



Figure 2 Life Cycle with Integrated Testing

# 3.8.4 Characteristics of Testable Requirements

For requirements to be considered testable, the requirements should have all of the following characteristics:

- 1. **Deterministic**: Given an initial system state and a set of inputs, you must be able to predict exactly what the outputs will be.
- 2. **Unambiguous**: All project members must get the same meaning from the requirements; otherwise they are ambiguous.
- 3. Correct: The relationships between causes and effects are described correctly.
- 4. **Complete**: All requirements are included. There are no omissions.
- 5. **Non-redundant**: Just as the data model provides a non-redundant set of data, the requirements should provide a non-redundant set of functions and events.
- 6. Lends itself to change control: Requirements, like all other deliverables of a project, are placed under change control.
- 7. **Traceable**: Requirements must be traceable to each other, to the objectives, to the design, to the test cases, and to the code.
- 8. **Readable by all project team members**: The project stakeholders, including the users, developers and testers, must each arrive at the same understanding of the requirements.
- 9. Written in a consistent style: Requirements should be written in a consistent style to make them easier to understand.
- 10. **Processing rules reflect consistent standards**: Processing rules should be written in consistent manner to make them easier to understand.
- 11. Explicit: Requirements must never be implied.
- 12. **Logically consistent**: There should not be any logical errors in the relationships between causes and effects.
- 13. Lends itself to reusability: Good requirements can be reused on future projects.
- 14. **Terse**: Requirements should be written in a brief manner, with as few words as possible.
- 15. **Annotated for criticality**: Not all requirements are critical. Each requirement should note the degree of impact a defect in it would have on production. In this way, the priority of each requirement can be determined, and the proper amount of emphasis placed on developing and testing each requirement. We do not need zero defect in most systems. We need "good enough" testing.
- 16. **Feasible**: If the software design is not capable of delivering the requirements, then the requirements are not feasible.

The key characteristics in the above list are Deterministic and Unambiguous. By definition, testing is comparing the expected behavior to observable behavior of a system.



# 3.8.5 Traceability of Software Requirement

Requirements traceability is a sub-discipline of requirements management within software development and systems engineering. Requirements traceability is concerned with documenting the life of a requirement and providing bidirectional traceability between various associated requirements. It enables users to find the origin of each requirement and track every change that was made to this requirement. For this purpose, it may be necessary to document every change made to the requirement.

Traceability is the "ability to chronologically interrelate the uniquely identifiable entities in a way that matters." What matters in requirements management is not a temporal evolution so much as a structural evolution: a trace of where requirements are derived from, how they are satisfied, how they are tested, and what impact will result if they are changed.

Renesas' requirements for Synergy Software come from different sources, such as market segment, market demand and/or the customer. Using requirements traceability, an implemented feature can be traced back to the source that wanted it during the requirements elicitation. This can be used during the development process to prioritize the requirement, determining how valuable the requirement is to a specific user. It can also be used after the deployment when user studies show that a feature is not used, to see why it was required in the first place.

Requirements Traceability is concerned with documenting the relationships between requirements and other development artifacts. Its purpose is to facilitate:

- Overall quality of the product(s) under development
- Understanding of product under development and its artifact
- Ability to manage change

Not only should the requirements themselves be traced but also the requirements relationship with all the artifacts associated with it, such as models, analysis results, test cases, test procedures, test results and documentation of all kinds. Even people and user groups associated with requirements should be traceable.



Figure 3 Software Requirements Traceability



# 3.8.6 Baselines Must Be Congruent

Verification must check the consistency between successive levels of detail within and between successive baselines (that is, products of successive life cycle phases). The extent to which this can be accomplished depends on the information contained at each level in the respective baselines. The design specification, for example, can only be verified against an unambiguous and complete SRD. In this manner, verification ensures that what is intended in one baseline or life cycle phase is actually achieved in the succeeding one. In other terms, the verification process must establish traceability between life cycle phases. A systematic method for carrying out this traceability also be included within a software configuration management program.

# 3.8.7 Software Unit test

The software artifacts and unit test data from the development environment are migrated to a separate Continuous Integration environment. All unit test cases are run to verify the correctness and completeness of software components.

The Continuous Integration environment is integrated with a Commercial-off-the-shelf (COTS) tools such as Liverpool Data Research Associates (LDRA) to perform continuous Dynamic and Static Analysis.

# 3.8.8 Functional Tests

Functional tests are developed based on SDD on LDRA test harness environment. These cases include **Boundary**, **Range**, and **Robustness** cases. The objective of this type of test is to verify behavior of software based on SDD for nominal and robustness cases.

Therefore, the objective of functional tests is to achieve 100% decision coverage when all design descriptions are tested independently. The completeness objective of boundary, range, and robustness cases are achieved by peer-review.

The Functional Tests exit criteria:

- 1. All SDD are traced to at least one SRD.
- 2. All SDD are traced to at least one test case
- 3. All software component, specifications, and verification are version controlled and baselined
- 4. All verification cases are executed and satisfy pass/fail criteria
- 5. Achieved 100% Decision Coverage by execution all test cases
- 6. All test cases, verification results, and coverage report are reviewed
- 7. All deficiencies are reported and dispositioned

# 3.8.9 Software Integration

The Software Configuration Integration Testing provides a set of high-level use cases to exercise all or most of software components, which are coupled together to form a complete software system or major part of the system.

The test cases are executed on several different Synergy MCU hardware systems. This level of testing is mostly event driven to interact with the test harness, user interfaces, or other software components.

Interface Use Cases type:

- 1. Use cases to engage at driver level for working with MCU peripherals directly
- 2. Use cases to engage at framework layer using the peripheral specific HAL layer
- 3. Use cases to engage at the framework layer using abstract functional API
- 4. Use cases for RTOS-aware drivers that access the HAL layer
- 5. Use cases using ThreadX<sup>®</sup> services to implement higher-level services for application code

The Software Configuration Integration exit criteria:

- 1. All use cases are version controlled and baselined
- 2. All use cases are reviewed
- 3. All cases are executed and satisfy pass/fail criteria
- 4. All verification results are reviewed
- 5. All deficiencies are reported and dispositioned



Figure 4 Software integration diagram

# 3.8.10 Software Performance Tests

SSP components are tested for performance to fulfill market requirements to which they are traced. The test cases are executed on several different Synergy MCU hardware systems to report scalability and stability characteristic of a software components.

The Software Performance Tests exit criteria:

- 1. All tests are traced to at least one MRD
- 2. All tests are version controlled
- 3. All tests are reviewed
- 4. All tests are executed and satisfy pass/fail criteria
- 5. All tests reports are reviewed
- 6. All deficiencies are reported and dispositioned

# 3.8.11 Regression Tests (IoT-LED-00289)

Continuous Integration (CI) servers are configured to build and execute tests on all Synergy MCU hardware systems supported by the SSP for a specific baseline automatically. The CI server is used to measure, and monitor quality of SPP per changes to a specific baseline, to ensure changes are compatible and quality has been improved.





Figure 5 Continuous integration server

# 3.8.12 Testing Guidelines

The standards, practices, and conventions to be used during the testing phase is described in a set of guidelines for unit, integration, regression, and system testing. The criteria for test repeatability and test coverage is addressed, perhaps by including requirements that specify testing every requirement, user procedure, and programming statement.

The guidelines indicate whether support software may be used. A testing guideline contains specific criteria governing the program testing to be performed. It assures that programs are uniformly tested by all programmers.

# 3.8.13 Dynamic Analysis

Dynamic Analysis explores the semantics of the program-under-test via test data selection. It uses control and data flow models and compares them with the actual control and data flow as the program executes. Dynamic Analysis therefore forces the selection of test data which explores the structure of the source code. The LDRA tool suite includes a Dynamic Coverage Analysis module. It is used for beneficial effect on software robustness and reliability during both development and maintenance cycles.

# 3.8.14 Static Analysis

Static Analysis initiates LDRA Testbed activity by undertaking lexical and syntactic analysis of the source code for a single file or a complete system. The adherence to Renesas Synergy Software coding standards is



automatically checked by the LDRA Testbed. Main Static Analysis searches the source code for any coding standard violations, by checking the source file(s).

LDRA Testbed reports violations of the chosen set of standards in both textual reports and as annotations to graphical displays.

#### 3.8.15 Review

The initial version of documentation or code is subject to a full review and changes are subject to an incremental review. The purpose of review is to evaluate the conceptual and technical approach to the system solution and ensure that the quality factors previously defined for the project are satisfied. The review attempts to identify problems in verification approach.

#### 3.8.16 Audit

An inspection of the documentation and associated verification methods to verify that the process and its documentation are in accordance with the SQA plan and organizational policies and procedures

# 3.9 Software Release Phase

The primary outputs of the integration stage include a production application, a completed acceptance test suite, and a Release Note for the software. Finally, the DPA enters the last of the actual labor data into the project schedule and locks the project as a permanent project record. At this point the DPA "locks" the project by archiving all software items, the Implementation map, the source code, and the documentation for future reference.

# 3.10 Scope Restriction

The project scope is established by the requirements listed in an approved MRD. These market requirements are subsequently refined into system and software requirement, then design elements, then software artifacts. This hierarchy of requirements, elements, and artifacts is documented in a Requirements Traceability Matrix (RTM). The RTM serves as a control element to restrict the project to the originally defined scope.

Project participants are restricted to addressing those requirements, elements, and artifacts that are directly traceable to market requirements listed in the MRD. This prevents the substantial occurrence of scope creep, which is the leading cause of software project failure.

Any changes to scope need to be approved by CCRB before such a change is implemented.



# 4. Documentation Quality

The overall quality of a development project is dependent on the quality of its documentation. The effective SQA plan specifies uniform requirements for all project and software documents. These standards define the scope and format of each document. The standard also addresses the issue of technical writing style to improve document clarity and consistency. Because of the necessity for traceability, paragraph numbering by means of a decimal system is used.

# 4.1 Documentation Standards

Documentation is formatted per appropriate standards. Standards provide a means for the author to determine exactly what needs to be included in the document as well as the form it is to take.

# 4.2 Documentation Review

Upon completion, all documentation is peer reviewed for correctness and reviewed by an independent reviewer who has not been part of documentation generation for completeness.

# 4.3 Documentation Maintenance

All documentation associated with SSP are maintained online. Maintenance of documentation online allows developer to obtain the most up-to-date copy directly when it is needed.

# 4.4 Documentation Control

SSP documentation is considered a software product as much as the computer program itself and is subject to the same configuration management and control. All documentation changes follow the approval process by the appropriate librarian or responsible person.



# 5. Standards, Practices, and Conventions

The establishment, implementation, and enforcement of sound standards, practice, and conventions are essential for the certification of a program. Software Development Life Cycle (SDLC) standards include procedures and rules employed and enforced that prescribe a disciplined, uniform approach to complete a specific task.

Renesas Synergy Software SDLC is developed based on IEC12207, which is a common industry standard for Developing Software Life Cycle and compliance with other highly regulated standards such as IEC61508, and IEC62304.

Renesas Synergy Software processes are agreed-upon methods or techniques for developing and using software, established to ensure uniformity of our product. As a best practice specifies methods, techniques, conventions with uniform patterns or forms for arranging data or presenting information to provide consistency and to facilitate understanding.

These standards serve both technical and managerial functions. They facilitate program readability, software verification and validation, interface definition, and management review of software development. Renesas Synergy Software processes clearly identify required procedures and activities to satisfy these standards objectives.

A primary function of SQA consists of monitoring the software products and software development process to ensure that they comply with the adopted standards. The standards adopted constitute a thread that links one event to another throughout the software life cycle and shows how the particular requirement has been implemented in the ultimate product.

If a standard or procedure is revised while the project is under way, the effect of the revised standard on the project is evaluated and presented to CCRB, a decision made whether to continue to comply with the previous standard or with the new one. However, records clearly the state which procedure is always being followed during the course of the project.



# 6. Reviews, Audits, and Controls

Software development, operation, and maintenance efforts are reviewed and audited periodically to determine conformance to SQA requirements. Technical reviews and audits are being concluded periodically to evaluate the status and quality of the engineering efforts and to assure the generation of required engineering documentation and adherence to adopted standards.

The specific technical reviews and audits of software development plans and schedules are identified in the SQA plan. The procedures to be used in reviews and audits are described in a guideline. The participants and their specific responsibilities are to be identified as well. As a minimum, the following reviews and audits are being conducted:

- 1. Market requirements review
- 2. Software requirements review
- 3. Preliminary design review
- 4. Critical design review
- 5. Software verification review
- 6. Functional configuration audit
- 7. Physical configuration audit
- 8. In-process audit
- 9. Managerial reviews

# 6.1.1 Technical Reviews

Technical reviews serve many purposes beyond helping to establish software quality. They allow several individuals to share their experience with the creators of a product. The software review has the effect of improving the technical capabilities of the individuals, as well as the team associated with the development project. The members of the group gradually come to know and understand their colleagues, how they think in certain situations, where they routinely make mistakes, etc. Such mutual understanding creates a better technical team and can keep the same types of problems from recurring. The organization of people into teams allows projects to proceed smoothly. The process of assembling the teams and assigning work can compensate for differences in individual capabilities. A team can often find defects overlooked by individuals.

# 6.1.2 Review Team Members

The review is performed by individuals with sufficient technical expertise to provide a thorough review of all activities. Independent checking is performed by an engineering or technical group rather than by an SQA organization, which normally performs the auditing function. Review participants are independent of those developing the program logic and are technically competent in areas related to the program tasks.

# 6.1.3 Review Procedures

The reviews and audits are clearly identified, scheduled, and properly sequenced. The procedures to be used for reviews and audits identify the participants, their specific responsibilities, and the types of information to be collected and reviewed. They also specify the preparation of a written report for each review and identify who is to prepare the reports. In addition, the report format, who is to receive the reports, and the associated management responsibilities are to be described along with any follow-up actions assure that recommendations made during the reviews and audits are properly implemented. The time interval between the review and the follow-up action are prescribed, as well as the personnel responsible for performing the follow-up actions.

Checklists are effectively used in the course of the technical review. The participants in the review inspect all available documentation against these checklists before the formal review meeting.

# 6.2 Audits

The following sections describe audits of the SQA program and the SQA function.

# 6.2.1 Functional Configuration Audit

A functional configuration audit is held prior to software delivery to verify that all requirements specified in the software requirements specification have been met. The functional audit compares the code with the requirements stated in the current software requirements document. Its intent is to determine that the code addresses all documented requirements. Documentation of the results include any discrepancies and the plan and schedule for their resolution. Once the discrepancies have been resolved, the software can be delivered to the user.

# 6.2.2 Physical Configuration Audit

The principal purpose of a physical configuration audit is to determine if all the technical products of the computer program development effort are complete and formally adhere to approved processes. The material audited during a physical audit includes the technical products related to the computer program are available, such as the final SRD, the software design description, and all other documentation formally prepared for each release.

# 6.2.3 In-Process Audits

The objective of these audits is to verify the consistency of the product as it evolves during development or as it is changed during the maintenance phase. The results of all the in-process audits are documented and all discrepancies found are identified with the plans and schedule for their resolution.

# 6.2.4 SQA Audits

These audits evaluate the adherence to and effectiveness of the prescribed procedures, standards, and conventions provided in SQA documentation. The internal procedures, the SQA plans, configuration management, and contractually required deliverables from both the physical and functional aspects are audited throughout the life cycle. The SQA audit consists of visual inspection of documents to determine if they meet accepted standards and requirements. The SQA audit is not intended to review the conceptual approach to a solution of a problem or to a design. Rather, the auditor checks the format of each document for conformance with its prescribed outline as well as for omissions, apparent contradictions, and items that may be sources of confusion in later work. The auditors verify the existence of all required documents and that the quality of each is acceptable. A formal SQA audit report is generated and submitted to the cognizant project manager for information and action. When such audits are carried on concurrently with design, coding, documentation, etc., they decrease the possibility of oversights or inadvertent misconceptions that could result in major rework and cost overruns.

# 6.2.5 Corrective Action

Plans and schedules for correction of deficiencies are necessary to complete the review and audit process. Corrective action is subjected to CCRB approval. If it has been decided that the corrective action is not necessary or can be deferred, then the issue is included in the release notes and captured in the problem report system as a known issue.



# 7. Software Maintenance Phase

The purpose of the maintenance phase is to collect and respond to problems found after the software is released. The problems may be discovered internally in the reproduction and shipping of the software or reported by a customer after they have installed the software. The following sections have brief description of each of these.

# 7.1 Internal problems

When a problem is discovered internally it is reported as a defect in the tracking system. These problems are reported and tracked per **IOT-PRP-00247 Problem Reporting Procedure**. These problems are tracked to resolution by following this procedure.

# 7.1.1 Defect and Bug Life Cycle

The following explains the workflow for any defect or bug reported in the Problem Tracking System. Please refer to IOT-PRP-00247 for procedural details of issue management in the problem tracking system.

- 1. The problem is reported.
- 2. The state of the problem is changed to open to allow work to be done.
- 3. When work is started, the state is changed to In Progress.
- 4. If more information is needed or there is a delay in starting the work on the problem the state is changed to Waiting. Once the work is restarted the state is changed back to In Progress.
- 5. When a solution for the problem has been determined, the state is changed to Review.
- 6. If the problem resolution is acceptable, the state is changed to Resolved. If further verification is needed the problem is referred to SQA for verification. If no further verification is needed, the state is changed to Closed. If the solution is not acceptable the state is changed to Reopen and work is resumed to find the acceptable solution.
- 7. Once the problem has been resolved it receives a final verification by SQA. If the resolution is verified by SQA, the state is changed to Closed. If there is a discrepancy discovered in the verification, the state is changed to Reopen and further work is needed.

# 7.1.2 Reporting – Defect, Bug

A Defect/Bug has to be reported clearly so that it is interpreted and reproduced, which enables investigation and resolution. The reporter must provide details of classification of the Defect/Bug. The description will contain following details:

- 1. A brief summary
- 2. Artifact's identification and the version in which the Defect/Bug is observed
- 3. Method/steps to re-create the Defect/Bug
- 4. Deviation description from expected results. Reference to test case ID if any test cases are used to execute the test
- 5. Attach any images or error information for better clarification

# 7.1.3 Defect, Bug – Types

Defects/Bugs can be separated into the following types:

- 1. Documentation
- 2. Build/Package
- 3. Review and Peer Review
- 4. Coding Guidelines
- 5. Unit Test (UT)
- 6. Integration Test (IT)
- 7. Performance Test
- 8. Test/Development Environment



- 9. Structural coverage and Code Complexity
- 10. Undesired Functional Behavior

# 7.1.4 Investigation – Defect, Bug

Any Defect/Bug that is reported in the Problem Tracking System is investigated and dispositioned to respective stakeholders. The Defect/Bug investigation has following steps:

- 1. Validate the Defect/Bug
- 2. Root cause analysis (RCA)
- 3. Impact Analysis
- 4. Propose a Resolution

During the investigation of the issue, relevance and similarity to other known or potential issues needs to be considered. Similar issues are tracked by explicit links or by making them as sub-issues of the main problem.

#### 7.1.5 Resolve and Close – Defect, Bug

Defects DO NOT require Change Control Review Board (CCRB) approval and will be fixed by assignee and verified/closed by reporter (independent reviewer).

Bugs require CCRB approval to be fixed. When the Bug is fixed, it verified by reporter, and closed by SQA.

- 1. CCRB's approval for Bug records
- 2. Implementation of suggested Resolution
- 3. Changes to artifacts are traced to a unique Defect/Bug ID
- 4. Independent Review by reporter
- 5. Defects can be closed by reporter after review
- 6. Bugs can be closed by SQA after review

Refer to **IOT-PRP-00247 Problem Reporting Procedure** for a detailed description of the procedure that is followed.

# 7.2 Customer reported problems

Problems discovered by the customer may be warranty claims or requests for support.

# 7.2.1 Warranty Claims

When a warranty claim is submitted by a customer, it is investigated first by the Renesas regional support teams. Before the customer can submit a warranty claim, they must reproduce the problem using a Synergy Development Kit (DK). This may be in conjunction with regional support. A warranty claim can only be against SSP behavior that is specified in the Performance section of the SSP datasheet, and while operating on the MCU hardware system that is also specified in the Performance section. Once the problem has been confirmed by Renesas to be a defect in the SSP against behavior specified in the SSP datasheet Performance section, the customer is notified of this acknowledgement by Renesas within 24 hours (excluding weekends). Renesas will continue to work to resolve the defect and within 7 business days Renesas will either provide a solution to the customer, or Renesas will provide an update on resolution to the defect with a best estimate of the additional time to provide a solution.

#### 7.2.2 Support requests

When support is requested by a customer on an SSP software problem, it will be entered in Renesas' problem reporting and tracking system and a ticket is created.

The following are the goals for support tickets:

1. All tickets should receive a first response to the requester within 24 hours



- 2. All tickets should be solved or pending within 72 hours
- 3. Any ticket open more than 1 week will be escalated to a manager

Tickets are assigned to agents automatically by the system based on keywords in the ticket. If this assignment is incorrect then the ticket is reassigned to the correct agent.

Tickets have the following status:

- When the ticket is received by the agent it will have a status of NEW.
- When the agent opens the ticket to read it or start responding with the originator, the status changes to OPEN. The ticket status will stay OPEN unless it is manually changed.
- If the agent is waiting for information they will change the status to PENDING.
- When the problem is resolved, the status is moved to SOLVED.
  - If the customer responds within 24 hours of the ticket moving to SOLVED, the status is changed to OPEN and work continues.
  - If the customer doesn't respond within 24 hours, the status is changed to CLOSED.
  - If the customer responds after the 24-hour period, the system will generate a new ticket.

While resolving the ticket, the Agent will search the knowledge database to see if there is an answer to the problem. If not, after the problem is resolved the agent will determine if there needs to be any additional information added to the knowledge database.

Some tickets may be added to the internal problem reporting system for further follow-up.



# 8. Software Metrics

Software Metrics are a means to quantify the measurement software quality. The intent is to show the correlation between software engineering methods and improved software quality. The long-term goal is to see how different SQA procedures and structured development method affect the overall quality that can be achieved. By collecting metric data, improvements in quality can be measured. Such quality metrics are important because it is difficult to manage and improve what is not measured.

# 8.1 Complexity of Software

Software complexity is a natural byproduct of the functional complexity that the code is accomplish. With multiple system interfaces and complex requirements, the complexity of software systems sometimes grows beyond control, rendering applications and portfolios overly costly to maintain and risky to enhance. Left unchecked, software complexity can run rampant in delivered projects, leaving behind bloated, cumbersome applications.

The software engineering discipline has established some common measures of software complexity. The most common measure is the McCabe essential complexity metric. This is also sometimes called cyclomatic complexity. It is a measure of the depth and quantity of routines in a piece of code.

Without the use of dependable software complexity metrics, it can be difficult and time consuming to determine the architectural hotspots where risk and cost emanates. More importantly, continuous software complexity analysis enables project teams and technology management to get ahead of the problem and prevent excess complexity from taking root.

When measuring complexity, it is important to look holistically at coupling, cohesion, use of frameworks, and algorithmic complexity. It is also important to have an accurate, repeatable set of complexity metrics, consistent across the technology layers of the application portfolio to provide benchmarking for continued assessment as changes are implemented to meet business needs. A robust software complexity measurement program provides an organization with the opportunity to:

- Improve code quality
- Reduce maintenance cost
- Heighten productivity
- Increase robustness
- Meet architecture standards

Automated analysis based on defined software complexity algorithms provide a comprehensive assessment regardless of application size or frequency of analysis. Automation is objective, repeatable, consistent, and cost effective. A software complexity measurement regime is important for any organization attempting to increase the agility of software delivery.



# COMPLEXITY REPORT – THE CYCLOMATIC COMPLEXITY



Some studies find a positive correlation between cyclomatic complexity and defects: functions and methods that have highest complexity tend to also

Cyclomatic complexity - a software metric that indicates complexity of a program. A quantitative measure of number of linearly independent paths through a program's source code

LDRA Testbed ® Quality Review Report System : r_doc		
File and Procedure Results, Metric		
R_DOC_Open	6 (P)	
R_DOC_Close	3 (P)	
R_DOC_StatusGet	4 (P)	
R_DOC_StatusClear	3 (P)	
R_DOC_Write	4 (P)	
R_DOC_InputRegisterWrite	3 (P)	
R_DOC_VersionGet	2 (P)	
doc_int_isr	2 (P)	
Total for r_doc.c	20 (P)	

Figure 6 Cyclomatic Complexity

# **Cyclomatic** Complexity Limits

contain most defects

The higher code complexity increases debugging effort and decreases code reliability (more security flaws)

Complexity	Reliability Risk
1-10	A simple function, little risk
11-20	More complex moderate risk
21-50	Complex, high risk
51+	Untestable, very high risk

The higher code complexity increases risk of injecting new deficiency while fixing existing one

Complexity	Risk of injecting a bug when making a change
1-10	5%
20-30	20%
>50	40%
Approaching 100	60%

Note: McCabe, Thomas Jr. Software Quality Metrics to Identify Risk. Presentation to the Department of Homeland Security Software Assurance Working Group, 2008.

(http://www.mccabe.com/ppt/SoftwareQualityMetricsToldentifyRisk.ppt#36) and Laird, Linda and Brennan, M. Carol. Software Measurement and Estimation: A Practical Approach. Los Alamitos, CA: IEEE Computer Society, 2006.

# 8.1.1 Module Software Complexity Index

The cyclomatic complexity of each function of a module is calculated by using a static analysis tool. The maximum number of calculated cyclomatic complexity of the module is scaled as follows:

Maximum number of Complexity	Index
>0 and <=15	5
>15 and <= 20	4
>20 and <= 25	3
>25 and <= 30	2
>30 and <= 35	1
> 35	0

# 8.2 Clean Build

#### 8.2.1 Module Software Warning Index

The maximum number of generated warnings from various build configuration using different toolchains is scaled as follows:

Maximum Number of Warning	Index
zero	5
> zero and <= 5	4
>5 and <= 10	3
>10 and <= 15	2
>15 and <= 20	1
> 20	0

# 8.3 Structural Decision Coverage

# 8.3.1 Module Software Code Coverage Index

Module Code Coverage Index is calculated as follows:

Total Decision Coverage (%)	Index
=100	5
>= 95 and <100	4
>=80 and < 95	3
>= 60 and <80	2
>=50 and < 60	1
< 50	0



# Code Coverage – Dynamic Analysis

Code coverage - a measure used to describe degree to which program source code is tested by a particular test suite. A program with high code coverage has been more thoroughly tested and has lower chance of containing bugs

- Function coverage Has each function in the program
   been called?
- Statement coverage Has each statement in the program been executed?
- Branch coverage Has each branch of each control structure been executed?
- Condition coverage Has each Boolean sub-expression evaluated both to true and false?



Figure 7 Code Coverage – Dynamic Analysis

# 8.4 Coding Standards

The practices and conventions to be used during the implementation and coding phases is describe in coding standards. Coding standards provide for specifying quality attributes in a testable way. Implementing standards for structured code or use of structuring precompiles, local/global data access, and parameter passing will reduce the number of coding errors. Code maintenance will also be improved by using coding standards, particularly those that deal with the appearance and arrangement of the code as well as commentary. The standards include criteria for module size, naming and numbering, header commentary, inline commentary, local/global data access, parameter passing, and code formatting. Automated methods or manual methods for verifying compliance with programming standards can be implemented using software tools. Using these methods is cost-effective, based upon the authors' experience.

To provide uniformity, naming and labeling conventions are established for each version and every component of the software. The program name is included in all source code and each version derived from every element. Each version of a program is given a unique version number. The version number is referenced in verification results obtained from the program, as well as the date on which the program was tested. Naming and labeling conventions are unique to each project but uniform in format throughout Renesas.

Renesas Synergy Software coding standards mandate appropriate layout conventions for each software module to result in higher quality software. Detailed specifications are established that cover such programming conventions as indenting and spacing of the program statements, use of comments, and required use or restriction of certain features of the programming language. Layout conventions are required, particularly for maintenance. As the results, Renesas Synergy Software always has the same format, a maintenance programmer can gain a great deal of information simply from familiarity with the particular format.

Coding techniques tend to be specific to a particular programming language. All the basic structured constructs can be implemented in a standard fashion using any of the programming languages available.

Standard constructs, followed rigorously, allow ease of translation of the so-called pseudo-coding or other design representations created during detailed design directly into the programming language.



# Synergy Software Quality Handbook

Renesas Synergy Software coding techniques provides in-line verification by assertion techniques. Assertions are embedded within the code in the form of comments that can later be activated to determine the state of the processing variables at any point in the code. The assertions can check limitations on the variables that are physically realizable, such as ranges, and thereby provide a degree of verification while the code is operating. Pre- and post-processors can be used to embed assertions into almost any type of implementation language.

Renesas Synergy Software standards for in-line comments leads to uniformity in the amount of detail included in the commentary. Comments do not simply reflect information that can be obtained more readily by looking at the logic flow itself, such as by saying, "branch on plus," when it is obvious from the computer coding. Comments add information about programming logic and can be used as a means to embed the detailed design into the program listing.

#### 8.4.1 Module Software Coding Standard Index

The adherence to IoT BU coding standards is automatically checked by LDRA Testbed. The total number of violations is scaled as follows:

Total Number of Coding Standard Violations	
zero	5
>0 and <= 20	4
>20 and <= 40	3
>40 and <= 60	2
>60 and <= 80	1
> 80	0

# 8.5 Software Verification

#### 8.5.1 Module Software Verification Index

Module Software Verification Index is calculated as follows:

Table Title	Description	Yes	No
Tested on all HWs	All tests are executed on all supported devices	1	0
Tests Passed	No Failure	1	0
	No Ignored	1	0
Test Matrix Complete	Traceable	1	0
Tests traceable	Full requirement coverage	1	0
Verification	Sum of listed items	5	0

# 8.6 Software Backward Compatibility

#### 8.6.1 Module Software Backward Compatibility Index

Module Backward Compatibility Index means no change to APIs, Data, and Control Coupling without a performance degradation.


## 9. Requirements Management Solution Tool

A requirements management solution tool is being used to meet the needs of Renesas' complex products with the following features:

- Capture, discuss, review, approve and manage all requirements in one central place.
- Understand coverage and track relationships between requirements, use cases, test cases, defects and other related items to demonstrate compliance and assure quality.
- Embrace an open, modern approach to product delivery with the tool collaborative Review Center.
- Save time setting up new projects by reusing existing strategic assets.
- Provide real-time product status to stakeholders across the organization.
- Control scope and track change requests with full version history.



# **10. SSP Software Qualification and Verification Packages**

SSP qualification package contains:

- 1. Software Quality Presentation
- 2. Software Quality Handbook
- 3. Software Quality Summary Report

SSP software verification package is available per customer request under NDA and includes:

- 1. Software Development Life Cycle
- 2. Software Coding Standard
- 3. Software Specification Reports
- 4. Software Static Analysis Report
- 5. Software Dynamic Analysis Report
- 6. Software Performance and Benchmark Reports
- 7. Software Metrics



## Appendix A - Simulated Verification Reports 11. Functional Tests Reports

### 11.1 Coverage Report





### 11.2 Verification Results

Test Case 1 : Procedure R\_CGC\_SystemClockSet (r\_cgc.c) -PASS

#### Description

TC\_CGC\_00018\_002\_NM\_A\_02

Verify that the System Clock is successfully set when the specified clock is system clock and the internal clock divider is configured as fastest. is configured as fastest.

Number of Input Parameters : 2 Number of Input Globals : 7 Number of Output Parameters : 0 Number of Output Globals : 9

#### Return Value

	Туре	Expected Value	Actual Value	Status
Procedure Returns	ssp_err_t	SSP_SUCCESS	SSP_SUCCESS	PASS

#### Input Parameters

Name	Туре	Value
clock_source	cgc_clock_t	CGC_CLOCK_MOCO
p_clock_cfg	cgc_system_clock_cfg_t*	&L_sysp_clock_cfg

#### Input Globals

Name	Туре	Value	UsrG
L_sysp_clock_cfg.iclk_div	cgc_sys_clock_div_t	CGC_SYS_CLOCK_DIV_1	Yes
L_sysp_clock_cfg.fclk_div	cgc_sys_clock_div_t	CGC_SYS_CLOCK_DIV_1	Yes
L_sysp_clock_cfg.bclk_div	cgc_sys_clock_div_t	CGC_SYS_CLOCK_DIV_1	Yes
L_sysp_clock_cfg.pclkd_div	cgc_sys_clock_div_t	CGC_SYS_CLOCK_DIV_1	Yes
L_sysp_clock_cfg.pclkc_div	cgc_sys_clock_div_t	CGC_SYS_CLOCK_DIV_1	Yes
L_sysp_clock_cfg.pclkb_div	cgc_sys_clock_div_t	CGC_SYS_CLOCK_DIV_1	Yes
L_sysp_clock_cfg.pclka_div	cgc_sys_clock_div_t	CGC_SYS_CLOCK_DIV_1	Yes

#### Output Globals

Name	Туре	Expected Value	Actual Value	Status	UsrG
L_sysp_clock_cfg.fclk_div	cgc_sys_clock_div_t	CGC_SYS_CLOCK_DIV_1	CGC_SYS_CLOCK_DIV_1	PASS	Yes
L_sysp_clock_cfg.bclk_div	cgc_sys_clock_div_t	CGC_SYS_CLOCK_DIV_1	CGC_SYS_CLOCK_DIV_1	PASS	Yes
L_sysp_clock_cfg.pclkd_div	cgc_sys_clock_div_t	CGC_SYS_CLOCK_DIV_1	CGC_SYS_CLOCK_DIV_1	PASS	Yes
L_sysp_clock_cfg.pclkc_div	cgc_sys_clock_div_t	CGC_SYS_CLOCK_DIV_1	CGC_SYS_CLOCK_DIV_1	PASS	Yes
L_sysp_clock_cfg.pclkb_div	cgc_sys_clock_div_t	CGC_SYS_CLOCK_DIV_1	CGC_SYS_CLOCK_DIV_1	PASS	Yes
L_sysp_clock_cfg.pclka_div	cgc_sys_clock_div_t	CGC_SYS_CLOCK_DIV_1	CGC_SYS_CLOCK_DIV_1	PASS	Yes
L_sysp_clock_cfg.iclk_div	cgc_sys_clock_div_t	CGC_SYS_CLOCK_DIV_1	CGC_SYS_CLOCK_DIV_1	PASS	Yes
clock_source	cgc_clock_t	CGC_CLOCK_MOCO	CGC_CLOCK_MOCO	PASS	
R_SYSTEM->SCKSCR_b.CKSEL	uint8_t	0x01	1	PASS	

IoT-SQH-00304 Rev. 4.0 April 2019April 2019



## **12. Performance and Benchmark Report**

	<b>•</b>	<b>*</b>			5	SPX.Y.O(e2	studioM.N.1.	010)	
							IAR		
				5124		S3A7	S5D9	S7G	2
Class	Operation	Mode	ОНВ	OHSpeed, no size constrains	ОНВ	OHSpeed, no size constrains	OHSpeed, no size constrains	ОНВ	OHSpeed, no size constrains
	S7-DK	CPU 240Mhz Iterations 10000 (time sec)							21
	37-DK	CPU 160Mhz Iterations 10000 (time sec)							27
EEMBC CoreMark@		CPU 80Mhz Iterations 6000 (time sec)							32
	S3-DK	CPU 48Mhz Iterations 10000 (time sec)							80
	33 DK	CPU 24Mhz Iterations 10000 (time sec)							159
	S124-DK	CPU 32Mhz Iterations 10000 (time sec)							167
	basic processing	Cycle count per 30 second		63,841		175,595			638,717
	cooperative scheduling	Cycle count per 30 second		3,353,310		8,179,504			32,934,167
	interrupt preemption proces	Cycle count per 30 second		1,291,687		2,999,190			12,630,826
TM ThreadX Metrics	interrupt processing	Cycle count per 30 second		4,442,511		10,743,624			45,857,288
IM_INICAUX Methos	memory allocation	Cycle count per 30 second		5,177,587		12,410,857			51,425,800
	message processing	Cycle count per 30 second		2,787,673		7,121,126			29,236,962
	preemptive scheduling	Cycle count per 30 second		1678080		3,853,070			16,251,622
	synchronization processing	Cycle count per 30 second		5,899,047		13,842,831			61,534,943
	File number: 200								
FilexX	Transaction number: 500	Time (sec)			28			24	







# **13. Integration Report**

Muse         Our         Our         Our         Mage         And base         Our         Our         Mage         And base         Our         Our        Our					_								_		_
L2_UC_1         DDC Prodec UCD (L2_UC_2) PLet/PAT22; L2; DC (L2_UC_4)         Internation of the Section of the section Dipple detected frequency as the case (L2_UC_4) Dipple detect	Module	Class	Description	Compile r	Cost(hou	(Time to solve problem unexpecte	Cost(hour ) with	Time		Review	Reviewer	Compatibility	SSP Modified		
Lik UP, 3         History ATES, Bock, acdit, uptor         User sets the basis or report corrected thus been provided thus been tor relate thus been of reports and be there been uptor that moved allow or who reports and be there been uptor that moved allow or who reports and be there been uptor that moved allow or who reports and be there been uptor that moved allow or who reports and be there been uptor that moved allow or who reports and be there been uptor that moved allow or who reports and be there been uptor that moved allow or who reports and be there been uptor that moved allow or who reports and be there been uptor that moved allow or who reports and be there are the missed and be are been allow or the uptor that moved allow or who reports and be that are are thin missed to the interport of that are are thin missed and be are been allow or the uptor that moved allow or the uptor that moved allow or the uptor that the select allow or the uptor that moved allow or the uptor that the select allow or the uptor that the select allow or the the difference of the UPDOPT, all COC, Mooraphe UPDOPT, all COC, Mooraphe UPDOPT, all COC, Mooraphe UPDOPT, all COC, Mooraphe UPDOPT, all COC, Mooraphe UPDOPT, all COC, Mooraphe UPDOPT, all DEFC DEAL PMA DEFC DEAL PMA	L2_UC_1	(Full Speed),	a signal applied to a GPIO on a channel. Write all raw data from ADC during sampling to a FAT32 file on a USB thumb drive in Full Speed. Display detected frequency on the connect LCD.	IAR	8	30%	10.4	2	-	Yes	Feder	DK-S7G2	1.1.3	5.0.0.043	PASS
L2_UC_4         Dock-uC_0C_0C_0C_0C_0C_0C_0C_0C_0C_0C_0C_0C_0C	L2_UC_3	Block_media_Interface, SD/MMC, Flash, SPI Flash, USBX,	User save three jpeg images on selected media from a connected thumb drive User set a time interval in sec User select number of rapetition (1, 2, endless) User start a manual clide show where pictures and be changed by a user action on the screen User start n automate slide show where pictures changes within selected time interval and continues for selected	IAR	8	30%	10.4	4.5	-	Yes	Feder	DK-S7G2	1.1.3	5.0.0.043	PASS
L2_UC_1         Profile_Coscient, RC User celestic and schemidignet for sech command through the cosoid         LAR         6         304         7.8         2         .         Yes         Feder         DL-STG2         1.13         S0.0.043         PASS           US_CC, Messaging         S5D P/4         IAR         2         200         2.4         2         .         No         DC-STG2         1.13         S0.0.043         PASS           SMTP Diametry         SMTP Diametry         IAR         2         200         2.4         1         .         No         DC-STG2         1.13         S0.0.043         PASS           SMTP Diametry         GOC         2         200         2.4         1         .         No         DC-STG2         1.13         S0.0.043         PASS           SMTP Diametry         GOC         2         200         2.4         1         .         No         DC-STG2         1.13         S0.0.043         PASS           SMTP         DMS Dister PA         GOC         2         201         2.4         1         .         No         DC-STG2         1.13         S0.0.043         PASS           SMTP         DMS Dister PA         GOC         2         201	L2_UC_4	Drawing, jpeg_decode,	Use select a media to save User Draw a not straight line on screen	IAR	6	30%	7.8	3	-	No		DK-87G2	1.1.3	5.0.0.043	PASS
L2_UC_8         AUTO P IP4 edgy         IAR         2         200         2.4         1         No         DK:3762         11.3         50.0043         PASS           L2_UC_8         MTT Client Pr4         GCC         2         20%         2.4         1         No         DK:3762         11.3         50.0043         PASS           DMCP Client Pr4         GCC         2         20%         2.4         1         No         DK:3762         11.3         50.0043         PASS           DMCP Client Pr4         GCC         2         20%         2.4         1         No         DK:3762         11.3         50.0043         PASS           SMTP         DMS Client Pr4         GCC         2         20%         2.4         1         No         DK:3762         11.3         50.0043         PASS           SMTP Client Pr4         GCC         2         20%         2.4         1         No         DK:3762         11.3         50.0043         PASS           SMTP Client Pr4         GCC         2         20%         2.4         1         No         DK:3762         11.3         50.0043         PASS           SMTP Client Pr4         GCC         2         20%	L2_UC_7	Profile, Console, RTC, LPM, IOPORT, and	listed driver using Messaging Framework User receives an acknowledgment for each command	IAR	6	30%	7.8	2		Yes	Feder	DK-87G2	1.1.3	5.0.0.043	PASS
12_UC_8         SMTP Cleat IPv4         GCC         2         200         2.4         1         .         No         DK:STG2         11.3         50.00.43         PASS           12_UC_8         DICP Cleat IPv4         GCC         2         20%         2.4         1         .         No         DK:STG2         11.3         50.00.43         PASS           DICP Cleat IPv4         GCC         2         20%         2.4         1         .         No         DK:STG2         11.3         50.00.43         PASS           DICP Cleat IPv4         GCC         2         20%         2.4         1         .         No         DK:STG2         11.3         50.00.43         PASS           SMTP         DIS Cleat IPv4         GCC         2         20%         2.4         1         .         No         DK:STG2         11.3         50.00.43         PASS           SMTP Cleat IPv4         GCC         2         20%         2.4         1         .         No         DK:STG2         11.3         50.00.43         PASS           SMTP Cleat IPv4         GCC         2         20%         2.4         1         .         No         DK:STG2         11.3         50.00.43 </td <td></td>															
L2_UC_8         DHCP Cliast IP/4         GCC         3         20%         3.6         1         .         No         DHS?02         113         50.0.043         PASS           L2_UC_8         MTP Cliast IP/4         GCC         2         20%         2.4         1         .         No         DHS?02         113         50.0.043         PASS           DHCP, DNS, FTP, TTPT, Telset, SMTP, PDP3, SNTP         DNS Cliast IP/4         GCC         2         20%         2.4         1         .         No         DHS?02         113         50.0.043         PASS           SNTP         DNS Cliast IP/4         GCC         2         20%         2.4         1         .         No         DHS?02         113         50.0.043         PASS           SNTP Cliast IP/4         GCC         2         20%         2.4         1         .         No         DHS?02         113         50.0.043         PASS           SNTP Cliast IP/4         GCC         2         20%         2.4         1         .         No         DHS?02         113         50.0.043         PASS           SNTP Cliast IP/4         GCC         2         20%         2.4         1         .         No															
L2_UC_8         Net Client DDCP, DNS, FTP, TFTP, Teles, SMTP, POP3, SMTP, POP3, SMTP, POP3, SMTP, POP3, SMTP         ITTP Client IPv4 (POP3 Client IPv4)         GCC         2         20%         2.4         1         No         DK-STG2         11.3         50.0.043         PASS PASS           SMTP, POP3, SMTP         FTP Client IPv4 (FTP, Client IPv4)         GCC         2         20%         2.4         1         No         DK-STG2         11.3         50.0.043         PASS           SMTP         FTP Client IPv4         GCC         2         20%         2.4         1         No         DK-STG2         11.3         50.0.043         PASS           SMTP Client IPv4         GCC         2         20%         2.4         1         No         DK-STG2         11.3         50.0.043         PASS           SMTP Client IPv4         GCC         2         20%         2.4         1         No         DK-STG2         11.3         50.0.043         PASS           SMTP Client IPv4         GCC         6         20%         7.2         1         No         DK-STG2         11.3         50.0.043         PASS           SMTP Client IPv4         GCC         2         20%         2.4         1         No         DK-STG2         <															
L2_UC_8         L2_UC_8         DP3 Client IPv4         GCC         2         201         2.4         1         No         DK:STG2         11.3         50.0.043         PASS           SMTP         DBS Client IPv4         GCC         2         201         2.4         1         No         DK:STG2         11.3         50.0.043         PASS           SMTP         DBS Client IPv4         GCC         2         203         2.4         1         No         DK:STG2         11.3         50.0.043         PASS           SMTP         DBS Client IPv4         GCC         2         203         2.4         1         No         DK:STG2         11.3         50.0.043         PASS           SMTP Client IPv4         GCC         2         203         2.4         1         No         DK:STG2         11.3         50.0.043         PASS           SMTP Client IPv4         GCC         2         203         2.4         1         No         DK:STG2         11.3         50.0.043         PASS           SMTP Client IPv4         GCC         2         203         2.4         1         No         DK:STG2         11.3         50.0.043         PASS           SMTP Client IPv4															
L2_UC_8         Tobes, SMTP, POP3, SMTP         DNS Client IPv4         GCC         2         20%         2.4         1         .         No         DK-STG2         11.3         50.0043         PASS           SMTP         FTP Client IPv4         GCC         2         20%         2.4         1         .         No         DK-STG2         11.3         50.0043         PASS           SMTP         Client IPv4         GCC         2         20%         2.4         1         .         No         DK-STG2         11.3         50.0043         PASS           SMTP Client IPv4         GCC         2         20%         2.4         1         .         No         DK-STG2         11.3         50.0043         PASS           PPP IP4 only         GCC         6         20%         7.2         1         .         No         DK-STG2         11.3         50.0043         PASS           AUTO IP Protonly         IAR         2         20%         2.4         1         No         DK-STG2         11.3         50.0043         PASS           SMTP Client IPv4         GCC         2         20%         2.4         1         No         DK-STG2         11.3         50.0043								1							
SMTP         FTP Clear IPv4         GCC         2         20x         2.4         1          No         DK-STG2         11.3         50.00.43         PASS           TTTP Client IPv4         GCC         2         20x         2.4         1          No         DK-STG2         11.3         50.00.43         PASS           MITP Client IPv4         GCC         2         20x         2.4         1          No         DK-STG2         11.3         50.00.43         PASS           TELNET Client IPv4         GCC         3         20x         3.6         1          No         DK-STG2         11.3         50.00.43         PASS           MUTO IP IPv4 only         GCC         6         20x         7.2         1          No         DK-STG2         11.3         50.00.43         PASS           SMTP Client IPv4         GCC         2         20x         2.4         1         No         DK-STG2         11.3         50.00.43         PASS           SMTP Client IPv4         GCC         2         20x         2.4         1         No         DK-STG2         11.3         50.00.43         PASS           DHCP Client	L2_UC_8							1							
Image: constraint of the second state of th		SNTP		GCC	2	20%	2.4	1	-	No		DK-S7G2	1.1.3	5.0.0.043	PASS
TELNET Client IPv4         GCC         3         20%         3.6         1          No         DK-STG2         11.3         5.0.0.43         PASS           PP IP/4 only         GCC         6         20%         7.2         1          No         DK-STG2         11.3         5.0.0.043         PASS           AUTO IP IP/4 only         IAR         2         20%         2.4         1          No         DK-STG2         11.3         5.0.0.043         PASS           SMTP Client IP/4         GCC         2         20%         2.4         1         No         DK-STG2         11.3         5.0.0.043         PASS           SMTP Client IP/4         GCC         2         20%         2.4         1         No         DK-STG2         11.3         FASS           DHCP Client IP/4         GCC         2         20%         2.4         1         No         DK-STG2         11.3         FASS           PDP5 Client IP/4         GCC         2         20%         2.4         1         No         DK-STG2         11.3         FASS           PDP5 Client IP/4         GCC         2         20%         2.4         1         No <t< td=""><td></td><td></td><td></td><td>GCC</td><td>2</td><td>20%</td><td>2.4</td><td>1</td><td>-</td><td>No</td><td></td><td>DK-S7G2</td><td>1.1.3</td><td>5.0.0.043</td><td>PASS</td></t<>				GCC	2	20%	2.4	1	-	No		DK-S7G2	1.1.3	5.0.0.043	PASS
Image: construint of the second sec			SNTP Client IPv4	GCC	2	20%	2.4	1	-	No		DK-S7G2	1.1.3	5.0.0.043	PASS
AUTO IP IPA only         IAR         2         20%         2.4         1         No         DK-STG2         1.1.3         PASS           SMTP Client IP-4         GCC         2         20%         2.4         1         No         DK-STG2         1.1.3					-										
SMTP Client IPv4         GCC         2         201         2.4         1         No         DK-ST02         11.3         PASS           SMTP Client IPv4         GCC         2         201         2.4         1         No         DK-ST02         1.13         DK-ST02         1.								1	-					5.0.0.043	
Image: sharp Client IPv6         GCC         2         20%         2.4         1         No         DK-STG2         11.3         PASS           DHCP Client IPv6         GCC         3         20%         3.6         1         No         DK-STG2         1.1.3         DK-STG2         1.1.3 <td></td>															
L2_UC_13:         DECP Client IPv4         OCC         3         20%         3.6         0.5         No         DEC+STG2         1.13         PASS           MTTP Client IPv4         GCC         2         20%         2.4         1         No         DK-STG2         1.13         PASS           MTTP Client IPv4         GCC         2         20%         2.4         1         No         DK-STG2         1.13         PASS           MTTP Client IPv4         GCC         2         20%         2.4         1         No         DK-STG2         1.13         PASS           POPD Client IPv4         GCC         2         20%         2.4         1         No         DK-STG2         1.13         PASS           PDPD Client IPv4         GCC         2         20%         2.4         1         No         DK-STG2         1.13         PASS           FTP, TFP, Talext, SMTP, POPS, SNTP         FTP Cleat IPv4         GCC         2         20%         2.4         1         No         DK-STG2         1.13         PASS           SMTP, POPS, SNTP         FTP Cleat IPv4         GCC         2         20%         2.4         1         No         DK-STG2         1.13         PASS <td></td>															
L2_UC_13:         DECP Client IPv6         GCC         3         20%         3.6         1         No         DE-STG2         1.1.3         PASS           L2_UC_13:         MTTP Client IPv6         GCC         2         20%         2.4         1         No         DE-STG2         1.1.3         DE-STG2         1.1.3 <td></td>															
It_L_UC_13         It_TP Cliest IPv4         GCC         2         20%         2.4         1         No         DK-STG2         1.1.3         PASS           POP3 Cliest IPv4         GCC         2         20%         2.4         1         No         DK-STG2         1.1.3         PASS           POP3 Cliest IPv4         GCC         2         20%         2.4         1         No         DK-STG2         1.1.3         PASS           DVS Cliest IPv4         GCC         2         20%         2.4         1         No         DK-STG2         1.1.3         PASS           DVS Cliest IPv4         GCC         2         20%         2.4         1         No         DK-STG2         1.1.3         PASS           FTP, TFP, Tiest, SMTP, POP3, SMTP         DTFT Cliest IPv4         GCC         2         20%         2.4         1         No         DK-STG2         1.1.3         PASS           SMTP, POP3, SMTP         FTP Cliest IPv4         GCC         2         20%         2.4         1         No         DK-STG2         1.1.3         PASS           TTP Cliest IPv4         GCC         2         20%         2.4         1         No         DK-STG2         1.1.3         PA															
L2_UC_13         POPS Client IPv4         GCC         2         20x         2.4         1         No         DK-STG2         1.1.3         PASS           L2_UC_13         DNS Client IPv4         GCC         2         20x         2.4         1         No         DK-STG2         1.1.3         DASS         DK-STG2         1.1.3         DASS         DK-STG2         1.1.3	1		HTTP Client IPv4	GCC	2	20%	2.4					DK-\$7G2	1.1.3	1	PASS
L2_UC_13         POPS Client IPv6         GCC         2         20%         2.4         1         No         DK-STG2         1.1.3         PASS           L2_UC_13         Dis Client IPv4         GCC         2         20%         2.4         1         No         DK-STG2         1.1.3															
L2_UC_13         L2_UC_13         DNS Client IPv4         GCC         2         20%         2.4         1         No         DK-STG2         11.3         5.0.043         PASS           Cliant DHCP, DMS, FTP, TFTP, Cleant IPv4         GCC         2         20%         2.4         1         No         DK-STG2         11.3         DK-STG2														l	
L2_UC_13         Client DHCP, DNs, SMTP, FUP, TFL Talext, SMTP, POP3, SNTP         DIS Client IPv6         GCC         2         20%         2.4         1         No         DK-ST02         1.13         5.0.043         PASS PASS           SMTP, FUP, TFL Talext, SMTP, POP3, SNTP         FTP Client IPv4         GCC         2         20%         2.4         1         No         DK-ST02         1.13         5.0.044         PASS           TTP Client IPv4         GCC         2         20%         2.4         1         No         DK-ST02         1.13         5.0.044         PASS           TTP Client IPv4         GCC         2         20%         2.4         1         No         DK-ST02         1.13         5.0.044         PASS           SMTP Client IPv4         GCC         2         20%         2.4         1         No         DK-ST02         1.13         PASS           SMTP Client IPv6         GCC         2         20%         2.4         1         No         DK-ST02         1.13         PASS           SMTP Client IPv6         GCC         2         20%         2.4         1         No         DK-ST02         1.13         PASS           TELNET Client IPv6         GCC         3		10.100.00.00.00													
L2_UC_13         FTP, FTP, Telaxt, SMTP, POP3, SNTP         FTP Client IPv4         GCC         2         20%         2.4         1         No         DK-8702         11.3         PASS           TFTP, DElaxt, IPv4         GCC         2         20%         2.4         1         No         DK-8702         11.3         PASS           TFTP Client IPv4         GCC         2         20%         2.4         1         No         DK-8702         11.3         PASS           SMTP, POP3, SNTP         TTPT Client IPv4         GCC         2         20%         2.4         1         No         DK-8702         11.3         PASS           SMTP Client IPv4         GCC         2         20%         2.4         1         No         DK-8702         11.3         PASS           SMTP Client IPv4         GCC         2         20%         2.4         1         No         DK-8702         11.3         PASS           SMTP Client IPv4         GCC         2         20%         2.4         1         No         DK-8702         11.3         PASS           TELNET Client IPv4         GCC         3         20%         3.6         1         No         DK-8702         1.1.3         PASS								1							
SMTP, POP3, SNTP         FTP Clear IPv5         GCC         2         20%         2.4         1         No         DX-STG2         1.1.3         PASS           TTPT Cliant IPv4         GCC         2         20%         2.4         1         No         DX-STG2         1.1.3         PASS           TTPT Cliant IPv4         GCC         2         20%         2.4         1         No         DX-STG2         1.1.3         PASS           SMTP Cliant IPv4         GCC         2         20%         2.4         1         No         DX-STG2         1.1.3         PASS           SMTP Cliant IPv4         GCC         2         20%         2.4         1         No         DX-STG2         1.1.3         PASS           SMTP Cliant IPv4         GCC         2         20%         2.4         1         No         DX-STG2         1.1.3         PASS           TELNET Cliant IPv4         GCC         3         20%         3.6         1         No         DX-STG2         1.1.3         PASS           TELNET Cliant IPv6         GCC         3         20%         3.6         1         No         DX-STG2         1.1.3         PASS           PPI IPv4 only         GCC<	L2_UC_13							1						5.0.0.043	
TTP Client IPv4         GCC         2         20%         2.4         1         No         DK-STG2         11.3         PASS           TFTP Client IPv4         GCC         2         20%         2.4         1         No         DK-STG2         11.3         PASS           SMTP Client IPv4         GCC         2         20%         2.4         1         No         DK-STG2         11.3         PASS           SMTP Client IPv4         GCC         2         20%         2.4         1         No         DK-STG2         11.3         PASS           SMTP Client IPv6         GCC         2         20%         2.4         1         No         DK-STG2         1.1.3         PASS           TELNET Client IPv6         GCC         3         20%         3.6         1         No         DK-STG2         1.1.3         PASS           TELNET Client IPv6         GCC         3         20%         3.6         0.5         No         DK-STG2         1.1.3         PASS           PP IPv4 only         GCC         6         20%         7.2         1         No         DK-STG2         1.1.3         PASS           BD IPv4         IAR         2         20%														1	
TTP Client IPv6         GCC         2         20%         2.4         1         No         DK-STG2         1.1.3         PASS           SNTP Client IPv6         GCC         2         20%         2.4         1         No         DK-STG2         1.1.3         PASS           SNTP Client IPv6         GCC         2         20%         2.4         1         No         DK-STG2         1.1.3         PASS           TELNET Client IPv6         GCC         2         20%         2.4         0.5         No         DK-STG2         1.1.3         PASS           TELNET Client IPv6         GCC         3         20%         3.6         1         No         DK-STG2         1.1.3         PASS           PP IPv4 only         GCC         3         20%         3.6         0.5         No         DK-STG2         1.1.3         PASS           BPD IPv4 only         GCC         6         20%         7.2         1         No         DK-STG2         1.1.3         PASS           BD IPv4         IAR         2         20%         2.4         1         No         DK-STG2         1.1.3         PASS						20%	2.4	1				DK-\$7G2	1.1.3	1	PASS
SNTP Cliest IPv6         GCC         2         20x         2.4         0.5         No         DK-STG2         1.1.3         PASS           TELNET Cliest IPv6         GCC         3         20x         3.6         1         No         DK-STG2         1.1.3         PASS           TELNET Cliest IPv6         GCC         3         20x         3.6         0.5         No         DK-STG2         1.1.3         PASS           PPP IPv4 only         GCC         6         20x         7.2         1         No         DK-STG2         1.1.3         PASS           BSD IPv4         IAR         2         20x         2.4         1         No         DK-STG2         1.1.3         PASS												DK-\$7G2			
TELNET Client IPv4         GCC         3         20%         3.6         1         No         DK-STG2         1.1.3         PASS           TELNET Client IPv6         GCC         3         20%         3.6         0.5         No         DK-STG2         1.1.3         PASS           PPP IPv4 only         GCC         6         20%         7.2         1         No         DK-STG2         1.1.3         PASS           BSD IPv4         IAR         2         20%         2.4         1         No         DK-STG2         1.1.3         PASS															
TELNET Client IPv6         GCC         3         20%         3.6         0.5         No         DK-8762         1.1.3         PASS           PPP IPv4 only         GCC         6         20%         7.2         1         No         DK-8762         1.1.3         PASS           BSD IPv4         IAR         2         20%         2.4         1         No         DK-8762         1.1.3         PASS															
PPP IPv4 only         GCC         6         20%         7.2         1         No         DK-\$TG2         1.1.3         PASS           B\$D IPv4         IAR         2         20%         2.4         1         No         DK-\$TG2         1.1.3         PASS															
B\$D IPv4 IAR 2 20% 2.4 1 No DK-STG2 1.1.3 PASS															
	1													1	
				IAB	2	20%	2.4	1		No			1.1.3		PASS



# 14. Complexity Report

### File and Procedure Results, Metric by Metric

Complexity Metrics (r\_cgc.c)

Procedure	Cyclomatic	Complexity
R_CGC_Init	4 (P)	
R_CGC_ClocksCfg	26 (F)	
R_CGC_ClockStart	31 (F)	
R_CGC_ClockStop	20 (F)	
R_CGC_SystemClockSet	48 (F)	
R_CGC_SystemClockGet	1 (P)	
R_CGC_SystemClockFreqGet	2 (P)	
R_CGC_ClockCheck	11 (F)	
R_CGC_OscStopDetect	47 (F)	
R_CGC_OscStopStatusClear	9 (P)	
R_CGC_BusClockOutCfg	1 (P)	
R_CGC_BusClockOutEnable	1 (P)	
R_CGC_BusClockOutDisable	1 (P)	
R_CGC_ClockOutCfg	1 (P)	
R_CGC_ClockOutEnable	1 (P)	
R_CGC_ClockOutDisable	1 (P)	
R_CGC_LCDClockCfg	7 (P)	
R_CGC_LCDClockEnable	5 (P)	
R_CGC_LCDClockDisable	5 (P)	
R_CGC_SDRAMClockOutEnable	2 (P)	
R_CGC_SDRAMClockOutDisable	2 (P)	
R_CGC_USBClockCfg	2 (P)	
R_CGC_SystickUpdate	4 (P)	
R_CGC_VersionGet	1 (P)	
r_cgc_stabilization_wait	6 (P)	
r_cgc_clock_start_stop	6 (P)	
Total for r_cgc.c	220 (P)	



## **15. Coding Standard Report**

### **Overall Code Review Summary**

#### Totals of Violations for Selected Code Review Standards

'-' indicates required Analysis Phase results are not yet available. 'Off indicates that the standard is switched off in the Penalty File (<lang>pen.dat).

Number of Violations	LDRA Code	(M) Mandatory Standards	MISRA-C:2012 Code					
0	36 S	Function has no return statement.	MISRA-C:2012 R.17.4					
0	54 S	Sizeof operator with side effects.	MISRA-C:2012 R.13.6					
0	66 S	Function with empty return expression.	MISRA-C:2012 R.17.4					
0	407 S	free used on string.	MISRA-C:2012 R.22.2					
0	480 S	String function params access same variable.	MISRA-C:2012 R.19.1					
0	483 S	free parameter is not heap item.	MISRA-C:2012 R.22.2					
0	484 S	Attempt to use already freed object.	MISRA-C:2012 R.22.2					
0	496 S	Function call with no prior declaration.	MISRA-C:2012 R.17.3					
0	545 S	Assignment of overlapping storage.	MISRA-C:2012 R.19.1					
0	591 S	Inappropriate use of file pointer.	MISRA-C:2012 R.22.5					
0	614 S	Use of static keyword in array parameter.	MISRA-C:2012 R.17.6					
0	631 S	Declaration not reachable.	MISRA-C:2012 R.9.1					
0	2 D	Function does not return a value on all paths.	MISRA-C:2012 R.17.4					
0	48 D	Attempt to write to unopened file.	MISRA-C:2012 R.22.6					
0	51 D	Attempt to read from freed memory.	MISRA-C:2012 R.22.2					
0	53 D	Attempt to use uninitialised pointer.	MISRA-C:2012 R.9.1					
0	69 D	Procedure contains UR data flow anomalies.	MISRA-C:2012 R.9.1					
0	98 D	Attempt to write to file opened read only.	MISRA-C:2012 R.22.4					
0	113 D	File closed more than once.	MISRA-C:2012 R.22.6					
0	62 X	Function prototype/defn return type mismatch (MR).	MISRA-C:2012 R.8.4					
0	63 X	Function prototype/defn param type mismatch (MR).	MISRA-C:2012 R.8.3,R.8.4					
0	5 Q	File does not end with new line.	MISRA-C:2012 R.1.3					



## 16. Unit Test Report

##SSP VERSION##

```
Unity test run 1 of 1
TEST(R AGT TG1, TC 1 1 GetVersion) PASS
TEST(R_AGT_TG1, TC_1_2_OpenWithValidChanO) PASS
TEST(R AGT TG1, TC 1 3 OpenWithValidChan1) PASS
TEST(R AGT TG1, TC 1 4 OpenWithInvalidChannel) PASS
TEST(R_AGT_TG1, TC_1_5_OpenWithInvalidHdlPtr) PASS
TEST(R AGT TG1, TC 1 6 OpenWithOpenedChannel) PASS
TEST(R_AGT_TG1, TC_1_7_OpenWithOutputCompareDisabled) PASS
TEST(R AGT TG1, TC 1 8 OpenWithAGTO Enabled) PASS
TEST(R AGT TG1, TC 1 9 OpenWithAGTIO Enabled) PASS
TEST(R_AGT_TG1, TC_1_10_OpenWithAGTO_AGTIO_Enabled) PASS
TEST(R AGT TG1, TC 1 11 OpenWithValidChan0 one shot mode) PASS
TEST(R AGT TG1, TC 1 12 OpenWithValidChanO callback trigger) PASS
TEST(R_AGT_TG1, TC_1_13_StartStopClear) PASS
TEST(R_AGT_TG1, TC_1_14_SetGetDelay) PASS
TEST(R AGT TG1, TC 1 14 CalculateDuty) PASS
TEST(R AGT TG1, TC 1 15 CalculateDutyOutputPinCheck) PASS
TEST(R AGT TG1, TC 1 16 CascadedTimers) PASS
TEST(DRV_TIMER_TG1, TC_1_1_OpenSuccess) PASS
TEST(DRV TIMER TG1, TC 1 2 OpenHdl) PASS
TEST(DRV TIMER_TG1, TC_1_3_OpenCallbackParameter) PASS
TEST(DRV_TIMER_TG1, TC_1_4_OpenConfigIsNull) PASS
TEST(DRV TIMER TG1, TC_1_5_OpenConfigChannelOutOfRange) PASS
TEST(DRV TIMER TG1, TC 1 6 OpenOneShot) PASS
TEST(DRV TIMER TG1, TC 1 10 OpenTwice) PASS
TEST(DRV_TIMER_TG1, TC_1_11_OpenCallbackIRQNotAvailable) PASS
TEST(DRV TIMER_TG1, TC_1_12_OpenPeriodTooLarge) PASS
TEST(DRV TIMER TG1, TC 1 13 MultipleChannels) PASS
TEST(DRV TIMER TG2, TC 2 1 NullPointers) PASS
TEST(DRV_TIMER_TG2, TC_2_2_StartStopClear) PASS
TEST(DRV TIMER TG2, TC 2 3 SetGetDelay) PASS
TEST(DRV TIMER TG2, TC 2 4 GetVersion) PASS
TEST(DRV_TIMER_TG2, TC_2_5_ControlNotOpen) PASS
TEST(DRV TIMER TG2, TC_2_6_infoGet) PASS
TEST(DRV TIMER TG3, TC 3 1 CloseSuccess) PASS
TEST(DRV TIMER TG3, TC 3 2 CloseHdl) PASS
TEST(DRV_TIMER_TG3, TC_3_3_CloseNotOpen) PASS
```

-----

36 Tests O Failures O Ignored 36 Pass

OK



# **17. Regression and Quality Report**

Quality summary reports can be obtained for each minor release of SSP. Please visit the Synergy Software Quality webpage at Renesas.com for information on where to locate these reports.

	Synergy Software Packag	e	Qu	alit	уM	atrie	ces	Qua	ılity	Data	1		Functional	l Test			s	oftw	are U	Init T	ests					Ver	ificatio	on Inde	ex Score
Test ID	SSP Modules Name	Quality Index	Clean Build Index	Coverage Index	Complexity Index <sup>1</sup>	Coding Standard Index <sup>2</sup>	Verification Index	Test Coverage (statement/Decision)	Max Complexity	Coding Standard	warning	Backward Compatibility <sup>3</sup>	Automated Test Coverage (Statement / Decision)	Tests	Development Test Coverage (Statement / Decision)	s7g2	s5d9	s5d5	s5d3	s3a7	s3a6	s3a3	s3a1	s1ja	s128 s124	Tested on all HWs <sup>4</sup>	Tests Traceable	Tests Passed	Test Matrix Complete
1	bsp	100% 100%	5	5 5	5 5	5 5	5 5		13	0	0	1	(88/80)	193	(4/38)	31 9	33	33 9	33	33	33	33	33	-	33 31	1 1	1	2	1
2	r_acmplp *	100%	5 5	5	5 5	5 5	5 5	(100/100) (100/100)	10 8	0	0	1	(0/0)	33 27	(83/70) (84/71)	9	9 6	9	10	9 10	10	10	10	9 10	10 10	_	1	_	1
4	r_adc	100%	5	5	5	5	5	(100/100)	10	0	0	1	(100/100)	255	(93/89)	45	45	45	9	45	45	45	45	45	45 45	_	1	2	1
5 6	r_agt r_agt_input_capture	100% 100%	5 5	5 5	5 5	5 5	5 5	(100/100)	10 13	0	0	1	(100/100) (85/79)	116 35	(92/89) (100/100)	33 22	33 22	33 22	45 33	33 22	33 22	33 22	33 22	33	33 33 22 22	_	1	2	1
7	r_analog_connect	100%	5	5	5	5	5	(100/100)	7	0	0	1	(79/74)	40	(70/62)	3	3	3	22	5	4	4	4	5	5 4	_	1	2	1
8	r_cac	100% 100%	5	5	5	5	5	(100/100)	10	0	0	1	(100/100)	122	(98/94)	24	24	24	3	24	24	24	24	24	24 24		1	2	1
9 10	r_can r_cgc	100%	5 5	5 5	5 5	5 5	5 5	(100/100) (100/100)	10 15	0	0	1	(100/100) (90/81)	180 294	(87/82)	40 94	40 94	40 94	24 40	40 94	40 94	40 94	40 94	40 70	40 40	_	1	2	1
11	r_crc	100%	5	5	5	5	5	(100/100)	8	0	0	1	(100/100)	80	(86/80)	10	10	10	94	10	10	10	10	10	10 10	_	1	2	1
12 13	r_ctsu r_dac	60% 100%	5 5	5 5	0 5	0 5	5 5	(100/100)	84 10	247 0	0	1	(94/87)	229 56	(31/21)	14 34	14 34	14 34	10	14 34	34	34	34	34	13 13 34	_	1	2	1
14	r_dac8	100%	5	5	5	5	5	(100/100)	10	0	0	1	(100/100)	50	(95/94)	04	14	04	10	34	04	37	37		37	1	1	2	1
15	r_dmac	100%	5	5	5	5	5	(100/100)	10	0	0	1	(100/100)	117	(96/92)	29	29	29	34	29	29	29	29	_	7 -	1	1	2	1
16 17	r_doc r_dtc	100% 100%	5 5	5 5	5 5	5 5	5 5	(100/100)	10 10	0	0	1	(100/100)	52 111	(99/96) (96/93)	7 28	7 28	7	29 7	7 28	7 28	7 28	7 28	7 28	7 7	_	1	2	1
18	r_elc	100%	5	5	5	5	5	(100/100)	5	0	0	1	(100/100)	48	(80/62)	7	7	7	28	7	7	7	7	7	7 7	1	1	2	1
19 20	r_flash_hp r_flash_lp	100% 100%	5 5	5 5	5 5	5 5	5 5	(100/100) (100/100)	10 10	0	0	1	(96/95) (97/96)	184 203	(93/86) (97/95)	29	29	29	7	58	58	58	58	58	58 58	1 3 1	1	2	1
21	r_fmi	100%	5	5	5	5	5	(100/100)	9	0	0	1	(92/91)	56	(80/71)	12	13	12	29	12	12	12	12		12 12		1	2	1
22	r_glcd	100%	5	5	5	5	5	(100/100)	10	0	0	1	(100/100)	218	(96/89)	150	150	05	10	05	05	05	0.5	05	05 04	1	1	2	1
23 24	r_gpt r gpt input capture	100% 100%	5 5	5 5	5 5	5 5	5 5	(100/100)	10 9	0	0	1	(100/100)	109 90	(100/99) (99/96)	35 23	35 23	35 23	12 35	35 23	35 23	35 23	35 23	35 23	35 35 23 23		1	2	1
25	r_icu	100%	5	5	5	5	5	(100/100)	8	0	0	1	(100/100)	69	(86/75)	30	30	30	23	30	30	30	30	30	30 30	0 1	1	2	1
26 27	r_ioport	100% 100%	5 5	5 5	5 5	5 5	5 5	(100/100)	6 7	0	0	1	(100/100)	134 60	(89/88) (93/81)	27 20	27 20	27 20	30 27	27 20	27 20	27 20	27 20		27 27 20 20		1	2	1
29	r_iwdt r_jpeg_decode	100%	5	5	5	5	5	(100/100)	10	0	0	1	(100/100)	212	(95/89)	50	50	20	21	20	20	20	20	20	20 20	1	1	2	1
30	r_jpeg_encode	100%	5	5	5	5	5	(100/100)	9	0	0	1	(100/100)	77	(82/70)	9	9									1	1	2	1
31 32	r_kint r_lpm	100% 100%	5 5	5 5	5 5	5 5	5 5	(100/100) (100/100)	9 7	0	0	1	(100/100) (94/88)	60 90	(88/80) (85/77)	15 13	15	15	20	15 13	15	15	15	15	15 15 13		1	2	1
33	r_lpmv2	100%	5	5	5	5	5	(100/100)	10	0	0	1	(84/79)	254	(86/75)	18	15	15	15	15	15	15	15		15 15	5 1	1	2	1
34 35	r_lvd	100% 100%	5 5	5 5	5 5	5 5	5 5	(100/100)	9 10	0	0	1	(100/100)	54 51	(97/93) (57/48)	12	12	12	15	12 10	12 10	12 10	12 10		12 12	2 1	1	2	1
36	r_pdc	100%	5	5	5	5	5	(100/100)	10	0	0	1	(100/100)	83	(94/85)	10		10		10	10	10	10	10	10	1	1	2	1
37	r_qspi	100%	5	5	5	5	5	(100/100)	9	0	0	1	(100/99)	269	(79/71)	11	11	11	12	11		11	11			1	1	2	1
38 39	r_riic r_riic_slave	100% 100%	5 5	5 5	5 5	5 5	5 5	(100/100)	10 10	0	0	1	(100/100)	162 92	(100/100)	39 45	39 45	39 45	11 39	39 45	40 45	39 45	39 45	39 45	39 40 45 45	_	1	2	1
40	r_rspi	100%	5	5	5	5	5	(100/100)	12	0	0	1	(100/100)	125	(91/82)	31	29	29	45	29	29	29	29	29	29 29	Э 1	1	2	1
41 42	r_rtc r sce 5	100% 100%	5 5	5 5	5 5	5 5	5 5	(100/100)	10 10	0	0	1	(100/100)	258 1921	(100/100)	13 576	13 576	13 576	29 13	13 195	13 195	13 195	13 195	13 67	13 13 67 67	_	1	2	1
43	r_sci_i2c	100%	5	5	5	5	5	(100/100)	10	0	0	1	(100/100)	126	(92/84)	40	40	40	576	40	40	40	40	40	40 40	_	1	2	1
44	r_sci_spi	100%	5	5	5	5	5	(100/100)	10	0	0	1	(100/100)	90	(99/98)	27	27	26	40	27	27	26	26	27	27 27		1	2	1
45 46	r_sci_uart r_sdade *	100% 100%	5 5	5 5	5 5	5 5	5 5	( 100/100 ) ( 100/100 )	10 10	0	0	0	(100/100) (0/0)	343 95	(91/86) (83/76)	73	73	73	26	73	73	73	73	73 25	73 73	3 1 1	1	2	1
47	r_sdmmc	100%	5	5	5	5	5	(100/100)	10	0	0	1	(100/100)	253	(88/78)	52	54		73	36		52	52			1	1	2	1
48 49	r_slcdc r_ssi	100% 100%	5 5	5 5	5	5 5	5 5	(100/100)	10 10	0	0	1	(100/100)	125 216	(77/71) (94/89)	26	26	26	52	20 26	20 26	20 26	20 26			1	1	2	1
50	r_wdt	100%	5	5	5	5	5	(100/100)	9	0	0	1	(100/100)	85	(57/50)	27	27	27	26	27	27	27	27		27 27	7 1	1	2	1
51 52	sf_adc_periodic sf_audio_playback		_					(100/100) (100/100)	10	0	0	1	(99/98)	52	(83/73)	18	17	17	27 17	17	17	17	17	17	17 17 18 18		1	2	1
52	sf_audio_playback	100% 100%			5 5			(100/100)		0	0		(100/100)	123 49	(77/69) (100/100)	36 14	36 14	36 14	17 36	36 14	36 14	36 14	30		18 18		1		
54	sf_audio_record_i2s	100%	5	5	5	5	5	(100/100)		0	0		(100/100)	31	(85/79)	14	14	14	14	14	14	14	14			1	_	_	
55 56	sf_ble_rl78g1d sf_block_media_lx_nor	100% 100%								0	0		(100/99)	1178 45	(36/25) (88/85)	55 10	50 10	2	15 1	2 10	2	50 10	2		50 2	2 1 1	1	_	
57	sf_block_media_qspi	100%	5	5	5	5	5	(100/100)		0	0		(100/100)	50	(81/78)	11	11	11	10	11		11	11			1	1	2	1
58 59	sf_block_media_ram sf block media sdmmc	100%								0	0		(100/100)	34 38	(96/95)	8	8	8	11	8	8	8 8	8 8	8	6	1	1	2	_
59 60	sf_cellular	100% 100%						,		0	0	1		1323	(100/100) (65/43)	8 45	8 49	8 28	8 32	8 28	8	8 20	8 28		8	1	1	2	_
61	sf_comms_telnet	100%	5	5	5	5	5	(100/100)	10	0	0	1	(99/99)	89	(85/77)	17	4	17	4							1	1	2	1
62 63	sf_console sf_crypto	100% 100%								0	0		(100/100)	85 43	(100/100) (87/81)	78 12	17 78	52 12	17 78	52 12	52 12	52 12			52 52 12 12	_	1	_	_
64	sf_crypto_cipher	100%				5		(100/100)		0	0	1	· /	322	(94/87)	91	12	91	12	57	57	57			27 27		1	_	
65	sf_crypto_hash	100%						(100/100)		0			(100/100)	91	(87/75)	18	91	18	91	7	7	7	7			1	1	_	
66 67	sf_crypto_key sf_crypto_key_installatio		5 5			5 5		(100/100) (100/100)		0	0		(100/100)	124 92	(94/89) (86/77)	34 25	18 34	34 25	18 34	7 13	7 13	7 13	7 13			0	1	_	
68	sf_crypto_signature	100%	5	5	5	5	5	(100/100)	10	0	0	1	(100/100)	188	(93/90)	28	25	28	25							1	1	2	1
69 70	sf_crypto_trng sf_el_fx	100% 100%				5 5	5 5	(100/100) (100/100)		0	0		(100/100)	24 30	(83/74) (91/83)	8 25	28 8	8 25	28 8	8 25	8 25	8 26	8 25	8	8 8	1	1	_	
70		100%	5	5	5	5	5	(100/100)	10	0	0	1	(100/100)	30	(31/03)	20	0	20	0	20	20	20	20					2	



## **Revision History**

Rev.	Date	Description								
Rev.	Date	Page	Summary							
4.0	04-23-2019		Publish for Signature							
3.2 →3.6	04-16-2019		Update typos and revision history table							
3.1	04-06-2019		Updated Verification description							
3.0	08-07-2018		Fix formatting and Publish for signature							
2.0	08-06-2018		Publish for signature							
1.16	06-24-2018		Added a generic sample quality report, blank signature page, integration sample output, and review customer maintenance section							
1.15	06-24-2018		Create a clean version to merge with documentation changes							
1.14	05-30-2018		Reformatted, added cover, Updated Regression and Quality Report, Change to title							
1.13	03-07-2018		Safety manager review							
1.12	03-06-2017		Incorporate review comments and add software maintenance section							
1.10-1.11	02-13-2017		Marketing review							
1.8-1.9	02-08-2017		Safety manager review							
1.7	12-12-2016		Applied template							
1.6	12-12-2016		Added feedback							
1.5	12-08-2016		Edited headers							
1.4	12-07-2016		Edited							
1.3	11-22-2016		added Verification environment and incorporated comment reviews							
1.0->1.2	09-22-2016		Added the Approval Page and final publish copy							
0.16-0.17	08-25-2016		Updated cover page date and code coverage diagram							
0.12- >0.15	08-25-2016		Incorporated review comments							
0.11	08-10-2016		Incorporated some of review comments							
0.8-0.10	06-01-2016		Incorporated some of review comments							
0.5->0.7	05-12-2016		Update typo's and reorder KPIs							
0.2->0.4	05-08-2016		Updated with quality Indexes							
0.1	11-22-2015		Initial revision							

All trademarks and registered trademarks are the property of their respective owners.

Synergy Software Quality Handbook

Publication Date: Rev. 4.0 April 2019

Published by: Renesas Electronics Corporation



#### SALES OFFICES

**Renesas Electronics Corporation** 

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information.
Renesas Electronics America Inc.
2801 Scott Boulevard Santa Chara, CA 95050-2549, U.S.A.
Tel: +1-408-588-6000, Fax: +1-408-588-6130
Renesas Electronics Canada Limited
251 Yonge Street, Suite S309 Richmond Hill, Ontario Canada L4C 9T3
Tel: +1-905-237-2004
Renesas Electronics Europe Limited
Dukes Meadow, Milboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1625-585100, Fax: +44-1622-585-900
Renesas Electronics Europe AmbH
Arcadiastrasse 10. 40472 Diasekloff, Germany
Tel: +44-1625-585100, Fax: +449-211-6503-1327
Renesas Electronics (China) Co., Ltd.
Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China
Tel: +48-1222-206-2088, Fax: +86-10-8235-7679
Renesas Electronics Hong Kong Limited
Unit 1001-1515, Fax: +86-10-8235-7679
Renesas Electronics Hong Kong Limited
Unit 1001-1511, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +86-22-226-2088, Fax: +86-2422-0999
Renesas Electronics Taiwan Co., Ltd.
80 Bendemeer Road, Junit 706-02 Hyliux Innovation Centre, Singapore 339949
Tel: +85-24175-9000, Fax: +865-24175-9670
Renesas Electronics Mangapore Ple. Ltd.
80 Bendemeer Road, Junit 706-02 Hyliux Innovation Centre, Singapore 339949
Tel: +85-24175-9000, Fax: +865-24175-9670
Renesas Electronics Malagais AB.BHd.
10 Hil 1001-1604, Bucha Ra, Amcorp, Amcorp Trade Centre, No. 18, Jin Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: +85-2405-808, Fax: +86-24175-9670
Renesas Electronics Malagais Centre, No. 18, Jin Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: +65-27058700, Fax: +805-24077, 965-9610
Renesas Electronics Malagais Centre, No. 18, Jin Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: +65-270587690, Fax: +805-24077, 787
Renesas Electronics Malagais Centre, No. 18, Jin Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: +65-2705977, 965-9610
Renesas Electro

Renesas Synergy™ Platform Synergy Software Quality Handbook

