To our customers,

# Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

#### Notice

- All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics atta abooks, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU ROHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



# HI7000/4 Series (HI7000/4 V.2.02, HI7700/4 V.2.02, and HI7750/4 V.2.02)

User's Manual

Renesas Microcomputer Development Environment System

Renesas Electronics www.renesas.com

Rev.6.0 2006.01

#### Keep safety first in your circuit designs!

 Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
 Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

#### Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
- Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any thirdparty's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



- 1. TRON is an acronym of "The Realtime Operating system Nucleus", ITRON is an acronym of the "Industrial TRON", and  $\mu$ ITRON is an acronym of the "Micro Industrial TRON".
- TRON, ITRON, and µITRON are the names of computer specifications and do not indicate a specific group of the commodity or the commodity.
- The μTRON4.0 specification is open realtime-kernel specification defined by the TRON association. The specification of μTRON4.0 can be downloaded from the TRON association homepage (http://www.assoc.tron.org).
- 4. The copyright of the µITRON specification belongs to the TRON association.
- 5. Microsoft® Windows® 98, Microsoft® Windows® Millennium Edition (Windows® Me) operating system, Microsoft® Windows NT® operating system, Microsoft® Windows® 2000 operating system, and Microsoft® Windows® XP operating system are registered trademarks of Microsoft Corporation in the United States and/or other countries.
- 6. SuperH<sup>™</sup> is a trademark of Renesas Technology Corp.
- 7 All other product names are trademarks or registered trademarks of the respective holders.



# Preface

This manual describes how to configure systems using the HI7000/4, HI7700/4, and HI7750/4 (hereinafter collectively referred to as the HI7000/4 series) embedded realtime multitasking operating systems based on  $\mu$ ITRON4.0 specifications.

Please read this manual and the related manuals listed below before using the HI7000/4 series to fully understand the operating system.

This user's manual contains the following five sections and appendixes:

- Section 1 Introduction to HI7000/4 series: general description of HI7000/4 series systems
- Section 2 Kernel: overview of HI7000/4 series kernel functions.
- Section 3 System calls: overview of HI7000/4 series kernel system calls.
- Section 4 Applications: creating applications in C using sample programs
- Section 5 System configuration method: configuring the system using the configurator

Appendixes List of service call function codes, error references, user and kernel work area calculations, timer drivers, optional functions of HI7700/4 (optimized timer driver and DSP standby control function), note on FPU, and modified functions in the new version of the product.

The other relevant manuals are listed below:

- Release Notes provided for the product
- Manuals provided for the SuperH<sup>™</sup> RISC engine C/C++ compiler package
- The hardware manual and programming manual of the SuperH<sup>™</sup> microcomputer in use

Renesas Technology Homepage:

Various support information is available on the Renesas Technology homepage:

http://www.renesas.com/en/tools/



Preface

Abbreviations of products

Product Name	Description
HI7000/4 series	Abbreviation of HI7000/4, HI7700/4, and HI7750/4
DX	Abbreviation of Debugging Extension
HEW	Abbreviation of High-performance Embedded Workshop, which is an integrated development tool.

Symbols used in this manual have the following meanings:

H' and D':	For hexadecimal integers, prefix H' is attached. For decimal integers, prefix H' is attached. If no prefix is attached, a decimal integer is assumed.
nnnn:	Bold-faced-italic <i>nnnn</i> is the CPU name used for the sample file name.
	Example: The timer driver file name is <i>nnnn</i> _tmrdrv.c in this manual, but the actual timer driver file for SH7708 is 7708_tmrdrv.c.
???	??? is used for the file name in the HI7700/4 and HI7750/4. For big endian and little endian, big and little are used instead of ???, respectively.
CFG_MAXTSKID:	A variable name beginning with CGF_ is specified for the configurator by the user to use the configurator. For details, refer to section 5.4.6, Configurator Settings, and the configurator on-line help.

RENESAS

Section	1 Introduction	1
1.1	Overview	1
1.2	Features	
1.3	Operating Environment	
1.4	Installation	
1.5	Target Product of This Manual	
Section	-	
2.1	Overview	
2.2	Functions	
2.3	Processing Units and Precedence	
2.4	System State	
	<ul> <li>2.4.1 Task Context State and Non-Task Context State</li> <li>2.4.2 Dispatch-Disabled State/Dispatch-Enabled State</li> </ul>	
	2.4.2     Dispatch-Dis	
2.5	Objects	
2.6	Tasks	
	2.6.1 Task State and Transition	
	2.6.2 Task Creation	
2	2.6.3 Task Initiation	
	2.6.4 Task Scheduling	
	2.6.5 Task Termination and Deletion	
	2.6.6 Task Stack	
	<ul> <li>2.6.7 Shared Stack Function</li> <li>2.6.8 Task Execution Mode</li> </ul>	
	2.6.9 Exclusive Control	
	2.6.10 Task Event Flags	
2.7	Task Exception Processing	
2.8	Semaphore	
2.9	Event Flag	
2.10	Data Queue	
2.11	– mailbox	
2.12	Mutex	
2.12	Message Buffer	
2.13		
2.14	Variable-Size Memory Pool	
	2.15.1 Overview	
	2.15.2 Controlling Fragmentation of Free Space	
2	2.15.3 Management of Variable-Size Memory Pool	
2.16	0	
	2.16.1 Cyclic Handler	
	2.16.2 Alarm Handler	
	2.16.3 Overrun Handler	
	2.16.4 Notes on Time Management	
2.17	System State Management	
	2.17.1 System Down	
4		

# Contents



2.18		rrupt Management and System Configuration Management	
	2.18.1 2.18.2	Resetting the CPU and Initiating the Kernel Interrupt Handlers	
	2.18.2	Disabling Interrupts	
	2.18.4	Kernel Interrupt Mask Level (CFG_KNLMSKLVL):	
	2.18.5	CPU Exception	
2.19	Ser	vice Call Management	59
2.20	) Cac	he Support (only for HI7700/4 and HI7750/4)	60
2.21	2.21 Kernel Idling		
2.22	2.22 Pre-fetch Function (only for HI7700/4 and HI7750/4)		
2.23		imized Timer Driver (only for HI7700/4)	
2.24		P Standby Control Function (only for HI7700/4)	
Section		Service Calls	
3.1	Ove	erview	63
3.2		vice Call Interface	
5.2	3.2.1	C Language API	
	3.2.2	Assembly Language API	
	3.2.3	Guarantee of Register Contents after Issuing Service Call	67
	3.2.4	Return Value of Service Call and Error Code	
	3.2.5	System State and Service Calls	
	3.2.6	Service Calls not in the µITRON4.0 Specification	
3.3	Serv	vice Call Description Form	73
3.4	Tas	k Management	74
	3.4.1	Create Task	
	3.4.2	Delete Task (del_tsk)	
	3.4.3	Initiate Task (act_tsk, iact_tsk)	
	3.4.4	Cancel Task Initiation Request (can_act, ican_act)	
	3.4.5 3.4.6	Start Task (Start Code Specified) (sta_tsk, ista_tsk)	
	3.4.0 3.4.7	Exit Current Task, Exit and Delete Current Task (ext_tsk), (exd_tsk) Terminate Task (ter_tsk)	
	3.4.8	Change Task Priority (chg_pri, ichg_pri)	
	3.4.9	Refer to Task Priority (get_pri, jget_pri)	
	3.4.10	Refer to Task State (ref tsk, iref tsk)	
	3.4.11	Refer to Task State (Simple Version) (ref_tst, iref_tst)	
	3.4.12	Change Task Execution Mode (vchg_tmd)	95
3.5	Tas	k Synchronization	
	3.5.1	Sleep Task (slp_tsk, tslp_tsk)	
	3.5.2	Wakeup Task (wup_tsk, iwup_tsk)	
	3.5.3	Cancel Wakeup Task (can_wup, ican_wup)	
	3.5.4	Release WAITING State Forcibly (rel_wai, irel_wai)	101
	3.5.5	Suspend Task (sus_tsk, isus_tsk) Resume Task Force, Task to Resume (rsm_tsk, irsm_tsk, frsm_tsk, ifrsm_tsk)	102
	3.5.6 3.5.7	Delay Task (dly_tsk)	
	3.5.8	Set Task Event Flag (vset_tfl, ivset_tfl)	
	3.5.9	Clear Task Event Flag (vclr_tfl, ivclr_tfl)	
	3.5.10	Wait Task Event Flag (vwai_tfl, vpol_tfl, vtwai_tfl)	
3.6	Tas	k Exception Processing Functions	109
2.0	3.6.1	Define Task Exception Processing Routine (def_tex, idef_tex)	
	3.6.2	Request Task Exception Processing (ras_tex, iras_tex)	
	3.6.3	Disable Task Exception Processing (dis_tex)	
	3.6.4	Enable Task Exception Processing (ena_tex)	
	3.6.5	Refer To Task Exception Processing Disabled State (sns_tex)	



#### Contents

	3.6.6	Refer to Task Exception Processing State (ref_tex, iref_tex)	117
3.7	Syn	chronization and Communication (Semaphore)	118
	3.7.1	Create Semaphore	
	3.7.2	Delete Semaphore (del_sem)	
	3.7.3	Returns Semaphore Resource (sig_sem, isig_sem)	122
	3.7.4	Wait on Semaphore (wai_sem, pol_sem, ipol_sem, twai_sem)	
	3.7.5	Refer to Semaphore State (ref_sem, iref_sem)	
3.8		chronization and Communication (Event Flag)	
	3.8.1	Create Event Flag Delete Event Flag (del flg)	
	3.8.2 3.8.3	Set Event Flag (set_flg, iset_flg)	
	3.8.4	Clear Event Flag (clr_flg, iclr_flg)	
	3.8.5	Wait for Event Flag Setting (wai_flg, pol_flg, ipol_flg, twai_flg)	
	3.8.6	Refer to Event Flag State (ref_flg, iref_flg)	
3.9	Svn	chronization and Communication (Data Queue)	
5.7	3.9.1	Create Data Queue	
	3.9.2	Delete Data Queue (del_dtq)	
	3.9.3	Send Data to Data Queue (snd_dtq, psnd_dtq, ipsnd_dtq, tsnd_dtq, fsnd_dtq,	
		ifsnd_dtq)	141
	3.9.4	Receive Data from Data Queue (rcv_dtq, prcv_dtq, trcv_dtq)	143
	3.9.5	Refer to Data Queue State (ref_dtq, iref_dtq)	
3.10	Syn	chronization and Communication (Mailbox)	
	3.10.1	Create Mailbox	
	3.10.2	Delete Mailbox (del_mbx)	
	3.10.3 3.10.4	Send Message to Mailbox (snd_mbx, isnd_mbx) Receive Message from Mailbox (rcv_mbx, prcv_mbx, iprcv_mbx, trcv_mbx)	
	3.10.4	Refer to Mailbox State (ref_mbx, iref_mbx)	
2 1 1	C	abranization and Communication (Mutay)	156
3.11		chronization and Communication (Mutex)	156
3.11	3.11.1	Create Mutex (cre_mtx) (acre_mtx: Assign Mutex ID Automatically)	157
3.11		Create Mutex (cre_mtx) (acre_mtx: Assign Mutex ID Automatically) Delete Mutex (del_mtx)	157 159
3.11	3.11.1 3.11.2	Create Mutex (cre_mtx) (acre_mtx: Assign Mutex ID Automatically)	157 159 160
3.11	3.11.1 3.11.2 3.11.3	Create Mutex (cre_mtx) (acre_mtx: Assign Mutex ID Automatically) Delete Mutex (del_mtx) Lock Mutex (loc_mtx, ploc_mtx, tloc_mtx)	157 159 160 162
3.11	3.11.1 3.11.2 3.11.3 3.11.4 3.11.5	Create Mutex (cre_mtx) (acre_mtx: Assign Mutex ID Automatically) Delete Mutex (del_mtx) Lock Mutex (loc_mtx, ploc_mtx, tloc_mtx) Unlock Mutex (unl_mtx) Refer to Mutex State (ref_mtx)	157 159 160 162 163
	3.11.1 3.11.2 3.11.3 3.11.4 3.11.5	Create Mutex (cre_mtx) (acre_mtx: Assign Mutex ID Automatically) Delete Mutex (del_mtx) Lock Mutex (loc_mtx, ploc_mtx, tloc_mtx) Unlock Mutex (unl_mtx)	157 159 160 162 163 164
	3.11.1 3.11.2 3.11.3 3.11.4 3.11.5 Exte 3.12.1 3.12.2	Create Mutex (cre_mtx) (acre_mtx: Assign Mutex ID Automatically) Delete Mutex (del_mtx) Lock Mutex (loc_mtx, ploc_mtx, tloc_mtx) Unlock Mutex (unl_mtx) Refer to Mutex State (ref_mtx) ended Synchronization and Communication (Message Buffer) Create Message Buffer Delete Message Buffer (del_mbf)	157 159 160 162 163 164 166 169
	3.11.1 3.11.2 3.11.3 3.11.4 3.11.5 Exte 3.12.1 3.12.2 3.12.3	Create Mutex (cre_mtx) (acre_mtx: Assign Mutex ID Automatically) Delete Mutex (del_mtx) Lock Mutex (loc_mtx, ploc_mtx, tloc_mtx) Unlock Mutex (unl_mtx) Refer to Mutex State (ref_mtx) ended Synchronization and Communication (Message Buffer) Create Message Buffer Delete Message Buffer (del_mbf) Send Message to Message Buffer (snd_mbf, psnd_mbf, tsnd_mbf)	157 159 160 162 163 164 166 169 170
	3.11.1 3.11.2 3.11.3 3.11.4 3.11.5 Extr 3.12.1 3.12.2 3.12.3 3.12.4	Create Mutex (cre_mtx) (acre_mtx: Assign Mutex ID Automatically) Delete Mutex (del_mtx) Lock Mutex (loc_mtx, ploc_mtx, tloc_mtx). Unlock Mutex (unl_mtx) Refer to Mutex State (ref_mtx) ended Synchronization and Communication (Message Buffer) Create Message Buffer Delete Message Buffer (del_mbf) Send Message to Message Buffer (snd_mbf, psnd_mbf, tsnd_mbf) Receive Message from Message Buffer (rcv_mbf, prcv_mbf, trcv_mbf)	157 159 160 162 163 164 166 169 170 172
3.12	3.11.1 3.11.2 3.11.3 3.11.4 3.11.5 Exte 3.12.1 3.12.2 3.12.3 3.12.4 3.12.5	Create Mutex (cre_mtx) (acre_mtx: Assign Mutex ID Automatically) Delete Mutex (del_mtx) Lock Mutex (loc_mtx, ploc_mtx, tloc_mtx) Unlock Mutex (unl_mtx) Refer to Mutex State (ref_mtx) ended Synchronization and Communication (Message Buffer) Create Message Buffer Delete Message Buffer (del_mbf) Send Message Buffer (del_mbf) Receive Message from Message Buffer (rcv_mbf, prcv_mbf, trcv_mbf) Refer to Message Buffer State (ref_mbf, iref_mbf)	157 159 160 162 163 164 166 169 170 172 174
	3.11.1 3.11.2 3.11.3 3.11.4 3.11.5 Exto 3.12.1 3.12.2 3.12.3 3.12.4 3.12.5 Men	Create Mutex (cre_mtx) (acre_mtx: Assign Mutex ID Automatically) Delete Mutex (del_mtx) Lock Mutex (loc_mtx, ploc_mtx, tloc_mtx) Unlock Mutex (unl_mtx) Refer to Mutex State (ref_mtx) ended Synchronization and Communication (Message Buffer) Create Message Buffer Delete Message Buffer (mtph) Send Message to Message Buffer (snd_mbf, psnd_mbf, ipsnd_mbf, tsnd_mbf) Receive Message from Message Buffer (rcv_mbf, prcv_mbf, trcv_mbf) Refer to Message Buffer State (ref_mbf, iref_mbf) Refer to Message Buffer State (ref_mbf, iref_mbf) nory Pool Management (Fixed-Size Memory Pool)	157 159 160 162 163 164 166 169 170 172 174 175
3.12	3.11.1 3.11.2 3.11.3 3.11.4 3.11.5 Extu 3.12.1 3.12.2 3.12.3 3.12.4 3.12.5 Mer 3.13.1	Create Mutex (cre_mtx) (acre_mtx: Assign Mutex ID Automatically) Delete Mutex (del_mtx) Lock Mutex (loc_mtx, ploc_mtx, tloc_mtx) Unlock Mutex (unl_mtx) Refer to Mutex State (ref_mtx) ended Synchronization and Communication (Message Buffer) Create Message Buffer (del_mbf) Delete Message Buffer (del_mbf) Send Message to Message Buffer (snd_mbf, psnd_mbf, ipsnd_mbf, tsnd_mbf) Receive Message from Message Buffer (rcv_mbf, prcv_mbf, trcv_mbf) Refer to Message Buffer (Fixed-Size Memory Pool) Create Fixed-Size Memory Pool	157 159 160 162 163 164 166 166 169 170 172 174 175 176
3.12	3.11.1 3.11.2 3.11.3 3.11.4 3.11.5 Extr 3.12.1 3.12.2 3.12.3 3.12.4 3.12.5 Mer 3.13.1 3.13.2	Create Mutex (cre_mtx) (acre_mtx: Assign Mutex ID Automatically) Delete Mutex (del_mtx) Lock Mutex (loc_mtx, ploc_mtx, tloc_mtx) Unlock Mutex (unl_mtx) Refer to Mutex State (ref_mtx) ended Synchronization and Communication (Message Buffer) Create Message Buffer (del_mbf) Send Message to Message Buffer (sd_mbf, psnd_mbf, ipsnd_mbf, tsnd_mbf) Receive Message to Message Buffer (rcv_mbf, prcv_mbf, trcv_mbf) Refer to Message Buffer State (ref_mbf, iref_mbf) Create Fixed-Size Memory Pool Delete Fixed-Size Memory Pool Delete Fixed-Size Memory Pool (del_mpf)	157 159 160 162 163 164 166 169 170 172 174 175 176 179
3.12	3.11.1 3.11.2 3.11.3 3.11.4 3.11.5 Extr 3.12.1 3.12.2 3.12.3 3.12.4 3.12.5 Met 3.13.1 3.13.2 3.13.3	Create Mutex (cre_mtx) (acre_mtx: Assign Mutex ID Automatically) Delete Mutex (del_mtx) Lock Mutex (loc_mtx, ploc_mtx, tloc_mtx) Unlock Mutex (unl_mtx) Refer to Mutex State (ref_mtx) ended Synchronization and Communication (Message Buffer) Create Message Buffer (del_mbf) Send Message Buffer (del_mbf) Send Message to Message Buffer (rcv_mbf, prcv_mbf, tsnd_mbf) Receive Message Buffer State (ref_mbf, iref_mbf) Refer to Message Buffer State (ref_mbf, iref_mbf) Create Fixed-Size Memory Pool Delete Fixed-Size Memory Pool (del_mpf) Get Fixed-Size Memory Block (get_mpf, pget_mpf, tget_mpf, tget_mpf)	157 159 160 162 163 164 166 169 170 174 175 176 179 180
3.12	3.11.1 3.11.2 3.11.3 3.11.4 3.11.5 Extu 3.12.1 3.12.2 3.12.3 3.12.4 3.12.5 Met 3.13.1 3.13.1 3.13.3 3.13.4	Create Mutex (cre_mtx) (acre_mtx: Assign Mutex ID Automatically) Delete Mutex (del_mtx) Lock Mutex (loc_mtx, ploc_mtx, tloc_mtx) Unlock Mutex (unl_mtx) Refer to Mutex State (ref_mtx) ended Synchronization and Communication (Message Buffer) Create Message Buffer (del_mbf) Delete Message Buffer (del_mbf) Send Message to Message Buffer (snd_mbf, psnd_mbf, ipsnd_mbf, tsnd_mbf) Refer to Message Buffer State (ref_mbf, iref_mbf) Refer to Message Buffer State (ref_mbf, iref_mbf) Nory Pool Management (Fixed-Size Memory Pool) Create Fixed-Size Memory Pool (del_mpf) Get Fixed-Size Memory Block (get_mpf, gget_mpf, tget_mpf), tget_mpf) Release Fixed-Size Memory Block (ref_mf, iref_mpf)	157 159 160 162 163 164 166 169 170 172 174 175 176 179 179 179 179 179 180 182
3.12	3.11.1 3.11.2 3.11.3 3.11.4 3.11.4 3.11.5 Exto 3.12.1 3.12.2 3.12.3 3.12.4 3.12.5 Mer 3.13.1 3.13.2 3.13.4 3.13.4 3.13.5	Create Mutex (cre_mtx) (acre_mtx: Assign Mutex ID Automatically) Delete Mutex (del_mtx) Lock Mutex (loc_mtx, ploc_mtx, tloc_mtx) Unlock Mutex (unl_mtx) Refer to Mutex State (ref_mtx) ended Synchronization and Communication (Message Buffer) Create Message Buffer (del_mbf) Delete Message Buffer (del_mbf) Send Message to Message Buffer (rcv_mbf, prcv_mbf, trsnd_mbf) Refer to Message Buffer State (ref_mbf, iref_mbf) Refer to Message Buffer State (ref_mbf, iref_mbf) Delete Fixed-Size Memory Pool Delete Fixed-Size Memory Pool (del_mpf) Get Fixed-Size Memory Block (get_mpf, get_mpf, igget_mpf, tget_mpf) Refer to Fixed-Size Memory Block (ref_mf, iref_mpf)	157 159 160 162 163 164 169 170 170 174 175 176 176 180 182 183
3.12	3.11.1 3.11.2 3.11.3 3.11.4 3.11.4 3.11.5 Exto 3.12.1 3.12.2 3.12.3 3.12.4 3.12.5 Met 3.13.1 3.13.2 3.13.4 3.13.5 Met	Create Mutex (cre_mtx) (acre_mtx: Assign Mutex ID Automatically) Delete Mutex (del_mtx) Lock Mutex (loc_mtx, ploc_mtx, tloc_mtx) Unlock Mutex (unl_mtx) Refer to Mutex State (ref_mtx) ended Synchronization and Communication (Message Buffer) Create Message Buffer (mtx) Delete Message Buffer (mtx) Send Message to Message Buffer (snd_mbf, psnd_mbf, ipsnd_mbf, tsnd_mbf) Receive Message from Message Buffer (rcv_mbf, prcv_mbf, trcv_mbf) Refer to Message Buffer State (ref_mbf, iref_mbf) nory Pool Management (Fixed-Size Memory Pool) Create Fixed-Size Memory Pool (del_mpf) Get Fixed-Size Memory Block (get_mpf, pget_mpf, igget_mpf, tget_mpf) Refer to Fixed-Size Memory Block (rel_mpf, iref_mpf) Release Fixed-Size Memory Pool State (ref_mpf, iref_mpf) Refer to Fixed-Size Memory Pool State (ref_mpf, iref_mpf)	157 159 160 162 163 164 169 170 170 174 175 176 176 180 183 184
3.12	3.11.1 3.11.2 3.11.3 3.11.4 3.11.4 3.11.5 Exto 3.12.1 3.12.2 3.12.3 3.12.4 3.12.5 Mer 3.13.1 3.13.2 3.13.4 3.13.4 3.13.5	Create Mutex (cre_mtx) (acre_mtx: Assign Mutex ID Automatically) Delete Mutex (del_mtx) Lock Mutex (loc_mtx, ploc_mtx, tloc_mtx) Unlock Mutex (unl_mtx) Refer to Mutex State (ref_mtx) ended Synchronization and Communication (Message Buffer) Create Message Buffer (del_mbf) Delete Message to Message Buffer (snd_mbf, psnd_mbf, ipsnd_mbf, tsnd_mbf) Receive Message to Message Buffer (rcv_mbf, prcv_mbf, trcv_mbf) Refer to Message Buffer State (ref_mbf, iref_mbf) nory Pool Management (Fixed-Size Memory Pool) Create Fixed-Size Memory Pool (del_mpf) Get Fixed-Size Memory Block (get_mpf, pget_mpf, ipget_mpf, tget_mpf) Refer to Fixed-Size Memory Block (rel_mpf, iref_mpf) Refer to Fixed-Size Memory Pool State (ref_mpf, iref_mpf)	157 160 163 164 164 166 166 170 172 174 175 176 179 180 183 184 184
3.12	3.11.1 3.11.2 3.11.3 3.11.4 3.11.5 Extu 3.12.1 3.12.2 3.12.3 3.12.4 3.12.5 Met 3.13.1 3.13.2 3.13.4 3.13.5 Met 3.14.1	Create Mutex (cre_mtx) (acre_mtx: Assign Mutex ID Automatically) Delete Mutex (del_mtx) Lock Mutex (loc_mtx, ploc_mtx, tloc_mtx) Unlock Mutex (unl_mtx) Refer to Mutex State (ref_mtx) ended Synchronization and Communication (Message Buffer) Create Message Buffer (del_mbf) Send Message to Message Buffer (sd_mbf, psnd_mbf, ipsnd_mbf, tsnd_mbf) Refer to Message from Message Buffer (rcv_mbf, prcv_mbf, trcv_mbf) Refer to Message Buffer State (ref_mbf, iref_mbf) Create Fixed-Size Memory Pool Delete Fixed-Size Memory Pool (del_mpf) Get Fixed-Size Memory Block (get_mpf, pget_mpf, ipget_mpf, tget_mpf) Refer to Fixed-Size Memory Pool State (ref_mpf, iref_mpf) Refer to Fixed-Size Memory Pool (del_mpf) Pool) Create Variable-Size Memory Pool (del_mpl)	157 159 160 162 163 164 166 169 170 172 174 175 176 179 180 182 183 184 184 180 190
3.12	3.11.1 3.11.2 3.11.3 3.11.4 3.11.5 Extu 3.12.1 3.12.2 3.12.3 3.12.4 3.12.5 Met 3.13.1 3.13.2 3.13.3 3.13.4 3.13.5 Met 3.14.1 3.14.2	Create Mutex (cre_mtx) (acre_mtx: Assign Mutex ID Automatically) Delete Mutex (del_mtx) Lock Mutex (loc_mtx, ploc_mtx, tloc_mtx) Unlock Mutex (unl_mtx) Refer to Mutex State (ref_mtx) ended Synchronization and Communication (Message Buffer) Create Message Buffer (del_mbf) Send Message to Message Buffer (snd_mbf, psnd_mbf, ipsnd_mbf, tsnd_mbf) Receive Message from Message Buffer (rcv_mbf, prcv_mbf, trcv_mbf) Receive Message Buffer State (ref_mbf, iref_mbf) Nory Pool Management (Fixed-Size Memory Pool) Create Fixed-Size Memory Pool (del_mpf) Get Fixed-Size Memory Pool (del_mpf, iref_mpf) Refer to Fixed-Size Memory Pool State (ref_mpf, iref_mpf) Refer to Fixed-Size Memory Pool State (ref_mpf, iref_mpf) Refer to Fixed-Size Memory Pool Create Variable-Size Memory Pool Refer to Fixed-Size Memory Pool State (ref_mpf, iref_mpf) Refer to Fixed-Size Memory Pool Create Variable-Size Memory Block (rel_mpl, ipget_mpl, ipget_mpl, tget_mpl) Release Variable-Size Memory Block (rel_mpl, irel_mpl)	157 159 160 162 163 164 166 169 170 172 174 175 176 179 180 182 183 184 184 190 191 193 193
3.12	3.11.1 3.11.2 3.11.3 3.11.4 3.11.5 Extu 3.12.1 3.12.2 3.12.3 3.12.4 3.12.4 3.13.1 3.13.2 3.13.1 3.13.2 3.13.3 3.13.4 3.13.5 Met 3.14.1 3.14.2 3.14.3	Create Mutex (cre_mtx) (acre_mtx: Assign Mutex ID Automatically) Delete Mutex (del_mtx) Lock Mutex (loc_mtx, ploc_mtx, tloc_mtx) Unlock Mutex (unl_mtx) Refer to Mutex State (ref_mtx) ended Synchronization and Communication (Message Buffer) Create Message Buffer (del_mbf) Send Message to Message Buffer (snd_mbf, psnd_mbf, ipsnd_mbf, tsnd_mbf) Refer to Message from Message Buffer (rcv_mbf, prcv_mbf, trcv_mbf) Refer to Message Buffer State (ref_mbf, iref_mbf) Create Fixed-Size Memory Pool Delete Fixed-Size Memory Pool (del_mpf) Get Fixed-Size Memory Block (get_mpf, pget_mpf, ipget_mpf, tget_mpf) Refer to Fixed-Size Memory Pool State (ref_mbf, iref_mpf) Refer to Fixed-Size Memory Pool State (ref_mpf, iref_mpf) Create Variable-Size Memory Pool (del_mp1) Get Variable-Size Memory Pool (del_mp1) Get Variable-Size Memory Pool (del_mp1) Create Variable-Size Memory Pool (del_mp1) Create Variable-Size Memory Pool (del_mp1) Get Variable-Size Memory Pool (del_mp1) Get Variable-Size Memory Pool (del_mp1)	157 159 160 162 163 164 166 169 170 172 174 175 176 179 180 182 183 184 184 190 191 193 193
3.12	3.11.1 3.11.2 3.11.3 3.11.4 3.11.5 Extu 3.12.1 3.12.2 3.12.3 3.12.4 3.12.5 Men 3.13.1 3.13.2 3.13.3 3.13.4 3.13.5 Men 3.14.1 3.14.3 3.14.4 3.14.5	Create Mutex (cre_mtx) (acre_mtx: Assign Mutex ID Automatically) Delete Mutex (del_mtx) Lock Mutex (loc_mtx, ploc_mtx, tloc_mtx) Unlock Mutex (unl_mtx) Refer to Mutex State (ref_mtx) ended Synchronization and Communication (Message Buffer) Create Message Buffer (del_mbf) Delete Message to Message Buffer (snd_mbf, psnd_mbf, ipsnd_mbf, tsnd_mbf) Receive Message to Message Buffer (rcv_mbf, prcv_mbf, trcv_mbf) Refer to Message Buffer State (ref_mtf, iref_mbf) nory Pool Management (Fixed-Size Memory Pool) Create Fixed-Size Memory Pool (del_mpf) Get Fixed-Size Memory Block (get_mpf, pget_mpf, ipget_mpf, tget_mpf) Refer to Fixed-Size Memory Pool State (ref_mbf, iref_mpf) Refer to Fixed-Size Memory Pool State (ref_mpf, ipget_mpf, tget_mpf) Refer to Fixed-Size Memory Pool (del_mpf). Get Fixed-Size Memory Pool State (ref_mpf, inget_mpf, tget_mpf) Refer to Fixed-Size Memory Pool (del_mpf). Refer to Fixed-Size Memory Pool State (ref_mpf, inget_mpf, tget_mpf) Release Variable-Size Memory Block (get_mpl, inget_mpl, ipget_mpl, tget_mpl) Release Variable-Size Memory Pool (del_mpl) Get Variable-Size Memory Block (get_mpl, inget_mpl, inget_mpl, tget_mpl) Release Variable-Size Memory Block (get_mpl, inget_mpl, inget_mpl, tget_mpl) Refer to Variable-Size Memory Block (rel_mpl, iref_mpl) Refer to Variable-Size Memory Pool State (ref_mpl, iref_mpl)	157 169 163 164 164 166 166 170 172 174 175 176 176 180 183 183 184 184 190 191 194 195
3.12 3.13 3.14	3.11.1 3.11.2 3.11.3 3.11.4 3.11.5 Extu 3.12.1 3.12.2 3.12.3 3.12.4 3.12.5 Men 3.13.1 3.13.2 3.13.3 3.13.4 3.13.5 Men 3.14.1 3.14.3 3.14.4 3.14.5	Create Mutex (cre_mtx) (acre_mtx: Assign Mutex ID Automatically) Delete Mutex (del_mtx) Lock Mutex (loc_mtx, ploc_mtx, tloc_mtx) Unlock Mutex (unl_mtx) Refer to Mutex State (ref_mtx) ended Synchronization and Communication (Message Buffer) Create Message Buffer (del_mbf) Send Message to Message Buffer (snd_mbf, psnd_mbf, ipsnd_mbf, tsnd_mbf) Receive Message from Message Buffer (rev_mbf, prcv_mbf, trcv_mbf) Refer to Message Buffer State (ref_mbf, iref_mbf) Ory Pool Management (Fixed-Size Memory Pool) Delete Fixed-Size Memory Pool (del_mpf) Get Fixed-Size Memory Pool (del_mpf, iref_mpf) Refer to Fixed-Size Memory Pool State (ref_mpf, iref_mpf) Refer to Fixed-Size Memory Pool (del_mpf). Get Variable-Size Memory Pool (del_mpf). Refer to Fixed-Size Memory Pool State (ref_mpf, iref_mpf) Nory Pool Management (Variable-Size Memory Pool) Create Variable-Size Memory Pool (del_mpl) Refer to Fixed-Size Memory Pool (del_mpl). Refer to Fixed-Size Memory Pool Management (Variable-Size Memory Pool) Create Variable-Size Memory Pool (del_mpl) Refer to Fixed-Size Memory Pool (del_mpl) Refer to Fixed-Size Memory Pool Management (Variable-Size Memory Pool) Create Variable-Size Memory Pool Management (Variable-Size Memory Pool) Create Variable-Size Memory Pool Menagement (Variable-Size Memory Pool) Create Variable-Size Memory Pool Management (Variable-Size	157 159 160 162 163 164 166 170 172 174 175 176 179 180 182 184 186 190 193 194 197



3.15.3	Supply Time Tick (isig_tim)	
3.16 Tim	e Management (Cyclic Handler)	
3.16.1	Create Cyclic Handler	
3.16.2	Delete Cyclic Handler (del_cyc)	
3.16.3	Start Cyclic Handler (sta_cyc, ista_cyc)	
3.16.4	Stop Cyclic Handler (stp_cyc, istp_cyc)	
3.16.5	Refer to Cyclic Handler State (ref_cyc, iref_cyc)	
3.17 Tim	e Management (Alarm Handler)	
3.17.1	Create Alarm Handler	
3.17.2	Delete Alarm Handler (del_alm)	
3.17.3	Start Alarm Handler (sta_alm, ista_alm)	
3.17.4	Stop Alarm Handler (stp_alm, istp_alm)	
3.17.5	Refer to Alarm Handler State (ref_alm, iref_alm)	
3.18 Tim	e Management (Overrun Handler)	
3.18.1	Define Overrun Handler (def_ovr)	
3.18.2	Start Overrun Handler (sta_ovr, ista_ovr)	
3.18.3	Stop Overrun Handler Operation (stp_ovr, istp_ovr)	
3.18.4	Refer to Overrun Handler State (ref_ovr, iref_ovr)	
3.19 Syst	em State Management	
3.19.1	Rotate Ready Queue (rot_rdq, irot_rdq)	
3.19.2	Get Task ID in RUNNING State (get_tid, iget_tid)	
3.19.3	Lock CPU (loc_cpu, iloc_cpu)	
3.19.4	Unlock CPU (unl_cpu, iunl_cpu)	
3.19.5	Disable Dispatch (dis_dsp)	
3.19.6	Enable Dispatch (ena_dsp)	
3.19.7	Refer to Context (sns ctx)	
3.19.8	Refer to CPU-Locked State (sns_loc)	
3.19.9	Refer to Dispatch-disabled State (sns_dsp)	
3.19.10	Refer to Dispatch-Pended State (sns_dpn)	
3.19.11	Start Kernel (vsta_knl, ivsta_knl)	
3.19.12	System Down (vsys_dwn, ivsys_dwn)	
3.19.13	Acquire Trace Information (vget_trc, ivget_trc)	
3.19.14	Acquire Start of Interrupt Handler as Trace Information (ivbgn_int)	
3.19.15	Acquire End of Interrupt Handler as Trace Information (ivend_int)	
3.20 Inte	rrupt Management	
3.20.1	Define Interrupt Handler (def inh, idef inh)	
3.20.2	Change Interrupt Mask (chg_ims, ichg_ims)	
3.20.3	Refer to Interrupt Mask (get_ims, iget_ims)	
3.21 Serv	vice Call Management	
3.21.1	Define Extended Service Call (def_svc, idef_svc)	242
3.21.2	Call Service Call (cal_svc, ical_svc)	
3.22 Syst 3.22.1	em Configuration Management	
3.22.1	Define CPU Exception Handler (def_exc, idef_exc)	
3.22.2	Define CPU Exception (TRAPA Instruction Exception) Handler (vdef_trp, ivdef_trp)	248
3.22.3	Refer to Configuration Information (ref_cfg, iref_cfg)	
3.22.3	Refer to Version Information (ref_ver, iref_ver)	
	he Support Function (HI7700/4: for SH-3 and SH3-DSP)	
3.23.1	Initialize Cache (vini_cac, ivini_cac)	
3.23.2	Clear Cache (vclr_cac, ivclr_cac)	
3.23.3	Flush Cache (vfls_cac, ivfls_cac)	
3.23.4	Invalidate Cache (vinv_cac, ivinv_cac)	
	he Support Function (HI7750/4: for SH-4)	
3.24.1	Initialize Cache (vini_cac, ivini_cac)	



	3.24.2 3.24.3	Clear Operand Cache (vclr_cac, ivclr_cac) Flush Operand Cache (vfls_cac, ivfls_cac)	
	3.24.4	Invalidate Operand Cache (vinv_cac, ivinv_cac)	
3.25		he Support Function (HI7700/4: for SH4AL-DSP without Extended	
		ction, HI7750/4: for SH-4A without Extended Function)	
	3.25.1	Initialize Cache (vini_cac, ivini_cac)	
	3.25.2 3.25.3	Clear Instruction/Operand Cache (vclr_cac, ivclr_cac) Flush Operand Cache (vfls_cac, ivfls_cac)	
	3.25.4	Invalidate Instruction/Operand Cache (viny_cac, iviny_cac)	
3.26		he Support Function (HI7700/4: for SH4AL-DSP with Extended	
5.20		ction, HI7750/4: for SH-4A with Extended Function)	777
	3.26.1	Initialize Cache (vini cac, ivini cac)	
	3.26.2	Clear Instruction/Operand Cache (vclr_cac, ivclr_cac)	
	3.26.3	Flush Operand Cache (vfls_cac, ivfls_cac)	
	3.26.4	Invalidate Instruction/Operand Cache (vinv_cac, ivinv_cac)	
Section	4	Application Program Creation	
4.1	Hea	der Files	
7.1	4.1.1	Header Files for C/C++ Language	
	4.1.2	Header Files for Assembly Language	
4.2	Han	dling the CPU Resources	
7.2	4.2.1	SR Register	
	4.2.2	Cache Lock Function (SH-3, SH3-DSP)	
	4.2.3	VBR Register	
	4.2.4	MMU (SH-3, SH3-DSP, SH4AL-DSP, SH-4, SH-4A)	295
	4.2.5	Acceptance of NMI while SR.BL = 1 (SH-3, SH3-DSP, SH4AL-DSP, SH-4, SH-4A)	
	4.2.6	Nesting the Interrupts (SH-3, SH3-DSP, SH4AL-DSP, SH-4, SH-4A)	
	4.2.7	32-Bit Address Extension Mode (SH-4A)	
	4.2.8	TBR Register (SH-2A, SH2A-FPU)	
	4.2.9	Register Banks (SH-2A, SH2A-FPU)	
4.3		ng SH2A-FPU, SH-4, or SH-4A	
4.4	Syst	em Reserve	
	4.4.1	Reserved Name	
	4.4.2	Reserved TRAP (Only in HI7000/4)	
4.5	Tasl	ks	
4.6	Tasl	k Exception Processing Routines	
4.7	Exte	ended Service Call Routines	
4.8	Inte	rrupt Handlers	
	4.8.1	Normal Interrupt Handler	
	4.8.2	Direct Interrupt Handler (HI7000/4)	
4.9		J Exception Handler (Including TRAPA Instruction Exception)	
4.10	Tim	e Event Handlers and Initialization Routine	
4.11	CPU	J Initialization Routines	
	4.11.1	Creating CPU Initialization Routines in C language	
	4.11.2	Defining CPU Initialization Routines in HI7000/4	335
	4.11.3	Defining CPU Initialization Routines in HI7700/4 and HI7750/4	
4.12		em Down Routines	
4.13		ng the DSP in Programs (for HI7000/4 and HI7700/4 only)	
	4.13.1	Initializing DSR	
	4.13.2	Using DSP in Handlers	338



Section		Configuration	
5.1	Read	1 First	341
	5.1.1	Whole Linkage and Separate Linkage	341
5.2	Fold	er Structure	344
	5.2.1	hihead Folder	
	5.2.2	hisys Folder	
	5.2.3	hilib Folder	
	5.2.4	knl Folder	
	5.2.5	samples\shnnnn Folder	
5.3		rating Procedure	
5.4		figurator	
	5.4.1 5.4.2	Overview	
	5.4.2 5.4.3	Configurator Construction	
	5.4.4	Configuration Files	
	5.4.5	Separate Linkage	354
	5.4.6	Configurator Settings	
5.5	Whe	n Optimized Timer Driver is Used (HI7700/4)	
5.6	Whe	n DSP Standby Control Function is Used (HI7700/4)	364
5.7		n Cache Support Function is Used on SH4AL-DSP (HI7700/4) or SH- HI7750/4)	364
5.8		V Workspace and Projects	
5.9		el Libraries	
5.9	5.9.1	HI7000/4	
	5.9.2	H17000/4	
	5.9.3	HI7750/4	
5.10		ion Configuration	
5.11		ngs Common to All Projects	
5.11	5.11.1	CPU Options for the Compiler and Assembler	373
	5.11.2	GBR Option of Compiler (Compiler Package V.7.1 or Later)	373
	5.11.3	PACK Option and #pragma pack of Compiler (Compiler Package V.8 or Later)	
	5.11.4	Include Directory for Compiler and Assembler	374
	5.11.5	When SH2A-FPU or SH-4 or SH-4A is Used	
	5.11.6	TBR Option of Compiler (Compiler Package V.9 or Later)	
5.12	Buil	d for Whole Linkage (mix)	
	5.12.1	Adding Files to a Project	
	5.12.2	Defining Endian	
	5.12.3	Setting Optimized Linkage Editor Options	
	5.12.4	Executing a Build	
5.13		d for Separate Linkage: Kernel Side (def)	
	5.13.1	Adding Files to a Project	
	5.13.2 5.13.3	Defining Endian (HI7700/4 and HI7750/4) Setting Optimized Linkage Editor Options	
	5.13.3	Executing a Build	
5.14		d at Separate Linkage: Kernel Environment Side (cfg)	
5.14	5.14.1	Adding Files to a Project	303
	5.14.2	Defining Endian (HI7700/4 and HI7750/4)	
	5.14.3	Setting Optimized Linkage Editor Options	
	5.14.4	Executing a Build	
5.15	App	lication Load Module Creation	388



Appen B.1	dix A	Service Call List	
<b>D</b> 1	dix B	Error List	401
D.1	Ser	vice Call Error Code List	401
B.2	Info	rmation during System Down	
B.3	Erro	or during Compiling	
	B.3.1	Error when Files are for a Different HI7000/4 Series	
	B.3.2 B.3.3	Errors to Do with the Optimized Timer Driver (HI7700/4) Errors to Do with the DSP-Standby Control Function (HI7700/4)	
Annon		Calculation of Work Area Size	
Appen			
C.1		k Areas	
C.2		k Types	
C.3		k Size Calculation Procedure	
C.4		culation of Stack Size for Each Function	
C.5		k Size Considering Programming Nesting	
C.6	Tas C.6.1	k Stacks Stack Size Used by Each Task	
	C.6.1 C.6.2	Stack Size Osed by Each Task	
C.7		rrupt Handler Stacks	
0.7	C.7.1	Stack Size Used by an Interrupt Handler	
	C.7.2	Stack Area Allocation	
C.8	Stac	k Size Used by a Time Event Handler and Timer Interrupt Routine	415
C.9		alization Routine Stacks	
C.10	Tim	er Initialization Routine Stack	418
Appen	dix D	Timer Driver	419
D.1		rview	
D.2		ndard Timer Driver	419
	D.2.1	Installing the Time Management Function	419
	D.2.2	Sample Timer Driver	419 421
Appen	D.2.2	Sample Timer Driver (HI7700/4)	
Appen E.1	D.2.2 dix E Ove	Sample Timer Driver Optimized Timer Driver (HI7700/4) rview	
	D.2.2 dix E Ove Ope	Sample Timer Driver Optimized Timer Driver (HI7700/4) rview ration	
E.1	D.2.2 dix E Ove Ope App	Sample Timer Driver Optimized Timer Driver (HI7700/4) rview ration licable MCUs	
E.1 E.2	D.2.2 dix E Ove Ope App	Sample Timer Driver Optimized Timer Driver (HI7700/4) rview ration	
E.1 E.2 E.3	D.2.2 dix E Ove Ope App Har Diff	Sample Timer Driver	419 421 423 423 423 423 425 425 425 425
E.1 E.2 E.3 E.4	D.2.2 dix E Ove Ope App Har Diff Way	Sample Timer Driver	419 421 423 423 423 425 425 425 425 425 425 425
E.1 E.2 E.3 E.4 E.5	D.2.2 dix E Ove Ope App Har Diff Way E.6.1	Sample Timer Driver	419 421 423 423 423 423 425 425 425 425 426 426
E.1 E.2 E.3 E.4 E.5	D.2.2 dix E Ove Ope App Har Diff Way E.6.1 E.6.2	Sample Timer Driver	419 421 423 423 423 423 425 425 425 425 426 426 426
E.1 E.2 E.3 E.4 E.5	D.2.2 dix E Ove Ope App Har Diff Way E.6.1	Sample Timer Driver	419 421 423 423 423 425 425 425 425 426 426 426 426 426 427
E.1 E.2 E.3 E.4 E.5	D.2.2 dix E Ove Ope App Har Diff Wa E.6.1 E.6.2 E.6.3 E.6.4	Sample Timer Driver	419 421 423 423 423 425 425 425 425 425 426 426 426 426 427 428
E.1 E.2 E.3 E.4 E.5 E.6	D.2.2 dix E Ove Ope App Har Diff Wa E.6.1 E.6.2 E.6.3 E.6.4 Ker	Sample Timer Driver	419 421 423 423 423 425 425 425 425 426 426 426 426 427 428 428
E.1 E.2 E.3 E.4 E.5 E.6	D.2.2 dix E Ove Ope App Har Diff Wa E.6.1 E.6.2 E.6.3 E.6.4 Ker dix F	Sample Timer Driver	419 421 423 423 423 425 425 425 425 426 426 426 426 426 427 428 428 428
E.1 E.2 E.3 E.4 E.5 E.6 E.7	D.2.2 dix E Ove Ope App Har Diff Wa E.6.1 E.6.2 E.6.3 E.6.4 Ker dix F Ove	Sample Timer Driver Optimized Timer Driver (HI7700/4) rview ration blicable MCUs dware Initialization erences with the Standard Timer Driver ys to Include Optimized Timer Driver Overview Creating the kernel_def_opttmr_set.h Definition File Notes on the Configurator Modifying kernel_sys.h. nel Libraries to be Used DSP Standby Control (HI7700/4)	419 421 423 423 423 425 425 425 425 426 426 426 426 426 427 428 428 428 428 429



F.4	Ser	Service Call for Changing the TA_COP0 Attribute (vchg_cop)		
F.5		ys to Include DSP Standby Control Function		
	F.5.1	Overview		
	F.5.2 F.5.3	Creating the kernel_def_dspstby_set.h Definition File Modifying kernel_sys.h		
F.6		rnel Libraries to be Used		
F.7		tes		
Appen		Notes on FPU of SH2A-FPU, SH-4, SH4A		
G.1		sk and Task Exception Processing Routine		
0.1	G.1.1	Initialization of FPSCR		
	G.1.2	Attributes TA_COP1 and TA_COP2		
G.2	No	n-Task Context (Normal Interrupt Handler, Direct Interrupt Handler, CPU		
	Exe	ception Handler, Time Event Handler, Initialization Routine)		
	G.2.1	Overview		
	G.2.2 G.2.3	SH-4, SH-4A SH2A-FPU		
G.3		tended Service Call Routine		
0.5	G.3.1	Compiler Options		
	G.3.2	Called from Task Context	442	
	G.3.3	Called from Non-Task Context		
G.4		ormation for Reference		
	G.4.1 G.4.2	States on the Initiation of Tasks and Handlers FPSCR Structure		
	G.4.2 G.4.3	Handling by the Compiler		
Appen		New Functions of HI7000/4 V.2		
Н.1		opport of SH-2A and SH2A-FPU		
п. і	Н.1.1	FPU (SH2A-FPU) (V.2.00 Release 00)		
	H.1.2	TBR Register (V.2.00 Release 00)	447	
	H.1.3	Register Banks (V.2.00 Release 00, V.2.01 Release 00 and V.2.02 Release 00)	448	
H.2		ecifying Address of Task Stack, Fixed-Size Memory Pool, and Variable- e Memory Pool (V.2.00 Release 00)	448	
H.3	Ma	nagement Method of Fixed-Size Memory Pool (V.2.00 Release 00)	449	
H.4	Dir	ect Interrupt Handler (V.2.00 Release 00 and V.2.02 Release 00)	450	
H.5		cros for Calculating Size (V.2.00 Release 00)		
H.6		tension of Maximum Vector Number (V.2.00 Release 00)		
H.7		Name (V.2.00 Release 00)		
H.8		oport of Little Endian in SH-2 (V.2.00 Release 01)		
H.9		provement of Variable-Size Memory Pool (V.2.01 Release 00)		
H.10		tial Value of DSR (V.2.01 Release 00)		
H.11		tial Value of SR in Task Exception Processing Routine (V.2.01 Release	102	
11.11			452	
H.12	2 Ha	ndling of Vector Numbers 16 to 31 (V.2.01 Release 00)	452	
H.13		ting of Restriction concerning Structure Alignment (V.2.01 Release 00)		
H.14		ben the file used last time] Command for the Configurator (V.2.02 Release		
			453	
Appen	div I	New Functions of HI7700/4 V.2	155	
		opport of SH4AL-DSP (with Extended Function) (V.2.01 Release 00)		
I.1	Suj	JUIT OF SH4AL-DSF (WILL EXTENDED FUNCTION) (V.2.01 KETE ase 00)	433	



I.2	Specifying Address of Task Stack, Fixed-Size Memory Pool, and Variable- Size Memory Pool (V.2.01 Release 00)	455
I.3	Management Method of Fixed-Size Memory Pool (V.2.01 Release 00)	455
I.4	Improvement of Variable-Size Memory Pool (V.2.01 Release 00)	457
I.5	Macros for Calculating Size (V.2.01 Release 00)	458
I.6	Initial Value of DSR (V.2.01 Release 00)	458
I.7	Initial Value of SR in Task Exception Processing Routine (V.2.01 Release 00)	459
I.8	Extension of Maximum Exception Code (CFG_MAXVCTNO) (V.2.01 Release 00)	459
I.9	Handling of TRAPA #16 to #31 (V.2.01 Release 00)	
I.10	Release of Restriction concerning Structure Alignment (V.2.01 Release 00)	459
I.11	ID Name (V.2.01 Release 00)	
I.12	[Open the file used last time] Command for the Configurator (V.2.02 Release 00)	460
Appendi	x J New Functions of HI7750/4 V.2	461
J.1	Support of SH-4A (with Extended Function) (V.2.01 Release 00)	461
J.2	Specifying Address of Task Stack, Fixed-Size Memory Pool, and Variable- Size Memory Pool (V.2.01 Release 00)	461
J.3	Management Method of Fixed-Size Memory Pool (V.2.01 Release 00)	
J.4	Improvement of Variable-Size Memory Pool (V.2.01 Release 00)	
J.5	Macros for Calculating Size (V.2.01 Release 00)	464
J.6	Initial Value of SR in Task Exception Processing Routine (V.2.01 Release 00 or Later)	464
J.7	Extension of Maximum Exception Code (CFG_MAXVCTNO) (V.2.01 Release 00)	464
J.8	Handling of TRAPA #16 to #31 (V.2.01 Release 00)	465
J.9	Release of Restriction concerning Structure Alignment (V.2.01 Release 00)	
J.10	ID Name (V.2.01 Release 00)	465
J.11	[Open the file used last time] Command for the Configurator (V.2.02 Release	
		465

# Section 1 Introduction

## 1.1 Overview

Operating systems (OSs) for system development have grown with the ever-increasing use of microcomputer systems in a wide variety of fields. In particular, realtime OSs have gained wide acceptance for use in industrial measurement and control systems.

## 1.2 Features

The HI7000/4 series kernel is based on the  $\mu ITRON4.0$  specifications. Features of the kernel are outlined below.

- Comprehensive functions for realtime and multitasking processing
- Priority-based task scheduling
- Task management, including the creation, deletion, initiation, and termination of tasks
- Task synchronization, including suspension and resumption of tasks, and task event flags
- Task exception processing functions, including the definition, request, enabling, and disabling of task exception processing
- Extended inter-task synchronization and communication using semaphores, event flags, data queues, and mailboxes
- Inter-task synchronization and communication using mutexes and message buffers
- Memory pool management, including control over the allocation and return of memory blocks
- Control over timing, such as setting and referring to the system clock, and controlling the cyclic handler, alarm handler, and overrun handler
- System management
- Interrupt management
- Service call management, including the definition and issue
- System configuration management, including the definition of CPU exception handlers
- Support of DSP and FPU (note that the HI7000/4 does not support the FPU in the SH-2E processor)
- Cache support function (only for HI7700/4 and HI7750/4)
- Optimized timer driver and DSP standby control function for low-power consumption (only for HI7700/4)
- A compact kernel with optional selection of kernel functions

The size of the kernel program and size of its work area are reduced to minimize the ROM and RAM size required by the user system. The kernel optimized for the user system can be configured by selecting the kernel functions to be used by the user system.

Sample programs

The following sample source programs are provided. By modifying the programs as required, the user system can easily be created and customized for the user.



- System down routine
- Timer driver for on-chip timers of SuperH<sup>TM</sup> microcomputer series
- CPU initialization routine
- Section initialization and definition file
- Configurator

The configurator is supported to ease kernel configuration.

• Debugging extension (option)

The debugging extension which adds a multitasking debugging function to HEW3 or later versions of HEW is prepared. The debugging extension supports the following functions.

- Refer to the status of objects, such as a task
- Operate to objects, such as starting task, or set event flag
- Display service call history

The debugging extension can be downloaded free of charge from our homepage.

# **1.3** Operating Environment

The operating environment is shown in table 1.1.

Table 1.1	<b>Operating Environment</b>
Product	

Product Name Files Included Operating Environment		Operating Environment	
HI7000/4	Kernel	All SuperH™ microcomputers incorporating SH-1, SH-2, SH2-DSP, SH-2A, or SH2A-FPU	
	Sample program	Some SuperH™ microcomputers incorporating SH-1, SH-2, SH2-DSP, SH-2A, or SH2A-FPU	
	Sample HEW workspace and project	HEW version 1.2 or later (SuperH™ RISC engine C/C++ compiler package version 6.0C or later)	
	Configurator	Windows® 98, Windows® Millennium Edition (Windows® Me), WindowsNT® 4.0, Windows® 2000, and Windows® XP	
HI7700/4	Kernel	All SuperH™ microcomputers incorporating SH-3, SH3- DSP, or SH4AL-DSP	
	Sample program	Some SuperH™ microcomputers incorporating SH-3, SH3- DSP, or SH4AL-DSP	
	Sample HEW workspace and project	HEW version 1.2 or later (SuperH™ RISC engine C/C++ compiler package version 6.0C or later)	
	Configurator	Windows® 98, Windows® Millennium Edition (Windows® Me), WindowsNT® 4.0, Windows® 2000, and Windows® XP	
HI7750/4	Kernel	All SuperH <sup>™</sup> microcomputers incorporating SH-4 or SH-4A	
	Sample program	Some SuperH <sup>™</sup> microcomputers incorporating SH-4 or SH- 4A	
	Sample HEW workspace and project	HEW version 1.2 or later (SuperH™ RISC engine C/C++ compiler package version 6.0C or later)	
	Configurator	Windows® 98, Windows® Millennium Edition (Windows® Me), WindowsNT® 4.0, Windows® 2000, and Windows® XP	

# 1.4 Installation

Refer to release notes attached to the product.

RENESAS

# 1.5 Target Product of This Manual

- HI7000/4: V.2.02 Release 00 or later
- HI7700/4: V.2.02 Release 00 or later
- HI7750/4: V.2.02 Release 00 or later

# Section 2 Kernel

## 2.1 Overview

The kernel, which is the nucleus of the operating system, enables realtime multitasking. It has three major roles.

Response to events

Recognizes events generated asynchronously, and immediately executes a task to process the event.

Task scheduling

Schedules task execution on a priority basis.

Service call execution

Accepts various requests for processing (service calls) from tasks and performs the appropriate processing.

# 2.2 Functions

An application program can issue service calls to almost any kernel function.

**Task Management:** When a task is executed, the CPU is allocated to the task. The kernel controls the order of CPU allocation, and of the start and end of tasks. Multiple tasks can share one stack by using the shared-stack function.

**Task Synchronization Management:** Performs basic synchronous processing for tasks, such as suspension of task execution, resumption, and task event flag processing.

**Synchronization and Communication Management:** Uses event flags, semaphores, data queues, and mailboxes for inter-task synchronization and communication.

**Extended Synchronization and Communication Management:** Uses mutex and message buffers for inter-task synchronization and communication.

**Memory Pool Management:** Manages unused memory in the user system as a memory pool. A task dynamically acquires blocks from or returns them to the memory pool. The size of the memory pool can be fixed or variable.

**Time Management:** Manages time-related information for the system and monitors task execution times for control purposes.

**System State Management:** Performs system state management functions, such as modifying or referencing the context or system states.

**Interrupt Management:** Initiates the appropriate interrupt handlers in response to external interrupts. The interrupt handler performs appropriate interrupt processing, and notifies tasks of interrupts.

Service Call Management: Defines or calls an extended service call.



#### Section2 Kernel

**System Configuration Management:** Performs system configuration management functions, such as defining the CPU exception handlers and reading the kernel version number.

**DSP/FPU Support:** Supports the DSP and FPU in its multitasking environment. Each task can use special registers to execute DSP/FPU instructions.

#### 2.3 **Processing Units and Precedence**

An application program is executed in the following processing units.

Task: A task is a unit controlled by multitasking.

**Task Exception Processing Routine:** A task exception processing routine is executed when a task exception processing is requested by a task in the ras\_tex service call.

Interrupt Handler: An interrupt handler is executed when an interrupt occurs.

CPU Exception Handler: A CPU exception handler is executed when a CPU exception occurs.

**Time Event Handler (Cyclic Handler, Alarm Handler, and Overrun Handler):** A time event handler is executed when a specified cycle or time has been reached.

**Extended Service Call:** An extended service call is used to call a module that is not linked. When this extended service call is issued, the corresponding extended service call routine is called.

Each processing unit is processed with the following precedence.

- (1) Interrupt handlers, time event handlers and CPU exception handlers
- (2) Dispatcher (part of kernel processing)
- (3) Tasks

The dispatcher is a kernel processing that switches a task to be executed.

The precedence of an interrupt handler becomes higher when an interrupt level is higher.

The precedence of a time event handler is the same as a timer interrupt level (CFG\_TIMINTLVL).

The precedence of a CPU exception handler is higher than that of the processing where the CPU exception occurred and of the dispatcher. The precedence of a CPU exception handler is also lower than that of other processings which have the higher precedence than those where the CPU exception occurred.

The precedence between tasks depends on the priority of these tasks.

The precedence of an extended service call routine is higher than that of the processing where the extended service call was called. The precedence of an extended service call routine is also lower than that of other processings which have the higher precedence than those where the extended service call was called.



The precedence of a task's exception processing routine is higher than that of the task and lower than that of other higher-level tasks.

When the following service calls are called, the precedence which does not apply above can be temporarily generated:

- (a) When dis\_dsp is called, the precedence will be the middle of (1) and (2) above. The state returns to former state by calling dis\_dsp.
- (b) When loc\_cpu or iloc\_cpu is called, the precedence will be the same as that of the interrupt handler of which interrupt level is the same as CFG\_KNLMSKLVL. The state returns to former state by calling unl\_cpu or iunl\_cpu.
- (c) While the interrupt mask level is changed to other than 0 by chg\_ims, the precedence is the same as an interrupt handler which has the same level.

## 2.4 System State

The system state is classified into the following orthogonal states.

- Task context state/non-task context state
- Dispatch-disabled state/dispatch-enabled state
- CPU-locked state/CPU-unlocked state

The system operations and available service calls are determined based on the above system states.



#### 2.4.1 Task Context State and Non-Task Context State

The system is executed in either task context state or non-task context state. The difference between task and non-task context states is described in table 2.1.

#### Table 2.1 Task Context State and Non-Task Context State

Item	Task Context State	Non-Task Context State
Available service calls	Service calls that can be called from the task context	Service calls that can be called from the task context
Task scheduling	Refer to sections 2.4.2 and 2.4.3	Does not occur

The following processing is executed in non-task context.

- Interrupt handler
- CPU exception handler
- Time event handler (cyclic handler, alarm handler, and overrun handler)
- A part where the interrupt mask is changed to a value other than 0 by the chg\_ims service call

Note that extended service calls initiated in the above processing state are also executed in non-task context.

#### 2.4.2 Dispatch-Disabled State/Dispatch-Enabled State

The system is placed in either dispatch-disabled state or dispatch-enabled state. In dispatchdisabled state, task scheduling is not allowed and service calls that place a task in the WAITING state cannot be used.

Issuing the dis\_dsp service call during task execution changes the system state to dispatchdisabled state. Issuing the ena\_dsp service call will return the system state to the dispatchenabled state. Issuing the sns\_dsp service call will check whether the system state is in dispatchdisabled state or not.

#### 2.4.3 CPU-Locked State/CPU-Unlocked State

The system is placed in either CPU-locked state or CPU-Unlocked state. In CPU-locked state, interrupts and task scheduling are not allowed. Note, however, that interrupts with interrupt mask levels higher than that specified in the kernel mask level (CFG\_KNLMSKLVL) in configuration are allowed. In this state, service calls that place a task in the WAITING state cannot be used.

Issuing the loc\_cpu or iloc\_cpu service call during task execution changes the system state to CPU-locked state. Issuing an unl\_cpu or iunl\_cpu will return the system state to the CPU-unlocked state. In addition, issuing the sns\_loc service call will check whether the system state is in CPU-locked state or not.

In the CPU-locked state, service calls than can be issued are restricted as described in 3.2.5, System State and Service Calls.

# 2.5 Objects

Objects such as tasks and semaphores are manipulated by service calls. Objects are identified by ID numbers or object numbers. The maximum number can be specified for almost all objects in configuration.

## 2.6 Tasks

In a realtime multitasking system, the user prepares an application program in terms of a set of tasks that can be processed independently and in parallel.

A task communicates with other tasks by using service calls. Such service calls can be used to have the kernel process events that are asynchronously generated by external devices or by the MCU.

Tables 2.2 and 2.3 list the service calls that operate tasks.

RENESAS

Tanagement Service Cans
Description
Creates task (using dynamic stack)
Creates task (using static stack)
Creates task (automatically assigns task ID)
Deletes task
Starts task
Cancels start task request
Starts task (specifies start task code)
Exits current task
Exits current task and deletes it
Forcibly terminates a task
Changes task priority
Refers to task priority
Refers to task state
Refers to task state (simple version)
Changes task execution mode

# Table 2.2 Task-Management Service Calls

Table 2.3	Task Synchronization Service Ca	alls
-----------	---------------------------------	------

Service Call	Description
slp_tsk	Sleep task
tslp_tsk	Sleep task with timeout
wup_tsk, iwup_tsk	Wakeup task
can_wup, ican_wup	Cancel wakeup task
rel_wai, irel_wai	Release WAITING state forcibly
sus_tsk, isus_tsk	Suspend task
rsm_tsk, irsm_tsk	Resume task
frsm_tsk, ifrsm_tsk	Resume task forcibly
dly_tsk	Delay task

#### 2.6.1 Task State and Transition

A task can be in any of the following seven states in the user system.

**NON-EXISTENT State:** A task has not been registered in the kernel and has been in a virtual state.

**DORMANT State:** A task has been registered in the kernel but has not yet been initiated, or has already been terminated.

**READY (executable) State:** An executable task is in the queue is waiting for CPU resource allocation because another higher priority task is currently running.

**RUNNING State:** The task is currently running. The kernel puts the READY task with the highest priority in the RUNNING state.

**WAITING State:** A task issues a service call such as tslp\_tsk to put itself to sleep when it can no longer continue execution. The task is released (awakened) from the WAITING (sleep) state when the service call wup\_tsk is issued, and it then makes the transition to the READY state.

SUSPENDED State: A task has been suspended by another task by sus\_tsk.

**WAITING-SUSPENDED State:** This state is a combination of the WAITING state and SUSPENDED state.



Figure 2.1 shows the task-state transition diagram.



Figure 2.1 Task State Transition Diagram

#### 2.6.2 Task Creation

Task creation means that a NON-EXISTENT task becomes DORMANT. The method of creating a task differs depending on the stack type used by the task to be created. For details, refer to section 0,

Task Stack. The methods of creating a task are shown in table 2.4.

#### Table 2.4 Task Creating Methods

	Stack Type Used by Created Task			
Task Creating Method	Static Stack	Dynamic Stack	Stack Allocated by Application	
cre_tsk, acre_tsk service calls		✓	$\checkmark$	
vscr_tsk service call	✓			
Configurator	$\checkmark$	$\checkmark$	$\checkmark$	

#### 2.6.3 Task Initiation

A task is initiated when it moves from the DORMANT state to become READY. A task can be initiated by one of two methods:

- By issuing the act\_tsk or sta\_tsk service calls for the target task
- By specifying TA\_ACT as a task attribute when a task is created

The kernel performs the following processing at task initiation.

- Initialize the task base priority and current priority
- Clear the number of task wake-up requests
- Clear the number of nestings of task suspension requests
- Clear the pended task exception sources
- Set task exception processing to the disabled state
- Set the task event flag to 0

The following parameter is passed to the task.

(1) When TA\_ACT attribute is specified at task creation and when the task is started by act\_tsk service call

The extended information (exinf) which is specified at task creation is passed to the task.

(2) When the task is started by sta\_tsk service call

The task start code (stacd) which is specified by sta\_tsk service call is passed to the task.



#### Section2 Kernel

#### 2.6.4 Task Scheduling

**Scheduling:** For each task, a task priority is assigned to determine the priority of processing. A smaller value indicates a higher priority level and level 1 is the highest priority.

The kernel selects the highest-priority task from the READY tasks and puts it in the RUNNING state.

The same priority can be assigned for multiple tasks. When there are multiple READY tasks with the highest priority, the kernel selects the first task that became READY and puts it in the RUNNING state. To implement this behavior, the kernel has ready queues, which are READY task queues waiting for execution.

While execution is in a non-task context, no task is executed until the non-task context processing is completed.

**Round-Robin Scheduling:** The kernel also supports round-robin scheduling, where the CPU allocates equal time to tasks with a given priority by rotating the ready queue at specific intervals. The round-robin scheduling can be achieved by issuing the rot\_rdq service call that manipulates the ready queues.

• Round-Robin Scheduling with rot\_rdq Service call

By issuing rot\_rdq at specific cycles, execution can be switched at specific intervals to a task that has the same priority as the executing task.

**Limitations to Scheduling:** When the system enters the dispatch-disabled state by the dis\_dsp service call, task scheduling is disabled. Task scheduling is enabled when the system enters the dispatch-enabled state by the ena\_dsp service call.

When the system enters the CPU-locked state by the loc\_cpu service call, both task scheduling and all interrupts other than kernel management interrupts are disabled. Task scheduling and interrupts are enabled when the system enters the CPU-unlocked state by the unl\_cpu service call.

#### 2.6.5 Task Termination and Deletion

Task termination means that a task is finished and can enter the DORMANT or NON-EXISTENT state.

- ext\_tsk is issued
- exd\_tsk is issued
- ter\_tsk is issued to the target task

When a task is terminated and then re-initiated, or when the number of initiation request queues specified in the act\_tsk service call is other than 0, the task starts from the initial state.

When a task will no longer be used or when re-assigning the task ID to another task or, the exd\_tsk service call is issued and the task is made NON-EXISTENT. The ID can now be assigned to another task. A task must release its resources before execution can be completed. Note that the mutex is unlocked when a task is terminated and deleted.

The kernel performs the following processing when a task is terminated:

- Unlock the mutex that is locked by the current task
- Clear the upper limit processor time

The kernel performs the following processing when a task is deleted:

• Release the task stack area

### 2.6.6 Task Stack

There are three methods of allocating stacks.

**Static Stack:** The static stack is defined for each task by the configurator when the system is configured. A shared stack function, which allows more than one task to use a single stack, is available for tasks that use the static stack.

**Dynamic Stack**: When a task is created, the kernel assigns a stack area to the task . The stack is allocated in the dynamic stack area (CFG\_TSKSTKSZ). A shared stack function is not available for tasks that use a dynamic stack.

**Stack Allocated by Application**: The application allocates a stack area and specifies the address at task creation. A shared stack function is not available for tasks that use this type of stack.



#### Section2 Kernel

The configurator specifies the maximum task ID (CFG\_STSTKID), which represents the maximum ID of a task using the static stack, and the maximum task ID (CFG\_MAXTSKID) in the system. Tasks with task IDs between 1 and CFG\_STSTKID use the static stack, while tasks with task IDs between CFG\_STSTKID + 1 and CFG\_MAXTSKID use the dynamic stack or stack allocated by application. If CFG\_STSTKID is specified as 0, no static stack is used. If CFG\_STSTKID and CFG\_MAXTSKID are specified as the same value, all tasks use the static stack.

#### 2.6.7 Shared Stack Function

More than one task can share one static stack. This reduces the total stack area. The shared stack function is not defined in the  $\mu$ ITRON4.0 specification.

Shared stack and static stack assignment is defined by the configurator. However, only one task in a task group that shares a stack can be executed at a time. When multiple tasks are initiated and share a stack, the task that was initiated first uses the stack first. The remaining tasks enter the shared-stack wait state. Tasks in the shared-stack wait state are managed as a first-in firstout (FIFO) queue, regardless of their priority. Tasks are sent to the shared-stack wait queue in the order in which they were initiated.

A shared stack is released from the task when the task becomes DORMANT. When tasks are waiting for the shared stack, the task at the head of the wait queue will use the stack, and enters the READY state.

Figure 2.2 shows the task-state transitions for the shared stack function.



Figure 2.2 Task-State Transitions for the Shared Stack Function

#### 2.6.8 Task Execution Mode

In some cases, one task may force another task to terminate (by issuing ter\_tsk) before the other task releases the resources it has been using. In addition, one task may forcibly be terminated at an inappropriate time by issuing the sus\_tsk service call.

To mask requests issued by ter\_tsk or sus\_tsk service calls, use the vchg\_tmd service call.

#### 2.6.9 Exclusive Control

In some cases, during execution of one task, the task may need to be executed exclusively with another program. For example, when task A and interrupt handler B refer to and modify the same global variable, reference and modification must be exclusive. The target program to control exclusivity can be an interrupt handler, specific task, or any other task.

Table 2.5 shows the way to ensure that tasks execute exclusively.

Exclusive Control	Inhibited Interrupts	Task Scheduling
Enter the CPU-locked state by issuing loc_cpu	Equal to or lower than the kernel interrupt mask level (CFG_KNLMSKLVL)	None
Mask interrupts by issuing chg_ims service call (When the chg_ims service call is issued from the task context state, the execution becomes the non-task context state	Equal to or lower than the specified mask level	None
Enter disabled-dispatch state by issuing dis_dsp service call	None	None
Exclusive control by semaphore	None	The kernel schedules tasks; however, in tasks using the same semaphore, the number of tasks entering the READY state simultaneously is limited to the semaphore initial count value.
Exclusive control by mutex	None	The kernel schedules tasks; however, tasks using the same mutex cannot enter the READY state simultaneously. In addition, in tasks using the same mutex, the task priority inversion will not occur.

Table 2.5	Exclusive	Control

RENESAS
# 2.6.10 Task Event Flags

Task event flags are a bit patterns for tasks. A task can wait for a specified bit to be set in the task event flag for the current task; that is, it can wait until the specified event occurs.

Task event flags are controlled by the service calls listed in table 2.6.

# Table 2.6 Service Calls for Task Event Flag Control

Service Call Name	Description
vset_tfl, ivset_tfl	Sets task event flag
vclr-tfl, ivclr_tfl	Clears the event flag
vwai_tfl	Waits for event occurrence
vpol_tfl	Polls for event occurrence
vtwai_tfl	Waits for event to occur, with timeout

Figure 2.3 shows an example of the using task event flags.



Figure 2.3 Example of Using Task Event Flag

RENESAS

The bold lines indicate executed processing, and the following describes the task event flag operation with respect to time.

- 1. Task A issues vclr\_tfl to clear all bits in its task event flag.
- 2. Task A issues vwai\_tfl (waiting pattern = H'ffffffff) to wait for an event.
- 3. Task B issues vset\_tfl (set pattern = 1) to task A. Since this set pattern is included in the waiting pattern specified in task A, the WAITING state of task A is cancelled and the task A event flags are cleared to 0.
- 4. Interrupt handler C issues ivset\_tfl (set pattern = 7) to set event flags of the task A. In this case, however, task A does not wait for an event, therefore the task event flags are logically ORed with a pattern specified by vset\_tfl.

# 2.7 Task Exception Processing

Task exception processing is performed when an exception occurs during task execution. Task exception processing is performed asynchronously with task processing and is similar to the function generally called "signal".

Task exception processing is controlled by the service calls listed in table 2.7.

Service Call Name	Function
def_tex, idef_tex	Defines a task exception processing routine
ras_tex, iras_tex	Requests task exception processing
dis_tex	Disables task exception processing
ena_tex	Enables task exception processing
sns_tex	Refers to the task exception disable state
ref_tex, iref_tex	Refers to the task exception processing state

Table 2.7 Service Calls for Task Exception Processing

Task exception processing routines can also be defined by the configurator. Figure 2.4 shows an example of task exception processing.



Figure 2.4 Example of Task Exception Processing

Description (Letters indicate the order of operation):

- (a) Task A enables a task exception.
- (b) An exception (exception factor = 00000101) is requested from task A via the ras\_tex service call during task A execution.
- (c) When task A is scheduled to execute, task exception processing is initiated before the task A main routine is executed. During task exception processing, the task enters the task exception processing disabled state and the task exception source is cleared.
- (d) After returning from the task exception processing routine, the task A main routine is resumed.



# 2.8 Semaphore

The elements required for task execution are called resources. They include the memory shared between tasks and hardware, like I/O. A semaphore is an object, and provides exclusive control and a synchronization function by expressing the existence and the number of resources by a counter. In this case, tasks must be created in order to separate a region of a task that are to be exclusively accessed using wai\_sem and sig\_sem service calls. Usually, the number of resources that can be used is the number of resources initially defined.

The semaphores are controlled by the service calls listed in table 2.8.

Service Call Name	Function
cre_sem, icre_sem	Creates a semaphore
acre_sem, iacre_sem	Creates a semaphore (automatically assigns ID)
del_sem	Deletes a semaphore
sig_sem, isig_sem	Releases a resource
wai_sem	Acquires a resource
pol_sem, ipol_sem	Polls and gets a resource
twai_sem	Requests resource allocation with timeout
ref_sem, iref_sem	Refers to the semaphore state

 Table 2.8
 Service Calls for Semaphore Control

Semaphores can also be created by the configurator. Figure 2.5 shows an example of using semaphore.



Figure 2.5 Example of Using Semaphore

Bold lines represent executed processing, and dotted lines represent the region where tasks can exclusively access resources. The following describes the semaphore operation with respect to time.

- 1. Task A creates semaphores by cre\_sem. The initial value is 2 (semaphore counter = 2).
- 2. Task A issues wai\_sem and gets a semaphore, decrementing the semaphore count by 1 (semaphore counter = 1). Task A continues execution.
- 3. Task B issues wai\_sem.
- 4. Task C issues wai\_sem, but cannot get a semaphore because the semaphore counter is 0, and it enters the WAITING state.
- 5. Task A releases a semaphore by issuing sig\_sem. The released semaphore is allocated to task C, and task C is released from the WAITING state.
- 6. Task B releases a semaphore by issuing sig\_sem. There is no task waiting for a semaphore, and so the semaphore counter is incremented by 1.



# 2.9 Event Flag

An event flag is a bit-group corresponding to events. One event corresponds to one bit. More than one task can wait for a specified bit to be set in an event flag, that is, tasks can wait until the specified event occurs.

Table 2.9 shows the service calls for event flag control.

Service Call Name	Description	
cre_flg, icre_flg	Creates an event flag	
acre_flg, iacre_flg	Creates an event flag (automatically assigns ID)	
del_flg	Deletes an event flag	
set_flg, iset_flg	Sets an event flag	
clr_flg, iclr_flg	Clears an event flag	
wai_flg	Waits for event occurrence	
pol_flg, ipol_flg	Waits for event occurrence (polling)	
twai_flg	Waits for event occurrence with timeout	
ref_flg, iref_flg	Refers to the event flag status	

Event flags can also be created by the configurator. Figure 2.6 shows an example of using event flags.



Figure 2.6 Example of Using an Event Flag

Bold lines represent executed processing. The following describes event flag operation with respect to time.

- Task A issues cre\_flg to create an event flag. The TA\_CLR attribute (clear event flag to 0
  when the WAITING state is released) is specified and the initial pattern is specified as 0.
- 2. Task A issues wai\_flg (waiting pattern = 3, AND wait) to wait for an event.
- 3. Task B issues set\_flg (set pattern = 7). Since all bits that task A was waiting for have been set, task A is released from the WAITING state. In addition, since the TA\_CLR attribute has been specified, the event flag is cleared to 0.
- 4. Interrupt handler C sets the event flag by issuing iset\_flg (set pattern = 1). In this case there is no task waiting for an event, and the event flag is ORed with the pattern specified by iset\_flg.



# 2.10 Data Queue

A data queue is used to send or receive 1-word data (4-byte data) between tasks. High-speed data communication can be achieved using a data queue, as communication using a data queue copies 1-word data itself. In addition, pointers can also be specified as data.

The area of each data queue is allocated in the data queue area (CFG\_DTQSZ) specified through the configurator.

The data queues are controlled by the service calls listed in table 2.10.

Service Call Name	Function
cre_dtq, icre_dtq	Creates a data queue
acre_dtq, iacre_dtq	Creates a data queue (automatically assigns ID)
del_dtq	Deletes a data queue
snd_dtq	Sends data to a data queue
psnd_dtq, ipsnd_dtq	Sends data to a data queue (polling)
tsnd_dtq	Sends data to a data queue (with timeout)
fsnd_dtq, ifsnd_dtq	Forcibly sends data to a data queue
rcv_dtq	Receives data from a data queue
prcv_dtq	Receives data from a data queue (polling)
trcv_dtq	Receives data from a data queue (with timeout)
ref_dtq, iref_dtq	Refers to the data queue state

 Table 2.10
 Service Calls for Data Queue Control

Data queues can also be created by the configurator. Figure 2.7 shows an example of using a data queue.



Figure 2.7 Example of Using Data Queue

Bold lines represent executed processing. The following describes the data queue operation with respect to time.

- 1. Task A issues cre\_dtq to create a data queue with a size of two words.
- 2. Task A sends data X by issuing snd\_dtq. Data X is copied to the data queue and task A continues execution.
- 3. Interrupt handler B sends data Y by issuing ipsnd\_dtq.
- 4. Task A attempts to send data Z. At this time, since there is no empty entry in the data queue, task A enters the WAITING state.
- 5. Task C receives data from a data queue by issuing rcv\_dtq. Task C gets data X, which is initially copied. At this time, since one entry in the data queue is released, data Z, which task A has attempted to send, is copied to a data queue, and task A is released from the WAITING state.

RENESAS

# 2.11 Mailbox

A mailbox is used to send or receive message data between tasks. Since the communication using a mailbox sends and receives the message start address, it is fast regardless of the message size.

The mailboxes are controlled by the service calls listed in table 2.11.

Service Call Name	Function
cre_mbx, icre_mbx	Creates a mailbox
acre_mbx, iacre_mbx	Creates a mailbox (automatically assigns ID)
del_mbx	Deletes a mailbox
snd_mbx, isnd_mbx	Sends a message to a mailbox
rcv_mbx	Receives a message from a mailbox
prcv_mbx, iprcv_mbx	Receives a message from a mailbox (polling)
trcv_mbx	Receives a message from a mailbox (with timeout)
ref_mbx, iref_mbx	Refers to the mailbox status

Figure 2.8 shows an example of using mailbox.



Figure 2.8 Example of Using Mailbox

Bold lines represent executed processing. The following describes the mailbox operation with respect to time.

- 1. Task A issues cre\_mbx to create a mailbox. At this time, the TA\_TFIFO attribute (tasks waiting to receive are queued in FIFO) and the TA\_MFIFO attribute (sent messages are queued in FIFO) are specified.
- 2. Task A attempts to receive a message by using rcv\_mbx. Since no message is stored in the mailbox, task A enters the WAITING state.
- 3. Task B sends message X to the mailbox using snd\_mbx, and stores a message in the mailbox.

At this time, task A is released from the WAITING state, and task A receives the address of message X.

- Task B sends message Y to the mailbox using snd\_mbx. At this time, since no tasks are waiting for a message, message Y is stored in a message queue.
- 5. Task C sends message Z to the mailbox using snd\_mbx. In this case, message Z is also stored in a massage queue (FIFO) because the TA\_MFIFO attribute has been specified.
- 6. Task A issues rcv\_mbx. At this time, task A receives the address of message Y, which is placed at the top of the message queue.



# 2.12 Mutex

A mutex is used to achieve exclusive control by providing a priority ceiling protocol to avoid priority inversion. In this protocol, the task that acquires a mutex is executed at a priority equal to the ceiling priority specified in the mutex.

The mutex is controlled by the service calls listed in table 2.12.

cre_mtx       Creates a mutex         acre_mtx       Creates a mutex (automatically assigns ID)         del_mtx       Deletes a mutex         loc_mtx       Locks a mutex         ploc_mtx       Locks a mutex (polling)         tloc_mtx       Locks a mutex (with timeout)         unl_mtx       Unlocks a mutex	Service Call Name	Function
del_mtx     Deletes a mutex       loc_mtx     Locks a mutex       ploc_mtx     Locks a mutex (polling)       tloc_mtx     Locks a mutex (with timeout)       unl_mtx     Unlocks a mutex	cre_mtx	Creates a mutex
loc_mtx     Locks a mutex       ploc_mtx     Locks a mutex (polling)       tloc_mtx     Locks a mutex (with timeout)       unl_mtx     Unlocks a mutex	acre_mtx	Creates a mutex (automatically assigns ID)
ploc_mtx     Locks a mutex (polling)       tloc_mtx     Locks a mutex (with timeout)       unl_mtx     Unlocks a mutex	del_mtx	Deletes a mutex
tloc_mtx     Locks a mutex (with timeout)       unl_mtx     Unlocks a mutex	loc_mtx	Locks a mutex
unl_mtx Unlocks a mutex	ploc_mtx	Locks a mutex (polling)
	tloc_mtx	Locks a mutex (with timeout)
not make Defense to the mutan atomic	unl_mtx	Unlocks a mutex
rei_mix Refers to the mulex status	ref_mtx	Refers to the mutex status

 Table 2.12
 Service Calls for Mutex Control

Mutexes can also be created by the configurator. Figure 2.9 shows an example of using mutex.



Figure 2.9 Example of Using Mutex

In figure 2.9, the priorities of tasks A, B, and C are defined as task A highest and task C lowest. Note that the ceiling priority specified by the mutex is specified as higher than the priority of the task that locks the mutex. The following describes the mutex operation with respect to time.

- 1. Task C locks a mutex by issuing loc\_mtx. At this time, the priority of task C is pushed up to the ceiling priority specified by the mutex.
- 2. Task A enters the READY state while task C is executed at a priority equal to the ceiling priority specified by the mutex. Although the priority of task A is higher than that of task C at initial specification, task C now locks a mutex to be executed at the ceiling priority which is higher than task A and task A cannot enter the RUNNING state. In other words, while task C locks a mutex, task C continues execution even if the initial task priority of task A is higher than task C.
- 3. Task C unlocks the mutex by issuing unl\_mtx. At this time, the priority of task C returns to the initial priority and task A enters the RUNNING state.
- 4. Task A issues loc\_mtx to push its priority up to the ceiling priority specified in the mutex.
- 5. Task A issues unl\_mtx to return its priority to the initial priority.
- 6. Task B issues loc\_mtx to push its priority up to the ceiling priority specified in the mutex.
- 7. Task B issues unl\_mtx to return its priority to the initial priority.

# 2.13 Message Buffer

A message buffer is used to send and receive data messages between tasks. Since a message itself is copied and transferred in communication using a message buffer, the message area becomes available immediately after the message has been sent regardless of whether a task has received the message or not.

The area of each message buffer is allocated in the message buffer area (CFG\_MBFSZ) specified through the configurator.

The message buffers are controlled by the service calls listed in table 2.13.

Service Call Name	Function
cre_mbf, icre_mbf	Creates a message buffer
acre_mbf, iacre_mbf	Creates a message buffer (automatically assigns ID)
del_mbf	Deletes a message buffer
snd_mbf	Sends a message to a message buffer
psnd_mbf, ipsnd_mbf	Sends a message to a message buffer (polling)
tsnd_mbf	Sends a message to a message buffer (with timeout)
rcv_mbf	Receives a message from a message buffer
prcv_mbf	Receives a message from a message buffer (polling)
trcv_mbf	Receives a message from a message buffer (with timeout)
ref_mbf, iref_mbf	Refers to the message buffer status

 Table 2.13
 Service Calls for Message Buffer Control

Message buffers can also be created by the configurator. Figure 2.10 shows an example of using message buffer.



Figure 2.10 Example of Using Message Buffer

Bold lines represent executed processing. The following describes the message buffer operation with respect to time.

- 1. Task A creates a 64-byte message buffer, which deals the message where the maximum size is 48 bytes, by issuing cre\_mbf.
- 2. Task A receives a message by preparing the 48-byte memory and issuing rcv\_mbf. Task A is placed in the WAITING state since there are no messages in the message buffer.
- 3. Task B sends a 16-byte message X by issuing snd\_mbf. At this time, task A is released from the WAITING state and message X is copied to the memory prepared by task A. Task A receives message size 16 as the return parameter.
- 4. Task B sends a 48-byte message Y by issuing snd\_mbf. At this time, since there are no tasks waiting for a message, message Y is copied to the message buffer. In this case, the kernel uses 4-byte message buffer area to copy message Y to the message buffer, however this is not indicated in figure 2.10.



#### Section2 Kernel

- 5. Task B attempts to send 32-byte message Z by issuing snd\_mbf. At this time, since the message buffer is not large enough to store message Z, task B is placed in the WAITING state.
- 6. Task A prepares the 48-byte memory and issues rcv\_mbf to receive a message, 48-byte message Y stored in the message buffer is copied to the memory prepared by task A. Task A receives message size 48 as the return parameter. At this time, since the message buffer has sufficient space to store message Z, task B is released from the WAITING state and message Z is copied to the message buffer.

# 2.14 Fixed-Size Memory Pool

A task can acquire and use a fixed-size memory block, whose fixed-size is determined for each memory pool, from the fixed-size memory pool. The size can be specified when the memory pool is created.

The area of each memory pool is allocated in the fixed-size memory pool area (CFG\_MPFSZ) specified through the configurator.

An area allocated by the application can also be used as a fixed-size memory pool. In this case, the address of a memory pool area must be specified at creation.

The user can choose either of the following management methods through the configurator (CFG\_MPFMANAGE).

(1) Conventional method (CFG\_MPFMANAGE not selected)

The kernel places the kernel management tables adjacent to the memory blocks in the memory pool. This method is compatible with the previous versions (HI7000/4 V.1.0.05 or earlier, HI7700/4 V.1.03 Release 02 or earlier, and HI7750/4 V.1.1.00 or earlier versions).

(2) Extended method (CFG\_MPFMANAGE selected)

The kernel places the kernel management tables outside of the memory pool.

In this method, the application must specify the address of the management tables at creation of the fixed-size memory pool.

The application must allocate the area for management tables.

The fixed-size memory pools are controlled by the service calls listed in table 2.14.

Table 2.14	Service Calls for Fixed-Size Memory Pool Control
------------	--

Service Call Name	Function
cre_mpf, icre_mpf	Creates a fixed-size memory pool
acre_mpf, iacre_mpf	Creates a fixed-size memory pool (automatically assigns ID)
del_mpf	Deletes a fixed-size memory pool
get_mpf	Gets a fixed-size memory block
pget_mpf, ipget_mpf	Gets a fixed-size memory block (polling)
tget_mpf	Gets a fixed-size memory block (with timeout)
rel_mpf, irel_mpf	Returns a fixed-size memory block
ref_mpf, iref_mpf	Refers to the fixed-size memory pool status

A fixed-size memory pool can also be created by the configurator. Figure 2.11 shows an example of using fixed-size memory pool.



Section2 Kernel



Figure 2.11 Example of Using Fixed-Size Memory Pool

Bold lines represent executed process. The following describes the fixed-size memory pool operation with respect to time.

- 1. Task A issues cre\_mpf to create a fixed-size memory pool that has three 16-byte memory blocks.
- 2. Task A gets block X by issuing get\_mpf.
- 3. Task B gets block Y by issuing get\_mpf.
- 4. Task B gets block Z by issuing get\_mpf.
- 5. Task A attempts to get a block by issuing get\_mpf. At this time, no memory blocks are available and task A enters the WAITING state.
- 6. Task B returns block Y by issuing rel\_mpf. At this time, task A is released from the WAITING state and the released block Y is allocated to task A.

# 2.15 Variable-Size Memory Pool

# 2.15.1 Overview

A task can acquire a variable-size memory block from the variable-size memory pool. Although the variable-size memory pool is more flexible than fixed-size memory pool, the overhead is large when acquiring or releasing variable-size memory block. Also, in a variable-size memory pool, there is a possibility of fragmentation. This means that even if there is enough total space to acquire a variable-size memory block, it cannot be acquired if the area is not contiguous.

The area of each memory pool is allocated in the variable-size memory pool area (CFG\_MPLSZ) specified through the configurator.

An area allocated by the application can also be used as a variable-size memory pool. In this case, the address of a memory pool area must be specified at creation.

The user can choose either of the following management methods through the configurator (CFG\_NEWMPL).

(1) Conventional method (CFG\_NEWMPL not selected)

This method is compatible with the following previous versions

- (2) New method (CFG\_NEWMPL selected)

This method has the following advantages over the conventional method.

 Acquisition and return of memory blocks are faster when a large number of memory blocks are used in the memory pool.

— The VTA\_UNFRAGMENT attribute can be used to reduce fragmentation of free space. When CFG\_NEWMPL is selected, note that new members are added to the T\_CMPL structure in comparison with the conventional method. For details, refer to section 3.14.1, Create Variable-Size Memory Pool.

The variable-size memory pools are controlled by the service calls listed in table 2.15.

RENESAS

Service Call Name	Function
cre_mpl, icre_mpl	Creates a variable-size memory pool
acre_mpl, iacre_mpl	Creates a variable-size memory pool (automatically assigns ID)
del_mpl	Deletes a variable-size memory pool
get_mpl	Gets a variable-size memory block
pget_mpl, ipget_mpl	Gets a variable-size memory block (polling)
tget_mpl	Gets a variable-size memory block (with timeout)
rel_mpl, irel_mpl	Returns a variable-size memory block
ref_mpl, iref_mpl	Refers to the variable-size memory pool status

# Table 2.15 Service Calls for Variable-Size Memory Pool Control

A variable-size memory pool can also be created by the configurator.

Figure 2.12 shows an example of using variable-size memory pool.



Figure 2.12 Example of Using Variable-Size Memory Pool

Bold lines represent executed process. The following describes the variable-size memory pool operation with respect to time.

- 1. Task A creates a 400-byte variable-size memory pool by issuing cre\_mpl.
- 2. Task B acquires 192-byte memory block X by issuing get\_mpl. At this time, the kernel uses 16 bytes in the memory pool. This is not indicated in figure 2.12.
- 3. Task B also acquires 32-byte memory block Y by issuing get\_mpl.
- 4. Task B also acquires 96-byte memory block Z by issuing get\_mpl.
- 5. Task A attempts to acquire a 256-byte memory block by issuing get\_mpl. However, the available memory block is insufficient to assign a 256-byte memory block to task A, so task A enters the WAITING state.
- 6. Task B returns 192-byte memory block X by issuing rel\_mpl. At this time, since there is not 256 bytes of contiguous memory in the memory pool, task A remains in the WAITING state.



#### Section2 Kernel

- 7. Task B returns 96-byte memory block Z by issuing rel\_mpl. At this time, the total available memory blocks is more than 256 bytes, however there is not 256 bytes of contiguous memory in the memory pool, so task A remains the WAITING state.
- Task B returns 32-byte memory block Y by issuing rel\_mpl. At this time, since there is more than 256 bytes of contiguous memory in the memory pool, task A is released from the WAITING state and 256-byte memory block W is assigned to task A.

## 2.15.2 Controlling Fragmentation of Free Space

Repeated acquisition and release of memory blocks in a variable-sized memory pool causes fragmentation of the available memory area. When the memory area is fragmented, even if the total amount of free space is sufficient for a required memory block, the non-contiguity of the available areas means that a large memory block cannot be acquired (figure 2.13).



Figure 2.13 Fragmentation of Free Space

Selecting CFG\_NEWMPL on the [Variable-Size Memory Pool] page of the configurator slightly reduces the degree of fragmentation. Specify the VTA\_UNFRAGMENT attribute for variablesize memory pools to further reduce fragmentation. Although specification of the VTA\_UNFRAGMENT attribute generally helps in reducing fragmentation, the degree of fragmentation will depend on how variable-size memory pools are used.

When CFG\_NEWMPL is selected, parameters (minimum block size, number of sectors, and management table address) for the VTA\_UNFRAGMENT attribute are added to the T\_CMPL structure, which is specified at the time of variable-size memory pool creation.

When the VTA\_UNFRAGMENT attribute is specified, the sector management method is applied to the variable-size memory pools. This method reduces fragmentation when a large number of small blocks and some large blocks are allocated in a large memory pool.

RENESAS

In this method, up to (minimum block size  $\times$  8 bytes) is handled as a "small block" size. The size of each block acquisition request is rounded up as shown in table 2.16.

When a "small block" is requested, the kernel allocates a sector consisting of blocks each of which has the rounded request size. The sector size is always minblksz  $\times$  32. This means that the number of blocks in a sector depends on the requested size.

Size after Rounding *	Number of Blocks in a Sector
minblksz	32
$minblksz \times 2$	16
$minblksz \times 4$	8
$minblksz \times 8$	4
	Rounding * minblksz minblksz × 2 minblksz × 4

#### Table 2.16 Small Block Control

Note: blksz: Requested size

minblksz: Minimum block size

Then the kernel assigns one of the memory blocks in the sector as the requested block. The remaining blocks in the sector are reserved for later requests for memory blocks with this size or a smaller size.

In this manner, small blocks are allocated contiguously so that a larger free space is left available.

Figure 2.14 shows an example of a variable-size memory pool when the minimum block size is 32.

First a 32-byte memory block is requested. Sector [A] with  $32 \times 32 = 1024$  bytes is allocated and 32-byte area [A-1] in the sector is assigned for the requested block (figure 2.14 (1)). When a 16-byte memory block is then requested, 32-byte area [A-2] in sector A is assigned (figure 2.14 (2)).

Next, a 36-byte memory block is requested. Since the size of each block in sector A is 32 bytes, no block in sector A can be assigned for this request. To respond to this request, new sector [B] is allocated for 16 blocks  $\times$  64 bytes (the requested size, 36, is rounded up to a multiple of the minimum block size) = 1024 bytes, and 64-byte area [B-1] is assigned for the requested block (figure 2.14 (3)).

RENESAS

## Section2 Kernel



Figure 2.14 Example of Variable-Size Memory Pool

If the maximum number of sectors have already been used or contiguous free space is not sufficient to create a new sector, the requested size of the memory block is allocated without creating a sector. In this case, free space may be fragmented. If contiguous free space is not sufficient for the requested size, the memory block is allocated in a sector for a larger block size.

When all blocks in a sector are released, the sector itself is also released.

When a large block is requested (larger than minblksz  $\times$  8), the kernel always allocates a block for the requested size without creating a sector.

#### 2.15.3 Management of Variable-Size Memory Pool

The kernel creates a management table in a variable-size memory pool to manage the allocated memory blocks. When determining the variable-size memory pool, note that the variable-size memory pool area is used for the kernel management table area as well as the memory block area to be acquired by the application.

(1) When CFG\_NEWMPL is not selected

The kernel creates a 16-byte management table when a memory block is acquired. This management table is released when the memory block is returned.

(2) When CFG\_NEWMPL is selected

When the VTA\_UNFRAGMENT attribute is specified, the kernel creates a 32-byte management table at creation of a sector. This management table is released when the sector is released.

The kernel also creates a 32-byte management table when a memory block is allocated outside of a sector while the VTA\_UNFRAGMENT attribute is specified or when a memory block is allocated while the VTA\_UNFRAGMENT attribute is not specified. This management table is released when the memory block is returned.



# 2.16 Time Management

The kernel provides the following functions related to time management:

- Reference to and setting of system clock
- Time event handler (cyclic handler, alarm handler, and overrun handler) execution control
- Task execution control such as timeout and time slicing

The kernel uses a counter called the system clock to perform the above functions. The unit of time used in the service calls is 1 ms. A time tick can be specified as a value other than 1 ms by specifying CFG\_TICNUME (numerator of time tick cycle) and CFG\_TICDENO (denominator of time tick cycle) by the configurator.

To use the time management function, it is necessary to incorporate a timer driver. There are two kinds of timer drivers, a standard timer driver and an optimization timer driver. However, an optimization timer driver is the function currently supported only by HI7700/4. For details, refer to Appendix D, Timer Driver.

The system clock is controlled by the service calls listed in table 2.17. Note that isig\_tim is automatically executed according to the configurator specifications (CFG\_TIMUSE).

Service Call Name	Function
isig_tim	Provides a time tick
set_tim, iset_tim	Sets system clock
get_tim, iget_tim	Refers to system clock

 Table 2.17
 Service Calls for System Clock Control

## 2.16.1 Cyclic Handler

The cyclic handler is a time event handler that can be initiated at a specific cycle time interval after the initiation phase has been passed.

Cyclic handlers are controlled by the service calls listed in table 2.18.

 Table 2.18
 Service Calls for Cyclic Handler Control

Service Call Name	Function
cre_cyc, icre_cyc	Creates a cyclic handler
acre_cyc, iacre_cyc	Creates a cyclic handler (automatically assigns ID)
del_cyc	Deletes a cyclic handler
sta_cyc, ista_cyc	Initiates a cyclic handler
stp_cyc, istp_cyc	Stops a cyclic handler
ref_cyc, iref_cyc	Refers to a cyclic handler status

The cyclic handler can also be created by the configurator. There are two methods to initiate the cyclic handler; storing the initiation phase, and not storing the initiation phase. In storing the initiation phase, the cyclic handler is initiated based on the timing when the cyclic handler is created. In not storing the initiation phase, the cyclic handler is initiated based on the timing when the cyclic handler is started.

Figure 2.15 shows an example of using cyclic handler.



Figure 2.15 Example of Using Cyclic Handler

- (a) A cyclic handler (without TA\_STA attribute specification) is created.
- (b) The cyclic handler is not initiated after cycle time has passed since the cyclic handler operation has not been initiated. The cyclic handler operation is initiated by issuing sta\_cyc.
- (c) When the initiation phase is stored as shown in (I) in figure 2.15, the cyclic handler is initiated based on the initiation cycle after the cyclic handler has been created. When the initiation phase is not stored as shown in (II) in Figure 2.15, the cyclic handler is initiated based on the initiation cycle after the sta\_cyc service call has been issued.
- (d) The cyclic handler is terminated by issuing the stp\_cyc service call.
- (e) The cyclic handler is not initiated after cycle time has passed since the cyclic handler operation has been terminated.



#### Section2 Kernel

.

- ----

#### 2.16.2 Alarm Handler

The alarm handler is a time event handler that can be initiated once when the specified time has been reached. By using the alarm handler, processes can be done according to time.

Alarm handlers are controlled by the service calls listed in table 2.19.

#### Table 2.19 Service Calls for Alarm Handler Control

Service Call Name	Function
cre_alm, icre_alm	Creates an alarm handler
acre_alm, iacre_alm	Creates an alarm handler (automatically assigns ID)
del_alm	Deletes an alarm handler
sta_alm, ista_alm	Initiates an alarm handler
stp_alm, istp_alm	Stops an alarm handler
ref_alm, iref_alm	Refers to an alarm handler status

The alarm handler can also be created by the configurator. Figure 2.16 shows an example of using alarm handler.



Figure 2.16 Example of Using Alarm Handler

#### **Description:**

- (a) An alarm handler is created.
- (b) The alarm handler operation is initiated by issuing sta\_alm.
- (c) The alarm handler is initiated after the specified initiation time has passed.
- (d) If sta\_alm is issued by specifying another initiation time, the alarm handler starts execution again.
- (e) Since stp\_alm is issued before the initiation time has passed, the alarm handler is not initiated.



## 2.16.3 Overrun Handler

. . . . . .

The overrun handler is a time event handler that is initiated when the specified time has been exceeded. Only one overrun handler can be defined in a single system.

The overrun handler is controlled by the service calls listed in table 2.20.

## Table 2.20 Service Calls for Overrun Handler Control

\_ ..

Service Call Name	Function
def_ovr	Defines an overrun handler
sta_ovr, ista_ovr	Initiates an overrun handler
stp_ovr, istp_ovr	Stops an overrun handler
ref_ovr, iref_ovr	Refers to an overrun handler status

The overrun handler can also be created by the configurator. Figure 2.17 shows an example of using overrun handler.



Figure 2.17 Example of Using Overrun Handler

# **Description:**

- (a) An overrun handler is defined.
- (b) The upper-limit processor time for the task is specified by the sta\_ovr service call. The overrun handler is initiated at this point.
- (c) If a total processor time used by the task exceeds the upper-limit processor time, the overrun handler is initiated.
- (d) If the upper-limit processor time is modified by the sta\_ovr service call, the overrun handler is initiated again.
- (e) If stp\_ovr is issued before the total processor time has exceeded the upper-limit processor time, the overrun handler is terminated. In this case, the overrun handler is not initiated even if the upper-limit processor time has been exceeded.



#### 2.16.4 Notes on Time Management

(1) Drawbacks due to the repeated use

The following is performed when a timer interrupt occurs:

- a. System clock is updated.
- b. All alarm handlers that reached the initiation time are initiated and executed.
- c. All cyclic handlers that reached the cycle time are initiated and executed.
- d. The overrun handler is initiated and executed when the total processor time used by the task has reached the specified upper limit processor time.
- e. Timeout processing is performed after service calls such as tslp\_tsk with timeout function, have been issued and the specified timeout time has elapsed.

The processes from a to e are performed with the timer interrupt level masked. Among these processes, b, c, and e may overlap for multiple tasks and handlers. In that case, the processing time of the kernel becomes very long and results in the following defects.

- Delay of the response to interrupts
- Delay of system clocks

To avoid these problems, the following steps must be taken:

- The time event handler processing time must be as short as possible.
- The time event handler cycle and the timeout value specified by the timeout service call must be set to as large a value as possible. If the cycle time of a cyclic handler is 1 ms and the handler's processing time takes longer than 1 ms, that cyclic handler will be executed forever; and the system will hang.

#### (2) Time Watch Method

Time parameters specified in service calls are specified using relative time. For example, if the relative time is specified as 1 ms, the corresponding event processing is initiated at the time tick when 1 ms has elapsed since the service call was issued. If the relative time is specified as 0 ms, the corresponding event processing is initiated at the first time tick after the service call is issued.

The system clock can be changed by issuing the set\_tim service call. Note, however, that the system clock for an event to which a time management request is issued before the set\_tim service call is not affected.

# 2.17 System State Management

The service calls listed in table 2.21 can be used to control system state.

Service Call Name	Function
rot_rdq, irot_rdq	Rotates ready queue
get_tid, iget_tid	Refers to the task ID
loc_cpu, iloc_cpu	Enters CPU-locked state
unl_cpu, iunl_cpu	Releases CPU-locked state
dis_dsp	Disables dispatch
ena_dsp	Enables dispatch
sns_ctx	Refers to the context
sns_loc	Refers to the CPU-locked state
sns_dsp	Refers to the dispatch-disable state
sns_dpn	Refers to the dispatch-enable state
vsta_knl, ivsta_knl	Initiates the kernel
vsys_dwn, ivsys_dwn	System down
vget_trc, ivget_trc	Acquires user event trace information
ivbgn_int	Acquires trace information on interrupt handler initiation
ivend_int	Acquires trace information on interrupt handler termination

 Table 2.21
 Service Calls for System State Management

# 2.17.1 System Down

When an error occurs, control is passed to the system down routine. Errors can be classified into the following three types:

- 1. When the service call vsys\_dwn or ivsys\_dwn was issued from application.
- 2. When an error was detected inside the kernel.
- 3. When an undefined interrupt or exception occurred.

The user must create the system down routine. For details, refer to section 4.12, System Down Routines.

RENESAS

## 2.17.2 Service Call Trace Function

The service call trace function is used to acquire the history of the service calls that are issued. The debugging extension is used to visually refer to the acquired data.

The service call trace function automatically acquires task ID, PC, and service call parameters in the following timing.

- A service call is issued and returned
- A task is initiated and terminated
- A task exception processing routine is initiated and terminated

If the ivbgn\_int and ivend\_int service calls are described at the beginning and end of the interrupt handler, the trace information on interrupt handler initiation and termination can also be acquired. In addition, the vget\_trc and ivget\_trc service calls allow the user to acquire trace information on all timing.

**Trace Information Storage Area:** Trace information can be stored either in the target memory of debugger such as E6000 emulator or simulator. The former is called "target trace" and the latter is called "emulator trace" or "tool trace". Although the environment where emulator trace can be used is limited, there is the feature of hardly needing the domain for service call trace on a target memory. Refer to the manual or online help of the debugging extension for the environment where emulator trace (tool trace) can be used.

**Preparation for Service Call Trace Function:** The service call trace function is specified in the debugging function page of the configurator. At linkage, sections for trace such as B\_hitrcbuf for target trace and B\_hitrceml for emulator trace must be assigned to the appropriate addresses.

**Note on Service Call Trace Function:** The following must be noted when using the service call trace function:

a. Degradation of performance

When the service call trace function is used, the performance of the kernel is degraded a little.

b. Service call information not traced

Service calls for non-task context such as ixxx\_yyy are all acquired as service calls for task context such as xxx\_yyy.

Following service calls cannot be traced.

- isig\_tim
- cal\_svc, ical\_svc
- vsta\_knl, ivsta\_knl
- vsys\_dwn, ivsys\_dwn
- vini\_cac, ivini\_cac

While using HI7700/4, the following service call also cannot be traced.

- vchg\_cop

While using HI7750/4, the following service calls also cannot be traced.

- vfls\_cac, ivfls\_cac
- vclr\_cac, ivclr\_cac
- vinv\_cac, ivinv\_cac



# 2.18 Interrupt Management and System Configuration Management

In this kernel, interrupts and exceptions are classified as follows:

- Reset: CPU reset. A program executed at CPU reset is called the CPU initialization routine.
- Interrupt: An interrupt is generated from external interrupt pins and peripheral modules.
- CPU exception: A CPU exception is an exception such as an address error or divide-by-zero. A CPU exception also includes a trap generated by a TRAPA instruction. When a CPU exception occurs, a CPU exception handler is executed.

Interrupts and exceptions are controlled by the service calls listed in tables 2.22 and 2.23.

Service Call Name	Function
def_inh, idef_inh	Defines an interrupt handler
chg_ims, ichg_ims	Changes interrupt mask
get_ims, iget_ims	Refers to interrupt mask

#### Table 2.22 Service Calls for Interrupt Control

## Table 2.23 Service Calls for Exception Control

Service Call Name	Function
def_exc, idef_exc	Defines a CPU exception handler
vdef_trp, ivdef_trp	Defines a CPU exception handler (for TRAPA instruction)
ref_cfg, iref_cfg	Refers to the configuration information
ref_ver, iref_ver	Refers to version information

Interrupt handlers and CPU exception handlers (including the CPU exception handler for the TRAPA instruction) can also be defined by the configurator. When an undefined interrupt or exception occurs, the system down routine will be initiated.

# 2.18.1 Resetting the CPU and Initiating the Kernel

To reset the CPU and initiate the kernel, refer to figure 2.18.



Figure 2.18 Flowchart from CPU Reset to Kernel Initiation

The CPU initialization routine should set the bus state controller (BSC) so that programs can correctly access memory. A C-language program accesses stacks; therefore, the stacks must be ready to be accessed before the C-language program is executed. The CPU initialization routine should also set the C program execution environment, such as initializing sections. For details, refer to the SuperH<sup>TM</sup> RISC engine C/C++ Compiler User's Manual.

Then, vsta\_knl or ivsta\_knl is called to initiate the kernel. When the kernel is initiated, control does not return to the caller of vsta\_knl and ivsta\_knl.

The following is performed by vsta\_knl and ivsta\_knl:

- a. All interrupts are disabled (SR.IMASK = 15 in the HI7000/4 or SR.BL = 1 in the HI7700/4 and HI7750/4).
- b. The VBR is initialized.
- c. SR.BL is cleared to 0 and SR.IMASK is set to 15 in the HI7700/4 and HI7750/4.
- d. The kernel work area is initialized.
- e. SR.IMASK is set to the kernel interrupt mask level. In the HI7700/4 and HI7750/4, SR.BL is cleared at this time.
- f. The initial defined objects specified in the configurator are created.



- g. The system initialization routine specified in the configurator is called.
- h. The multitasking environment is entered. All initial tasks are executed.

The program which issues the vsta\_knl or ivsta\_knl service call must normally be linked with the kernel. Note, however, that since the address of vsta\_knl and ivsta\_knl service call is equal to the start address of P\_hireset section, vsta\_knl can be issued only by specifying the P\_hireset section start address without kernel linkage.

For details on creating a CPU initialization routine, refer to section 4.11, CPU Initialization Routines.

#### 2.18.2 Interrupt Handlers

#### (1) Overview

When an interrupt occurs, an interrupt handler is initiated via kernel interrupt service routine. To improve the interrupt response time, the kernel can define the interrupt mask level at system configuration. The interrupt mask level is called the kernel interrupt mask level (CFG\_KNLMSKLVL). Interrupt handlers with mask levels higher than the kernel interrupt mask level can be immediately accepted even when the kernel is executed. Note, however, that the service call must be issued by the interrupt handlers with the levels higher than the kernel interrupt mask level.

An interrupt handler is executed in the non-task context state. Tasks are scheduled after the interrupt handler has completed execution; tasks are not scheduled even when a task with high priority is in the READY state due to the service call issued while the interrupt handler was being executed.

The interrupt handler must not make the interrupt mask level (IMASK bits in the SR register) lower than the interrupt level.

#### (2) Direct interrupt handlers (only in the HI7000/4)

The HI7000/4 provides direct interrupt handlers, i.e. handlers that do not require a kernel interrupt service routine. A direct interrupt handler is directly recorded as a CPU interrupt vector, and the response is better than a normal interrupt handler. Direct interrupt handlers must have interrupt levels higher than the kernel interrupt mask level.

The difference between normal and direct interrupt handlers is shown in table 2.24.
Item	Normal Interrupt Handler	Direct Interrupt Handler
Initiation method when an Initiated via kernel interrupt interrupt occurs processing		Initiated without kernel intervention (a direct interrupt handler is defined by a CPU interrupt vector)
Service call issuing method	Service calls for non-task context are used. Note, however, that an interrupt handler with level higher than CFG_KNLMSKLVL must not issue a service call.	
Interrupt level	An interrupt with level higher than CFG_KNLMSKLVL must be defined as a direct interrupt handler.	
Definition method	thod def_inh or idef_inh service call	
Defined by the configurator		

 Table 2.24
 Normal Interrupt Handler and Direct Interrupt Handler

(3) Register banks (SH-2A, SH2A-FPU)

Refer to section 4.2.9, Register Banks (SH-2A, SH2A-FPU).

## 2.18.3 Disabling Interrupts

Interrupts are prohibited in one of the following four ways.

- (a) loc\_cpu, iloc\_cpu service calls: Change the IMASK bits in the SR register to the kernel interrupt mask level.
- (b) chg\_ims, ichg\_ims service calls: Change IMASK bits in the SR register.
- (c) Change IMASK bits in the SR register without a service call
- (d) Change BL bit in the SR register without a service call (SH-3, SH3-DSP, SH4AL-DSP, SH-4, SH-4A)

Do not issue service calls when the level set by the IMASK bits in the SR register is higher than the kernel interrupt mask level (CFG\_KNLMSKLVL) and the BL bit in the SR register is 1.



# Section2 Kernel

(a) loc\_cpu, iloc\_cpu service calls

These calls lock the CPU. When CPU is locked, interrupts with levels below the kernel interrupt mask level are masked. During this period, the service calls that can be issued are restricted to those described in 3.2.5, System State and Service Calls.

To cancel the CPU-locked state, issue unl\_cpu or iunl\_cpu. If an interrupt handler, CPU exception handler, or time-event handler locks the CPU, the state must be released within the same handler.

(b) chg\_ims, ichg\_ims service calls

The IMASK bits in the SR register are changed to the specified value. That is, interrupts below the specified level are masked. When the CPU is locked, a chg\_ims or ichg\_ims call leads to an error with the code E\_CTX.

The context state is handled as a non-task context while the IMASK bits are changed to a value other than 0 by chg\_ims or ichg\_ims.

To cancel the masking of interrupts by these calls, call ichg\_ims to restore the IMASK bits in the SR register to the value they had before the change.

However, when chg\_ims has been called to mask interrupts by setting a value [A] for the IMASK bits in the task context, the IMASK bits in the SR register must be [A] for ichg\_ims to be called to restore the IMASK bits. Otherwise, correct operation is not guaranteed. The following is a bad example:

To improve this example, add processing which returns IMASK bits to 5 before (3).

```
/* At this point, - Task context
- SR.I = 0 */
chg_ims(SR_IMS05); /* (1) Change SR.I to 5 */
set_imask(8); /* (2) Change SR.I to 8 */
set_imask(5); /* (Add) Change SR.I to 5 */
ichq ims(SR IMS00); /* (3) Change SR.I to 0 */
```

(c) Change IMASK bits of the SR register without a service call

The IMASK bits in the SR register are changed by the LDC instruction. In the C language, the intrinsic functions set\_imask() or set\_cr(), which are supported by the compiler, are used for this purpose.

Rev.6.00 56 REJ10B0060-0600

RENESAS

In the task context, the IMASK bits can only be changed to values greater than the kernel interrupt mask level by this method. If the value of the IMASK bits is changed to some other value, correct operation is not guaranteed. This restriction does not apply in non-task contexts.

To cancel the change to the interrupt mask, restore the IMASK bits to their values before the change.

(d) Change BL bit of the SR register without a service call (SH-3, SH3-DSP, SH4AL-DSP, SH-4, SH-4A)

The BL bit in the SR register is changed to 1 by the LDC instruction. In the C language, the intrinsic function set\_cr(), which is supported by the compiler, is used for this purpose.

To cancel the interrupt mask, restore the pre-change value of the BL bit in the SR register.

# 2.18.4 Kernel Interrupt Mask Level (CFG\_KNLMSKLVL):

The kernel interrupt mask level (CFG\_KNLMSKLVL) specifies the interrupt level to mask interrupts during kernel execution. The kernel interrupt mask level can be specified by the configurator. However, interrupts having an interrupt level higher than the kernel interrupt mask level are immediately accepted even during kernel execution. Note that handlers for the interrupts having an interrupt level higher than the kernel interrupt mask level are not allowed to issue a service call. When the interrupt mask level is set higher than the kernel interrupt mask level, service calls cannot be issued, except when modifying the level of the interrupt mask equal to or lower than the kernel interrupt mask level by using chg\_ims.

In the HI7000/4, interrupt handlers with interrupt levels higher than the kernel interrupt mask level must be defined as direct interrupt handlers.

RENESAS

# 2.18.5 CPU Exception

The CPU exception handler (including the TRAPA instruction) operates using the same context as that when an exception occurred. The CPU exception handler uses the same stack as that used by the exception source. Since the priority of the CPU exception handler is higher than that of the dispatcher, task switching cannot be performed during the CPU exception processing.

In CPU exception handler processing, system states such as task execution mode remain at the same state as when the exception occurred.

The CPU exception handler operates using the context at the time of the exception occurrence. Note that the CPU exception handler can call only the following service calls:

- sns\_ctx
- sns\_loc
- sns\_dsp
- sns\_dpn
- sns\_tex
- get\_tid, iget\_tid
- ras\_tex, iras\_tex
- vsta\_knl, ivsta\_knl
- vsys\_dwn, ivsys\_dwn

# 2.19 Service Call Management

A service call processing routine can be created and defined in the kernel as an extended service call routine. If a process common to the system is created as an extended service call routine, the handler can be called without linking to the processing routine.

Extended service calls are controlled by the service calls listed in table 2.25.

# Table 2.25 Service Calls for Extended Service Call Control

Service Call Name	Function
def_svc, idef_svc	Defines an extended service call
cal_svc, ical_svc	Issues an extended service call

Figure 2.19 shows an example of an extended service call routine.



Figure 2.19 Example of Extended SVC Handler

# **Description:**

- (a) Defines an extended service call.
- (b) Issues the service call cal\_svc to call the defined extended service call routine.
- (c) Initiates the extended service call routine by the service call cal\_svc issued by a task.
- (d) Returns the extended service call routine to the caller.



# Section2 Kernel

In an extended service call routine, the task execution mode of the task which calls the extended service call routine is retained. If the task calling the extended service call routine does not mask the task termination request (ter\_tsk) or suspension request (sus\_tsk), these requests can also be accepted immediately in the extended service call routine.

# 2.20 Cache Support (only for HI7700/4 and HI7750/4)

This function is used when it is necessary to establish coherence between the memory and cache, such as when transferring the memory contents of an application to the cache (DMA transfer).

The cache support is controlled by service calls listed in table 2.26.

Table 2.26 Service Calls for Cache Support Control

Service Call Name	Function
vini_cac, ivini_cac	Initializes cache
vclr_cac, ivclr_cac	Clears the cache
vfls_cac, ivfls_cac	Flushes the cache
vinv_cac, ivinv_cac	Invalidates the cache

Figure 2.20 shows an example of using a cache support.



Figure 2.20 Example of Using a Cache Support

**Flushing the Cache:** By writing the contents of the cache to the memory, coherence of the cache and the memory is established. When a bus master such as the DMA reads memory updated by the CPU, the contents of the cache must be flushed. Note that when the cache is used in the write-through mode, data does not have to be flushed.

Rev.6.00 60 REJ10B0060-0600

RENESAS

**Clearing the Cache:** The service call vclr\_cac writes the contents of cache to the memory and invalidates the contents of the cache

**Invalidating the Cache:** When the CPU reads memory updated by a bus master such as the DMA, the contents of cache must be invalidated so that without fail the contents of the memory can be read by the CPU. If the contents of the cache are invalidated for write-back mode, they will not be written back to the memory even if data, not written back to the memory exists in the cache. Therefore, the cache contents must be written back to the memory before invalidating the cache.

The cache support function is used when it is necessary to establish coherence of the memory and the cache, such as when transferring the memory contents of an application (DMA transfer).

**Initializing the Cache:** Before using the cache support function, vini\_cac or ivini\_cac must be executed. vini\_cac and ivini\_cac can be called before kernel initiation.



# 2.21 Kernel Idling

When there is no executable task, the kernel enters the endless loop after handling the pre-fetch function described later, and waits for an interrupt.

To use the low-power consumption mode of the CPU, the lowest-priority task is normally used for transition to that mode.

# 2.22 Pre-fetch Function (only for HI7700/4 and HI7750/4)

The pre-fetch function allows an interrupt that occurs after the idle state to response quickly. When the kernel enters the idle state, the pre-fetch function executes the PREF instruction (cache pre-fetch instruction).

The area pre-fetched by the PREF instruction is specified by the configurator. Since the PREF instruction supported by the SH-3 and SH3-DSP uses the instruction/data mixed-cache, either program area or data area can be specified by the configurator. Since the PREF instruction supported by the SH4AL-DSP, SH-4, and SH-4A uses operand cache, only data area can be specified by the configurator.

# 2.23 Optimized Timer Driver (only for HI7700/4)

The HI7700/4 supports the optimized timer driver function whose purpose is low-power consumption. For details, refer to Appendix E, Optimized Timer Driver (HI7700/4).

# 2.24 DSP Standby Control Function (only for HI7700/4)

The HI7700/4 supports the DSP standby control function whose purpose is low-power consumption. For details, refer to Appendix F, DSP Standby Control.

# Section 3 Service Calls

# 3.1 Overview

Service calls are classified as shown in table 3.1.

Table 3.1	Service Call	Classification
-----------	--------------	----------------

Classification	Description		
Task management function	Initiates and terminates tasks		
Task synchronization function	Suspends and resumes task execution and task event flag		
Task exception processing function	Registers task exception processing routine, and requests, enables, and disables task exception		
Synchronization and communication function	Manages semaphores, event flags, data queues, and mailboxes		
Extended synchronization and communication function	Manages mutexes and message buffers		
Memory pool management function	Allocates memory dynamically		
Time management function	Notifies the time to the kernel, sets and references the system clock, and defines the timer handler		
System status management function	Shifts to the CPU-locked state or dispatch-disabled state		
Interrupt management function	Defines the interrupt handler, and changes and references the interrupt mask		
Service call management function	Defines and calls the extended service calls		
System configuration management function	Defines CPU exception handler and references the configuration information		
Cache support function (HI7700/4 and HI7750/4)	Flushes, clears, and invalidates cache		



# **3.2** Service Call Interface

Service calls can be called from programs written in C or assembly language. This section describes how to issue service calls.

# 3.2.1 C Language API

(1) Header File

Header file kernel.h must be included. kernel.h can be found in the hihead folder. For details on the header file, refer to section 4.1, Header Files.

(2) Calling Form

All service calls are described in the following C language function call format.

```
#include "kernel.h"
    /* ... */
    ercd = act_tsk(1);
```

# (3) Basic Data Type

The basic data type defined in the HI7000/4 series are shown in the table 3.2.

No.	Data Type	Meaning	No.	Data Type	Meaning
1	В	8-bit signed integer	21	PRI	16-bit signed integer
2	Н	16-bit signed integer	22	SIZE	32-bit unsigned integer
3	W	32-bit signed integer	23	ТМО	32-bit signed integer
4	UB	8-bit unsigned integer	24	RELTIM	32-bit unsigned integer
5	UH	16-bit unsigned integer	25	SYSTIM	A structure which contains the following members
6	UW	32-bit unsigned integer			Upper: 16-bit unsigned integer
7	VB	8-bit signed integer *			Lower: 32-bit unsigned integer
8	VH	16-bit signed integer *	26	VP_INT	32-bit signed integer *
9	VW	32-bit signed integer *	27	ER_BOOL	32-bit signed integer
10	VP	pointer to void type	28	ER_ID	32-bit signed integer
11	FP	pointer to void type function	29	ER_UINT	32-bit signed integer
12	INT	32-bit signed integer	30	TEXPTN	32-bit unsigned integer
13	UINT	32-bit unsigned integer	31	FLGPTN	32-bit unsigned integer
14	BOOL	32-bit signed integer	32	RDVPTN	32-bit unsigned integer
15	FN	32-bit signed integer	33	RDVNO	32-bit unsigned integer
16	ER	32-bit signed integer	34	OVRTIM	32-bit unsigned integer
17	ID	16-bit signed integer	35	INHNO	32-bit unsigned integer
18	ATR	32-bit unsigned integer	36	EXCNO	32-bit unsigned integer
19	STAT	32-bit unsigned integer	37	IMASK	32-bit unsigned integer
20	MODE	32-bit unsigned integer			

# Table 3.2Basic Data Type

Note: When the variable values of these data types are referred to or substituted, the type must be explicitly converted (casted).

# 3.2.2 Assembly Language API

In most cases, a service call can be called from an assembly-language program, as shown in figure 3.1. Offsets must be specified as #OFF\_XXX\_XXX, where XXX\_XXX is the service call name in uppercase characters.

```
.INCLUDE "kernel.inc" ------(a)

.IMPORT __kernel_cnfgtbl ------(b)

__task:

;.....

MOV.L #OFF_ACT_TSK,R0 ------(c)

MOV.L #__kernel_cnfgtbl,R1

MOV.L @(R0,R1),R0 ------(d)

MOV.L #1,R4 -----(e)

JSR @R0 ------(f)

NOP

; -----(g)
```

# Figure 3.1 Example of Service Call from an Assembly-Language Program

- (a) Standard header file kernel.inc is included.
- (b) Service call entry table of the kernel is externally referenced.
- (c) Offset value corresponding to the service call must be specified.
- (d) Entry address of the service call to be called must be found.
- (e) Parameters must be specified.
- (f) Service call function is called.
- (g) After service call processing, execution returns to the address specified by the PR register except for the service calls that do not return to the calling program. In this example, execution returns to this location. When execution returns, normal end (E\_OK) or an error code is set in R0.

When using SH-2A or SH2A-FPU, you can choose "Only for service call" as CFG\_TBR in the configurator. In this case, the TBR register is used for calling kernel. In most cases, a service call can be called using TBR register from an assembly-language program, as shown in. Displacement must be specified as #INDEX\_XXX\_XXX, where XXX\_XXX is the service call name in uppercase characters.

RENESAS

```
.INCLUDE "kernel.inc" ----- (a)
_task:
;.....
MOV.L #1,R4 ----- (b)
JSR/N @@(INDEX_ACT_TSK,TBR) -- (c)
NOP
; ----- (d)
```

# Figure 3.2 Example of Service Call using TBR Register (SH-2A, SH2A-FPU)

- (a) Standard header file kernel.inc is included.
- (b) Parameters must be specified.
- (c) Service call function is called.
- (d) After service call processing, execution returns to the address specified by the PR register except for the service calls that do not return to the calling program. In this example, execution returns to this location. When execution returns, normal end (E\_OK) or an error code is set in R0.

# 3.2.3 Guarantee of Register Contents after Issuing Service Call

Some registers guarantee the contents after a service call is issued but the others do not. This rule is based on that of the Renesas C compiler. The details are shown below.

	8
Register	Register State after Service Call Returned
SR, R8 to R15, PR, GBR, MACH, MACL	The register contents will be guaranteed. IMASK bits in the SR register are updated when a service call chg_ims, ichg_ims, loc_cpu, iloc_cpu, unl_cpu, or iunl_cpu is called.
R0	Normal end (E_OK) or an error code is set.
R1 to R7	The register contents will be guaranteed only when a service call is clearly shown as a return parameter.
For SH2-DSP and SH3- DSP and SH4AL-DSP:	The register contents will be guaranteed in the following situation. • A service call is issued from a task with TA_COP0 attribute or
DSR, RS, RE, MOD, A0, A0G, A1, A1G, M0, M1, X0, X1, Y0, Y1	task exception processing routine • A service call is issued in a state mentioned in the note on the following page
For SH-4 and SH-4A:	The register contents will be guaranteed.
FPSCR	

 Table 3.3
 Guarantee of Register Contents after Issuing Service Call



Table 3.3         Guarantee of Register Contents after Issuing Service Call (cont)			
Register	Register State after Service Call Returned		
For SH-4 and SH-4A:	The register contents will not be guaranteed.		
FR0 to FR11 (DR0 to DR10, FV0 to FV8)			
For SH-4 and SH-4A:	The register contents will be guaranteed in the following situation.		
FR12 to FR15 (DR12 to DR14, FV12), FPUL	<ul> <li>(1) When FR in the FPSCR register = 0</li> <li>A service call is issued from a task with TA_COP1 attribute or task exception processing routine</li> <li>A service call is issued in a state mentioned in the note below</li> </ul>		
	<ul> <li>(2) When FR in the FPSCR register = 1</li> <li>A service call is issued from a task with TA_COP2 attribute or task exception processing routine</li> <li>A service call is issued in a state mentioned in the note below</li> </ul>		
For SH-4 and SH-4A:	The register contents will be guaranteed in the following situation.		
XF0 to XF15 (XD0 to XD14, XMTRX)	<ul> <li>(1) When FR in the FPSCR register = 0</li> <li>A service call is issued from a task with TA_COP2 attribute or task exception processing routine</li> <li>A service call is issued in a state mentioned in the note below</li> </ul>		
	<ul> <li>(2) When FR in the FPSCR register = 1</li> <li>A service call is issued from a task with TA_COP1 attribute or task exception processing routine</li> <li>A service call is issued in a state mentioned in the note below</li> </ul>		
For SH-2A and SH2A-FPU: TBR	If "Use for only service call" or "Task context" is selected as CFG_TBR, the TBR is guaranteed.		
	Refer to section 4.2.8, TBR Register (SH-2A, SH2A-FPU).		
For SH2A-FPU:	The register contents will not be guaranteed.		
FR0 to FR11			
For SH2A-FPU: FPSCR, FPUL, FR12 to FR15	The register contents will be guaranteed in the following situation. • A service call is issued from a task with TA_COP1 attribute or task exception processing routine • A service call is issued in a state mentioned in the note below		

Note: Non-task context or dispatch-disabled state

For details on guarantee of the register contents when creating tasks and handlers, refer to section 4, Application Program Creation.

# 3.2.4 Return Value of Service Call and Error Code

For service calls that have return codes, a positive value or 0 ( $E_OK$ ) indicates normal end, and a negative value indicates an error code. However, for service calls that have a BOOL-type return value, this is not the case. The meaning of the return value at normal end differs depending on the service call; however, only  $E_OK$  is returned at normal end for many service calls.

An error code consists of main error codes (lower 8 bits) and sub error codes (upper bits above lower 8 bits). The sub error code of this kernel is always set to -1.

The following macros are defined in the standard header itron.h. The SERCD macro of this kernel always returns -1 except for normal end.

- ER mercd = MERCD(ER ercd); returns the main error code from the error code
- ER sercd = SERCD(ER ercd); returns the sub error code from the error code

If a service call is issued while it is not selected through the configurator, error E\_NOSPT is returned regardless of the return value type of the service call.

# 3.2.5 System State and Service Calls

Whether a service call can be called or not depends on the system state (refer to section 2.4, System State).

(1) Task Context and Non-Task Context

Service calls can be classified as dedicated to task context, dedicated to the non-task context, and service calls that can be called from all contexts.

(a) The names of service calls that can be called from non-task context start with "i".

(b) Following service calls can be called from all context.

- sns\_tex
- sns\_ctx
- sns\_loc
- sns\_dsp
- sns\_dpn
- vsta\_knl, ivsta\_knl \*
- vsys\_dwn, ivsys\_dwn \*
- vini\_cac, ivini\_cac \*
- vclr\_cac, ivclr\_cac \*
- vfls\_cac, ivfls\_cac \*
- vinv\_cac, ivinv\_cac \*



\* Although the names of these service calls start with "i", these service calls can be called from task context.

(c) Service calls other than the above are service calls that are dedicated to task context. Normal system operation cannot be guaranteed when a service call is called from a context that differs from the above description. However, in special cases, for example when a

service call that shifts to the WAITING state is called from non-task context, an E\_CTX error is returned.

# (2) Dispatch-disabled/-enabled State

All service calls can be called from dispatch-enabled state. Some service calls that shift to WAITING state cannot be called from dispatch-disabled state. When those service calls are called from dispatch-disabled state, an E\_CTX error is returned.

# (3) CPU-locked/-unlocked State

All service calls can be called from the CPU-unlocked state. Service calls that can be called from the CPU-locked state are listed below. Normal system operation cannot be guaranteed when service calls other than these are called from the CPU-locked state. When service calls that shift to the WAITING state are called, an E\_CTX error is returned.

- ext\_tsk
- exd\_tsk
- sns\_tex
- loc\_cpu, iloc\_cpu
- unl\_cpu, iunl\_cpu
- sns\_ctx
- sns\_loc
- sns\_dsp
- sns\_dpn
- vsta\_knl, ivsta\_knl
- vsys\_dwn, ivsys\_dwn

# (4) CPU Exception Handler

Service calls that can be called from the CPU exception handler are listed below. Normal system operation cannot be guaranteed when service calls other than these are called from the CPU exception handler. When service calls that shift to the WAITING state are called, an E\_CTX error is returned.

- sns\_tex
- sns\_ctx
- sns\_loc
- sns\_dsp
- sns\_dpn
- get\_tid, iget\_tid
- ras\_tex, iras\_tex
- vsta\_knl, ivsta\_knl
- vsys\_dwn, ivsys\_dwn

# (5) Before Kernel Activation

The following service calls can be called even before kernel activation (vsta\_knl service call).

- vsta\_knl, ivsta\_knl
- vsys\_dwn, ivsys\_dwn
- vini\_cac, ivini\_cac
- HI7700/4: vclr\_cac, ivclr\_cac
- HI7700/4: vfls\_cac, ivfls\_cac
- HI7700/4: vinv\_cac, ivinv\_cac



# 3.2.6 Service Calls not in the µITRON4.0 Specification

Service calls whose name start with "v" or "iv", such as vscr\_tsk and ivbgn\_int, are service calls that are not defined in the µITRON4.0 specification.

The following "ixxx\_yyy"-format service calls (starting with "i"") are not defined in the  $\mu$ ITRON4.0 specification. They are provided to enable the "xxx\_yyy"-format service calls corresponding to the following service calls to be issued in a non-task context because the "xxx\_yyy"-format service calls are defined to be issued only in a task context in the  $\mu$ ITRON4.0 specification.

icre\_tsk, iacre\_tsk, ista\_tsk, ichg\_pri, iget\_pri, iref\_tsk, iref\_tst, isus\_tsk, irsm\_tsk, frsm\_tsk, idef\_tex, iref\_tex, icre\_sem, iacre\_sem, ipol\_sem, iref\_sem, icre\_flg, iacre\_flg, iclr\_flg, ipol\_flg, iref\_flg, icre\_dtq, iacre\_dtq, iref\_dtq, icre\_mbx, iacre\_mbx, isnd\_mbx, iprcv\_mbx, iref\_mbx, icre\_mbf, iacre\_mbf, ipsnd\_mbf, iref\_mbf, icre\_mpf, iaget\_mpf,

iref\_mpf, icre\_mpl, iacre\_mpl, ipget\_mpl, iref\_mpl, iset\_tim, iget\_tim, icre\_cyc, iacre\_cyc, ista\_cyc, istp\_cyc, iref\_cyc, iacre\_alm, iacre\_alm, ista\_alm, istp\_alm, iref\_alm, ista\_ovr, istp\_ovr, iref\_ovr, idef\_inh, ichg\_ims, iget\_ims, idef\_svc, ical\_svc, idef\_exc, iref\_cfg, iref\_ver

# 3.3 Service Call Description Form

Service calls are described in details as shown below in this section.



Figure 3.3 Service Call Description Form



# 3.4 Task Management

Task-Management Service Calls: Tasks are managed by the service calls listed in table 3.4.

...

			System State <sup>2</sup>
Service Call <sup>1</sup>		Description	T/N/E/D/U/L/C
cre_tsk	[s]	Creates task using dynamic stack	T/E/D/U
icre_tsk			N/E/D/U
vscr_tsk	[s]	Creates task using static stack	T/E/D/U
ivscr_tsk		_	N/E/D/U
acre_tsk		Creates task and assigns task ID automatically	T/E/D/U
iacre_tsk			N/E/D/U
del_tsk		Deletes task	T/E/D/U
act_tsk	[S]	Initiates task	T/E/D/U
iact_tsk	[S]	_	N/E/D/U
can_act	[S]	Cancels task initiation request	T/E/D/U
ican_act			N/E/D/U
sta_tsk		Initiates task and specifies start code	T/E/D/U
ista_tsk			N/E/D/U
ext_tsk	[S]	Exits current task	T/E/D/U/L
exd_tsk	[S]	Exits and deletes current task	T/E/D/U/L
ter_tsk	[S]	Forcibly terminates a task	T/E/D/U
chg_pri	[S]	Changes task priority	T/E/D/U
ichg_pri		_	N/E/D/U
get_pri	[S]	Refers to task priority	T/E/D/U
iget_pri			N/E/D/U
ref_tsk		Refers to task state	T/E/D/U
iref_tsk		_	N/E/D/U
ref_tst		Refers to task state (simple version)	T/E/D/U
iref_tst		_	N/E/D/U
vchg_tmd		Changes task execution mode	T/E/D/U
Notes: 1. [S]	: Stand	dard profile service calls	

### Table 3.4 Service Calls for Task Management

Notes: 1. [S]: Standard profile service calls

[s]: Service calls that are not standard profile service calls but are needed in order to use the standard profile function

- 2. T: Can be called from task context
  - N: Can be called from non-task context
  - E: Can be called from dispatch-enabled state
  - D: Can be called from dispatch-disabled state
  - U: Can be called from CPU-unlocked state
  - L: Can be called from CPU-locked state
  - C: Can be called from CPU exception handler



Task Management Specifications: Task management specifications are listed in table 3.5.

Table 3.5	Task Management Specifications
-----------	--------------------------------

Item	Description
Task ID	1 to CFG_MAXTSKID (1023 max.)
Task priority	1 to CFG_MAXTSKPRI <sup>*</sup> (255 max.)
Maximum count of task initiation request	15
Task attribute	<ul> <li>TA_HLNG: The task is written in a high-level language</li> <li>TA_ASM: The task is written in assembly language</li> <li>TA_ACT: The task makes a transition to the READY state after the task has been created</li> <li>[HI7000/4, HI7700/4] TA_COP0: The task uses the DSP</li> <li>[HI7000/4] TA_COP1: The task uses the FPU</li> <li>[HI7750/4] TA_COP1: The task uses bank 0 in the FPU</li> <li>TA_COP2: The task uses bank 1 in the FPU</li> </ul>

Note: This value is the same as TMAX\_TPRI defined in kernel\_macro.h.



### 3.4.1 Create Task

<Using Dynamic Stack>

(cre\_tsk, icre\_tsk)

(acre\_tsk, iacre\_tsk: Assign Task ID Automatically)

#### <Using Static Stack>

(vscr\_tsk, ivscr\_tsk)

#### **C-Language API:**

ER ercd = cre\_tsk(ID tskid, T\_CTSK \*pk\_ctsk); ER ercd = icre\_tsk(ID tskid, T\_CTSK \*pk\_ctsk); ER\_ID tskid = acre\_tsk(T\_CTSK \*pk\_ctsk); ER\_ID tskid = iacre\_tsk(T\_CTSK \*pk\_ctsk); ER ercd = vscr\_tsk(ID tskid, T\_CTSK \*pk\_ctsk); ER ercd = ivscr\_tsk(ID tskid, T\_CTSK \*pk\_ctsk);

#### **Parameters:**

<cre_tsk, icre_tsk,="" ivscr_tsk="" vscr_tsk,=""></cre_tsk,>					
ID	tskid	R4	Task ID		
T_CTSK	*pk_ctsk	R5	Pointer to the packet where task creation		
			information is stored		
<acre_tsk,< td=""><td>iacre_tsk&gt;</td><td></td><td></td></acre_tsk,<>	iacre_tsk>				
T_CTSK	*pk_ctsk	R4	Pointer to the packet where task creation		
			information is stored		

#### **Return Parameters:**

<cre_tsk,< th=""><th>icre_tsk, vscr_</th><th>tsk, ivs</th><th>scr_tsk&gt;</th></cre_tsk,<>	icre_tsk, vscr_	tsk, ivs	scr_tsk>
ER	ercd	RO	Normal end (E_OK) or error code
< acre_ts	k, iacre_tsk >		
ER_ID	tskid	RO	Created task ID (a positive value) or error
			code

# **Packet Structure:**

typedef	struct	t_ctsk{			
	ATR	tskatr;	0	4	Task attribute
	VP_INT	exinf;	+4	4	Extended information
	FP	task;	+8	4	Task start address
	PRI	itskpri;	+12	2	Priority at task initiation
	SIZE	stksz;	+16	4	Task stack size
	VP	stk;	+20	4	Start address of task stack area
}T_CTSK;					

RENESAS

Error Codes:		
E_NOMEM	[k]	Insufficient memory
		(Task stack area cannot be allocated in the memory)
E_RSATR	[p]	Invalid attribute (tskatr is invalid)
E_PAR	[p]	Parameter error (pk_ctsk is other than a multiple of four,
		task is an odd address, stksz is other than a multiple of
		four, stksz = 0, stksz $\geq$ H'80000000, itskpri $\leq$ 0,
		itskpri > CFG_MAXTSKPRI, or stk is other than a multiple of
		four if stk is not NULL)
E_ID	[p]	Invalid ID number (tskid $\leq$ 0, tskid > CFG_MAXTSKID (cre_tsk
		or icre_tsk), tskid $\leq$ CFG_STSTKID (cre_tsk or icre_tsk), or
		<pre>tskid &gt; CFG_STSTKID (vscre_tsk or ivscre_tsk))</pre>
E_OBJ	[k]	The object state is invalid
		(The task specified by tskid is not in the DORMANT state or
		the current task is specified)
E_NOID	[k]	No ID available

#### Function:

The service calls cre\_tsk, icre\_tsk, acre\_tsk, and iacre\_tsk create tasks that use dynamic stacks and service calls vscr\_tsk and ivscr\_tsk create tasks that use static stacks. The created tasks make a transition to the DORMANT state when the TA\_ACT attribute is not specified, or to the READY state when the TA\_ACT attribute is specified.

The processing that is performed at task creation is listed in table 3.6.

Table 3.6	Processing to be Performed at Task Creation
-----------	---

Contents
Clears the number of task initiation request queues
Sets the state for which the task exception routine is not defined
Sets the state for which the upper-limit processor time is not specified
Assigns the stack (for cre_tsk and acre_tsk)

RENESAS

The following describes the meaning of the parameters.

**tskid:** The service calls vscr\_tsk and ivscr\_tsk create tasks that use static stacks. 1 to CFG\_STSTKID can be specified for tskid. The service calls cre\_tsk and icre\_tsk create tasks that use dynamic stacks. CFG\_STSTKID + 1 to CFG\_MAXTSKID can be specified for tskid. The service calls acre\_tsk and iacre\_tsk detect an undefined task ID and create a task for the task ID with the contents specified by pk\_ctsk and return the ID as a return parameter. The service calls acre\_tsk and iacre\_tsk create tasks that use dynamic stacks. The task ID range to be detected is CFG\_STSTKID + 1 to CFG\_MAXTSKID.

**tskatr**: The parameter tskatr specifies the coprocessor and language in which the task was written in the following format. See table 3.7 for details.

tskatr:= ( (TA\_HLNG || TA\_ASM) [ | TA\_ACT] [ | TA\_COP0] [ | TA\_COP1] [ | TA\_COP2] )

Code	Description
H'00000000	The task is written in a high-level language
H'0000001	The task is written in assembly language
H'0000002	The task makes a transition to the READY state after the task has been created
H'00000100	The task uses the DSP (HI7000/4, HI7700/4)
H'00000200	The task uses the FPU (HI7000/4)
	The task uses bank 0 in the FPU (HI7750/4) *
H'00000400	The task uses bank 1 in the FPU (HI7750/4) *
	H'0000000 H'0000001 H'0000002 H'00000100 H'00000200

#### Table 3.7Task Attributes (tskatr)

Note The initial value of the FPSCR register is H'00040001 (bank 0).

When TA\_ACT attribute is specified, extended information (exinf) is passed to the task as a parameter.

By specifying TA\_COPn attribute, the registers of the selected coprocessor can be saved as task context. Note that the TA\_COPn attribute is not in the  $\mu$ ITRON4.0 specification.

**exinf:** The parameter exinf can be widely used by the user, for example, to set information concerning tasks to be created.

task: Specify the task start address.

itskpri: Specify 1 to CFG\_MAXTSKPRI as the task priority at initiation.

RENESAS

**stksz:** Parameter stksz is valid only for service calls cre\_tsk, icre\_tsk, acre\_tsk, and iacre\_tsk and specifies the stack size of the task to be created. A multiple of four can be specified for the stack size.

Note that stksz has no meaning to service calls vscr\_tsk and ivscr\_tsk because each service call creates a task that uses the static stack. The parameter stksz is ignored in kernel processing.

stk: stk is effective in cre\_tsk, icre\_tsk, acre\_tsk, and iacre\_tsk service calls.

When NULL is specified as stk, the kernel allocates a stack in the dynamic stack area (CFG\_TSKSTKSZ). After the task has been created, the dynamic stack area size will decrease by an amount given by the following expression:

Decrease in size = stksz + 16 bytes

The stack area address allocated by application can be specified as stk. In this case, allocate a stack area for the size specified by stksz and specify the start address of the area.

The service calls vscr\_tsk and ivscr\_tsk are functions original to the HI7000/4 series.



# 3.4.2 Delete Task (del\_tsk)

C-Language AI	PI:					
ER ercd = c	del_ts}	(ID tskid)	;			
<b>Parameters:</b>						
ID	ts	kid	R4	Task ID		
Return Parame	ters:					
ER	er	cd	R0	Normal end (E_OK) or error code		
Error Codes:						
E_ID	[p]	Invalid I	D numb	er (tskid $\leq$ 0 or tskid > CFG_MAXTSKID)		
E_NOEXS	[k]	Undefined (Task indicated by tskid does not exist)				
E_OBJ	[k]	Object state is invalid (Task indicated by tskid is not in				
		DORMANT s	tate o	or the current task is specified)		
E_CTX	[k]	Context e	rror (	Called from the disabled system state)		

# Function:

The service call del\_tsk deletes the task indicated by the parameter tskid. The deleted task makes a transition to the NON-EXISTENT state.

If a dynamic stack is used by the task specified by tskid, the stack is returned to the dynamic stack area. As a result, the free dynamic stack area size increases by an amount given by the following expression:

Increase in size = (stksz specified at task creation) + 16 bytes

# 3.4.3 Initiate Task (act\_tsk, iact\_tsk)

# **C-Language API:**

```
ER ercd = act_tsk(ID tskid);
ER ercd = iact tsk(ID tskid);
```

### Parameters:

ID tskid R4 Task ID

## **Return Parameters:**

ER	e	rcd	R0	Normal	end	(E_OK)	or error code
Error Codes:							
E_ID	[p]						.d > MAXTSKID, or
		tskid = T	SK_SEL	F(0) is	spec	ified i	in a non-task context)
E_NOEXS	[k]	Undefined (Task indicated by tskid does not exist)					
E_QOVR	[k]	Queuing o	verflo	w (actcn	t >	15)	

# Function:

Each service call initiates the task indicated by the parameter tskid. The initiated task makes a transition from the DORMANT state to the READY state.

The processing that is performed during task activation is listed in table 3.8.

# Table 3.8 Processing to be Performed during Task Initiation

Contents
Initiates base priority and current priority of the task
Clears the number of start request queues
Clears the number of suspend request nestings
Clears reserved exception factors
Sets task exception processing disabled state
Clears flag patterns of the task event flag

By specifying tskid = TSK\_SELF (0), the current task is specified.

Extended information of the task specified at task creation will be passed to the task as the parameter.

If the static stack of the task indicated by tskid is not being used by any task when the service calls act\_tsk and iact\_tsk are called (tskid = 1 to CFG\_STSTKID), the task indicated by tskid occupies the shared stack and shifts to the READY state.

If the stack is being used by another task, the task indicated by tskid shifts to the WAITING state and is placed in the shared-stack wait queue since the stack area cannot be used. The wait queue is managed on a first-in first-out (FIFO) basis.



### Section3 Service Calls

When the task is not in the DORMANT state, up to 15 task initiation requests from the service calls act\_tsk and iact\_tsk can be stored.

#### 3.4.4 Cancel Task Initiation Request (can\_act, ican\_act)

C-Language API			
ER_UINT actc	nt = can_act(	ID ts	skid);
ER_UINT actc	nt = ican_act	(ID t	skid);
Parameters:			
ID	tskid	R4	Task ID
Return Paramete	rs:		
ER_UINT	actcnt	R0	Number of cached initiation requests (positive
			value or 0), or error code
Error Codes:			
E_ID	[p] Invalio	d ID	number (tskid < 0, tskid > CFG_MAXTSKID, or
	tskid	= TSF	<pre>K_SELF(0) is specified in a non-task context)</pre>
E_NOEXS	[k] Undefin	ned	(Task indicated by tskid is not created)

# Function:

The number of initiation requests queued for the task specified by tskid is determined, the result is returned as the return parameter, and at the same time the initiation requests are all cancelled.

By specifying tskid=TSK\_SELF(0), the current task is specified.

A task in a DORMANT state can also be specified; in this case the return parameter is 0.

```
3.4.5 Start Task (Start Code Specified) (sta_tsk, ista_tsk)
```

# C-Language API:

```
ER ercd = sta tsk(ID tskid, VP INT stacd);
     ER ercd = ista tsk(ID tskid, VP INT stacd);
Parameters:
    ID
                     tskid
                                R4
                                     Task ID
    VP INT
                     stard
                                R5 Task initiation code
Return Parameters:
                                      Normal end (E_OK) or error code
     ER
                     ercd
                                RO
Error Codes:
     E ID
                 [p] Invalid ID number (tskid ≤ 0, tskid > CFG MAXTSKID)
     E NOEXS
                 [k] Undefined (Task indicated by tskid does not exist)
     E OBJ
                 [k]
                       Object state is invalid (The task specified by tskid is not
                       in the DORMANT state or the current task is specified)
```

# Function:

Each service call initiates the task indicated by the parameter tskid. The initiated task makes a transition from the DORMANT state to the READY state. At this time, the processing to be performed during task initiation (table 3.8) is performed. The task initiation code indicated by the parameter stacd will be passed to the initiated task as the parameter.

If the static stack of the task indicated by tskid is not being used by any task when the service calls sta\_tsk and ista\_tsk are called, the task indicated by tskid occupies the shared stack and shifts to the READY state.

If the stack is being used by another task, the task indicated by tskid shifts to the WAITING state and is placed in the shared-stack wait queue since the stack area cannot be used. The wait queue is managed on a first-in first-out (FIFO) basis.



### 3.4.6 Exit Current Task, Exit and Delete Current Task (ext\_tsk), (exd\_tsk)

#### **C-Language API:**

void ext\_tsk(void); void exd\_tsk(void);

#### **Parameters:**

None

#### **Return Parameters:**

The service calls ext\_tsk and exd\_tsk do not return to the current task. However, if the service call ext\_tsk or exd\_tsk is called without being installed at system creation, error code E\_RSFN is set in R0 and returned. In addition, the service calls ext\_tsk and exd\_tsk may generate the following error, and in this case, control is passed to the system down routine. E\_CTX [k] Context error (Called from disabled system state)

#### Function:

The service call ext\_tsk exits the current task normally. After the execution of the service call ext\_tsk, the current task makes a transition from the RUNNING state to the DORMANT state. When initiation request is queued, the service call ext\_tsk exits the current task and then restarts the task.

The processing that is performed at task termination is listed in table 3.9.

#### Table 3.9 Processing to be Performed at Task Termination

Contents
Unlocks the mutex locked by the task
Releases upper-limit processor time

The service call exd\_tsk exits the current task normally and deletes it. After the execution of the service call exd\_tsk, the current task makes a transition from the RUNNING state to the NON-EXISTENT state.

Service calls ext\_tsk and exd\_tsk do not release resources other than mutexes (such as semaphores and memory blocks) acquired before the task is exited. Therefore, the user must call service calls to release resources before exiting the task.

If the task that issues the service calls ext\_tsk and exd\_tsk shares the stack with other tasks, the task at the head of the stack wait queue is removed and WAITING state is cancelled. At this time, the processing to be performed during task initiation (table 3.8) is performed for the task that is removed from the stack wait queue and the task makes a transition to the READY state.

If a dynamic stack is used by the task that called the service call exd\_tsk, the stack is returned to the dynamic stack area. As a result, the free dynamic stack area size increases by an amount given by the following expression:

```
Increase in size = (stksz which is specified at creation) + 16 bytes
```

Service calls ext\_tsk and exd\_tsk can be called while task dispatch is disabled or the CPU is locked. After either of the service calls is called, the dispatch-disabled state or CPU-locked state is cancelled.

Note that when the task returns from the start function, the same operation as for service call ext\_tsk will be performed.



#### 3.4.7 Terminate Task (ter\_tsk)

C-Language API:				
ER ercd =	ter_tsk(	ID tskid);		
Parameters:				
ID	ts	skid	R4	Task ID
<b>Return Paramete</b>	rs:			
ER	er	cd	R0	Normal end (E_OK) or error code
Error Codes:				
E_ID	[p]	Invalid I	D numb	er (tskid $\leq$ 0 or tskid > CFG_MAXTSKID)
E_NOEXS	[k]	Undefined	(Task	indicated by tskid does not exist)
E_OBJ	[k]	Object st	ate is	invalid
		(Task ind	icated	by tskid is in the DORMANT state)
E_ILUSE	[k]	Illegal u	se of	service call
		(The curr	ent ta	sk is specified as the object task)
E_CTX	[k]	Context e	rror (	Called from disabled system state)

# Function:

The service call ter\_tsk forces a task specified by tskid to terminate. The terminated task enters the DORMANT state. At this time, the processing shown in table 3.9 is performed.

When the initiation request is queued, the processing to be performed during task initiation is performed, and the target task enters the READY state.

A request from a task to force another task to terminate is delayed in the following cases:

• If the task specified by tskid is masking requests from other tasks to force tasks to terminate by calling service call vchg\_tmd

The service call ter\_tsk does not release resources other than the mutexes (such as semaphores and memory blocks) acquired before the task is terminated. Therefore, the user must call service calls to release resources before calling the service call ter\_tsk.

If the task specified by tskid shares the stack with other tasks, the task at the head of the stack wait queue is removed and released from the WAITING state. At this time, the processing to be performed during task initiation (table 3.8) is performed for the task that is removed from the stack wait queue and the task makes a transition to the READY state.

RENESAS

# 3.4.8 Change Task Priority (chg\_pri, ichg\_pri)

# **C-Language API:**

```
ER ercd = chg_pri(ID tskid, PRI tskpri);
ER ercd = ichq pri(ID tskid, PRI tskpri);
```

#### Parameters:

ID	tskid	R4	Task ID
PRI	tskpr	i R5	Base priority of task
Return Para	meters:		
ER	ercd	RO	Normal end (E_OK) or error code
Error Codes			
E_PAR	[p]	Parameter er	rror (tskpri < 0 or tskpri > CFG_MAXTSKPRI)
E_ID	[p]	Invalid ID n	number (tskpri < 0, tskid > CFG_MAXTSKID, or
		tskid = TSK_	SELF(0) is specified in a non-task context)
E_NOEX	5 [k]	Undefined (T	Cask specified by tskid does not exist)
E_ILUS	E [k]	Illegal use	of service call (Upper-limit priority is
		exceeded)	
E_OBJ	[k]	Object state	e is invalid (Task is in the DORMANT state)

# Function:

Each service call changes the base task priority specified by the parameter tskid to the value specified by the parameter tskpri. The current task priority is also changed. By specifying tskid = TSK\_SELF (0), the current task can also be specified.

Specifying tskpri = TPRI\_INI (0) returns the task priority to the initial priority that was specified at task creation.

A priority changed by the service calls is valid until the task is terminated or until the service calls are called again. When a task makes a transition to the DORMANT state, the task priority before termination becomes invalid and returns to the initial task priority specified at task creation.

If the task specified by tskid is in the WAITING state and TA\_TPRI is specified for the object attribute, the wait queue can be changed by the service calls and as a result, the task at the head of the wait queue may be released from the WAITING state.

If the base priority specified in the parameter tskpri is higher than the upper-limit priority of one of the mutexes when the object task locks or waits to lock the mutexes with the TA\_CEILING attribute, E\_ILUSE is returned.



# 3.4.9 Refer to Task Priority (get\_pri, iget\_pri)

# **C-Language API:**

```
ER ercd = get_pri(ID tskid, PRI *p_tskpri);
ER ercd = iget pri(ID tskid, PRI *p tskpri);
```

#### **Parameters:**

ID	tskid	R4	Task ID
PRI	*p_tskpri	R5	Pointer to the area where the current
			priority of the object task is to be returned

#### **Return Parameters:**

ER	ercd	R0	Normal end (E_OK) or error code
PRI	*p_tskpri	R5	Pointer to the area where the current
			priority of the object task is stored

# **Error Codes:**

E_PAR	[p]	Parameter error (p_tskpri is not even)
E_ID	[p]	Invalid ID number (tskid < 0, tskid > CFG_MAXTSKID, or
		<pre>tskid = TSK_SELF(0) is specified in a non-task context)</pre>
E_NOEXS	[k]	Undefined (Task specified by tskid does not exist)
E_OBJ	[k]	Object status is invalid (Task is in the DORMANT state)

#### Function:

Each service call refers to the current priority of the task specified by the parameter tskid, and returns it to area indicated by parameter p\_tskpri. By specifying tskid = TSK\_SELF (0), the current task is specified.

# 3.4.10 Refer to Task State (ref\_tsk, iref\_tsk)

#### **C-Language API:**

ER ercd = ref\_tsk(ID tskid , T\_RTSK \*pk\_rtsk); ER ercd = iref tsk(ID tskid , T RTSK \*pk rtsk);

#### **Parameters:**

ID	tskid	R4	Task ID
T_RTSK	*pk_rtsk	R5	Pointer to the packet where the task state is
			to be returned

#### **Return Parameters:**

ER	ercd	R0	Normal end (E_OK) or error code
T_RTSK	*pk_rtsk	R4	Pointer to the packet where the task state is
			stored

#### **Packet Structure:**

typedef	struct	t_rtsk {			
	STAT	<pre>tskstat;</pre>	+0	4	Task state
	PRI	tskpri;	+4	2	Current priority of the task
	PRI	tskbpri;	+6	2	Base priority of the task
	STAT	tskwait;	+8	4	Wait cause
	ID	wobjid;	+12	2	Wait object ID
	TMO	lefttmo;	+16	4	Time to timeout
	UINT	actcnt;	+20	4	Number of queued initiation requests
	UINT	wupcnt;	+24	4	Number of queued wakeup requests
	UINT	suscnt;	+28	4	Suspend request nest count
	UINT	tskmode	+32	4	Task execution mode
	UINT	tflptn;	+36	4	Current task event flag value

#### }T\_RTSK;

**Error Codes:** 

E_PAR	[p]	Parameter error (pk_rtsk is other than a multiple of four)
E_ID	[p]	Invalid ID number (tskid < 0, tskid > CFG_MAXTSKID, or
		<pre>tskid = TSK_SELF(0) is specified in a non-task context)</pre>
E_NOEXS	[k]	Undefined (Task indicated by tskid does not exist)

# Function:

Each service call refers to the state of the task indicated by the parameter tskid, and then returns it to the area indicated by parameter pk\_rtsk. By specifying tskid = TSK\_SELF(0), the current task is specified.

The following values are returned to the area indicated by pk\_rtsk. Note that data with an asterisk (\*) is invalid when the task is in the DORMANT state. If referenced information is related to a function that is not installed, the referenced information will be undefined.

— tskstat



Indicates the current task state. The following values are returned.

tskstat	Code	Description
TTS_RUN	H'0000001	RUNNING state
TTS_RDY	H'0000002	READY state
TTS_WAI	H'0000004	WAITING state
TTS_SUS	H'0000008	SUSPENDED state
TTS_WAS	H'0000000c	WAITING-SUSPENDED state
TTS_DMT	H'00000010	DORMANT state
TTS_STK	H'4000000	Shared-stack WAITING state

# Table 3.10 Current Task State (tskstat)

## — tskpri

Indicates the current task priority. When the task is in the DORMANT state, the initial priority of the task is returned.

## — tskbpri

Indicates the base priority of the task. When the task is in the DORMANT state, the initial priority of the task is returned.
### — tskwait\*

Valid only when TTS\_WAI or TTS\_WAS is returned to tskstat and the following values are returned.

tskwait	Code	Description
TTW_SLP	H'00000001	Shifted to the WAITING state by slp_tsk or tslp_tsk
TTW_DLY	H'0000002	Shifted to the WAITING state by dly_tsk
TTW_SEM	H'0000004	Shifted to the WAITING state by wai_sem or twai_sem
TTW_FLG	H'0000008	Shifted to the WAITING state by wai_flg or twai_flg
TTW_SDTQ	H'0000010	Shifted to the WAITING state by snd_dtq or tsnd_dtq
TTW_RDTQ	H'0000020	Shifted to the WAITING state by rcv_dtq or trcv_dtq
TTW_MBX	H'0000040	Shifted to the WAITING state by rcv_mbx or trcv_mbx
TTW_MTX	H'0000080	Shifted to the WAITING state by loc_mtx or tloc_mtx
TTW_SMBF	H'00000100	Shifted to the WAITING state by snd_mbf or tsnd_mbf
TTW_RMBF	H'0000200	Shifted to the WAITING state by rcv_mbf or trcv_mbf
TTW_MPF	H'00002000	Shifted to the WAITING state by get_mpf or tget_mpf
TTW_MPL	H'00004000	Shifted to the WAITING state by get_mpl or tget_mpl
TTW_TFL	H'00008000	Shifted to the WAITING state by vwai_tfl or vtwai_tfl

# Table 3.11 Cause of WAITING State (tskwait)

— wobjid\*

Valid only when TTS\_WAI or TTS\_WAS is returned to tskstat and the waiting target object ID is returned.

- lefttmo\*

The time until the target task times out is returned. Note that when the target task is in the WAITING state according to the service call dly\_tsk, the value is undefined.

- actent\*

The current initiation request queue count is returned.

- wupcnt\*

The current wakeup request queue count is returned.

- suscnt\*

The current suspend request nesting count is returned.



### - tskmode\*

The task execution mode set in the service call vchg\_tmd, and whether there is a request that is delayed by the service call vchg\_tmd, are returned.

The following value is returned to tskmode.

tskmode	Code	Description
ECM_SUS	H'00000001	A suspend request is masked
ECM_TER	H'0000002	A forcible termination request is masked
PND_SUS	H'0000004	A suspend request is delayed
PND_TER	H'0000008	A forcible termination request is delayed

# Table 3.12 Task Execution Mode (tskmode)

— tflptn\*

The current task event flag value is returned. However, if the task event flag function was not installed at system creation, an undefined value is returned.

tskmode and tflptn are members not defined in the  $\mu$ ITRON4.0 specification.

# 3.4.11 Refer to Task State (Simple Version) (ref\_tst, iref\_tst)

### **C-Language API:**

ER ercd = ref\_tst(ID tskid , T\_RTST \*pk\_rtst); ER ercd = iref tst(ID tskid , T RTST \*pk rtst);

### **Parameters:**

ID	tskid	R4	Task ID
T_RTST	*pk_rtst	R5	Start address of the packet where the task
			state is to be returned

### **Return Parameters:**

ER	ercd	RO	Normal end (E_OK) or error code
T_RTST	*pk_rtst	R5	Start address of the packet where the task
			state is stored

### **Packet Structure:**

typedef	struct	t_rtst {			
	STAT	<pre>tskstat;</pre>	+0	4	Task state
	STAT	tskwait;	+4	4	Wait cause

### }T\_RTST; Error Codes:

[p]	Parameter error (pk_rtsk is other than a multiple of four)
[p]	Invalid ID number (tskid < 0, tskid > CFG_MAXTSKID, or
	<pre>tskid = TSK_SELF(0) is specified in a non-task context)</pre>
[k]	Undefined (Task indicated by tskid does not exist)
	[p]

### Function:

Each service call refers to the state and the case of WAITING state of the task indicated by the parameter tskid, and then returns it to the area indicated by parameter pk\_rtst. By specifying tskid = TSK\_SELF (0), the current task can be specified.

The following values are returned to the area indicated by pk\_rtst. Note that data with an asterisk (\*) is invalid when the task is in the DORMANT state. If referenced information is related to a function that is not installed, the referenced information will be undefined.



### — tskstat

Indicates the current task state. The following values are returned.

Code	Description
H'00000001	RUNNING state
H'0000002	READY state
H'0000004	WAITING state
H'0000008	SUSPENDED state
H'0000000c	WAITING-SUSPENDED state
H'00000010	DORMANT state
H'4000000	Shared-stack WAITING state
	H'00000001 H'00000002 H'00000004 H'00000008 H'0000000c H'00000010

# Table 3.13 Current Task State (tskstat)

— tskwait\*

Valid only when TTS\_WAI or TTS\_WAS is returned to tskstat and the following values are returned.

# Table 3.14 Cause of WAITING State (tskwait)

tskwait	Code	Description
TTW_SLP	H'0000001	Shifted to the WAITING state by slp_tsk or tslp_tsk
TTW_DLY	H'0000002	Shifted to the WAITING state by dly_tsk
TTW_SEM	H'0000004	Shifted to the WAITING state by wai_sem or twai_sem
TTW_FLG	H'0000008	Shifted to the WAITING state by wai_flg or twai_flg
TTW_SDTQ	H'00000010	Shifted to the WAITING state by snd_dtq or tsnd_dtq
TTW_RDTQ	H'0000020	Shifted to the WAITING state by rcv_dtq or trcv_dtq
TTW_MBX	H'0000040	Shifted to the WAITING state by rcv_mbx or trcv_mbx
TTW_MTX	H'0000080	Shifted to the WAITING state by loc_mtx or tloc_mtx
TTW_SMBF	H'00000100	Shifted to the WAITING state by snd_mbf or tsnd_mbf
TTW_RMBF	H'0000200	Shifted to the WAITING state by rcv_mbf or trcv_mbf
TTW_MPF	H'00002000	Shifted to the WAITING state by get_mpf or tget_mpf
TTW_MPL	H'00004000	Shifted to the WAITING state by get_mpl or tget_mpl
TTW_TFL	H'00008000	Shifted to the WAITING state by vwai_tfl or vtwai_tfl

RENESAS

# 3.4.12 Change Task Execution Mode (vchg\_tmd)

### **C-Language API:**

ER ercd = vchg_	tmd(UINT tmd)	;	
Parameters:			
UINT	tmd	R4	Task execution mode to change
<b>Return Parameters:</b>			
ER	ercd	R0	Normal end (E_OK) or error code
Error Codes:			
E_PAR	[p] Parame	ter er	ror (tmd is invalid)
E_CTX	[k] Contex	t erro	r (Called from disabled system state)

### Function:

The system call tmd changes the task execution mode. The execution mode can mask requests from other tasks as the task execution mode.

tmd	Code	Description
ECM_SUS	H'00000001	A suspend request is masked
ECM_TER	H'0000002	A forcible termination request is masked

### Table 3.15 Task Execution Mode (tmd)

When the suspend request is masked, even if service calls sus\_tsk and isus\_tsk are called, their requests are delayed until the mask is cancelled (with tmd = 0 specified) by the service call vchg\_tmd.

When the forced termination request is masked, even if the service call ter\_tsk is called, its request is delayed until the mask is cancelled (with tmd = 0 specified) by the service call vchg\_tmd.

In task execution mode, the state of the calling task is taken over as the task context in extended service call routines and task exception processing routines.

Delays of suspend requests and forced termination requests can be referenced through service calls ref\_tsk and iref\_tsk.

This service call is a function original to the HI7000/4 series.



# 3.5 Task Synchronization

**Task Synchronization Service Calls:** The service calls for task synchronization are listed in table 3.16.

		System State <sup>2</sup>
	Description	T/N/E/D/U/L/C
5]	Shifts current task to the WAITING state	T/E/U
5]	Shifts current task to the WAITING state with timeout function	T/E/U
5]	Wakes up task	T/E/D/U
5]	-	N/E/D/U
5]	Cancels Wakeup Task	T/E/D/U
	-	N/E/D/U
5]	Forcibly cancels the WAITING state	T/E/D/U
5]	-	N/E/D/U
5]	Shifts the task to the SUSPENDED state	T/E/D/U
	-	N/E/D/U
5]	Resumes the execution of a task in the SUSPENDED state	T/E/D/U
	-	N/E/D/U
5]	Forcibly resumes the execution of a task in the SUSPENDED	T/E/D/U
	state	N/E/D/U
5]	Delays the current task	T/E/U
	Sets the task event flag	T/E/D/U
	-	N/E/D/U
	Clears the task event flag	T/E/D/U
	-	N/E/D/U
	Waits for the task event flag	T/E/U
	Polls and waits for the task event flag	T/E/D/U
	Waits for the task event flag with timeout function	T/E/U
	5 5 5 5 5 5 5 5 5 5 5 5 5 5	<ul> <li>Shifts current task to the WAITING state</li> <li>Shifts current task to the WAITING state with timeout function</li> <li>Wakes up task</li> <li>Wakes up task</li> <li>Cancels Wakeup Task</li> <li>Forcibly cancels the WAITING state</li> <li>Shifts the task to the SUSPENDED state</li> <li>Resumes the execution of a task in the SUSPENDED state</li> <li>Forcibly resumes the execution of a task in the SUSPENDED state</li> <li>Forcibly resumes the execution of a task in the SUSPENDED state</li> <li>Clears the task event flag</li> <li>Waits for the task event flag</li> <li>Polls and waits for the task event flag</li> </ul>

Notes: 1. [S]: Standard profile service calls

[s]: Service calls that are not standard profile service calls but are needed in order to use the standard profile function

- 2. T: Can be called from task context
  - N: Can be called from non-task context
  - E: Can be called from dispatch-enabled state
  - D: Can be called from dispatch-disabled state
  - U: Can be called from CPU-unlocked state
  - L: Can be called from CPU-locked state
  - C: Can be called from CPU exception handler

**Task Synchronization Specifications:** The task synchronization specifications are listed in table 3.17.

Table 3.17	Task Synchronization Specifications
------------	-------------------------------------

Item	Description
Maximum number of task wake-up request count	15
Maximum number of task suspend request nesting	15
Number of task event flag bits	32 bits (lower 16 bits are reserved for future expansion)
Initial value of task event flag	Initialized as 0 at task initiation
Wait condition of task event flag	Waits for a logical OR



### 3.5.1 Sleep Task (slp\_tsk, tslp\_tsk)

### **C-Language API:**

```
ER ercd = slp tsk(void);
ER ercd = tslp tsk(TMO tmout);
```

tmout

### **Parameters:**

<tslp tsk>

```
тмо
Return Parameters:
```

ER	e	rcd	R0	Normal end (E_OK) or error code	
Error Codes:					
E_PAR	[p]	Parameter	errc	or $(\text{tmout } \leq -2)$	
E_CTX	[k]	Context er	ror	(Called from disabled system state)	
E_TMOUT	[k]	Timeout			
E_RLWAI	[k]	WAITING st	ate	is forcibly cancelled	
		(rel_wai s	servi	ice call was issued in the WAITING stat	e)

R4 Timeout specification

### Function:

Each service call shifts the current task to the wake-up WAITING state. However, if wake-up requests are queued for the current task, the wake-up request count is decremented by one and task execution continues. The WAITING state is cancelled by the service calls wup\_tsk and iwup tsk.

The parameter tmout specified by service call tslp\_tsk specifies the timeout period. If a positive value is specified for parameter tmout, the WAITING state is released and error code E\_TMOUT is returned when the tmout period has passed without the wait release conditions being satisfied.

If tmout = TMO POL (0) is specified, the task continues execution by decrementing the wakeup request count by one if the count is a positive value. If the wake-up request count is 0, error code E\_TMOUT is returned.

If tmout =  $TMO\_FEVR(-1)$  is specified, the same operation as for service call slp\_tsk will be performed. In other words, timeout will not be monitored.

If a value larger than 1 is specified for CFG\_TICDENO (the denominator for time tick cycles), the maximum value that can be specified for tmout is H'7fffffff/CFG\_TICDENO. If a value larger than this is specified, operation is not guaranteed.

RENESAS

# 3.5.2 Wakeup Task (wup\_tsk, iwup\_tsk)

### **C-Language API:**

ER ercd = wup\_tsk(ID tskid);

```
ER ercd = iwup_tsk(ID tskid);
```

# **Parameters:**

ID tskid R4 Task ID

### **Return Parameters:**

ER	ercd	R0 Normal end (E_OK) or error code
Error Codes:		
E_ID	[p]	Invalid ID number (tskid < 0, tskid > CFG_MAXTSKID, or
		<pre>tskid = TSK_SELF(0) is specified in a non-task context)</pre>
E_NOEXS	[k]	Undefined (Task indicated by tskid does not exist)
E_OBJ	[k]	Object status is invalid
		(Task indicated by tskid is in the DORMANT state)
E_QOVR	[k]	Queuing overflow (wupcnt > 15)

# Function:

Each service call releases a task from the WAITING state after the task was assigned to the WAITING state by calling the service call slp\_tsk or tslp\_tsk. If the target task did not enter the WAITING state by calling the service call slp\_tsk or tslp\_tsk, up to 15 requests to wake up a task can be stored.

By specifying tskid = TSK\_SELF (0), the current task can be specified.



### 3.5.3 Cancel Wakeup Task (can\_wup, ican\_wup)

### **C-Language API:**

```
ER_UINT wupcnt = can_wup(ID tskid);
ER UINT wupcnt = ican wup(ID tskid);
```

Parameters:

ID tskid R4 Task ID

### **Return Parameters:**

ER_UINT	wupcn	t RO	Number of queued task wake-up requests (0 or
			a positive value) or error code
Error Codes:			
E_ID	[p]	Out of ID rai	ange (tskid < 0, tskid > CFG_MAXTSKID, or
		tskid = TSK_	_SELF(0) is specified in a non-task context)
E_NOEXS	[k]	Undefined (Ta	Task indicated by tskid is not created)
E_OBJ	[k]	Object statu	us is invalid
		(Task indica	ated by tskid is in the DORMANT state)

### Function:

Each service call calculates the number of wake-up requests queued for the task specified by tskid, then returns the result as a return parameter and invalidate all of those requests.

By specifying tskid = TSK\_SELF (0), the current task can be specified.

# 3.5.4 Release WAITING State Forcibly (rel\_wai, irel\_wai)

### **C-Language API:**

ER ercd = rel\_wai(ID tskid); ER ercd = irel wai(ID tskid);

### **Parameters:**

ID	tskid	R4 Tasl	sk ID
<b>Return Parameters:</b>			
ER_UINT	ercd	R0 Norr	rmal end (E_OK) or error code
Error Codes:			
E_ID	[p]	Invalid ID numb	per (tskid $\leq$ 0 or tskid > CFG_MAXTSKID)
E_NOEXS	[k]	Undefined (Task	k indicated by tskid is not created)
E_OBJ	[k]	Object status i	is invalid (Task indicated by tskid is in
		the DORMANT sta	ate or the current task is specified)

### Function:

When the task specified by tskid is in some kind of WAITING state (not including a SUSPENDED state or shared-stack WAITING state), it is forcibly cancelled. E\_RLWAI is returned as the error code for the task for which the WAITING state is cancelled by the service call rel\_wai or irel\_wai.

If the service calls rel\_wai and irel\_wai are called for a task in a WAITING-SUSPENDED state, the task enters the SUSPENDED state. Thereafter, if the service call rsm\_tsk, irsm\_tsk, frsm\_tsk, or ifrsm\_tsk is issued and the SUSPENDED state is cancelled, E\_RLWAI is returned as the error code for the task.

To cancel the SUSPENDED state, rsm\_tsk, irsm\_tsk, frsm\_tsk or ifrsm\_tsk should be used.

Note that there is no service call to cancel shared-stack WAITING state.



### 3.5.5 Suspend Task (sus\_tsk, isus\_tsk)

### **C-Language API:**

```
ER ercd = sus_tsk(ID tskid);
```

ER ercd = isus\_tsk(ID tskid);

### Parameters:

ID tskid R4 Task ID

### **Return Parameters:**

iterarin i an annevers	•			
ER	ercd	R0 Normal end (E_OK) or error code		
Error Codes:				
E_ID	[p]	Invalid ID number (tskid < 0, tskid > CFG_MAXTSKID, or		
		<pre>tskid = TSK_SELF(0) is specified in a non-task context)</pre>		
E_NOEXS	[k]	Undefined (Task indicated by tskid does not exist)		
E_OBJ	[k]	Object status is invalid		
		(Task specified by tskid is in the DORMANT state)		
E_CTX	[k]	Context error (tskid=TSK_SELF(0) or the current task ID is		
		specified in a task context while dispatch is disabled)		
E_QOVR	[k]	Queuing overflow (suscnt > 15)		

### Function:

Each service call suspends execution of the task specified by tskid and shifts the task to the SUSPENDED state. If the specified task is in the WAITING state, the task shifts to the WAITING-SUSPENDED state.

By specifying tskid = TSK\_SELF (0), the current task can be specified.

The SUSPENDED state can be cancelled by calling the service call rsm\_tsk, irsm\_tsk, or ifrsm\_tsk.

Requests to suspend a task by calling the service calls sus\_tsk and isus\_tsk are nested. Up to 15 requests can be stored.

Requests to suspend a task by calling the service calls sus\_tsk and isus\_tsk are delayed in the following cases:

- 1. When the task specified by tskid masks the suspend request by calling the service call vchg\_tmd, the task enters the SUSPENDED state immediately after the suspend request is cancelled by the service call vchg\_tmd (by specifying tmd = 0).
- 2. When the task specified by tskid has called service call dis\_dsp to disable task dispatch, the task enters the SUSPENDED state immediately after task execution resumes.

Delayed requests to suspend a task can be cancelled by calling service call rsm\_tsk, irsm\_tsk, frsm\_tsk, or ifrsm\_tsk. Therefore, tasks are suspended when there are one or more delayed suspend requests.



# 3.5.6 Resume Task Force, Task to Resume (rsm\_tsk, irsm\_tsk, ifrsm\_tsk, ifrsm\_tsk)

### **C-Language API:**

```
ER ercd = rsm tsk(ID tskid);
     ER ercd = irsm tsk(ID tskid);
     ER ercd = frsm tsk(ID tskid);
     ER ercd = ifrsm tsk(ID tskid);
Parameters:
     TD
                   tskid
                               R4
                                     Task ID
Return Parameters:
     ER
                                     Normal end (E OK) or error code
                   ercd
                               R0
Error Codes:
     E ID
                         Invalid ID number (tskid < 0 or tskid > CFG MAXTSKID)
                   [p]
     E NOEXS
                    [k] Undefined (Task indicated by tskid does not exist)
     E OBJ
                    [k] Object status is invalid (Task indicated by tskid is not
                         in the SUSPENDED state, task is in the DORMANT state,
                         or the current task is specified)
```

# Function:

Each service call releases the task specified by parameter tskid from the SUSPENDED state. Service calls rsm\_tsk and irsm\_tsk decrement, by one, the number of nested requests to suspend, and release the task from the SUSPENDED state when the number of the nested requests becomes 0. Service calls frsm\_tsk and ifrsm\_tsk modify the number of nested requests to 0, and release the task from the SUSPENDED state. When the task is in the WAITING-SUSPENDED state, the task is shifted to the WAITING state.



# 3.5.7 Delay Task (dly\_tsk)

C-Language API:						
ER ercd = dly	ER ercd = dly_tsk(RELTIM dlytim);					
Parameters:						
RELTIM	dlytim		R4	Delayed time		
Return Parameters:						
ER	erc	cd	R0	Normal end (E_OK) or error code		
Error Codes:						
E_CTX	[k]	Context	error	(Called from disabled system state)		
E_RLWAI	[k]	WAITING	state	is forcibly cancelled		
		(rel_wai	servi	ce call was issued in the WAITING state)		

### Function:

The current task is transferred from the RUNNING state to a timed WAITING state, and waits until the time specified by dlytim has expired. When the time specified by dlytim has elapsed, the state of the current task is returned to the READY state. The current task is put into a WAITING state even if dlytim = 0 is specified.

If a value larger than 1 is specified for CFG\_TICDENO (the denominator for time tick cycles), the maximum value that can be specified for dlytim is H'fffffff/CFG\_TICDENO. If a value larger than this is specified, operation is not guaranteed.

This service call differs from the service call tslp\_tsk in that it terminates normally when execution is delayed by the amount of time specified by dlytim. Further, even if a service call wup\_tsk or iwup\_tsk is executed, the WAITING state is not cancelled. The WAITING state is cancelled before the delay time has elapsed only when a service call rel\_wai, irel\_wai, or ter\_tsk is called.

For details on the time watch method, refer to section 2.16.4(2), Time Watch Method.

# 3.5.8 Set Task Event Flag (vset\_tfl, ivset\_tfl)

### **C-Language API:**

```
ER ercd = vset tfl(ID tskid, UINT setptn);
     ER ercd = ivset tfl(ID tskid, UINT setptn);
Parameters:
     ТD
                     tskid
                                  R4
                                        Task ID
     UTNT
                     setptn
                                  R5
                                        Bit pattern to set
Return Parameters:
     ER
                     ercd
                                        Normal end (E OK) or error code
                                  RO
Error Codes:
     E ID
                          Out of ID range (tskid < 0, tskid > CFG MAXTSKID, or
                     [q]
                          tskid = TSK SELF(0) is specified in a non-task context)
     E NOEXS
                     [k]
                          Undefined (Task indicated by tskid does not exist)
                     [k]
                          Object status is invalid
     E OBJ
                           (Task specified by tskid is in the DORMANT state)
```

### Function:

The task event flag of the task indicated by parameter tskid is ORed with the value indicated by the parameter setptn. Note that the lower 16 bits of the bit pattern to specify in parameter setptn must be set to 0 because the corresponding bits of the event flag are reserved for future expansion.

By specifying tskid = TSK\_SELF (0), the current task can be specified.

When the logical sum of the waiting pattern and the updated pattern of the task event flag is not 0, the task is released from the WAITING state and the task event flag is cleared to 0.

The service calls vset\_tfl and ivset\_tfl are functions original to the HI7000/4 series.



# 3.5.9 Clear Task Event Flag (vclr\_tfl, ivclr\_tfl)

```
C-Language API:

ER ercd = vclr_tfl(ID tskid, UINT clrptn);

ER ercd = ivclr_tfl(ID tskid, UINT clrptn);

Parameters:
```

ID tskid R4 Task ID UTNT clrptn R5 Bit pattern to clear **Return Parameters:** ER ercd Normal end (E OK) or error code R0 Error Codes: E ID Out of ID range (tskid < 0, tskid > CFG MAXTSKID, or [p] tskid = TSK SELF(0) is specified in a non-task context) E NOEXS [p] Undefined (Task indicated by tskid does not exist) [k] Object status is invalid E OBJ (Task specified by tskid is in the DORMANT state)

### Function:

The task event flag of the task indicated by the parameter tskid are ANDed with the value indicated by parameter clrptn. Note that the lower 16 bits of the bit pattern to specify parameter clrptn must be set to H'ffff because the corresponding bits of the event flag are reserved for future expansion.

By specifying tskid = TSK\_SELF (0), the current task can be specified.

The service calls vclr\_tfl and ivclr\_tfl are functions original to the HI7000/4 series.

# 3.5.10 Wait Task Event Flag (vwai\_tfl, vpol\_tfl, vtwai\_tfl)

### **C-Language API:**

	0 0						
	ER ercd = vwai	i_tfl(	UINT wai	iptn, t	JINT *p_tflptn);		
	ER ercd = vpol_tfl(UINT waiptn, UINT *p_tflptn);						
	ER ercd = vtwa	ai_tfl	(UINT wa	aiptn,	UINT *p_tflptn, TMO tmout);		
Para	meters:						
	UINT	waipt	n	R4	Bit pattern to wait		
	UINT	*p_tf	lptn	R5	Pointer to the area where the bit pattern		
					when releasing the WAITING state is to be		
					returned		
	<vtwai_tfl></vtwai_tfl>						
	TMO	tmout		R6	Timeout specification		
Retu	rn Parameters:						
	ER	ercd		R0	Normal end (E_OK) or error code		
	UINT	*p_tf	lptn	R5	Pointer to the area where the bit pattern		
					when releasing the WAITING state is stored		
Erro	r Codes:						
	E_PAR	[p]	Paramet	ter er	ror (p_tflptn is other than a multiple of		
			four, w	waiptn	= 0, or tmout $\leq -2$ )		
	E_CTX	[k]	Context	t erro	r		
			(Called	d from	disabled system state)		
	E_TMOUT	[k]	Timeout	t			
	E_RLWAI	[k]	WAITING	G state	e is forcibly cancelled		
			(rel_wa	ai ser	vice call was called in the WAITING state)		

### Function:

Each service call waits for any bit of the task event flag specified by waiptn to be set. When the wait release condition is satisfied, the bit pattern of the task event flag is returned to the area indicated by parameter p\_tflptn. At the same time, the task event flag value is cleared to 0.

Each service call immediately terminates if any bit specified by waiptn is already set when a service call is called. If no bit is set, the task that called service calls vwai\_tfl or vtwai\_tfl enters the WAITING state. With service call vpol\_tfl, error code E\_TMOUT is immediately returned in this case. Tasks are released from the WAITING state when any bits specified by waiptn are set by the service call vset\_tfl.

The task event flag value is 0 at task initiation.

In service call vtwai\_tfl, the parameter tmout specifies the timeout period.



### Section3 Service Calls

If a positive value is specified for the parameter tmout, error code E\_TMOUT is returned when tmout time has passed without the wait release condition being satisfied. If tmout = TMO\_POL (0) is specified, the same operation as for the service call vpol\_tfl will be performed. If tmout = TMO\_FEVR (-1) is specified, the timeout monitoring is not performed. In other words, the same operation as for the service call vwai\_tfl will be performed.

If a value larger than 1 is specified for CFG\_TICDENO (the denominator for time tick cycles), the maximum value that can be specified for tmout is H'7fffffff/CFG\_TICDENO. If a value larger than this is specified, operation is not guaranteed.

For details on the time watch method, refer to section 2.16.4(2), Time Watch Method.

The service calls vwai\_tfl, vpol\_tfl, and vtwai\_tfl are functions original to the HI7000/4 series.

# 3.6 Task Exception Processing Functions

**Task Exception Processing Service Calls:** Task exception processing is controlled by the service calls listed in table 3.18.

Table 3.18	Serv	ice Calls for Task Exception Processing	
			System State <sup>2</sup>
Service Call <sup>1</sup>		Description	T/N/E/D/U/L/C
def_tex	[s]	Defines the task exception processing routine	T/E/D/U
idef_tex		—	N/E/D/U
ras_tex	[S]	Requests the task exception processing	T/E/D/U/C
iras_tex	[S]	_	N/E/D/U/C
dis_tex	[S]	Disables the task exception processing	T/E/D/U
ena_tex	[S]	Enables the task exception processing	T/E/D/U
sns_tex	[S]	Refers to the task exception processing disabled state	T/N/E/D/U/L/C
ref_tex		Refers to the task exception processing state	T/E/D/U
iref_tex			N/E/D/U

# Table 3.18 Service Calls for Task Exception Processing

Notes: 1. [S]: Standard profile service calls

[s]: Service calls that are not standard profile service calls but are needed in order to use the standard profile function

2. T: Can be called from task context

- N: Can be called from non-task context
- E: Can be called from dispatch-enabled state

D: Can be called from dispatch-disabled state

U: Can be called from CPU-unlocked state

L: Can be called from CPU-locked state

C: Can be called from CPU exception handler



Task Exception Specifications: The task exception specifications are listed in table 3.19.

Item	Description
Exception factor	32 bits
Status at task initiation	Task exception processing disabled state
	No pended exception factors
Attribute supported	TA_HLNG: The task is written in a high-level language TA_ASM: The task is written in assembly language [HI7000/4, HI7700/4] TA_COP0: The task uses the DSP
	[HI7000/4] TA_COP1: The task uses the FPU
	[HI7750/4] TA_COP1: The task uses bank 0 in the FPU
	TA_COP2: The task uses bank 1 in the FPU

 Table 3.19
 Task Exception Specifications

The task exception routine is initiated as the task context when the following conditions are satisfied.

- Task exception processing enabled state
- Pended exception factor is not 0
- Task is in the RUNNING state
- Non-task context or the CPU exception handler is not executed

When the task returns from the task exception processing routine, the processing that is performed before the task exception processing routine was initiated is continued. At this time, the task enters the task exception enabled state. When the pended exception factor is not 0, the task exception processing routine is initiated again.

```
3.6.1 Define Task Exception Processing Routine (def_tex, idef_tex)
```

### **C-Language API:**

ER ercd = def\_tex(ID tskid, T\_DTEX \*pk\_dtex); ER ercd = idef tex(ID tskid, T DTEX \*pk dtex);

### Parameters:

ID	tskid	R4	Task ID
T_DTEX	*pk_dtex	R5	Pointer to the packet where task exception- processing-routine definition information is
			stored

### **Return Parameters:**

ER	ercd	R0	Normal end (E	_OK)	or error co	ode

### **Packet Structure**

t_dtex{			
<pre>texatr;</pre>	0	4	Task exception processing routine
			attribute
texrtn;	+4	4	Task exception processing routine
			initiation address
		texatr; 0	texatr; 0 4

}T\_DTEX;

# **Error Codes:**

E_RSATR	[p]	Reserved attribute (texatr is invalid)
E_PAR	[p]	Parameter error (pk_dtex is other than a multiple of four or
		texrtn is an odd value)
E_ID	[p]	Out of ID range (tskid < 0, tskid > CFG_MAXTSKID, or
		<pre>tskid = TSK_SELF(0) is specified in a non-task context)</pre>
E_NOEXS	[k]	Undefined (Task indicated by tskid does not exist)

### Function:

The task exception processing routine indicated by tskid is defined as specified by pk\_dtex.

By specifying tskid = TSK\_SELF(0), the current task can be specified.

The parameter texatr is specified in the following format. See table 3.20 for details.

texatr := ((TA\_HLNG || TA\_ASM) [|TA\_COP0] [|TA\_COP1] [|TA\_COP2])



### Section3 Service Calls

Table 3.20	Task Exception Routine Attribute (texatr)			
texatr	Code	Description		
TA_HLNG	H'00000000	The task is written in a high-level language		
TA_ASM	H'0000001	The task is written in assembly language		
TA_COP0	H'00000100	The task uses the DSP (HI7000/4, HI7700/4)		
TA_COP1	H'00000200	Uses the FPU (HI7000/4)		
		Uses bank 0 in the FPU (HI7750/4) *		
TA_COP2	H'00000400	Uses bank 1 in the FPU (HI7750/4). *		

Table 3.20	Task Exception Routine Attribute (texatr)
------------	---

Note The initial value of the FPSCR register is H'00040001 (bank 0).

Through specification of a TA\_COPn attribute, the relevant coprocessor registers are also saved as the context of the task exception processing routine. Note that the TA\_COPn attribute is not in the µITRON4.0 specifications.

texrtn specifies the start address of the task exception processing routine. When, in a service call def\_tex or idef\_tex, pk\_dtex = NULL(0) is specified, the definition of the task exception processing routine for tskid is cancelled. At this time the task pended exception factor is cleared to 0, and the task is transferred to the task exception processing disabled state.

If a task exception processing routine has already been defined, the previous definition is cancelled and is replaced with the new definition. At this time, pended exception factors are not cleared and task exception processing is not disabled.

```
3.6.2 Request Task Exception Processing (ras_tex, iras_tex)
```

### **C-Language API:**

```
ER ercd = ras_tex(ID tskid, TEXPTN rasptn);
ER ercd = iras tex(ID tskid, TEXPTN rasptn);
```

### Parameters:

1	meterst			
	ID	tskid	R4	Task ID
	TEXPTN	rasptn	R5	Task exception factor of task exception
				processing to be requested
Retu	rn Parameter	's:		
	ER	ercd	R0	Normal end (E_OK) or error code
Erro	r Codes:			
	E_PAR	[p] Paramete	er erro	or (rasptn = 0)

# E\_IAK [p] Farameter effor (Haspen = 0) E\_ID [p] Out of ID range (tskid < 0, tskid > CFG\_MAXTSKID, or tskid = TSK\_SELF(0) is specified in a non-task context) E\_NOEXS [k] Undefined (Task indicated by tskid does not exist) E\_OBJ [k] Object status is invalid (Task indicated by tskid is in the DORMANT state or task exception processing routine is not defined)

### Function:

Requests task exception processing by the task exception factor specified by rasptn, for the task specified by tskid. That is, the pended exception factor for the task is ORed with the value indicated by the parameter rasptn.

By specifying tskid = TSK\_SELF(0), the current task can be specified.

When the conditions for starting task exception processing routine are satisfied, the task exception processing routine is initiated.

The service calls can also be called from the CPU exception handler.



# 3.6.3 Disable Task Exception Processing (dis\_tex)

# **C-Language API:**

ER ercd = dis\_tex(void);

### **Parameters:**

None

ER Error Codes:	ercd	R0 Normal end (E_OK) or error code
E_OBJ	[k]	Object status is invalid (Task exception processing routine is not defined on the current task)
E_CTX	[k]	Context error (Called from disabled system state)

# Function:

The current task is transferred to the task exception processing disabled state.

# 3.6.4 Enable Task Exception Processing (ena\_tex)

### C-Language API:

ER ercd = ena\_tex(void); **Parameters:** None **Return Parameters:** ER Normal end (E OK) or error code ercd R0 **Error Codes:** E OBJ [k] Object status is invalid (Task exception processing routine is not defined on the current task) E CTX [k] Context error (Called from disabled system state)

# Function:

The current task is transferred to the task exception enabled state.

When conditions for starting the task exception processing routine are satisfied through this service call, the task exception processing routine is initiated.



### 3.6.5 Refer To Task Exception Processing Disabled State (sns\_tex)

### **C-Language API:**

```
BOOL state= sns_tex(void);

Parameters:

None

Return Parameters:

BOOL state R0 Task exception processing disabled state

Error Codes:

None
```

### Function:

When a task in the RUNNING state is in the task exception processing disabled state, TRUE is returned; when in the task exception processing enabled state, FALSE is returned. A task in the RUNNING state is the current task when called from the task context, and when called from a non-task context is the task which had been run immediately prior to the transition to the non-task context. When a task is called from a non-task context, and no task is in the RUNNING state, TRUE is returned.

Tasks for which no task exception processing routines are defined are held in the task exception processing disabled state, so that when no task exception processing routine has been defined for a task in the RUNNING state, this service call returns TRUE.

This service call can also be called in the CPU-locked state and from the CPU exception handler.

```
3.6.6
            Refer to Task Exception Processing State (ref_tex, iref_tex)
```

### **C-Language API:**

ER ercd = ref tex(ID tskid, T RTEX \*pk rtex); ER ercd = iref tex(ID tskid, T RTEX \*pk rtex);

### **Parameters:**

ID tskid R4 Task ID \*pk rtex R5 Pointer to the packet where the task exception T RTEX

### **Return Parameters:**

ER	ercd	R0	Normal end (E_OK) or error code
T_RTEX	*pk_rtex	R5	Pointer to the packet where the task exception
			processing state is stored

processing state is to be returned

### Packet Structure:

typedef	struct	t_rtex{			
	STAT	<pre>texstat;</pre>	0	4	Task exception processing state
	TEXPTN	pndptn;	+4	4	Pended exception factor
>					

# }T RTEX;

# Error Codes:

E_PAR	[p]	Parameter error (pk_rtex is other than a multiple of four)
E_ID	[p]	Out of ID range (tskid < 0, tskid > CFG_MAXTSKID, or
		<pre>tskid = TSK_SELF(0) is specified in a non-task context)</pre>
E_NOEXS	[k]	Undefined (Task indicated by tskid does not exist)
E_OBJ	[k]	Object status is invalid (Task indicated by tskid is in the
		DORMANT state or task exception processing routine is not defined)

### **Function:**

The state relating to task exception processing for the task specified by tskid is referenced, and the result is returned to the area indicated by pk\_rtex.

One of the following values is returned for texstat, according to whether the target task is in a task exception enabled state or a task exception processing disabled state.

1 able 5.21	Task Exception Processing State (texstat)			
texstat	Code	Description		
TTEX_ENA	H'00000000	Task exception processing enabled state		
TTEX_DIS	H'0000001	Task exception processing disabled state		

Table 3 21 Tack Example Dragossing State (toystat)

The pended exception factor for the target task is returned as pndptn. If there are no unprocessed exception processing requests, 0 is returned as pndptn.

By specifying tskid = TSK\_SELF (0), the current task can be specified.



# **3.7** Synchronization and Communication (Semaphore)

Semaphore Service Calls: Semaphores are controlled by the service calls listed in table 3.22.

### Table 3.22 Service Calls for Event Flag Control

			System State <sup>2</sup>	
Service Call <sup>11</sup>		Description	T/N/E/D/U/L/C	
cre_sem	[s]	Creates semaphore	T/E/D/U	
icre_sem		-	N/E/D/U	
acre_sem		Creates semaphore and assigns semaphore ID automatically	T/E/D/U	
iacre_sem		-	N/E/D/U	
del_sem		Deletes semaphore	T/E/D/U	
sig_sem	[S]	Returns semaphore resource	T/E/D/U	
isig_sem	[S]	-	N/E/D/U	
wai_sem	[S]	Waits on semaphore resource	T/E/U	
pol_sem	[S]	Polls and waits on semaphore resource	T/E/D/U	
ipol_sem		-	N/E/D/U	
twai_sem	[S]	Waits on semaphore resource with timeout function	T/E/U	
ref_sem		Refers to semaphore state	T/E/D/U	
iref_sem		-	N/E/D/U	
Notes: 1.	[s]: S	tandard profile service calls ervice calls that are not standard profile service calls but are ne ne standard profile function	eded in order to	
2.	N: Ca E: Ca	n be called from task context In be called from non-task context In be called from dispatch-enabled state		

- D: Can be called from dispatch-disabled state
- U: Can be called from CPU-unlocked state
- L: Can be called from CPU-locked state
- C: Can be called from CPU exception handler

Semaphore Specifications: The semaphore specifications are listed in table 3.23.

Table 3.23	Semaphore Specifications
------------	--------------------------

Item	Description
Semaphore ID	1 to CFG_MAXSEMID (1023 max.)
Maximum semaphore count	65535
Attribute supported	TA_TFIFO: Task wait queue is managed on a FIFO basis
	TA_TPRI: Task wait queue is managed on priority

RENESAS

### 3.7.1 Create Semaphore

(cre\_sem, icre\_sem, )

(acre\_sem, iacre\_sem: Assign Semaphore ID Automatically)

### **C-Language API:**

```
ER ercd = cre_sem(ID semid, T_CSEM *pk_csem);
ER ercd = icre_sem(ID semid, T_CSEM *pk_csem);
ER_ID semid = acre_sem(T_CSEM *pk_csem);
ER_ID semid = iacre_sem(T_CSEM *pk_csem);
```

### **Parameters:**

<cre_sem, icre_sem=""></cre_sem,>					
ID	semid	R4	Semaphore ID		
T_CSEM	*pk_csem	R5	Pointer to the packet where semaphore		
			creation information is stored		
<acre_sem, iacre_sem=""></acre_sem,>					
T_CSEM	*pk_csem	R4	Pointer to the packet where semaphore		
			creation information is stored		

### **Return Parameters:**

<cre_sem, icre_sem=""></cre_sem,>			
ER	ercd	R0	Normal end (E_OK) or error code
<acre_sem, iacre_sem=""></acre_sem,>			
ER_ID	semid	R0	ID of created semaphore (a positive
			value) or error code

# **Packet Structure**

typedef	struct	t_csem{			
	ATR	sematr;	+0	4	Semaphore attribute
	UINT	isemcnt	+4	4	Initial value of semaphore resource count
	UINT	maxsem;	+8	4	Maximum number of semaphore resources
}T_CSEM;					

### **Error Codes:**

E_RSATR	[p]	Invalid attribute (sematr is invalid)
E_PAR	[p]	Parameter error (pk_csem is other than a multiple of four,
		<pre>maxsem = 0, maxsem &gt; H'ffff, or isemcnt &gt; maxsem)</pre>
E_ID	[p]	Invalid ID number (semid $\leq$ 0 or semid > CFG_MAXSEMID)
E_OBJ	[k]	Object status is invalid
		(Semaphore indicated by semid already exists)
E_NOID	[k]	No ID available

RENESAS

### Function:

Service calls cre\_sem and icre\_sem create a semaphore with an ID indicated by semid using the contents specified by the parameter pk\_csem.

The service calls acre\_sem and iacre\_sem search for an unused semaphore ID, create a semaphore that has this ID with the contents specified by the parameter pk\_csem, and return the ID as a return parameter. The range for searching for an unused semaphore ID is 1 to CFG\_MAXSEMID.

The parameter sematr is specified in the following format. See table 3.24 for details.

sematr: = (TA\_TFIFO || TA\_TPRI)

Table 3.24	Event Attributes (sematr)				
sematr	Code	Description			
TA_TFIFO	H'00000000	Task wait queue is managed on a FIFO basis			
TA_TPRI	H'0000001	Task wait queue is managed on priority			

The parameter isement specifies the initial value of the semaphore to be created. It can range from 0 to maxsem.

The parameter maxsem specifies the maximum number of resources of the semaphore to be created. It can range from 1 to 65535.

A semaphore can also be created statically by the configurator.

# 3.7.2 Delete Semaphore (del\_sem)

# C-Language API:

ER ercd = del\_sem(ID semid);

# Parameters:

I al ametel S.				
ID	sem	id	R4	Semaphore ID
<b>Return Parameters:</b>				
ER	ER ercd		R0	Normal end (E_OK) or error code
Error Codes:				
E_ID	[p]	Invalid	ID num	$ber (semid \leq 0 \text{ or semid} > CFG_MAXSEMID)$
E_NOEXS	[k]	Undefine	ed (Sem	maphore indicated by semid does not exist)
E_CTX	[k]	Context	error	(Called from disabled system state)

### Function:

The service call del\_sem deletes the semaphore indicated by the parameter semid.

No error will occur even if there is a task waiting to acquire a resource with the semaphore indicated by semid. However, in that case, the task in the WAITING state will be released and error code E\_DLT will be returned.



### 3.7.3 Returns Semaphore Resource (sig\_sem, isig\_sem)

### **C-Language API:**

```
ER ercd = sig_sem(ID semid);
ER ercd = isig sem(ID semid);
```

Parameters:

```
тр
                     semid
                                  R4
                                        Semaphore ID
Return Parameters:
     ER
                     ercd
                                   R0
                                        Normal end (E OK) or error code
Error Codes:
     E ID
                           Invalid ID number (semid \leq 0 or semid > CFG MAXSEMID)
                     [q]
     E NOEXS
                     [k]
                           Undefined (Semaphore indicated by semid does not exist)
     E QOVR
                     [k]
                           Queuing overflow (semcnt > maxsem')
```

Note: maxsem: Maximum number of semaphore resources specified at semaphore creation

### Function:

Each service call returns one resource to the semaphore indicated by semid. If there is a task waiting for the semaphore indicated by semid, the task at the head of the wait queue is released from the WAITING state, and the resource is assigned to the task. If there are no tasks in the wait queue, the semaphore count is incremented by one.

The maximum semaphore count is maxsem, which is specified at semaphore creation.

```
3.7.4 Wait on Semaphore (wai_sem, pol_sem, ipol_sem, twai_sem)
```

# C-Language API:

```
ER ercd = wai_sem(ID semid);
ER ercd = pol_sem(ID semid);
ER ercd = ipol_sem(ID semid);
ER ercd = twai_sem(ID semid, TMO tmout);
romator:
```

### **Parameters:**

ID	semid	R4	Semaphore ID
<twai_sem></twai_sem>			
TMO	tmout	R5	Timeout specification

# Return Parameters:

ER	ercd	RO	Normal end	(E_OK)	or error	code
----	------	----	------------	--------	----------	------

# **Error Codes:**

E_PAR	[p]	Parameter error (tmout $\leq -2$ )
E_ID	[p]	Invalid ID number (semid $\leq$ 0 or semid > CFG_MAXSEMID)
E_NOEXS	[k]	Undefined (Semaphore indicated by semid does not exist)
E_CTX	[k]	Context error (Called from disabled system state)
E_DLT	[k]	Waiting object deleted (Target semaphore indicated by semid
		has been deleted while waiting)
E_RLWAI	[k]	WAITING state is forcibly cancelled
		(rel_wai service call was called in the WAITING state)
E_TMOUT	[k]	Polling failed or timeout

### Function:

Each service call acquires one resource from the semaphore specified by semid.

Each service call decrements the number of resources of the target semaphore by one if the number of resources of the target semaphore is equal to or greater than 1, and the task calling the service call continues execution. If no resources exist, the task calling the service call wai\_sem or twai\_sem shifts to the WAITING state, and with service call pol\_sem or ipol\_sem, error code E\_TMOUT is immediately returned. The wait queue is managed according to the attribute specified at creation.

The parameter tmout specified by service call twai\_sem specifies the timeout period. If a positive value is specified for the parameter tmout, error code E\_TMOUT is returned when the tmout period has passed without the wait release conditions being satisfied.

If tmout = TMO\_POL (0) is specified, the same operation as for the service call pol\_sem will be performed.

If tmout = TMO\_FEVR (-1) is specified, the timeout monitoring is not performed. In this case, the same operation as for the service call wai\_sem will be performed.



# Section3 Service Calls

If a value larger than 1 is specified for CFG\_TICDENO (the denominator for time tick cycles), the maximum value that can be specified for tmout is H'7fffffff/CFG\_TICDENO. If a value larger than this is specified, operation is not guaranteed.

For detail of time watch method, refer to section 2.16.4(2), Time Watch Method.

# 3.7.5 Refer to Semaphore State (ref\_sem, iref\_sem)

### **C-Language API:**

ER ercd = ref\_sem(ID semid, T\_RSEM \*pk\_rsem);

ER ercd = iref\_sem(ID semid, T\_RSEM \*pk\_rsem);

### **Parameters:**

ID	semid	R4	Semaphore ID
T_RSEM	*pk_rsem	R5	Pointer to the area where the semaphore state is
			to be returned

### **Return Parameters:**

ER	ercd I	R0	Normal end (E_OK) or error code
T_RSEM	*pk_rsem	R5	Pointer to the area where the semaphore state is
			stored

### **Packet Structure:**

typedef	struct	t_rsem{			
	ID	wtskid;	+0	2	Wait task ID
	UINT	semcnt;	+4	4	Current semaphore count value
}T_RSEM;					

### **Error Codes:**

E_PAR	[p]	Parameter error (pk_rsem is other than a multiple of four)
E_ID	[p]	Invalid ID number (semid $\leq$ 0 or semid > CFG_MAXSEMID)
E_NOEXS	[k]	Undefined (Semaphore indicated by semid does not exist)

### Function:

Each service call refers to the state of the semaphore indicated by the parameter semid. Each service call returns the task ID at the head of the semaphore wait queue (wtskid) and the current semaphore count (semcnt), to the area specified by the parameter pk\_rsem. If there is no task waiting for a semaphore, TSK\_NONE (0) is returned as a wait task ID.



# 3.8 Synchronization and Communication (Event Flag)

Event Flag Service Calls: Event flags are controlled by the service calls listed in table 3.25.

### Table 3.25 Service Calls for Event Flag Control

			System State <sup>2</sup>	
Service Call <sup>¹</sup>		Description	T/N/E/D/U/L/C	
cre_flg	[s]	Creates event flag	T/E/D/U	
icre_flg		—	N/E/D/U	
acre_flg		Creates event flag and assigns event flag ID automatically	T/E/D/U	
iacre_flg		_	N/E/D/U	
del_flg		Deletes event flag	T/E/D/U	
set_flg	[S]	Sets event flag	T/E/D/U	
iset_flg	[S]		N/E/D/U	
clr_flg	[S]	Clears event flag	T/E/D/U	
iclr_flg		_	N/E/D/U	
wai_flg	[S]	Waits for event flag	T/E/U	
pol_flg	[S]	Polls and waits for event flag	T/E/D/U	
ipol_flg	[S]	_	N/E/D/U	
twai_flg	[S]	Waits for event flag with timeout function	T/E/U	
ref_flg		Refers to event flag state	T/E/D/U	
iref_flg		_	N/E/D/U	
Notes: 1	[S]· S	tandard profile service calls		

Notes: 1. [S]: Standard profile service calls

[s]: Service calls that are not standard profile service calls but are needed in order to use the standard profile function

2. T: Can be called from task context

N: Can be called from non-task context

E: Can be called from dispatch-enabled state

D: Can be called from dispatch-disabled state

U: Can be called from CPU-unlocked state

L: Can be called from CPU-locked state

C: Can be called from CPU exception handler
Event Flag Specifications: The event flag specifications are listed in table 3.26.

Item	Description
Event flag ID	1 to CFG_MAXFLGID (1023 max.)
Maximum flag pattern size	32 bits
Attribute supported	TA_TFIFO: Task wait queue is managed on a FIFO basis TA_TPRI: Task wait queue is managed on priority TA_WSGL: Does not permit multiple tasks to wait for the event flag TA_WMUL: Permits multiple tasks to wait for the event flag TA_CLR: An event flag is cleared at the time of waiting release

Table 3.26Event Flag Specifications

# 3.8.1 Create Event Flag

(cre\_flg, icre\_flg)

(acre\_flg, iacre\_flg: Assign Event Flag ID Automatically)

#### **C-Language API:**

```
ER ercd = cre_flg(ID flgid, T_CFLG *pk_cflg);
ER ercd = icre_flg(ID flgid, T_CFLG *pk_cflg);
ER_ID flgid = acre_flg(T_CFLG *pk_cflg);
ER_ID flgid = iacre_flg(T_CFLG *pk_cflg);
```

#### **Parameters:**

<cre_flg, id<="" th=""><th>cre_flg&gt;</th><th></th><th></th></cre_flg,>	cre_flg>		
ID	flgid	R4	Event flag ID
T_CFLG	*pk_cflg	R5	Pointer to the packet where the event flag
			creation information is stored
<acre_flg, :<="" td=""><td>iacre_flg&gt;</td><td></td><td></td></acre_flg,>	iacre_flg>		
T_CFLG	*pk_cflg	R4	Pointer to the packet where the event flag
			creation information is stored

#### **Return Parameters:**

<cre_flg,< th=""><th>icre_flg&gt;</th><th></th><th></th></cre_flg,<>	icre_flg>		
ER	ercd	RO	Normal end (E_OK) or error code
<acre_flg,< td=""><td>iacre_flg&gt;</td><td></td><td></td></acre_flg,<>	iacre_flg>		
ER_ID	flgid	RO	Created event flag ID (a positive value) or
			error code

# **Packet Structure:**

typedef	struct	t_cflg{			
	ATR	flgatr;	+0	4	Event flag attribute
	FLGPTN	iflgptn;	+4	4	Initial value of event flag
}T CFLG;					

## **Error Codes:**

E_RSATR	[p]	Invalid attribute (flgatr is invalid)
E_PAR	[p]	Parameter error (pk_cflg is other than a multiple of four)
E_ID	[p]	Invalid ID number (flgid $\leq$ 0 or flgid > CFG_MAXFLGID)
E_OBJ	[k]	Object status is invalid
		(Event flag indicated by flgid already exists)
E_NOID	[k]	No ID available

The service calls cre flg and icre flg create an event flag with an ID indicated by flgid with the contents indicated by pk cflg.

The service calls acre\_flg and iacre\_flg search for an unused event flag ID and create an event flag that has this ID, with the contents specified by the parameter pk\_cflg. The created event flag ID is returned as a return parameter. The range for searching for an unused event flag ID is 1 to CFG MAXFLGID.

The parameter flgatr is specified in the following format. See table 3.27 for details.

flgatr:= ((TA TFIFO || TA TPRI) | (TA WSGL || TA WMUL) | [TA CLR])

1 able 3.27	Event Flag Attribute	(ligatr)
flgatr	Code	Description
TA_TFIFO	H'0000000	Task wait queue is managed on a FIFO basis
TA_TPRI	H'0000001	Task wait queue is managed on priority
TA_WSGL	H'00000000	Does not permit multiple tasks to wait for the event flag
TA_WMUL	H'0000002	Permits multiple tasks to wait for the event flag
TA_CLR	H'0000004	Clears event flag at the time of waiting release

Table 2.07 Event Flog Attribute (floate)

If TA\_WSGL attribute is specified for flgatr, only one task can wait for the created event flag. In this case, the event flag performs the same operation when either attribute TA\_TFIFO or TA\_TPRI is specified. On the other hand, multiple tasks can enter the WAITING state when the TA\_WMUL attribute is specified. If TA\_CLR attribute is specified for flgatr, all bits of the event flag bit pattern are cleared when the wait release condition is satisfied.

The parameter iflgptn specifies the initial value of the event flag.

An event flag can also be created statically by the configurator.



# 3.8.2 Delete Event Flag (del\_flg)

# C-Language API:

$ER ercd = del_$	_flg(II	D flgid);		
Parameters:				
ID	flgid	R4	Event flag	, ID
<b>Return Parameters:</b>				
ER	ercd	RO	Normal end	d (E_OK) or error code
Error Codes:				
E_ID	[p]	Invalid ID nur	nber (flgid	$\leq$ 0 or flgid > CFG_MAXFLGID)
E_NOEXS	[k]	Undefined (Eve	ent flag ind	dicated by flgid does not exist)
E_CTX	[k]	Context error	(Called fro	om disabled system state)

# Function:

The service call del\_flg deletes the event flag indicated by the parameter flgid.

No error will occur even if there is a task waiting for the conditions to be met in the event flag indicated by flgid. However, in that case, the task in the WAITING state will be released and error code E\_DLT will be returned.

# 3.8.3 Set Event Flag (set\_flg, iset\_flg)

# **C-Language API:**

```
ER ercd = set flq(ID flqid, FLGPTN setptn);
     ER ercd = iset flq(ID flqid, FLGPTN setptn);
Parameters:
     TD
                     flqid
                                   R4
                                         Event flag ID
     FLGPTN
                     setptn
                                   R5
                                         Bit pattern to set
Return Parameters:
     ER
                     ercd
                                         Normal end (E OK) or error code
                                   RO
Error Codes:
     E ID
                         Invalid ID number (flgid \leq 0 or flgid > CFG MAXFLGID)
                    [q]
     E NOEXS
                         Undefined (Event flag indicated by flgid does not exist)
                    [k]
```

# Function:

The event flag specified by flgid is ORed with the value indicated by the parameter setptn.

Each service call shifts a task to the READY state after the event flag value has been changed and when the wait release conditions of a task waiting for an event flag have been satisfied. Wait release conditions are checked in the queue order. All bits of the event flag bit pattern and service call are cleared when the TA\_CLR attribute is set to the target event flag attribute.

When the TA\_WMUL attribute is set to the event flag and the TA\_CLR attribute is not specified, multiple wait tasks may be released when the service call set\_flg is called only once. When multiple wait tasks are released, the tasks are released in the queue order of the event flag.



# 3.8.4 Clear Event Flag (clr\_flg, iclr\_flg)

# **C-Language API:**

```
ER ercd = clr_flg(ID flgid, FLGPTN clrptn);
ER ercd = iclr_flg(ID flgid, FLGPTN clrptn);
```

# **Parameters:**

ID	flgid	R4	Event flag ID
FLGPTN	clrptn	R5	Bit pattern to clear
<b>Return Parameters:</b>			
ER	ercd	R0	Normal end (E_OK) or error code
Error Codes:			
E_ID	[p] Invali	d ID n	number (flgid $\leq$ 0 or flgid > CFG_MAXFLGID)
E_NOEXS	[k] Undefi	ned (E	Event flag indicated by flgid does not exist)

#### Function:

The event-flag bits specified by flgid is ANDed with the value indicated by the parameter clrptn.

# 3.8.5 Wait for Event Flag Setting (wai\_flg, pol\_flg, ipol\_flg, twai\_flg)

#### **C-Language API:**

```
ER ercd = wai_flg(ID flgid , FLGPTN waiptn, MODE wfmode, FLGPTN *p_flgptn);
ER ercd = pol_flg(ID flgid , FLGPTN waiptn, MODE wfmode, FLGPTN *p_flgptn);
ER ercd = ipol_flg(ID flgid , FLGPTN waiptn, MODE wfmode, FLGPTN *p_flgptn);
ER ercd = twai_flg (ID flgid , FLGPTN waiptn, MODE wfmode, FLGPTN *p_flgptn,
TMO tmout);
```

## **Parameters:**

ID	flgid	R4	Event flag ID
FLGPTN	waiptn	R5	Wait bit pattern
MODE	wfmode	R6	Wait mode
FLGPTN	*p_flgptn	R7	Pointer to the area where the bit pattern at
			waiting release is to be returned
<twai_flg></twai_flg>			
TMO	tmout	@R15	Timeout value
<b>Return Paramete</b>	rs:		
ER	ercd	R0	Normal end (E_OK) or error code
FLGPTN	*p_flgptn	R7	Pointer to the area where the bit pattern at

waiting release is stored

#### **Error Codes:**

E_PAR	[p]	Parameter error (p_flgptn is other than a multiple of four,
		waiptn = 0, wfmode is invalid, or tmout $\leq$ -2)
E_ID	[p]	Invalid ID (flgid $\leq$ 0, flgid > CFG_MAXFLGID)
E_NOEXS	[k]	Undefined (Event flag indicated by flgid does not exist)
E_ILUSE	[k]	Illegal use of service call (A task is already waiting for the
		event flag with TA_WSGL attribute)
E_CTX	[k]	Context error (Called from disabled system state)
E_DLT	[k]	Waiting object deleted (Event flag indicated by flgid has been
		deleted in the WAITING state)
E_TMOUT	[k]	Polling failed or timeout
E_RLWAI	[k]	WAITING state was forcibly cancelled
		(rel_wai service call was called in the WAITING state)



A task that has called one of these service calls waits until the event flag specified by the parameter flgid is set according to the waiting conditions indicated by the parameters waiptn and wfmode. Each service call returns the bit pattern of the event flag to the area indicated by p\_flgptn when the wait release condition is satisfied.

If the attribute of the target event flag is TA\_WSGL and another task is waiting for the event flag, error code E\_ILUSE is returned.

If the wait release conditions are met before a task calls service call wai\_flg, pol\_flg, ipol\_flg, or twai\_flg, the service call will be completed immediately. If they are not met, the task will be sent to the wait queue when the service call wai\_flg or twai\_flg is called. With service call pol\_flg or ipol\_flg, error code E\_TMOUT is immediately returned, then the task terminates.

The parameter wfmode is specified in the following format. See table 3.28 for details.

wfmode:=((TWF\_ANDW || TWF\_ORW))

TWF_ANDW H'0000000 AND wait	
TWF_ORW H'0000001 OR wait	

## Table 3.28Wait Modes (wfmode)

If TWF\_ANDW is specified as wfmode, the task waits until all the bits specified by waiptn have been set. If TWF\_ORW is specified as wfmode, the task waits until any one of the bits specified by waiptn has been set in the specified event flag.

The parameter tmout specified by service call twai\_flg specifies the timeout period. If a positive value is specified for the parameter tmout, error code E\_TMOUT is returned when the timeout period has passed without the waiting release conditions being satisfied.

If tmout = TMO\_POL (0) is specified, the same operation as for the service call pol\_flg will be performed.

If tmout = TMO\_FEVR (-1) is specified, the timeout monitoring is not performed. In this case, the same operation as for service call wai\_flg will be performed.

If a value larger than 1 is specified for CFG\_TICDENO (the denominator for time tick cycles), the maximum value that can be specified for tmout is H'7ffffff/CFG\_TICDENO. If a value larger than this is specified, operation is not guaranteed.

For detail of time watch method, refer to section 2.16.4(2), Time Watch Method.

RENESAS

# 3.8.6 Refer to Event Flag State (ref\_flg, iref\_flg)

# **C-Language API**

ER ercd = ref\_flg(ID flgid , T\_RFLG \*pk\_rflg); ER ercd = iref\_flg(ID flgid , T\_RFLG \*pk\_rflg);

#### **Parameters:**

ID	flgid	R4	Event flag ID
T_RFLG	*pk_rflg	R5	Pointer to the area where the event flag state
			is to be returned

# **Return Parameters:**

ER	ercd	R0	Normal end (E_OK) or error code
T_RFLG	*pk_rflg	R5	Pointer to the packet where event flag state is
			stored

#### **Packet Structure:**

typedef	struct	t_rflg{			
	ID	wtskid;	+0	2	Wait task ID
	FLGPTN	flgptn;	+4	4	Event flag bit pattern
}T RFLG;					

#### **Error Codes:**

E_PAR	[p]	Parameter error (pk_rflg is other than a multiple of four)
E_ID	[p]	Invalid ID number (flgid $\leq$ 0 or flgid > CFG_MAXFLGID)
E_NOEXS	[k]	Undefined (Event flag indicated by flgid does not exist)

# Function:

Each service call refers to the state of the event flag indicated by the parameter flgid.

Each service call returns the task ID at the head of the event flag wait queue (wtskid) and the current event flag bit pattern (flgptn), to the area specified by the parameter pk\_rflg.

If there is no task waiting for the specified event flag, TSK\_NONE (0) is returned as a wait task ID.



# **3.9** Synchronization and Communication (Data Queue)

Data Queue Service Calls: Data queues are controlled by the service calls listed in table 3.29.

# Table 3.29 Service Calls for Data Queue Control

			System State <sup><sup>2</sup></sup>
Service Call <sup>1</sup>		Description	T/N/E/D/U/L/C
cre_dtq	[s]	Creates data queue	T/E/D/U
icre_dtq		-	N/E/D/U
acre_dtq		Creates data queue and assigns data queue ID automatically	T/E/D/U
iacre_dtq		-	N/E/D/U
del_dtq		Deletes data queue	T/E/D/U
snd_dtq	[S]	Sends data to data queue	T/E/U
psnd_dtq	[S]	Polls and sends data to data queue	T/E/D/U
ipsnd_dtq	[S]	-	N/E/D/U
tsnd_dtq	[S]	Sends data to data queue with timeout function	T/E/U
fsnd_dtq	[S]	Forcibly sends data to data queue	T/E/D/U
ifsnd_dtq	[S]	_	N/E/D/U
rcv_dtq	[S]	Receives data from data queue	T/E/U
prcv_dtq	[S]	Polls and receives data from data queue	T/E/D/U
trcv_dtq	[S]	Receives data from data queue with timeout function	T/E/U
ref_dtq		Refers to data queue state	T/E/D/U
iref_dtq			N/E/D/U
NI-t	101.0	the sector of th	

Notes: 1. [S]: Standard profile service calls

[s]: Service calls that are not standard profile service calls but are needed in order to use the standard profile function

2. T: Can be called from task context

N: Can be called from non-task context

E: Can be called from dispatch-enabled state

D: Can be called from dispatch-disabled state

U: Can be called from CPU-unlocked state

L: Can be called from CPU-locked state

C: Can be called from CPU exception handler

Data Queue Specifications: The data queue specifications are listed in table 3.30.

Item	Description
Data queue ID	1 to CFG_MAXDTQID (1023 max.)
One word	32 bits
Attribute supported	TA_TFIFO: Task queue waiting for sending a message is managed on a FIFO basis
	TA_TPRI: Task queue waiting for sending a message is managed on priority

 Table 3.30
 Data Queue Specifications



# 3.9.1 Create Data Queue

(cre\_dtq, icre\_dtq, )

(acre\_dtq, iacre\_dtq: Assign Data Queue ID Automatically)

#### **C-Language API:**

ER ercd = cre\_dtq(ID dtqid, T\_CDTQ \*pk\_cdtq); ER ercd = icre\_dtq (ID dtqid, T\_CDTQ \*pk\_cdtq); ER\_ID dtqid = acre\_dtq (T\_CDTQ \*pk\_cdtq); ER\_ID dtqid = iacre\_dtq (T\_CDTQ \*pk\_cdtq);

#### **Parameters:**

<cre_dtq, ic:<="" th=""><th>re_dtq&gt;</th><th></th><th></th></cre_dtq,>	re_dtq>		
ID	dtqid	R4	Data queue ID
T_CDTQ	*pk_cdtq	R5	Pointer to the packet where the data queue
			creation information is stored
<acre_dtq, i<="" td=""><td>acre_dtq&gt;</td><td></td><td></td></acre_dtq,>	acre_dtq>		
T_CDTQ	*pk_cdtq	R4	Pointer to the packet where the data queue
			creation information is stored

#### **Return Parameters:**

<cre\_dtq, icre\_dtq> ER ercd <acre\_dtq, iacre\_dtq>

				· _ · ·				
<acre_dtq,< td=""><td>iacre_dtq&gt;</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></acre_dtq,<>	iacre_dtq>							
ER_ID	dtqid	R0	Created data	a queue	ID (a	positive	value)	or
			error code					

R0 Normal end (E OK) or error code

# Packet Structure:

typedef	struct	t_cdtq{			
	ATR	dtqatr;	+0	4	Data queue attribute
	UINT	dtqcnt;	+4	4	Size of data queue area (the number of
					data)
	VP	dtq;	+8	4	Start address of data queue area
}T_CDTQ;					

# Error Codes:

E_NOMEM	[k]	Insufficient memory (Data queue area cannot be allocated in				
		the memory)				
E_RSATR	[p]	Invalid attribute (dtqatr is invalid)				
E_PAR	[p]	Parameter error (pk_cdtq is other than a multiple of four)				
	[k]	(dtqcnt × data queue size (4 bytes) exceeds 32-bit area)				
E_ID	[p]	Invalid ID number (dtqid $\leq$ 0 or dtqid > CFG_MAXDTQID)				
E_OBJ	[k]	Object status is invalid				
		(Data queue indicated by dtqid already exists)				
E_NOID	[k]	No ID available				

Rev.6.00 138 REJ10B0060-0600

RENESAS

The service calls cre\_dtq and icre\_dtq create a data queue with the ID specified by dtqid and with the contents specified by pk cdtq.

The service calls acre\_dtq and iacre\_dtq search for an unused data queue ID and create a data queue with that ID and with the contents specified by pk\_cdtq, and return the ID as a return parameter. The range for searches for unused data queue IDs is from 1 to CFG\_MAXDTQID.

The attribute dtqatr is specified in the following format. See table 3.31 for details.

Table 3.31	Data Que	eue Attributes (dtqatr)					
dtqatr	Code	Description					
TA_TFIFO	H'00000000	Task queue waiting for sending a message is managed on a FIFO basis					
TA_TPRI	H'0000001	Task queue waiting for sending a message is managed on priority					

Data queue receive-waiting queues are managed in FIFO order. Further, data sent to a data queue is also managed in FIFO order in the data queue, without priority.

dtqcnt specifies the number of data items stored in the data queue area. It is also possible to specify a value of 0 for dtgcnt; in this case, data send tasks and data receive tasks are completely synchronized.

Data queues are allocated from the data queue area (CFG\_DTQSZ) specified by the configurator. On successful creation of a data queue, the free data queue area size will decrease by an amount given by the following expression:

Decrease in size = dtqcnt x 4 + 16 bytes

dtq is for future expansion; in this kernel, NULL must be specified. If a value other than NULL is used, normal system operation cannot be guaranteed.

Data queues can also be created statically by the configurator.

# 3.9.2 Delete Data Queue (del\_dtq)

#### **C-Language API:** ER ercd = del\_dtq(ID dtqid); **Parameters:** ТD dtqid R4 Data queue ID **Return Parameters:** ER ercd R0 Normal end (E OK) or error code Error Codes: E ID [p] Invalid ID number (dtqid ≤ 0 or dtqid > CFG MAXDTQID) E NOEXS [k] Undefined (Data queue indicated by dtqid does not exist) E CTX [k] Context error (Called from disabled system state)

## Function:

The data queue specified by dtqid is deleted.

No error occurs even if there is a send-waiting task or receive-waiting task in the data queue specified by dtqid. However, the WAITING state of the task is cancelled, and an error code  $E_DLT$  is returned.

On deletion, the free data queue area size increases by an amount given by the following expression:

Increase in size = dtqcnt specified at creation x 4 + 16 bytes

# 3.9.3 Send Data to Data Queue (snd\_dtq, psnd\_dtq, ipsnd\_dtq, tsnd\_dtq, fsnd\_dtq, ifsnd\_dtq)

# C-Language API:

ER ercd =	<pre>snd_dtq(ID dtqid, VP_INT data);</pre>
ER ercd =	<pre>psnd_dtq(ID dtqid, VP_INT data);</pre>
ER ercd =	<pre>ipsnd_dtq(ID dtqid, VP_INT data);</pre>
ER ercd =	<pre>tsnd_dtq(ID dtqid, VP_INT data, TMO tmout);</pre>
ER ercd =	<pre>fsnd_dtq(ID dtqid, VP_INT data);</pre>
ER ercd =	ifsnd_dtq(ID dtqid, VP_INT data);

# **Parameters:**

ID	dtqid	R4	Data Queue ID			
VP_INT	data	R5	Data sent to data queue			
<tsnd_dtq></tsnd_dtq>						
TMO	tmout	R6	Timeout specification			
Return Parameters:						

#### ER ercd R0 Normal end (E\_OK) or error code

## Error Codes:

1	01 00000							
	E_PAR	[p]	Parameter error (tmout $\leq$ -2)					
	E_ID	[p]	Invalid ID number (dtqid $\leq$ 0 or dtqid > CFG_MAXDTQID)					
	E_ILUSE	[k]	Illegal use of service call (fsnd_dtq, ifsnd_dtq is issued					
			for the data queue which dtqcnt is 0)					
	E_NOEXS	[k]	Undefined (Data queue indicated by dtqid does not exist)					
	E_CTX	[k]	Context error (Called from disabled system state)					
	E_DLT	[k]	Waiting object deleted (Target data queue indicated by dtqid					
			has been deleted while waiting)					
	E_TMOUT	[k]	Polling failed or timeout					
	E_RLWAI	[k]	WAITING state is forcibly cancelled					
			(rel_wai service call was called in the WAITING state)					



The data specified by the parameter data (4 bytes) is sent to the data queue specified by dtqid.

In addition, when the data queue generated by dtqcnt = 0 is specified,  $fsnd_dtq$  and  $ifsnd_dtq$  service call generates E\_ILUSE error.

1. When the waiting task for reception exists in the target data queue

The data is passed to the head task of receiving queuing and the waiting state of the task is canceled.

- 2. When the waiting task for reception does not exist in the target data queue
  - a) When the data queue is not full

The data specified is stored to the end of the data queue. The counts of the data queue is incremented.

- b) When the data queue is full
  - i) snd\_dtq, tsnd\_dtq

The calling task is connected with queuing for waiting for the empty domain of data queue.

In the case of a service call tsnd\_dtq, the wait time is specified to tmout.

If a positive value is specified for the parameter tmout, error code E\_TMOUT is returned when the timeout period has passed without the wait release conditions being satisfied.

If tmout = TMO\_POL (0) is specified, the same operation as for the service call psnd\_dtq will be performed.

If tmout = TMO\_FEVR (-1) is specified, timeout monitoring is not performed. In other words, the same operation as for service call snd\_dtq will be performed.

When a value larger than 1 is specified for CFG\_TICDENO (the denominator for time tick cycles), the maximum value that can be specified for tmout is H'7ffffff/CFG\_TICDENO. If a value larger than this is specified, operation is not guaranteed.

For detail of time watch method, refer to section 2.16.4(2), Time Watch Method.

ii) psnd\_dtq, ipsnd\_dtq

This call returns immediately with E\_TMOUT error.

iii) fsnd\_dtq, ifsnd\_dtq

The data is stored in the end of data queue after the data of the head of data queue is deleted.

C-Language API:								
ER ercd = rcv_dt	<pre>ER ercd = rcv_dtq(ID dtqid, VP_INT *p_data);</pre>							
ER ercd = prcv_d	<pre>ER ercd = prcv_dtq(ID dtqid, VP_INT *p_data);</pre>							
ER ercd = trcv_d	ER ercd = trcv_dtq(ID dtqid, VP_INT data, TMO tmout);							
Parameters:								
ID	dtqid		R4	Data queue ID				
VP_INT	*p_da	ta	R5	Start address of the area where received				
				data is to be returned				
<trcv_dtq></trcv_dtq>								
TMO	tmout		R6	Timeout specification				
<b>Return Parameters:</b>								
ER	ercd		R0	Normal end (E_OK) or error code				
VP_INT	*p_data		R5	Pointer to the area where received data i				
				stored				
Error Codes:								
E_PAR	[p]	Paramet	er er	ror (p_data is other than a multiple of four				
		or tmou	ıt ≤ -2	2)				
E_ID	[p]	Invalio	d ID nu	umber (dtqid $\leq$ 0 or dtqid > CFG_MAXDTQID)				
E_NOEXS	[k]	Undefir	ned (Da	ata queue indicated by dtqid does not exist)				
E_CTX	[k]	Context	erroi	r (Called from disabled system state)				
E_DLT	[k]	Waiting	g objed	ct deleted (Target data queue indicated by				
		dtqid h	nas bee	en deleted while waiting)				
E_TMOUT	[k]	Polling	g faile	ed or timeout				
E_RLWAI	[k]	WAITING	3 state	e is forcibly cancelled				
		(rel_wa	ai serv	vice call was called in the WAITING state)				

Receive Data from Data Queue (rcv\_dtq, prcv\_dtq, trcv\_dtq)

# Function:

3.9.4

Data is received from the data queue specified by dtqid, and stored it to the area indicated by parameter p\_data.

If there is data in the data queue, the leading data (the oldest message) is received. On receiving data from the data queue, the data queue count is decremented by 1. As a result, if data can be stored for a task in the send-waiting queue, data is sent and processed in the order of the wait queue.



# Section3 Service Calls

If there is no data in the data queue, and there exists a data send-waiting task (such a circumstance can occur only when the data queue area capacity is 0), the data of the task at the head of data send-waiting queue is received. As a result, the WAITING state of the data send-waiting task is cancelled.

If there is no data in the data queue, and there are also no data send-waiting tasks, a service call rcv\_dtq or trcv\_dtq causes the calling task to be linked to a wait queue to wait for message arrival (receive-waiting queue). In the case of a service call prcv\_dtq, the call returns immediately with an E\_TMOUT error. The receive-waiting queue is managed in FIFO order.

In the case of the service call trcv\_dtq, tmout specifies the wait time.

If a positive value is specified for the parameter tmout, error code E\_TMOUT is returned when the timeout period has passed without the wait release conditions being satisfied.

If tmout = TMO\_POL (0) is specified, the same operation as for the service call prcv\_dtq will be performed.

If tmout =  $TMO_FEVR$  (-1) is specified, timeout monitoring is not performed. In other words, the same operation as for service call rcv\_dtq will be performed.

When a value larger than 1 is specified for CFG\_TICDENO (the denominator for time tick cycles), the maximum value that can be specified for tmout is H'7ffffff/CFG\_TICDENO. If a value larger than this is specified, operation is not guaranteed.

For detail of time watch method, refer to section 2.16.4(2), Time Watch Method.

```
3.9.5
          Refer to Data Queue State (ref_dtq, iref_dtq)
C-Language API:
     ER ercd = ref dtq(ID dtqid, T RDTQ *pk rdtq);
     ER ercd = ref dtg(ID dtgid, T RDTO *pk rdtg);
Parameters:
     ТD
                    dtqid
                                 R4
                                       Data queue ID
     T RDTO
                    *pk rdtq
                                 R5
                                       Pointer to the packet where data queue
                                       state is to be returned
Return Parameters:
     FΡ
                                       Normal end (E OK) or error code
                     ercd
                                 R0
     T RDTO
                    *pk rdtg
                                 R5
                                       Pointer to the packet where data queue
                                       state is stored
Packet Structure:
     typedef
               struct t rdtq{
               ID
                        stskid; 0
                                        2 Task ID waiting for sending
                        rtskid; +2
                                        2 Task ID waiting for receiving
               ID
                         sdtqcnt; +4 4
               TITNT
                                            The number of data in the data queue
     }T RDTQ;
Error Codes:
     E PAR
                 [q]
                       Parameter error (pk rdtq is other than a multiple of four)
     E ID
                 [p] Invalid ID number (dtqid ≤ 0 or dtqid > CFG MAXDTQID)
     E NOEXS
                 [k]
                       Undefined (Data queue indicated by dtgid does not exist)
```

The state of the data queue specified by dtqid is referenced, and the send-waiting task IDs (stskid), the receive-waiting task IDs (rtskid), and the number of data items in the data queue (sdtqcnt) are returned to the area specified by pk\_rdtq.

If there are no send-waiting tasks or receive-waiting tasks, TSK\_NONE(0) is returned as the wait task ID.



#### Synchronization and Communication (Mailbox) 3.10

Mailbox Service Calls: Mailboxes are controlled by the service calls listed in table 3.32.

#### Service Calls for Mailbox Control Table 3.32

			System State <sup>2</sup>		
Service Call <sup>1</sup>		Description	T/N/E/D/U/L/C		
cre_mbx [s]		Creates mailbox	T/E/D/U		
icre_mbx		-	N/E/D/U		
acre_mbx		Creates mailbox and assigns mailbox ID automatically	T/E/D/U		
iacre_mbx		-	N/E/D/U		
del_mbx		Deletes mailbox	T/E/D/U		
snd_mbx	[S]	Sends data to mailbox	T/E/D/U		
isnd_mbx		_	N/E/D/U		
rcv_mbx	[S]	Receives data from mailbox	T/E/U		
prcv_mbx	[S]	Polls and receives data from mailbox	T/E/D/U		
iprcv_mbx		-	NE/D/U		
trcv_mbx	[S]	Receives data from mailbox with timeout function	T/E/U		
ref_mbx		Refers to mailbox state	T/E/D/U		
iref_mbx		-	N/E/D/U		
Notes: 1.	[s]: S use ti	Standard profile service calls ervice calls that are not standard profile service calls but he standard profile function an be called from task context	are needed in order to		
۷.		an be called from non-tack context			

- N: Can be called from non-task context
  - E: Can be called from dispatch-enabled state
  - D: Can be called from dispatch-disabled state
  - U: Can be called from CPU-unlocked state
  - L: Can be called from CPU-locked state
  - C: Can be called from CPU exception handler

Mailbox Specifications: The mailbox specifications are listed in table 3.33.

Item	Description
Mailbox ID	1 to CFG_MAXMBXID (1023 max.)
Message priority	1 to CFG_MAXMSGPRI* (255 max.)
Attribute supported	TA_TFIFO: Task wait queue is managed on a FIFO basis TA_TPRI: Task wait queue is managed on priority TA_MFIFO: Message queue is managed on a FIFO basis TA_MPRI: Message queue is managed on priority

#### Table 3.33 **Mailbox Specifications**

Note: This value is the same as TMAX\_MPRI defined in kernel\_macro.h.

# 3.10.1 Create Mailbox

(cre\_mbx, icre\_mbx)

#### (acre\_mbx, iacre\_mbx: Assign Mailbox ID Automatically)

#### **C-Language API:**

```
ER ercd = cre_mbx(ID mbxid, T_CMBX *pk_cmbx);
ER ercd = icre_mbx(ID mbxid, T_CMBX *pk_cmbx);
ER_ID mbxid = acre_mbx(T_CMBX *pk_cmbx);
ER_ID mbxid = iacre_mbx(T_CMBX *pk_cmbx);
```

# **Parameters:**

<cre_mbx, icre_mbx=""></cre_mbx,>					
ID	mbxid	R4	Mailbox ID		
T_CMBX	*pk_cmbx	R5	Pointer to the packet where the mailbox		
			creation information is stored		
<acre_mbx, iacre_mbx=""></acre_mbx,>					
T_CMBX	*pk_cmbx	R4	Pointer to the packet where the mailbox		
			creation information is stored		
terme Demonstration					

R0

R0

#### **Return Parameters:**

<cre\_mbx, icre\_mbx>
ER ercd
<acre\_mbx, iacre\_mbx>
ER\_ID mbxid

Normal end (E_OK) or error code	
Created mailbox ID (a positive value) c error code	r

#### **Packet Structure:**

typedef	struct	t_cmbx{			
	ATR	mbxatr;	+0	4	Mailbox attribute
	PRI	<pre>maxmpri;</pre>	+4	2	Maximum value of message priority
	VP	mprihd;	+8	4	Start address of message queue header
					with priority

#### }T\_CMBX; Error Codes:

 tor coues.		
E_RSATR	[p]	Invalid attribute (mbxatr is invalid)
E_PAR	[p]	Parameter error (pk_cmbx is other than a multiple of four,
		maxmpri $\leq$ 0, or maxmpri > CFG_MAXMSGPRI)
E_ID	[p]	Invalid ID number (mbxid $\leq$ 0 or mbxid > CFG_MAXMBXID)
E_OBJ	[k]	Object status is invalid
		(Mailbox indicated by mbxid already exists)
E_NOID	[k]	No ID available

RENESAS

Service calls cre\_mbx and icre\_mbx create a mailbox with an ID indicated by mbxid with the contents indicated by pk cmbx.

Service calls acre mbx and iacre mbx search for an unused mailbox ID and create a mailbox that has this ID, with the contents specified by parameter pk\_cmbx. The created mailbox ID is returned as a return parameter. The range for searching for an unused mailbox ID is 1 to CFG MAXMBXID.

Parameter mbxatr is specified in the following format. See table 3.34 for details.

mbxatr:= ((TA TFIFO || TA TPRI) | TA MFIFO || TA MPRI))

1 able 5.54	Maildox Attributes (1	alloox Attributes (moxatr)			
mbxatr	Code	Description			
TA_TFIFO	H'0000000	Message receive wait queue is managed on a FIFO basis			
TA_TPRI	H'0000001	Message receive wait queue is managed on priority			
TA_MFIFO	H'00000000	Message queue is managed on a FIFO basis			
TA_MPRI	H'0000002	Message queue is managed on priority			

Table 2.24 Mailbox Attributos (mbyatr)

When TA\_MPRI is specified for mbxatr, NULL must be specified for mprihd. The messagequeue header area is created in the area specified by mprihd when a value other than NULL is specified by the µITRON4.0 specification. However, the kernel does not support a value other than NULL. If a value other than NULL is used, normal system operation cannot be guaranteed. If TA\_MPRI is not specified, mprihd does not have any meaning and is simply ignored.

A mailbox can also be created statically by the configurator.

# 3.10.2 Delete Mailbox (del\_mbx)

# C-Language API:

ER ercd = del	ER ercd = del_mbx(ID mbxid);							
Parameters:								
ID	mbxid	R4 Mailbox ID						
Return Parameters:								
ER.	ercd	R0 Normal end (E_OK) or error code						
Error Codes:								
E_ID	[p]	Invalid ID number (mbxid $\leq$ 0 or mbxid > CFG_MAXMBXID)						
E_NOEXS	[k] Undefined (Mailbox indicated by mbxid does not exist)							
E_CTX	<pre>E_CTX [k] Context error (Called from disabled system state)</pre>							

# Function:

Service call del\_mbx deletes the mailbox indicated by parameter mbxid.

No error will occur even if there is a task waiting for a message in the mailbox indicated by mbxid. However, in that case, the task in the WAITING state will be released and error code E\_DLT will be returned. If there is a message in the mailbox, no error will occur, but the kernel will not perform any processing for the message area. For example, the kernel will not automatically return the message area to the memory pool when a memory block acquired from the memory pool is used for a message.



#### 3.10.3 Send Message to Mailbox (snd\_mbx, isnd\_mbx)

```
C-Language API:
     ER ercd = snd mbx(ID mbxid, T MSG *pk msq);
     ER ercd = isnd mbx(ID mbxid, T MSG *pk msg);
Parameters:
     тρ
                   mbxid
                                   R4
                                         Mailbox ID
     T MSG
                   *pk msg
                                 R5
                                       Start address of the message to be sent
Return Parameters:
                                         Normal end (E_OK) or error code
     FΡ
                   ercd
                                 R0
Packet Structure:
     Mailbox message header
     typedef
                 struct t msg{
                 VP
                         msghead; +0
                                        4
                                             Kernel management area
     }T MSG;
     Mailbox message header with priority
     typedef
                 struct t msg pri{
                 T MSG msqque; +0
                                             Message header
                                        4
                  PRI
                         msqpri; +4 2
                                             Message priority
     }T MSG PRI;
Error Codes:
     E PAR
                       Parameter error (pk msg is other than a multiple of four or
                  [p]
                       the first four bytes of the message is other than 0)
                  [k]
                       (msqpri ≤ 0, msqpri > CFG MAXMSGPRI)
     E ID
                  [p] Invalid ID number (mbxid \leq 0, mbxid < 0, or
                       mbxid > CFG MAXMBXID)
```

#### E NOEXS [k] Undefined (Mailbox indicated by mbxid does not exist)

#### Function:

Each service call sends a message specified by pk\_msg to the mailbox specified by mbxid.

If there is a task waiting to receive a message in the mailbox, the task at the head of the wait queue receives the message and is released from the WAITING state. On the other hand, if there are no tasks waiting to receive a message, the message specified by pk\_msg is linked to the end of the message queue. The message queue is managed according to the attributes specified at creation.

To send a message to a mailbox that has the TA\_MFIFO attribute, the message must be created in RAM and must have the T\_MSG structure at the head of the message, as shown in figure 3.4. The contents of T\_MSG must be 0 when sending a message.

To send a message to a mailbox that has the TA\_MPRI attribute, the message must be created in RAM and must have the T\_MSG\_PRI structure at the head of the message, as shown in figure 3.5. The contents of T\_MSG must be 0 when sending a message.



Note that the T\_MSG area is used by the kernel; therefore the area must not be modified after message transfer. If this area is modified, normal system operation cannot be guaranteed.



```
typedef struct user_msg {
    T_MSG_PRI t_msg; /* T_MSG structure
*/
    B data[8]; /* Example of user message data structure
*/
    } USER_MSG;
```

Figure 3.5 Example of a Message Form with Priority



# 3.10.4 Receive Message from Mailbox (rcv\_mbx, prcv\_mbx, iprcv\_mbx, trcv\_mbx)

#### **C-Language API:**

```
ER ercd = rcv_mbx(ID mbxid, T_MSG **ppk_msg);
ER ercd = prcv_mbx(ID mbxid, T_MSG **ppk_msg);
ER ercd = iprcv_mbx(ID mbxid, T_MSG **ppk_msg);
ER ercd = trcv_mbx(ID mbxid, T_MSG **ppk_msg, TMO tmout);
```

#### **Parameters:**

ID	mbxid	R4	Mailbox ID				
T_MSG	**ppk_msg	R5	Pointer to the area where the start address of				
			the received message is to be returned				
<trcv_mbx></trcv_mbx>							
TMO	tmout	R6	Timeout specification				
Return Parameters:							
ER	ercd	R0	Normal end (E_OK) or error code				
T_MSG	**ppk_msg	R5	Pointer to the area where the start address of				

the received message is stored

#### **Packet Structure:**

<Mailbox message header>

typedef	struct	t_msg{					
	VP	msghead;	+0	4	Kernel management area		
}T_MSG;							
<mailbox header="" message="" priority="" with=""></mailbox>							
typedef	struct	t_msg_pr:	i{				
	T_MSG	msgque;	+0	4	Message header		
	PRI	msgpri;	+4	2	Message priority		

}T\_MSG PRI;

#### **Error Codes:**

E_PAR	[p]	Parameter error (ppk_msg is other than a multiple of four or
		tmout $\leq -2$ )
E_ID	[p]	Invalid ID number (mbxid $\leq$ 0 or mbxid > CFG_MAXMBXID)
E_NOEXS	[k]	Undefined (Mailbox indicated by mbxid does not exist)
E_CTX	[k]	Context error (Called from disabled system state)
E_DLT	[k]	Waiting object deleted (Mailbox indicated by mbxid has been
		deleted in the WAITING state)
E_TMOUT	[k]	Polling failed or timeout
E_RLWAI	[k]	WAITING state is forcibly cancelled
		(rel_wai service call was called in the WAITING state)

RENESAS

Each service call receives a message from the mailbox specified by parameter mbxid. Then the start address of the received message is returned to the area indicated by parameter pk\_msg.

With service calls rcv\_mbx and trcv\_mbx, if there are no messages in the mailbox, the task that called the service call is placed in the wait queue to receive a message. With service calls prcv\_mbx and iprcv\_mbx, if there are no messages in the mailbox, error code E\_TMOUT is returned immediately. The wait queue is managed according to the attributes specified at creation.

Parameter tmout specified by service call trcv\_mbx specifies the timeout period.

If a positive value is specified for parameter tmout, error code  $E_TMOUT$  is returned when the timeout period has passed without the wait release conditions being satisfied.

If tmout = TMO\_POL (0) is specified, the same operation as for service call prcv\_mbx will be performed.

If tmout = TMO\_FEVR (-1) is specified, timeout monitoring is not performed. In other words, the same operation as for service call rcv\_mbx will be performed.

If a value larger than 1 is specified for CFG\_TICDENO (the denominator for time tick cycles), the maximum value that can be specified for tmout is H'7ffffff/CFG\_TICDENO. If a value larger than this is specified, operation is not guaranteed.

For detail of time watch method, refer to section 2.16.4(2), Time Watch Method.



# 3.10.5 Refer to Mailbox State (ref\_mbx, iref\_mbx)

#### **C-Language API:**

ER ercd = ref\_mbx(ID mbxid , T\_RMEX \*pk\_rmbx); ER ercd = iref mbx(ID mbxid , T RMEX \*pk rmbx);

# **Parameters:**

ID	mbxid	R4	Mailbox ID
T_RMBX	*pk_rmbx	R5	Pointer to the area where the mailbox state
			is to be returned

#### **Return Parameters:**

ER	ercd	R0	Normal end (E_OK) or error code
T_RMBX	*pk_rmbx	R5	Pointer to the packet where the mailbox
			state is stored

# Packet Structure:

(1) T_RM	IBX		
typedef	struct	t	r

ypedef	struct	t_rmbx{			
	ID	wtskid;	+0	2	Wait task ID
	T_MSG	*pk_msg;	+4	4	Start address of the message to be
					received next

#### }T\_RMBX;

```
(2) T_MSG
```

```
<Mailbox message header>
```

```
typedef struct t_msg{
```

```
VP msghead; +0 4 Kernel management area
```

```
}T_MSG;
```

```
<Mailbox message header with priority>
typedef struct t_msg_pri{
T_MSG msgque; +0 4 Message header
```

```
PRI msgpri; +4 2 Message priority
```

}T\_MSG\_PRI;

# **Error Codes:**

E_PAR	[p]	Parameter error (pk_rmbx is other than a multiple of four)
E_ID	[p]	Invalid ID number (mbxid $\leq$ 0 or mbxid > CFG_MAXMBXID)
E_NOEXS	[k]	Undefined (Mailbox indicated by mbxid does not exist)

Each service call refers to the state of the mailbox indicated by parameter mbxid.

Service calls ref\_mbx and iref\_mbx return the wait task ID (wtskid) and the start address of the message to be received next (pk\_msg) to the area indicated by pk\_rmbx.

If there is no task waiting for the specified message, TSK\_NONE (0) is returned as a wait task ID.

If there is no message to be received next, NULL (0) is returned as a message start address.



# **3.11** Synchronization and Communication (Mutex)

Mutex Service Calls: Mutexes are controlled by the service calls listed in table 3.35.

		System State <sup>2</sup>
Service Call <sup>1</sup>	Description	T/N/E/D/U/L/C
cre_mtx	Creates mutex	T/E/D/U
acre_mtx	Creates mutex and assigns mutex ID automatically	T/E/D/U
del_mtx	Deletes mutex	T/E/D/U
loc_mtx	Locks mutex	T/E/U
ploc_mtx	Polls and locks mutex	T/E/D/U
tloc_mtx	Locks mutex with timeout function	T/E/U
unl_mtx	Unlocks mutex	T/E/D/U
ref_mtx	Refers to mutex state	T/E/D/U

----

#### Table 3.35 Service Calls for Mutex Control

Notes: 1. [S]: Standard profile service calls [s]: Service calls that are not standard profile service calls but are needed in order to use the standard profile function

- 2. T: Can be called from task context
  - N: Can be called from non-task context
  - E: Can be called from dispatch-enabled state
  - D: Can be called from dispatch-disabled state
  - U: Can be called from CPU-unlocked state
  - L: Can be called from CPU-locked state
  - C: Can be called from CPU exception handler

Mutex Specifications: The mutex specifications are listed in table 3.36.

# Table 3.36 Mutex Specifications

Item	Description
Mutex ID	1 to CFG_MAXMTXID (1023 max.)
Attribute supported	TA_CEILING (Ceiling priority protocol)

Note: When the TA\_CEILING attribute is specified, the mutex is managed by "simplified priority control rule". Under this rule, the management which changes the task's current priority to higher value is always operated, but the management which changes the task's priority to lower value is not operated only when the task releases all of mutexes.

RENESAS

# 3.11.1 Create Mutex (cre\_mtx) (acre\_mtx: Assign Mutex ID Automatically)

## **C-Language API:**

ER ercd = cre\_mtx(T\_CMTX \*pk\_cmtx);

ER\_ID mtxid = acre\_mtx(T\_CMTX \*pk\_cmtx);

# **Parameters:**

<cre_mtx></cre_mtx>			
ID	mtxid	R4	Mutex ID
T_CMTX	*pk_cmtx	R5	Pointer to the packet where the mutex creation information is stored
<acre_mtx></acre_mtx>			
T_CMTX	*pk_cmtx	R4	Pointer to the packet where the mutex creation information is stored

# **Return Parameters:**

<cre_mtx></cre_mtx>			
ER	ercd	RO	Normal end (E_OK) or error code
<acre_mtx></acre_mtx>			
ER_ID	mtxid	R0	Created mutex ID (a positive value) or
			error code

#### **Packet Structure:**

typedef	struct	t_cmtx{			
	ATR	<pre>mtxatr;</pre>	+0	4	Mutex attribute
	PRI	ceilpri;	+4	2	Ceiling priority of mutex

# }T\_CMTX;

# **Error Codes:**

E_RSATR	[p]	Invalid attribute (mtxatr is invalid)
E_PAR	[p]	Parameter error (pk_cmtx is other than a multiple of four
		ceilpri ≤ 0 ceilpri > CFG_MAXTSKPRI)
E_ID	[p]	Invalid ID number (mtxid $\leq$ 0 or mtxid > CFG_MAXMTXID)
E_OBJ	[k]	Object status is invalid
		(Mutex indicated by mtxid already exists)
E_NOID	[k]	No ID available



Service call cre\_mtx creates a mutex that has the ID specified by mtxid and with the contents specified by pk\_cmtx.

Service call acre\_mtx searches for an unused mutex ID and creates a mutex having that ID and with the contents specified by pk\_cmtx, and returns the ID as a return parameter. The range for searching for an unused mutex ID is from 1 to CFG\_MAXMTXID.

As the mtxatr attribute, only the ceiling priority protocol (TA\_CEILING) can be specified.

mtxatr := (TA\_CEILING)

Table 3.37	Mutex Attribute (mtxatr)
------------	--------------------------

mtxatr	Code	Description
TA_CEILING	H'0000003	Ceiling priority protocol

ceilpri specifies the ceiling priority for the mutex to be created. The range of values which can be specified is 1 to CFG\_MAXTSKPRI.

A mutex can also be created statically by the configurator.

# 3.11.2 Delete Mutex (del\_mtx)

C-Language API:				
ER ercd = del	_mtx(I	D mtxid);		
Parameters:				
ID	mtxid		R4	Mutex ID
<b>Return Parameters:</b>				
ER	erc	:d	R0	Normal end (E_OK) or error code
Error Codes:				
E_ID	[p]	Invalid	ID nur	nber (mtxid $\leq$ 0 or mtxid > CFG_MAXMTXID)
E_NOEXS	[k]	Undefine	ed (Mut	tex indicated by mtxid does not exist)
E_CTX	[k]	Context	error	(Called from disabled system state)

# Function:

Service call del\_mtx deletes the mutex specified by parameter mtxid.

No error occurs even when there is a lock-waiting task for the mutex specified by mtxid; but the WAITING state of the task is cancelled, and E\_DLT is returned as an error code.

When the target mutex is locked, the lock for the task locked by the mutex is cancelled. As a result, only when all mutexes locking the task are removed, the task priority is returned to base priority.

The task locked by the deleted mutex is not notified that the mutex has been deleted. If an attempt is later made to release the mutex lock, an error is returned.



# 3.11.3 Lock Mutex (loc\_mtx, ploc\_mtx, tloc\_mtx)

## **C-Language API:**

```
ER ercd = loc_mtx(ID mtxid);
ER ercd = ploc_mtx(ID mtxid);
ER ercd = tloc mtx(ID mtxid, TMO tmout);
```

#### **Parameters:**

ID	mtxid	R4	Mutex ID
<tloc_mtx></tloc_mtx>			
TMO	tmout	R5	Timeout specification

#### **Return Parameters:**

```
ER ercd R0 Normal end (E_OK) or error code
```

## **Error Codes:**

E_PAR	[p]	Parameter error (tmout $\leq -2$ )
E_ID	[p]	Invalid ID (mtxid $\leq$ 0, mtxid > CFG_MAXMTXID)
E_NOEXS	[k]	Undefined (Mutex indicated by mtxid does not exist)
E_ILUSE	[k]	Illegal use of service call (The mutex specified by
		mtxid is already locked by the calling task, or the base
		priority of the calling task is less than the ceiling
		priority of the target mutex.)
E_CTX	[k]	Context error (Called from disabled system state)
E_DLT	[k]	Waiting object deleted (Mutex indicated by mtxid has
		been deleted in the WAITING state)
E_RLWAI	[k]	The WAITING state was forcibly cancelled
		(rel_wai service call was called in the WAITING state)
E_TMOUT	[k]	Polling failed or timeout

#### Function:

Service calls loc\_mtx, ploc\_mtx and tloc\_mtx lock the mutex specified by parameter mtxid.

If the target mutex is not locked, the current task locks the mutex, and the service call processing is completed. At this time, the priority of the current task is raised to the ceiling priority of the mutex.

If the target mutex is locked, the current task is placed in a wait queue, and the current task enters the mutex lock-wait state. The wait queue is managed in priority order.

Parameter tmout specified by service call tloc\_mtx specifies the timeout period.

If a positive value is specified for parameter tmout, error code E\_TMOUT is returned when the timeout period has passed without the wait release conditions being satisfied.

If tmout = TMO\_POL (0) is specified, the same operation as for service call ploc\_mtx will be performed.



If tmout = TMO\_FEVR (-1) is specified, timeout monitoring is not performed. In other words, the same operation as for service call loc\_mtx will be performed.

When a value larger than 1 is specified for CFG\_TICDENO (the denominator for time tick cycles), the maximum value that can be specified for tmout is H'7ffffff/CFG\_TICDENO. If a value larger than this is specified, operation is not guaranteed.

For detail of time watch method, refer to section 2.16.4(2), Time Watch Method.



# 3.11.4 Unlock Mutex (unl\_mtx)

C-Language API:		
ER ercd = unl	_mtx(ID	<pre>mtxid);</pre>
Parameters:		
ID	mtxi	d R4 Mutex ID
<b>Return Parameters:</b>		
ER	ercd	R0 Normal end (E_OK) or error code
Error Codes:		
E_ID	[p]	Invalid ID (mtxid $\leq$ 0, mtxid > CFG_MAXMTXID)
E_NOEXS	[k]	Undefined (Mutex indicated by mtxid does not exist)
E_ILUSE	[k]	Illegal use of service call (Duplicate lock of mutex or
		highest priority is exceeded)
E_CTX	[k]	Context error (Called from disabled system state)

## Function:

The lock for the mutex specified by mtxid is released. If there are tasks waiting for the lock for the specified mutex, the WAITING state for the task at the head of the mutex wait queue is released, and the task whose WAITING state has been released is put into a state which locks the mutex. At this time, the priority of the locking task is raised to the ceiling priority of the mutex. If there are no tasks waiting for the mutex, the mutex is put into the unlocked state.

The simplified priority ceiling protocol is used for the TA\_CEILING attribute of this kernel. That is, only when all the mutex that are locked by the task are unlocked, the present priority of the task is returned to a base priority. When the task still locks other mutex after this call, the present priority does not change in this service call.
## 3.11.5 Refer to Mutex State (ref\_mtx)

## C-Language API:

	0 0						
	ER ercd = :	ref_mt	x(ID	mtxid, 1	T_RMTX	*pk_r	mtx);
Para	meters:						
	ID		mtxi	d	R4	Mutex	ID
	T_RMTX		*pk_	rmtx	R5	Point	er to the area where the mutex status
						is to	be returned
Retu	rn Paramete	rs:					
	ER		ercd	l	R0	Norma	l end (E_OK) or error code
	T_RMTX		*pk_	rmtx	R5	Point	er to the packet where the mutex
						statu	s is stored
Pack	et Structure:	:					
	typedef	struc	t	t_rmtx{			
		ID		htskid;	+0	2	Task ID locking a mutex
		ID		wtskid;	+2	2	Start task ID of mutex waiting queue
	}T_RMTX;						
Erro	r Codes:						
	E_PAR	[p]	Par	ameter e	rror (	pk_rmt	x is other than a multiple of four)
	E_ID	[p]	Inv	alid ID	number	(mtxi	$d \leq 0$ or mtxid > CFG_MAXMTXID)

#### $\texttt{E\_NOEXS} \qquad [\texttt{k}] \qquad \texttt{Undefined} \ (\texttt{Mutex indicated by mtxid does not exist})$

#### Function:

Service call ref\_mtx refers to the state of the mutex. Service call ref\_mtx returns the task ID that locks the mutex (htskid) and the start task ID of the mutex wait queue (wtskid) to the area indicated by pk\_rmtx. If there is no task that locks the target mutex, TSK\_NONE (0) is returned to the htskid. If there is no task waiting for the target mutex, TSK\_NONE (0) is returned to the wtskid.



## 3.12 Extended Synchronization and Communication (Message Buffer)

**Message Buffer Service Calls:** Message Buffers are controlled by the service calls listed in table 3.38.

		System State <sup>2</sup>
Service Call <sup>1</sup>	Description	T/N/E/D/U/L/C
cre_mbf	Creates message buffer	T/E/D/U
icre_mbf		N/E/D/U
acre_mbf	Creates message buffer and assigns message	T/E/D/U
iacre_mbf	buffer ID automatically	N/E/D/U
del_mbf	Deletes message buffer	T/E/D/U
snd_mbf	Sends message to message buffer	T/E/U
psnd_mbf	Polls and sends message to message buffer	T/E/D/U
ipsnd_mbf		N/E/D/U
tsnd_mbf	Sends message to message buffer with timeout function	T/E/U
rcv_mbf	Receives message from message buffer	T/E/U
prcv_mbf	Polls and receives message from message buffe	r T/E/D/U
trcv_mbf	Receives message from message buffer with timeout function	T/E/U
ref_mbf	Refers to message buffer state	T/E/D/U
iref_mbf		N/E/D/U
Notes: 1. [S]: Sta	andard profile service calls	

## Table 3.38 Service Calls for Message Buffer Control

[s]: Service calls that are not standard profile service calls but are needed in order to use the standard profile function

- 2. T: Can be called from task context
  - N: Can be called from non-task context
  - E: Can be called from dispatch-enabled state
  - D: Can be called from dispatch-disabled state
  - U: Can be called from CPU-unlocked state
  - L: Can be called from CPU-locked state

C: Can be called from CPU exception handler

Message Buffer Specifications: The message buffer specifications are listed in table 3.39.

Item	Description
Message buffer ID	1 to CFG_MAXMBFID (1023 max.)
Attribute supported	TA_TFIFO: Task queue waiting for sending a message is managed on a FIFO basis TA_TPRI: Task queue waiting for sending a message is managed on priority

 Table 3.39
 Message Buffer Specifications

#### 3.12.1 Create Message Buffer

(cre\_mbf, icre\_mbf)

(acre\_mbf, iacre\_mbf: Assign Message Buffer ID Automatically)

#### **C-Language API:**

```
ER ercd = cre_mbf(ID mbfid, T_CMBF *pk_cmbf);
ER ercd = icre_mbf(ID mbfid, T_CMBF *pk_cmbf);
ER_ID mbfid = acre_mbf(T_CMBF *pk_cmbf);
ER_ID mbfid = iacre_mbf(T_CMBF *pk_cmbf);
```

#### **Parameters:**

<cre_mbf,< th=""><th>icre_mbf&gt;</th><th></th><th></th></cre_mbf,<>	icre_mbf>		
ID	mbfid	R4	Message buffer ID
T_CMBF	*pk_cmbf	R5	Pointer to the packet where the message buffer
			creation information is stored
<acre_mbf,< td=""><td>iacre_mbf&gt;</td><td></td><td></td></acre_mbf,<>	iacre_mbf>		
T_CMBF	*pk_cmbf	R4	Pointer to the packet where the message buffer
			creation information is stored

#### **Return Parameters:**

<cre_mbf, i<="" th=""><th>lcre_mbf&gt;</th><th></th><th></th></cre_mbf,>	lcre_mbf>		
ER	ercd	R0	Normal end (E_OK) or error code
<acre_mbf,< td=""><td>iacre_mbf&gt;</td><td></td><td></td></acre_mbf,<>	iacre_mbf>		
ER_ID	mbfid	R0	Created message buffer ID (a positive value) or
			error code

#### **Packet Structure:**

typedef	struct	t_cmbf{			
	ATR	mbfatr;	+0	4	Message buffer attribute
	UINT	maxmsz;	+4	4	Maximum message size (Number of bytes)
	SIZE	mbfsz;	+8	4	Message buffer size (Number of bytes)
	VP	mbf;	+12	4	Start address of message buffer area

}T\_CMBF;

#### **Error Codes:**

E_NOMEM	[k]	Insufficient memory (Message buffer area cannot be allocated in the memory)
E_RSATR	[p]	- Invalid attribute (mbfatr is invalid)
E_PAR	[p]	Parameter error (pk_cmbf is other than a multiple of four,
		mbfsz is other than a multiple of four, maxmsz = 0,
		<code>maxmsz <math display="inline">\geq</math> H'80000000, or mbfsz is other than 0 and maxmsz + 4 &gt;</code>
		mbfsz)
E_ID	[p]	Invalid ID number (mbfid $\leq$ 0 or mbfid > CFG_MAXMBFID)
E_OBJ	[k]	Object status is invalid
		(Message buffer indicated by mbfid already exists)
E_NOID	[k]	No ID available

RENESAS

Rev.6.00 166 REJ10B0060-0600

## Function:

Service calls cre\_mbf and icre\_mbf create a message buffer with an ID indicated by mbfid with the contents specified by pk\_cmbf.

Service calls acre\_mbf and iacre\_mbf search for an unused message buffer ID and create a message buffer that has this ID, with the contents specified by parameter pk\_cmbf. The created event flag ID is returned as a return parameter. The range for searching for an unused message buffer ID is 1 to CFG\_MAXMBFID.

Parameter mbfatr is specified in the following format. See table 3.40 for details.

```
mbfatr:= (TA_TFIFO || TA_TPRI)
```

Table 3.40	Message	Buffer Attributes (mbfatr)
mbfatr	Code	Description
TA_TFIFO	H'00000000	Task queue waiting for sending a message is managed on a FIFO basis
TA_TPRI	H'0000001	Task queue waiting for sending a message is managed on priority

The message queue and the task queue waiting for sending a message are managed on a first-in first-out (FIFO) basis regardless of the mbfatr specification.

A message buffer is created in the message buffer area (CFG\_MBFSZ) specified by the configurator. After the message buffer has been created, the free message buffer area size will decrease by the amount given by the following expression:

Decrease in size = mbfsz + 16 bytes



#### Section3 Service Calls

Parameter mbfsz specifies the size of the message buffer to be created. This must be a multiple of four and equal to or more than the minimum buffer size (8 bytes). When calculating the message buffer size, remember that 4 bytes of management area for the kernel is added when one message is stored. A message buffer of mbfsz = 0 can also be created. In this case, no message can be stored in the message buffer, and the message-receiving task completely synchronizes with the message sending task. In other words, when a service call to send a message is called, the task stays in the WAITING state until another task calls a service call to receive a message the task stays in the WAITING state until another task calls a service call to send a message buffer with mbfsz = 0, there will be no copying via the message buffer.

Parameter maxmsz specifies the maximum message size that can be received by the created message buffer.

NULL must be specified for parameter mbf. The message buffer is created in the area specified by mbf by the µITRON4.0 specification. However, the kernel does not support a value other than NULL. If a value other than NULL is used, normal system operation cannot be guaranteed.

A message buffer can also be created statically by the configurator.

## 3.12.2 Delete Message Buffer (del\_mbf)

## C-Language API:

```
ER ercd = del mbf(ID mbfid);
Parameters:
     ТD
                     mbfid
                                 R4
                                       Message buffer ID
Return Parameters:
     ΓD
                                       Normal end (E OK) or error code
                     ercd
                                 R0
Error Codes:
     E ID
                [p] Invalid ID number (mbfid ≤ 0 or mbfid > CFG MAXMBFID)
     E NOEXS
                [k] Undefined (Message buffer indicated by mbfid does not exist)
     E CTX
                [k] Context error (Called from disabled system state)
```

## Function:

Service call del\_mbf deletes the message buffer indicated by parameter mbfid.

No error will occur even if there is a task waiting for receiving or sending a message in the message buffer indicated by mbfid. However, in that case, the task in the WAITING state will be released and error code E\_DLT will be returned. In addition, if there is a message in the message buffer, no error will occur, but all stored messages will be deleted.

The size of the free message buffer area will increase by an amount given by the following expression after a message buffer is deleted.

Increase in size = mbfsz defined at creation + 16 bytes



## 3.12.3 Send Message to Message Buffer (snd\_mbf, psnd\_mbf, ipsnd\_mbf, tsnd\_mbf)

#### **C-Language API:**

	0 0									
1	ER ercd = snd_mbf(ID mbfid, VP msg, UINT msgsz);									
1	ER ercd = psnd_mbf(ID mbfid, VP msg, UINT msgsz);									
1	ER ercd = ipsnd_mbf(ID mbfid, VP msg, UINT msgsz);									
1	ER ercd = tsnd_mbf(ID mbfid, VP msg, UINT msgsz, TMO tmout);									
Paran	neters:									
:	ID		mbfid	R4	Message buffer ID					
,	VP		msg	R5	Start address of the message to send					
1	UINT		msgsz	R6	Size of the message to send (number of					
					bytes)					
	<tsnd mbf=""></tsnd>									
	TMO –		tmout	R7	Timeout specification					
Retur	n Paramete	rs:			-					
	ER		ercd	R0	Normal end (E OK) or error code					
Error	Codes:									
	E PAR	[q]	Parameter e	rror (	msg is other than a multiple of four,					
		(P)		msqsz = 0, or tmout $\leq -2$ )						
		[k]		(msqsz > maxmsz <sup>*</sup> )						
-	E ID	[ŋ]			$math{math$:}$ (mbfid $\leq$ 0 or mbfid $>$ CFG MAXMBFID)					
	E NOEXS	[k]			ge buffer indicated by mbfid does not exist)					
	E CTX	[k]	Context error (Called from disabled system state)							
	E DLT	[k]			eleted (Message buffer indicated by mbfid					
	5_551	[12]			during the WAITING state)					
	E TMOUT	[k]	Polling fai		-					
	-	[k]	9		forcibly cancelled					
	E_RLWAI	[ע]			call was called in the WAITING state)					
Note <sup>.</sup>	maxmsz. N	Aaxim	—		ified at message buffer creation					

Note: maxmsz: Maximum message size specified at message buffer creation

#### Function:

Each service call sends a message specified by msg to the message buffer specified by mbfid. The message size is specified by parameter msgsz.

If there are no tasks waiting to send a message but there is a task waiting to receive a message, the message sent by the service call is not placed in the message buffer. Instead, the message is passed to the task at the head of the receive wait queue, releasing the task from the WAITING state.

RENESAS

If there are already tasks waiting to send a message to the message buffer, the task that called service call snd\_mbf or tsnd\_mbf is placed in the queue to wait for free space in the message buffer. With service calls psnd\_mbf and ipsnd\_mbf, error code E\_TMOUT is immediately returned. The wait queue is managed according to the attribute specified at task creation.

If there are no tasks waiting to send or receive a message, the message sent from a task is stored in the message buffer.

After the message has been stored in the message buffer, the size of the message buffer free space will decrease by an amount given by the following expression:

Decrease in size = msgsz + 4 bytes

However, if the free space in the message buffer is less than the above size (including when the buffer size is 0), the task that called the service call is placed in the queue to wait for message buffer free space.

ipsnd\_mbf can also be issued from a non-task context. Since the priority of a non-task context is higher than that of a task, when the target message buffer has TA\_TPRI attribute and the buffer has enough free size for required size (msgsz + 4), the specified message is copied to the buffer even if there exists a task that has been waiting to be transmitted.

In service call tsnd\_mbf, parameter tmout specifies the timeout time. If a positive value is specified for parameter tmout, error code E\_TMOUT is returned when the tmout time has passed without the wait release conditions being satisfied.

If tmout = TMO\_POL (0) is specified, the same operation as for service call psnd\_mbf will be performed.

If tmout = TMO\_FEVR (-1) is specified, the same operation as for service call snd\_mbf will be performed. In other words, timeout monitoring is not performed.

If a value larger than 1 is specified for CFG\_TICDENO (the denominator for time tick cycles), the maximum value that can be specified for tmout is H'7fffffff/CFG\_TICDENO. If a value larger than this is specified, operation is not guaranteed.

For detail of time watch method, refer to section 2.16.4(2), Time Watch Method.



#### 3.12.4 Receive Message from Message Buffer (rcv\_mbf, prcv\_mbf, trcv\_mbf)

#### **C-Language API:**

```
ER_UINT msgsz = rcv_mbf(ID mbfid, VP msg);
ER_UINT msgsz = prcv_mbf(ID mbfid, VP msg);
ER UINT msgsz = trcv mbf(ID mbfid, VP msg, TMO tmout);
```

#### **Parameters:**

ID	mbfid	R4	Message buffer ID
VP	msg	R5	Start address of the area where the
			received message is to be returned
<trcv_mbf></trcv_mbf>			
TMO	tmout	R6	Timeout specification
<b>Return Parameters:</b>			
ER_UINT	msgsz	RO	Size of the received message (number of
			bytes, a positive value) or error code
VP	msg	R5	Start address of the area where the
			received message is stored

#### **Error Codes:**

E_PAR	[p]	Parameter error (msg is other than a multiple of four or
		tmout $\leq -2$ )
E_ID	[p]	Invalid ID number (mbfid $\leq$ 0 or mbfid > CFG_MAXMBFID)
E_NOEXS	[k]	Undefined (Message buffer indicated by mbfid does not exist)
E_CTX	[k]	Context error (Called from disabled system state)
E_DLT	[k]	Waiting object deleted (Target message buffer indicated by
		mbfid has been deleted during the WAITING state)
E_TMOUT	[k]	Polling failed or timeout
E_RLWAI	[k]	WAITING state is forcibly cancelled
		(rel wai service call was called in the WAITING state)

#### **Function:**

Each service call receives a message from the message buffer specified by parameter mbfid and stores the received message in the area indicated by msg. The received message size is returned as the return parameter.

If there are already messages in the message buffer, the task receives the message of the head of the queue (the oldest message).

After the message has been received, the free space size of the message buffer will increase by an amount given by the following expression:

Increase in size = msgsz + 4 bytes

Rev.6.00 172 REJ10B0060-0600



If, as a result, the free space in the message buffer becomes larger than the size of the message to be sent by the task at the head of the send wait queue, the message is sent and stored in the message buffer and the task is released from the WAITING state. The same will be done for the remaining tasks in the order of the wait queue if the message can be stored.

If there are no messages in the message buffer and there are tasks waiting to send a message, the message of the task at the head of the wait queue is received by the service call. As a result, the task is released from the WAITING state.

If there are no messages in the message buffer and there are no tasks in the queue to send a message, the task that called service call rcv\_mbf or trcv\_mbf is placed in the wait queue to receive a message. With service call prcv\_mbf, error code E\_TMOUT is immediately returned. The wait queue is managed on FIFO basis.

The msg points to a RAM area specified with the maxmsz size by service call cre\_mbf, icre\_mbf, acre\_mbf, or iacre\_mbf.

In service call trcv\_mbf, parameter tmout specifies the timeout time. If a positive value is specified for parameter tmout, error code E\_TMOUT is returned when the tmout time has passed without the wait release conditions being satisfied.

If tmout = TMO\_POL (0) is specified, the same operation as for service call prcv\_mbf will be performed.

If tmout =  $TMO_FEVR(-1)$  is specified, timeout monitoring is not performed. In other words, the same operation as for service call rcv\_mbf will be performed.

If a value larger than 1 is specified for CFG\_TICDENO (the denominator for time tick cycles), the maximum value that can be specified for tmout is H'7ffffff/CFG\_TICDENO. If a value larger than this is specified, operation is not guaranteed.

For detail of time watch method, refer to section 2.16.4(2), Time Watch Method.

RENESAS

#### 3.12.5 Refer to Message Buffer State (ref\_mbf, iref\_mbf)

#### **C-Language API:**

```
ER ercd = ref_mbf(ID mbfid, T_RMBF *pk_rmbf);
ER ercd = iref mbf(ID mbfid, T RMBF *pk rmbf);
```

#### **Parameters:**

ID	mbfid	R4	Message buffer ID
T_RMBF	*pk_rmbf	R5	Pointer to the packet where the message
			buffer state is to be returned

#### **Return Parameters:**

ER	ercd	R0	Normal end (E_OK) or error code
T_RMBF	*pk_rmbf	R5	Pointer to the packet where the message
			buffer state is stored

#### **Packet Structure:**

typedef	struct	t_rmbf{			
	ID	stskid;	+0	2	Start task ID of the queue waiting to
					send a message
	ID	rtskid;	+2	2	Start task ID of the queue waiting to
					receive a message
	UINT	smsgcnt;	+4	4	Number of messages in message buffer
	SIZE	fmbfsz;	+8	4	Size of free buffer (Number of bytes)
<pre>}T_RMBF;</pre>					
or Codes					

#### **Error Codes:**

E_PAR	[p]	Parameter error (pk_rmbf is other than a multiple of four)
E_ID	[p]	Invalid ID number (mbfid $\leq$ 0 or mbfid > CFG_MAXMBFID)
E_NOEXS	[k]	Undefined (Message buffer indicated by mbfid does not exist)

#### Function:

Each service call refers to the state of the message buffer indicated by parameter mbfid and returns the task ID of the task waiting to send a message (stskid), task waiting to receive a message (rtskid), the size of the next message to be received (smsgcnt), and the available free buffer size (fmbfsz) to the area indicated by pk\_rmbf.

If no task is waiting to receive or send a message, TSK\_NONE (0) is returned as a wait task ID.

## 3.13 Memory Pool Management (Fixed-Size Memory Pool)

**Fixed-Size Memory Pool Service Calls:** Fixed-size memory pools are controlled by the service calls listed in table 3.41.

			System State <sup>*2</sup>
Service Call <sup>1</sup>		Description	T/N/E/D/U/L/C
cre_mpf	[s]	Creates fixed-size memory pool	T/E/D/U
icre_mpf		-	N/E/D/U
acre_mpf		Creates fixed-size memory pool and assigns fixed-size	T/E/D/U
iacre_mpf		memory pool ID automatically	N/E/D/U
del_mpf		Deletes fixed-size memory pool	T/E/D/U
get_mpf	[S]	Acquires fixed-size memory block	T/E/U
pget_mpf	[S]	Polls and acquires fixed-size memory block	T/E/D/U
ipget_mpf		-	N/E/D/U
tget_mpf	[S]	Acquires fixed-size memory block with timeout function	T/E/U
rel_mpf	[S]	Returns fixed-size memory block	T/E/D/U
irel_mpf		-	N/E/D/U
ref_mpf		Refers to fixed-size memory pool state	T/E/D/U
iref_mpf		-	N/E/D/U
[ 2. 7 E	s]: Se use th T: Ca N: Ca E: Ca D: Ca	tandard profile service calls ervice calls that are not standard profile service calls but are ne standard profile function n be called from task context in be called from non-task context in be called from dispatch-enabled state in be called from dispatch-disabled state in be called from CPU-unlocked state	needed in order to

## Table 3.41 Service Calls for Fixed-Size Memory Pool Control

L: Can be called from CPU-locked state

C: Can be called from CPU exception handler

**Fixed-Size Memory Pool Specifications:** The fixed-size memory pool specifications are listed in table 3.42.

## Table 3.42 Fixed-Size Memory Pool Specifications

Item	Description
Fixed-size memory pool ID	1 to CFG_MAXMPFID (1023 max.)
Attribute supported	TA_TFIFO: Task wait queue is managed on a FIFO basis TA_TPRI: Task wait queue is managed on priority
Management method	Whether to place kernel management information in the memory pool can be chosen with CFG_MPFMANAGE in the configurator.



3.13.1 **Create Fixed-Size Memory Pool** (cre mpf. icre mpf) (acre\_mpf, iacre\_mpf: Assign Memory Pool ID Automatically) **C-Language API:** ER ercd = cre mpf(ID mpfid, T CMPF \*pk cmpf); ER ercd = icre\_mpf(ID mpfid, T\_CMPF \*pk\_cmpf); ER ID mpfid = acre mpf(T CMPF \*pk cmpf); ER ID mpfid = iacre mpf(T CMPF \*pk cmpf); **Parameters:** <cre mpf, icre mpf> Fixed-size memory pool ID TD mpfid R4 T CMPF \*pk cmpf R5 Pointer to the packet where the fixed-size memory pool creation information is stored <acre mpf, iacre mpf> T CMPF \*pk cmpf R4 Pointer to the packet where the fixed-size memory pool creation information is stored **Return Parameters:** <cre mpf, icre mpf> ER ercd R0 Normal end (E OK) or error code <acre mpf, iacre mpf> ER ID mpfid R0 Created fixed-size memory pool ID (a positive value) or error code Packet Structure: (1) CFG MPFMANAGE is not checked typedef struct t cmpf{ ATR mpfatr; +0 Fixed-size memory pool attribute 4 UINT blkcnt; +4 4 Number of blocks in memory pool UINT blksz; +8 4 Block size of fixed-size memory pool (Number of bytes) VP mpf; +12 Start address of the fixed-size 4 memory pool area }T CMPF; (2) CFG MPFMANAGE is checked typedef struct t cmpf{ ATR mpfatr; +0 4 Fixed-size memory pool attribute blkcnt; +4 4 UINT Number of blocks in memory pool ULINT blksz; +8 4 Block size of fixed-size memory pool (Number of bytes)

RENESAS

	VP	mpf;	+12	4	Start address of the fixed-size		
		1			memory pool area		
	VP	mpfmb;	+16	4	Start address of the fixed-size		
		_			memory pool management table area		
}T_CMP	F;						
Error Codes	:						
E_NOME	M [k]	Insufficien	t memo:	ry (M	Memory pool area cannot be allocated in		
		the memory)					
E_RSAT	R [p]	Invalid att	ribute	(mpf	atr is invalid)		
E_PAR	[p]	Parameter error (pk_cmpf is other than a multiple of four,					
		blkcnt = 0, blksz is other than a multiple of four or					
		blksz = 0, mpf is other than a multiple of four if mpf is					
		not NULL, o:	r mpfml	b is	other than a multiple of four (when		
		CFG_MPFMANA	GE is	check	ed)		
	[k]	TSZ_MPF(blk	cnt, b	lksz)	exceeds 32-bit range)		
E_ID	[p]	Invalid ID	number	(mpf	id $\leq$ 0 or mpfid > CFG_MAXMPFID)		
E_OBJ	[k]	Object stat	us is	inval	id		
		(Fixed-size	memor	у рос	ol indicated by mpfid already exists)		
E_NOID	[k]	No ID avail	able				

#### Function:

Service calls cre\_mpf and icre\_mpf create a fixed-size memory pool, with an ID indicated by mpfid, using the contents specified by pk\_cmpf.

Service calls acre\_mpf and iacre\_mpf search for an unused fixed-size memory pool ID and creates a fixed-size memory pool that has this ID with the contents specified by parameter pk\_cmpf. The service calls then return the ID as a return parameter. The range to search for an undefined fixed-size memory pool ID is 1 to CFG\_MAXMPFID.

The queue order waiting to get a memory block as an attribute is specified by mpfatr in the following format (table 3.43).

mpfatr:= (TA\_TFIFO || TA\_TPRI)

Table 3.43	Fixed-Size Memory	ixed-Size Memory Pool Attributes (mpfatr)			
mpfatr	Code	Description			
TA_TFIFO	H'00000000	Task queue waiting to acquire a memory block is managed on a FIFO basis			
TA_TPRI	H'0000001	Task queue waiting to acquire a memory block is managed by priority			

## Table 3.43 Fixed-Size Memory Pool Attributes (mpfatr)



#### Section3 Service Calls

Parameter blkcnt specifies the total number of memory blocks to be created.

The size of the memory block to be created is specified by blksz, and must be a multiple of four.

When NULL is specified as mpf, kernel allocates memory pool from fixed-size memory pool area (CFG\_MPFSZ). After the memory pool has been created, the free fixed-size memory pool area size will decrease by an amount given by the following expression:

(1) CFG\_MPFMANAGE is not checked Decrease in size = (blksz + 4 bytes)  $\times$  blkcnt + 16 bytes

(2) CFG\_MPFMANAGE is checked Decrease in size = blksz × blkcnt + 16 bytes

The memory pool area address allocated by application can be specified as mpf. In this case, allocate the memory pool area which size is calculated by TSZ\_MPF(blkcnt, blksz), and specify the address as mpf. Note, the definition of TSZ\_MPF is depend on CFG\_MPFMANAGE.

If the CFG\_MPFMANAGE is checked, the address for kernel management tables must be specified as mpfmb. In this case, allocate the area which size is calculated by VTSZ\_MPFMB(blkcnt, blksz), and specify the address as mpfmb.

mpfmb is a member not specified in the µITRON4.0 specification.

Fixed-size memory pools can also be created statically by the configurator.

## 3.13.2 Delete Fixed-Size Memory Pool (del\_mpf)

## C-Language API:

8 8	5 5								
ER ercd =	ER ercd = del_mpf(ID mpfid);								
Parameters:									
ID		mpfid	R4	Fixed-size memory pool ID					
Return Parame	ters:								
ER		ercd	R0	Normal end (E_OK) or error code					
Error Codes:									
E_ID	[p]	Invalid I	D number	r (mpfid $\leq$ 0 or mpfid > CFG_MAXMPFID)					
E_NOEXS	[k]	Undefined	(Fixed	-size memory pool indicated by mpfid does					
		not exist	)						
E_CTX	[k]	Context e	rror (Ca	alled from disabled system state)					

#### Function:

Service call del\_mpf deletes the fixed-size memory pool indicated by mpfid.

No error will occur even if there is a task waiting to acquire a memory block in the fixed-size memory pool area indicated by mpfid. However, in that case, the task in the WAITING state will be released and error code E\_DLT will be returned.

When the memory pool allocated in the fixed-size memory pool that is created with NULL as mpf is deleted, the free fixed-size memory pool area (CFG\_MPFSZ) will increase by an amount given by the following expression:

- (1) CFG\_MPFMANAGE is not checked Increase in size = ((blksz specified at creation) + 4 bytes) × blkcnt + 16 bytes
- (2) CFG\_MPFMANAGE is checked

Increase in size = (blksz specified at creation) × blkcnt + 16 bytes

The kernel will not perform any processing even when a block has already been acquired.



## 3.13.3 Get Fixed-Size Memory Block (get\_mpf, pget\_mpf, ipget\_mpf, tget\_mpf)

## **C-Language API:**

C-Le	-Language AI I.							
	ER ercd = get_mpf(ID mpfid, VP *p_blk);							
	ER ercd = pget_mpf(ID mpfid, VP *p_blk);							
	ER ercd = i	ipget	_mpf(ID mpfid	l, VP *	<pre>p_blk);</pre>			
	ER ercd = t	get_	mpf(ID mpfid,	VP *p	_blk, TMO tmout);			
Para	meters:							
	ID		mpfid	R4	Fixed-size memory pool ID			
	VP		*p_blk	R5	Pointer to the area where the start			
					address of the memory block is to be			
					returned			
	<tget_mpf></tget_mpf>							
	TMO		tmout	R6	Timeout specification			
Retu	ırn Paramete	rs:						
	ER		ercd	R0	Normal end (E_OK) or error code			
	VP		*p_blk	R5	Start address of the area where the start			
					address of the memory block is stored			
Erro	or Codes:							
	E_PAR	[p]	Parameter e	error	(p_blk is other than a multiple of four or			
			tmout $\leq -2$ )					
	E_ID	[p]	Invalid ID	number	r (mpfid $\leq$ 0 or mpfid > CFG_MAXMPFID)			
	E_NOEXS	[k]	Undefined	(Fixed	-size memory pool indicated by mpfid does			
			not exist)					
	E_CTX	[k]	Context er	ror (Ca	alled from disabled system state)			
	E_DLT	[k]	Waiting obj	ject de	eleted			
			(Fixed-size	e memor	ry pool indicated by mpfid has been deleted)			
	E_TMOUT	[k]	Polling fai	iled or	r timeout			
	E_RLWAI	[k]	WAITING sta	ate was	s forcibly cancelled			
			(rel_wai se	ervice	call was called in the WAITING state)			

## Function:

Each service call gets one fixed-size memory block from the fixed-size memory pool indicated by mpfid, and returns the start address of the acquired memory block to the area indicated by  $p_blk$ .

If there are tasks already waiting for the memory pool, or if no task is waiting but there is no memory block available in the fixed-size memory pool, the task having called service call get\_mpf or tget\_mpf is placed in the memory acquiring wait queue, and the task having called service call pget\_mpf or ipget\_mpf is immediately returned with error code E\_TMOUT. The queue is managed according to the attribute specified at creation.

Parameter tmout of service call tget\_mpf specifies the timeout period. If a positive value is specified for parameter tmout, error code E\_TMOUT is returned when the timeout period has passed without the wait release conditions being satisfied.

If tmout = TMO\_POL (0) is specified, the same operation as for service call pget\_mpf will be performed.

If tmout =  $TMO_FEVR(-1)$  is specified, timeout monitoring is not performed. In other words, the same operation as for service call get\_mpf will be performed.

If a value larger than 1 is specified for CFG\_TICDENO (the denominator for time tick cycles), the maximum value that can be specified for tmout is H'7ffffff/CFG\_TICDENO. If a value larger than this is specified, operation is not guaranteed.

For detail of time watch method, refer to section 2.16.4(2), Time Watch Method.

## 3.13.4 Release Fixed-Size Memory Block (rel\_mpf, irel\_mpf)

#### **C-Language API:**

```
ER ercd = rel_mpf(ID mpfid, VP blk);
ER ercd = irel mpf(ID mpfid, VP blk);
```

#### **Parameters:**

ID		mpfid	R4	Fixed-size memory pool ID
VP		blk	R5	Start address of memory block
Return Par	rameters:			
ER		ercd	R0	Normal end (E_OK) or error code
Error Cod	es:			
E_PA	R [p]	Parameter e	error	(blk is other than a multiple or four)
	[k]	(Specifies	other	than the start address of the memory block
		or returned	l blk)	
E_ID	[p]	Invalid ID	number	$m_{\rm m} = 0$ or mpfid > CFG_MAXMPFID)
E_NO	EXS [k]	Undefined (	Fixed-	size memory pool indicated by mpfid does
		not exist)		

## Function:

Each service call returns the memory block indicated by blk to the fixed-size memory pool indicated by mpfid.

The start address of the memory block acquired by service call get\_mpf, pget\_mpf, ipget\_mpf, or tget\_mpf must be specified for parameter blk.

If there are tasks waiting to get a memory block in the target fixed-size memory pool, the memory block returned by this service call is passed to the task at the head of the wait queue, releasing it from the WAITING state.

## 3.13.5 Refer to Fixed-Size Memory Pool State (ref\_mpf, iref\_mpf)

#### C-Language API:

ER ercd = ref\_mpf(ID mpfid, T\_RMPF \*pk\_rmpf); ER ercd = iref mpf (ID mpfid, T RMPF \*pk rmpf);

#### **Parameters:**

ID	mpfid	R4	Fixed-size memory pool ID
T_RMPF	*pk_rmpf	R5	Pointer to the packet where the fixed-size
			memory pool state is to be returned

#### **Return Parameters:**

ER	ercd	R0	Normal end (E_OK) or error code
T_RMPF	*pk_rmpf	R5	Pointer to the packet where the fixed-size
			memory pool state is stored

#### **Packet Structure:**

typedef	struct	t_rmpf{			
	ID	wtskid;	+0	2	Wait task ID
	UINT	fblkcnt;	+4	4	Number of blocks of memory space
					available

#### }T\_RMPF;

#### **Error Codes:**

E_PAR	[p]	Parameter error (pk_rmpf is other than a multiple of four)
E_ID	[p]	Invalid ID number (mpfid $\leq$ 0 or mpfid > CFG_MAXMPFID)
E_NOEXS	[k]	Undefined (Fixed-size memory pool indicated by mpfid does
		not exist)

## Function:

Each service call refers to the state of the fixed-size memory pool indicated by mpfid.

Service calls ref\_mpf and iref\_mpf return the wait task ID (wtskid) and the number of blocks of memory space available (fblkcnt) to the area indicated by pk\_rmpf.

If there is no task waiting for the specified memory pool, TSK\_NONE (0) is returned as a wait task ID.



#### Memory Pool Management (Variable-Size Memory Pool) 3.14

Variable-Size Memory Pool Service Calls: Variable-size memory pools are controlled by the service calls listed in table 3.44.

		System State <sup>2</sup>
Service Call <sup>1</sup>	Description	T/N/E/D/U/L/C
cre_mpl	Creates variable-size memory pool	T/E/D/U
icre_mpl		N/E/D/U
acre_mpl	Creates variable-size memory pool and assigns	T/E/D/U
iacre_mpl	variable-size memory pool ID automatically	N/E/D/U
del_mpl	Deletes variable-size memory pool	T/E/D/U
get_mpl	Acquires variable-size memory block	T/E/U
pget_mpl	Polls and acquires variable-size memory block	T/E/D/U
ipget_mpl		N/E/D/U
tget_mpl	Acquires variable-size memory block with timeou function	it T/E/U
rel_mpl	Returns variable-size memory block	T/E/D/U
irel_mpl		N/E/D/U
ref_mpl	Refers to variable-size memory pool state	T/E/D/U
iref_mpl		N/E/D/U

#### Table 3.44 Service Calls for Variable-Size Memory Pool Control

[s]: Service calls that are not standard profile service calls but are needed in order to use the standard profile function

- 2. T: Can be called from task context
  - N: Can be called from non-task context
  - E: Can be called from dispatch-enabled state
  - D: Can be called from dispatch-disabled state
  - U: Can be called from CPU-unlocked state
  - L: Can be called from CPU-locked state
  - C: Can be called from CPU exception handler

Variable-Size Memory Pool Specifications: The variable-size memory pool specifications are listed in table 3.45.

Item	Description
Variable-size memory pool ID	1 to CFG_MAXMPLID (1023 max.)
Management method	Selecting CFG_NEWMPL through the configurator improves the following.
	<ul> <li>Acquisition and return of memory blocks become faster when a large number of memory blocks are used in the memory pool</li> <li>The VTA_UNFRAGMENT attribute can be used to reduce fragmentation of free space.</li> </ul>
Attributes supported	TA_TFIFO: Task wait queue is managed on a FIFO basis VTA_UNFRAGMENT: Sector management (reducing fragmentation in free space; can be specified only when CFG_NEWMPL is selected)

Table 3.45 Variable-Size Memory Pool Specifications

The free space in the variable-size memory pool may be fragmented. The

VTA\_UNFRAGMENT reduces this fragmentation. Also refer to section 2.15.2, Controlling Fragmentation of Free Space.



3.14.1 Create Variable-Size Memory Pool (cre\_mpl, icre\_mpl) (acre\_mpl, iacre\_mpl: Assign Variable-Size Memory Pool ID Automatically)

#### **C-Language API:**

```
ER ercd = cre_mpl(ID mplid, T_CMPL *pk_cmpl);
ER ercd = icre_mpl(ID mplid, T_CMPL *pk_cmpl);
ER_ID mplid = acre_mpl(T_CMPL *pk_cmpl);
ER_ID mplid = iacre_mpl(T_CMPL *pk_cmpl);
```

#### **Parameters:**

<cre_mpl,< th=""><th>icre_mpl&gt;</th><th></th><th></th></cre_mpl,<>	icre_mpl>		
ID	mplid	R4	Variable-size memory pool ID
T_CMPL	*pk_cmpl	R5	Pointer to the packet where the variable-size
			memory pool creation information is stored
<acre_mpl,< td=""><td>iacre_mpl&gt;</td><td></td><td></td></acre_mpl,<>	iacre_mpl>		
T_CMPL	*pk_cmpl	R4	Pointer to the packet where the variable-size
			memory pool creation information is stored

#### **Return Parameters:**

<cre_mpl, :<="" th=""><th>icre_mpl&gt;</th><th></th><th></th></cre_mpl,>	icre_mpl>		
ER	ercd	R0	Normal end (E_OK) or error code
<acre_mpl,< td=""><td>iacre_mpl&gt;</td><td></td><td></td></acre_mpl,<>	iacre_mpl>		
ER_ID	mplid	R4	Created variable-size memory pool ID (a positive
			value) or error code

#### **Packet Structure:**

(1)	CFG_NEWMPL is not checked						
	typedef	struct	t_cmpl{				
		ATR	mplatr;	+0	4	Variable-size memory pool attribute	
		SIZE	mplsz;	+4	4	Size of memory pool (Number of bytes)	
		VP	mpl;	+8	4	Start address of the variable-size	
						memory pool area	
	}T_CMPL;						
(2)	CFG_NEWMPL	is checked					
	typedef	struct	t_cmpl{				
		ATR	mplatr;	+0	4	Variable-size memory pool attribute	
		SIZE	mplsz;	+4	4	Size of memory pool (Number of bytes)	
		VP	mpl;	+8	4	Start address of the variable-size	
						memory pool area	
		VP	mplmb;	+12	4	Start address of the variable-size	
						memory pool management table area	
		UINT	minblksz;	+16	4	Minimum block size	
		UINT	sctnum;	+20	4	Maximum sector number	
	}T_CMPL;						

RENESAS

#### **Error Codes:**

E_NOMEM	[k]	Insufficient memory (Memory pool area cannot be allocated in
		the memory)
E_RSATR	[p]	Invalid attribute (mplatr is invalid)
E_PAR	[p]	Parameter error (pk_cmpl is other than a multiple of four,
		mplsz is other than a multiple of four,
		<code>mplsz &lt; TSZ_MPL(1,4)</code> , <code>mplsz &gt; H'80000000</code> , <code>mpl</code> is other than a
		multiple of four if mpl is not NULL, or while VTA_UNFRAGMENT
		is selected, minblksz = 0, sctnum = 0, mplsz < minblksz * 32,
		or mplmb is other than a multiple of four)
E_ID	[p]	Invalid ID number (mplid $\leq$ 0 or mplid > CFG_MAXMPLID)
E_OBJ	[k]	Object status is invalid
		(Variable-size memory pool indicated by mplid already exists)
E_NOID	[k]	No ID available

#### Function:

Service calls cre\_mpl and icre\_mpl create a variable-size memory pool with an ID indicated by mplid using the contents specified by pk\_cmpl.

Service calls acre\_mpl and iacre\_mpl search for an unused variable-size memory pool ID and create a variable-size memory pool that has this ID with the contents specified by parameter pk\_cmpl, then returns the ID. The range searched for the variable-size memory pool ID is 1 to CFG\_MAXMPLID.

#### (1) mplatr

Specify the logical OR of the following values for mplatr.

(a) Order of tasks in the queue for waiting for memory block acquisition

Only TA\_TFIFO can be specified.

- TA\_TFIFO (H'00000000): Task queue waiting for memory is managed on a FIFO basis.
- (b) Management method

When CFG\_NEWMPL is selected, VTA\_UNFRAGMENT can be specified.

VTA\_UNFRAGMENT (H'8000000): Sector management (reducing fragmentation in free space)

The VTA\_UNFRAGMENT attribute is suitable for a memory pool from which a large number of small memory blocks are to be acquired. When this attribute is specified, small blocks are collectively allocated in specialized contiguous areas to leave larger possible contiguous areas.



#### Section3 Service Calls

Only when attribute VTA\_UNFRAGMENT is specified, mplmb, minblksz, and sctnum become valid. When sctnum is set to a larger value than mplsz / (minblksz  $\times$  32), mplsz / (minblksz  $\times$  32) is assumed.

For details, refer to section 2.15.2, Controlling Fragmentation of Free Space.

(2) mplsz

Parameter mplsz specifies the size of the variable-size memory pool to be created. Also refer to section 2.15.3, Management of Variable-Size Memory Pool.

The following macro is provided to estimate the approximate size to be specified for mplsz.

SIZE mplsz = TSZ\_MPL(UINT blkcnt, UINT blksz) Approximate size (bytes) of a variable-size memory pool area required to hold the blkcnt number of blksz-byte memory blocks

This macro calculates the size assuming that the VTA\_UNFRAGMENT is not selected. The equation for calculating the size depends on whether CFG\_NEWMPL is selected.

(3) mpl

Parameter mpl specifies the start address of a free area to be used as a variable-size memory pool. The kernel allocates an mplsz-byte area starting from address mpl as a variable-size memory pool.

When NULL is specified as mpl, the kernel allocates an mplsz-byte area from the variable-size memory pool area (CFG\_MPLSZ). After the memory pool has been created, the free variable-size memory pool area will decrease by an amount given by the following expression:

Decrease in size = mplsz + 16

(4) mplmb

mplmb is a member not defined in the µITRON4.0 specification.

Parameter mplmb is only valid when VTA\_UNFRAGMENT is specified; it is ignored in other cases.

Allocate an area for the size calculated by the following macro, and specify the start address of the area as mplmb.

VTSZ\_MPLMB(maximum sector number)

#### (5) minblksz and sctnum

These are parameters not defined in the µITRON4.0 specification.

These parameters are valid only when VTA\_UNFRAGMENT is specified. For details, refer to the above description of attribute VTA\_UNFRAGMENT.

Variable-size memory pools can also be created statically by the configurator.

#### Supplement:

The standard alignment size for the address of a memory block is 4. To specify an address with the cache line size (16 or 32), allocate the area as follows (N means the alignment size).

- (1) When CFG\_NEWMPL is selected and VTA\_UNFRAGMENT is not specified
- Allocate a memory pool area to the N-byte boundary address, and specify that address when creating a memory pool.
- Specify a multiple of N as the size of every memory block to be acquired.
- (2) When CFG\_NEWMPL is selected and VTA\_UNFRAGMENT is specified
- Allocate a memory pool area to the N-byte boundary address, and specify that address when creating a memory pool.
- Specify N for the minimum block size.
- Specify a multiple of N as the size of every memory block to be acquired.
- (3) When CFG\_NEWMPL is not selected
- 1. Alignment when N = 16
  - Allocate a memory pool area to the 16-byte boundary address, and specify that address when creating a memory pool.
  - Specify a multiple of 16 as the size of every memory block to be acquired.
- 2. Alignment when N = 32
  - Allocate a memory pool area to the address obtained by (32-byte boundary address 16) by the application, and specify that address when creating a memory pool.
  - Specify (a multiple of N + 16) as the size of every memory block to be acquired.



#### 3.14.2 Delete Variable-Size Memory Pool (del\_mpl)

## C-Language API:

ER ercd =	ER ercd = del_mpl(ID mplid);								
Parameters:									
ID		mplid	R4	Variable-size memory pool ID					
Return Paramete	ers:								
ER		ercd	R0	Normal end (E_OK) or error code					
Error Codes:									
E_ID	[p]	Invalid ID	number	(mplid $\leq$ 0 or mplid > CFG_MAXMPLID)					
E_NOEXS	[k]	Undefined (	Variab	le-size memory pool indicated by mplid does					
		not exist)							
E_CTX	[k]	Context err	or (Ca	lled from disabled system state)					

#### Function:

Service call del\_mpl deletes the variable-size memory pool indicated by mplid. No error will occur even if there is a task waiting to acquire a memory block in the variable-size memory pool area. However, in that case, the task in the WAITING state will be released and error code E\_DLT will be returned.

When the memory pool is allocated in the variable-size memory pool that is created with NULL as mpl is deleted, the free variable-size memory pool area (CFG\_MPLSZ) will increase by an amount given by the following expression:

Increase in size = (mplsz specified at creation) + 16 bytes

The kernel will not perform any processing even when a block has already been acquired.

## 3.14.3 Get Variable-Size Memory Block (get\_mpl, pget\_mpl, ipget\_mpl, tget\_mpl) C-Language API:

C-L	C-Language AP1:						
	ER ercd = get_mpl (ID mplid, UINT blksz, VP *p_blk);						
	ER ercd = pget_mpl (ID mplid, UINT blksz, VP *p_blk);						
	ER ercd =	= ipget	t_mpl (1	D mpli	id, UINT blksz, VP *p_blk);		
	ER ercd =	= tget	_mpl (II	) mplic	d, UINT blksz, VP *p_blk);		
Para	ameters:						
	ID	mp	plid	R4	Variable-size memory pool ID		
	UINT	bl	lksz	R5	Memory block size (Number of bytes)		
	VP	*1	_blk	R6	Pointer to the area where the start address of		
					the memory block is to be returned		
	<tget_mpl< td=""><td>&gt;</td><td></td><td></td><td></td></tget_mpl<>	>					
	TMO	tr	nout	R7	Timeout specification		
Retu	ırn Parame	ters:					
	ER	eı	red	RO	Normal end (E_OK) or error code		
	VP	*1	_blk	R6	Pointer to the area where the start address of		
					the memory block is stored		
Erro	or Codes:						
	E_PAR	[p]	Parame	ter er	rror (p_blk is other than a multiple of four,		
			blksz	is oth	her than a multiple of four or 0, or tmout $\leq -2$ )		
		[k]	(mplsz	° - 16	< blksz)		
	E_ID	[p]	Invali	d ID r	number (mplid $\leq$ 0 or mplid > CFG_MAXMPLID)		
	E_NOEXS	[k]	Undefi	ned (V	Jariable-size memory pool indicated by mplid does		
			not ex	ist)			
	E_CTX	[k]	Contex	t erro	or (Called from disabled system state)		
	E_DLT	[k]	Waitin	g obje	ect deleted (The memory pool specified by mplid has		
			been d	leleted	1)		
	E_TMOUT	[k]	Pollin	g fail	led or timeout		
	E_RLWAI	[k]	WAITIN	iG stat	te was forcibly cancelled		
			(rel_w	vai ser	cvice call was called in the WAITING state)		

Note: mplsz: Memory pool size created at variable-size memory pool creation



#### Function:

Each service call acquires a variable-size memory block with the size specified by blksz (number of bytes) from the variable-size memory pool indicated by mplid, and returns the start address of the acquired memory block to the area indicated by p\_blk.

After the memory block has been acquired, the size of the variable-size memory pool free space will decrease. For details, refer to section 2.15.3, Management of Variable-Size Memory Pool.

If there are tasks already waiting for the memory pool, or if no task is waiting but there is no memory block available, the task having called service call get\_mpl or tget\_mpl is placed in the memory block wait queue, and the task having called service call gget\_mpl or ipget\_mpl is immediately terminated with the error code E\_TMOUT returned. The queue is managed on a first-in first-out (FIFO) basis.

Parameter tmout of service call tget\_mpl specifies the timeout period. If a positive value is specified for parameter tmout, error code E\_TMOUT is returned when the timeout period has passed without the wait release conditions being satisfied.

If tmout = TMO\_POL (0) is specified, the same operation as for service call pget\_mpl will be performed.

If tmout =  $TMO_FEVR(-1)$  is specified, timeout watch is not performed. In other words, the same operation as for service call get\_mpl will be performed.

If a value larger than 1 is specified for CFG\_TICDENO (the denominator for time tick cycles), the maximum value that can be specified for tmout is H'7fffffff/CFG\_TICDENO. If a value larger than this is specified, operation is not guaranteed.

For detail of time watch method, refer to section 2.16.4(2), Time Watch Method.

## 3.14.4 Release Variable-Size Memory Block (rel\_mpl, irel\_mpl)

#### **C-Language API:**

```
ER ercd = rel_mpl(ID mplid, VP blk);
ER ercd = irel mpl(ID mplid, VP blk);
```

#### Parameters:

1 al anic	urs.				
II	)	mp	plid	R4	Variable-size memory pool ID
VE	0	bl	Lk	R5	Start address of memory block
Return	Parameters:				
EF	Ł	eı	red	R0	Normal end (E_OK) or error code
Error C	Codes:				
E_	PAR [	[p]	Parameter	error (	blk is other than a multiple of four)
	[	[k]	(blk is ot	her tha	n the memory block start address or blk
			has alread	ly been	returned)
E_	_ID [	[p]	Invalid II	number	(mplid $\leq$ 0 or mplid > CFG_MAXMPLID)
E_	NOEXS [	[k]	Undefined	(Variab	le-size memory pool indicated by mplid
			does not e	exist)	

## Function:

Each service call returns the memory block specified by blk to the variable-size memory pool specified by mplid.

The start address of the memory block acquired by service call get\_mpl, pget\_mpl, ipget\_mpl, or tget\_mpl must be specified as parameter blk.

After the memory block has been returned, the size of the variable-size memory pool free space will increase. For details, refer to section 2.15.3, Management of Variable-Size Memory Pool.

When the target variable-size memory pool has a contiguous memory block requested by the task at the head of the memory block acquisition wait queue, the memory block is assigned to that task; as a result, the task is released from the WAITING state.

The same process will be done for the remaining tasks in the order of the wait queue if the remaining memory pool size still has enough contiguous memory blocks available.



#### 3.14.5 Refer to Variable-Size Memory Pool State (ref\_mpl, iref\_mpl)

#### **C-Language API:**

```
ER ercd = ref_mpl (ID mplid, T_RMPL *pk_rmpl);
ER ercd = iref mpl (ID mplid, T RMPL *pk rmpl);
```

#### **Parameters:**

ID	mplid	R4	Variable-size memory pool ID
T_RMPL	*pk_rmpl	R5	Pointer to the packet where the variable-
			size memory pool state is to be returned
<b>D</b> 4			

#### **Return Parameters:**

ER	ercd	R0	Normal end (E_OK) or error code
T_RMPL	*pk_rmpl	R5	Pointer to the packet where the variable-
			size memory pool state is stored

#### **Packet Structure:**

typedef	struct	t_rmpl{			
	ID	wtskid;	+0	2	Wait task ID
	SIZE	fmplsz;	+4	4	Total size of available memory area
					(Number of bytes)
	UINT	fblksz;	+8	4	Maximum memory area available (Number
					of bytes)

#### }T\_RMPL;

#### **Error Codes:**

E_PAR	[p]	Parameter error (pk_rmpl is other than a multiple of four)
E_ID	[p]	Invalid ID number (mplid $\leq$ 0 or mplid > CFG_MAXMPLID)
E_NOEXS	[k]	Undefined (Variable-size memory pool indicated by mplid does
		not exist)

#### Function:

Each service call refers to the status of the variable-size memory pool indicated by mplid and returns the wait task ID (wtskid), the current free memory area total size (fmplsz), and the maximum free memory space size (fblksz) to the area indicated by pk\_rmpl.

The free space is usually fragmented. The maximum contiguous free space is returned to parameter fblksz. The block up to the size fblksz can be acquired immediately by calling service call get\_mpl, pget\_mpl, ipget\_mpl, or tget\_mpl.

If there is no task waiting to get a memory block, TSK\_NONE (0) is returned as a wait task ID.

RENESAS

## 3.15 Time Management (System Clock)

**System Clock Management Service Calls:** System clock is controlled by the service calls listed in table 3.46.

			System State <sup>2</sup>		
Service Call <sup>1</sup>		Description	T/N/E/D/U/L/C		
set_tim	[S]	Sets system clock	T/E/D/U		
iset_tim			N/E/D/U		
get_tim	[S]	Gets system clock	T/E/D/U		
iget_tim			N/E/D/U		
isig_tim	[S]	Supplies time tick	Automatically executed according to CFG_TIMUSE check		
Notes: 1.	[S]: Stan	dard profile service calls			
		ce calls that are not standard profile s tandard profile function	ervice calls but are needed in order to		
•	TOTAL				

## Table 3.46 Service Calls for System Clock Management

- 2. T: Can be called from task context N: Can be called from non-task context
  - E: Can be called from dispatch-enabled state
  - D: Can be called from dispatch-disabled state
  - U: Can be called from CPU-unlocked state
  - L: Can be called from CPU-locked state
  - C: Can be called from CPU exception handler

**System Clock Management Specifications:** The system clock management specifications are listed in table 3.47.

Table 3.47	System Clock Management Specifications
------------	--

Item	Description
System clock value	Unsigned 48 bits
System clock unit	1 ms
System clock update cycle	CFG_TICNUME/CFG_TICDENO [ms]*
System clock initial value (at initialization)	H'00000000000

Note: The values of TIC\_NUME and TIC\_DENO defined in kernel\_macro.h are same as the values of CFG\_TICNUME and CFG\_TICDENO, respectively.



The system clock is expressed as 48-bit unsigned integer value by using the data type "SYSTIM". The maximum value of the system clock is shown as follows.

[Case of "CFG\_TICNUME/CFG\_TICDENO ≤ 1"] Maximum value = H'7ffffffffffffCFG\_TICDENO [Case of "CFG\_TICNUME/CFG\_TICDENO > 1"] Maximum value = H'7ffffffffff

When the system clock exceeds the above maximum value at timer interrupt (isig\_tim), the system clock is initialized to 0.

If a value larger than the above maximum value is specified in the set\_tim service call, the system operation is not guaranteed.

#### 3.15.1 Set System Clock (set\_tim, iset\_tim)

#### **C-Language API:**

ER ercd = set\_tim (SYSTIM \*p\_systim);

```
ER ercd = iset tim (SYSTIM *p systim);
```

#### **Parameters:**

SYSTIM \*p\_systim R4 Pointer to the packet where the current time

data is indicated

utime; 0 2 Current time data (upper)

ltime; +4 4 Current time data (lower)

#### **Return Parameters:**

ER ercd R0 Normal end (E\_OK) or error code

#### Packet Structure:

typedef struct systim {

UH UW

# }SYSTIM;

Error Codes:

E\_PAR [p] Parameter error (p\_systim is other than a multiple of four)

## Function:

Each service call changes the current system clock retained in the system to a value specified by p\_systim.

If a value larger than 1 is specified for CFG\_TICDENO (the denominator for time tick cycles), the maximum value that can be specified for tmout is H'7ffffff/CFG\_TICDENO. If a value larger than this is specified, operation is not guaranteed.

For detail of time watch method, refer to section 2.16.4(2), Time Watch Method.



## 3.15.2 Get System Clock (get\_tim, iget\_tim)

#### **C-Language API:**

```
ER ercd = get_tim (SYSTIM *p_systim);
ER ercd = iget tim (SYSTIM *p systim);
```

#### **Parameters:**

SYSTIM	*p_systim	R4	Start address of the packet where the current
			time data is to be returned
<b>Return Parameters:</b>			
ER	ercd	R0	Normal end (E_OK) or error code
SYSTIM	*p_systim	R4	Start address of the packet where the current
			time data is stored
Packet Structure:			

# typedef struct systim { UH utime; 0 2 Current time data (upper) UW ltime; +4 4 Current time data (lower) }SYSTIM; Error Codes:

E\_PAR [p] Parameter error (p\_systim is other than a multiple of four)

## Function:

Each service call reads the current system clock and returns it to the area indicated by p\_systim.
# 3.15.3 Supply Time Tick (isig\_tim) Function:

Updates the system clock.

When CFG\_TIMUSE is selected, the system is configured such that service call isig\_tim is executed automatically in cycles equal to CFG\_TICDENO/CFG\_TICNUME [ms]. That is, this function is not a service call, and so cannot be called from an application.

When a time tick is supplied, the kernel performs the following time-related processing.

- (1) System clock update (+1)
- (2) Startup of time event handler
- (3) Timeout processing for tasks in a WAITING state due to service calls with a timeout, such as tslp\_tsk

In order to use kernel functions related to time, the timer driver must be included. For details, refer to Appendix D, Timer Driver.



# 3.16 Time Management (Cyclic Handler)

**Cyclic Handler Service Calls:** Cyclic handler is controlled by the service calls listed in table 3.48.

		System State <sup>2</sup>
all <sup>*1</sup>	Description	T/N/E/D/U/L/C
[s]	Creates cyclic handler	T/E/D/U
	_	N/E/D/U
	Creates cyclic handler and assigns cyclic handler	T/E/D/U
	D automatically	N/E/D/U
	Deletes cyclic handler	T/E/D/U
[S]	Starts cyclic handler operation	T/E/D/U
	_	N/E/D/U
[S]	Stops cyclic handler operation	T/E/D/U
	_	N/E/D/U
	Refers to the cyclic handler state	T/E/D/U
	_	N/E/D/U
[s]: Servio use the s	ce calls that are not standard profile service calls but tandard profile function	are needed in order to
	[S] [S] [S]: Stanc [s]: Servic use the s	[s]       Creates cyclic handler         Creates cyclic handler and assigns cyclic handler         ID automatically         Deletes cyclic handler         [S]         Starts cyclic handler operation         [S]         Stops cyclic handler operation

- 2. T: Can be called from task context
  - N: Can be called from non-task context
  - E: Can be called from dispatch-enabled state
  - D: Can be called from dispatch-disabled state
  - U: Can be called from CPU-unlocked state
  - L: Can be called from CPU-locked state
  - C: Can be called from CPU exception handler

Cyclic Handler Specifications: The cyclic handler specifications are listed in table 3.49.

Table 3.49	Cyclic Handler Specifications
------------	-------------------------------

Item	Description
Cyclic handler ID	1 to CFG_MAXCYCID (14 max.)
Attribute supported	TA_HLNG: The task is written in a high-level language TA_ASM: The task is written in assembly language TA_STA: Starts cyclic handler operation TA_PHS: Reserves initiation phase

### 3.16.1 Create Cyclic Handler

(cre\_cyc, icre\_cyc)

```
(acre_cyc, iacre_cyc: Assign Cyclic Handler ID Automatically)
```

#### **C-Language API:**

```
ER ercd = cre_cyc (ID cycid, T_CCYC *pk_ccyc);
ER ercd = icre_cyc (ID cycid, T_CCYC *pk_ccyc);
ER_ID cycid = acre_cyc (T_CCYC *pk_ccyc);
ER_ID cycid = iacre_cyc (T_CCYC *pk_ccyc);
```

# **Parameters:**

<cre_cyc, icr<="" th=""><th>e_cyc&gt;</th><th></th><th></th></cre_cyc,>	e_cyc>		
ID	cycid	R4	Cyclic handler ID
T_CCYC	*pk_ccyc	R5	Pointer to the packet where the cyclic
			handler creation information is stored
<acre_cyc, ia<="" td=""><td>cre_cyc&gt;</td><td></td><td></td></acre_cyc,>	cre_cyc>		
T_CCYC	*pk_ccyc	R4	Pointer to the packet where the cyclic
			handler creation information is stored
<b>D</b> (			

#### **Return Parameters:**

<cre_cyc, ic:<="" td=""><td>re_cyc&gt;</td><td></td><td></td></cre_cyc,>	re_cyc>					
ER	ercd	RO	Normal end (E_OK) or error code			
<acre_cyc, iacre_cyc=""></acre_cyc,>						
HNO	cycid	RO	Created cyclic handler ID number (a			
			positive value) or error code			

#### **Packet Structure:**

typedef	struct	t_ccyc{			
	ATR	cycatr;	0	4	Cyclic handler attribute
	VP_INT	exinf;	+4	4	Extended information
	FP	cychdr;	+8	4	Cyclic handler address
	RELTIM	cyctim;	+12	4	Cyclic handler initiation cycle
	RELTIM	cycphs;	+16	4	Cyclic handler initiation phase

}T\_CCYC;

# **Error Codes:**

E_RSATR	[p]	Invalid attribute (cycatr is invalid)
E_PAR	[p]	Parameter error (pk_ccyc is other than a multiple of four,
		cyctim = 0, cycphs > cyctim, or cychdr is an odd address)
E_ID	[p]	Invalid ID number (cycid $\leq$ 0 or cycid > CFG_MAXCYCID)
E_OBJ	[k]	Object status is invalid
		(Cyclic handler indicated by cycid already exists)
E_NOID	[k]	No ID available



### Function:

Service calls cre\_cyc and icre\_cyc create the cyclic handler indicated by parameter cycid with the contents specified by parameter pk\_ccyc.

Service calls acre\_cyc and iacre\_cyc search for an unused cyclic handler ID and define a cyclic handler that has the searched ID with the contents specified by parameter pk\_ccyc, and return the defined cyclic handler ID as a return parameter. The range for searching for an unused cyclic handler specification number is 1 to CFG\_MAXCYCID.

The cyclic handler is a time event handler for the non-task context initiated by the time interval.

Parameter cycatr is specified in the following format. See table 3.50 for details.

cycatr:= ((TA\_HLNG || TA\_ASM) | [TA\_STA] | [TA\_PHS])

Table 3.50	<b>Cyclic Handler Attributes</b>	(cycatr)
------------	----------------------------------	----------

cycatr	Code	Description
TA_HLNG	H'00000000	The handler is written in a high-level language
TA_ASM	H'0000001	The handler is written in assembly language
TA_STA	H'0000002	Starts the cyclic handler operation
TA_PHS	H'0000004	Reserves initiation phase

When TA\_STA is specified, the cyclic handler is set to the operating state after it is created. When TA\_STA is not specified, the cyclic handler does not operate until service calls sta\_cyc or ista\_cyc is called. When TA\_PHS is specified, the initiation phase of the cyclic handler is kept before activating the cyclic handler, and the next time to initiate the handler is determined. When TA\_PHS is not specified, the next time to initiate the cyclic handler is determined based on the time that service calls sta\_cyc or ista\_cyc is called.

Parameter exinf specifies the extended information to be passed as a parameter when initiating the cyclic handler. Parameter exinf can be widely used by the user, for example, to set information concerning cyclic handlers to be defined.

Parameter cychdr specifies the start address of the cyclic handler.

Parameter cyctim specifies the handler initiation state.

Parameter cycphs specifies the handler initiation phase.

If a value larger than 1 is specified for CFG\_TICDENO (the denominator for time tick cycles), the maximum value that can be specified for cyctim and cycphs is H'7ffffff/CFG\_TICDENO. If a value larger than this is specified, operation is not guaranteed.

For detail of time watch method, refer to section 2.16.4(2), Time Watch Method.



The first time to initiate the cyclic handler occurs after cycphs (initiation phase) has passed since the service call that creates the cyclic handler has been called. The cyclic handler is then initiated at every cyctim (initiation interval).

The cyclic handler can also be created statically by the configurator.

# 3.16.2 Delete Cyclic Handler (del\_cyc)

C-Lang	guage API:					
E	R ercd = d	el_cy	rc (ID cycid	);		
Param	eters:					
I	D		cycid	R4	Cyclic	handler ID
Return	Parameter	s:				
E	R		ercd	RO	Normal	end (E_OK) or error code
Error (	Codes:					
E	_ID	[p]	Invalid ID	number	(cycid	$\leq$ 0 or cycid > CFG_MAXCYCID)
E	_NOEXS	[k]	Undefined	(Cyclic	handle	r indicated by cycid does not
			exist)			
E	_CTX	[k]	Context er	ror (Ca	lled fro	om disabled system state)
E	_CTX	[k]	Context er	ror (Ca	lled fro	om disabled system state)

# Function:

Service call del\_cyc deletes the cyclic handler indicated by parameter cycid.



#### 3.16.3 Start Cyclic Handler (sta\_cyc, ista\_cyc)

# C-Language API:

```
ER ercd = sta_cyc (ID cycid);
ER ercd = ista cyc (ID cycid);
```

#### **Parameters:**

ID cycid R4 Cyclic handler ID Return Parameters: ER ercd R0 Normal end (E\_OK) or error code Error Codes: E\_ID [p] Invalid ID number (cycid ≤ 0 or cycid > CFG\_MAXCYCID) E\_NOEXS [k] Undefined (Cyclic handler specified by cycid does not exist)

### Function:

Each service call causes the cycle handler specified by cycid to enter the operation state.

If TA\_PHS is not specified as a cyclic handler attribute, the cyclic handler is started each time the start cycle has passed, based on the timing at which the service calls are called.

If the cyclic handler specified by cycli is in the operating state and TA\_PHS is not specified as its attribute, the next timing of initiation is set after the service call is called.

If the cyclic handler specified by cyclid is in the operating state and TA\_PHS is specified as its attribute, the next timing of initiation is not set.

# 3.16.4 Stop Cyclic Handler (stp\_cyc, istp\_cyc)

#### **C-Language API:**

```
ER ercd = stp_cyc (ID cycid);
ER ercd = istp cyc (ID cycid);
```

Parameters:

ID cycid R4 Cyclic handler ID Return Parameters: ER ercd R0 Normal end (E\_OK) or error code Error Codes:

E\_ID [p] Invalid ID number (cycid ≤ 0 or cycid > CFG\_MAXCYCID) E\_NOEXS [k] Undefined (Cyclic handler specified by cycid does not exist)

### Function:

Each service call causes the cyclic handler indicated by parameter cycld to enter the notoperating state.



#### 3.16.5 Refer to Cyclic Handler State (ref\_cyc, iref\_cyc)

#### **C-Language API:**

ER ercd = ref cyc (ID cycid, T RCYC \*pk rcyc); ER ercd = iref cyc (ID cycid, T\_RCYC \*pk\_rcyc);

#### **Parameters:**

ID cycid R4 Cyclic handler ID	
T_RCYC *pk_rcyc R5 Pointer to the packet where the cyc	clic
handler state is to be returned	

#### **Return Parameters:**

ER	ercd	R0	Normal end (E_OK) or error code
T_RCYC	*pk_rcyc	R5	Pointer to the packet where the cyclic
			handler state is stored

#### Packet Structure:

typedef	struct	t_rcyc{		
	STAT	cycstat; +0	4	Cyclic handler operating state
	RELTIM	lefttim ; +4	4	Remaining time until the cyclic
				handler is initiated

#### }T RCYC;

#### **Error Codes:**

E_PAR	[p]	Parameter error (pk_rcyc is other than a multiple of four)
E_ID	[p]	Invalid ID number (cycid $\leq$ 0 or cycid > CFG_MAXCYCID)
E_NOEXS	[k]	Undefined (Cyclic handler specified by cycid does not
		exist)

# Function:

Each service call reads the cyclic handler state indicated by cycid and returns the cyclic handler operation state (cycstat) and the time remaining until the cyclic handler is initiated (lefttim), to the area indicated by parameter pk\_rcyc.

The target cyclic handler operation state is returned to parameter cycstat.

1 able 5.51	Handler Initiation State (cycstat)		
cycstat	Code	Description	
TCYC_STP	H'00000000	The cyclic handler is not in the operating state	
TCYC_STA	H'0000001	The cyclic handler is in the operating state	

#### Table 2.51 Handlan Initiation State (avastat)

The relative time until the target cyclic handler is next initiated is returned to parameter lefttim. When the target cyclic handler is not initiated, lefttim is undefined.

RENESAS

Rev.6.00 206 REJ10B0060-0600

# 3.17 Time Management (Alarm Handler)

**Alarm Handler Service Calls:** Alarm handler is controlled by the service calls listed in table 3.52.

# Table 3.52 Service Calls for Alarm Handler

		System State <sup>2</sup>
Service Call <sup>1</sup>	Description	T/N/E/D/U/L/C
cre_alm	Creates alarm handler	T/E/D/U
icre_alm	_	N/E/D/U
acre_alm	Creates alarm handler and assigns alarm handler	T/E/D/U
iacre_alm	D automatically	N/E/D/U
del_alm	Deletes alarm handler	T/E/D/U
sta_alm	Starts alarm handler operation	T/E/D/U
ista_alm	_	N/E/D/U
stp_alm	Stops alarm handler operation	T/E/D/U
istp_alm	_	N/E/D/U
ref_alm	Refers to the alarm handler state	T/E/D/U
iref_alm	—	N/E/D/U
Notes: 1. [S]: Stand	dard profile service calls	
• •	ce calls that are not standard profile service calls but tandard profile function	are needed in order to
N: Can b	e called from task context e called from non-task context e called from dispatch-enabled state	

E: Can be called from dispatch-enabled state D: Can be called from dispatch-disabled state

U: Can be called from CPU-unlocked state

L: Can be called from CPU-locked state

C: Can be called from CPU exception handler

Alarm Handler Specifications: The alarm handler specifications are listed in table 3.53.

Table 3.53	Alarm	Handler	Specifications
------------	-------	---------	----------------

Item	Description
Alarm handler ID	1 to CFG_MAXALMID (15 max)
Attribute supported	TA_HLNG: The task is written in a high-level language TA_ASM: The task is written in assembly language



#### 3.17.1 Create Alarm Handler

(cre\_alm, icre\_alm)

(acre\_alm, iacre\_alm: Assign Alarm Handler ID Automatically)

#### **C-Language API:**

```
ER ercd = cre_alm (ID almid, T_CALM *pk_calm);
ER ercd = icre_alm (ID almid, T_CALM *pk_calm);
ER_ID almid = acre_alm (T_CALM *pk_calm);
ER_ID almid = iacre_alm (T_CALM *pk_calm);
```

#### **Parameters:**

<cre_alm, icre<="" th=""><th>e_alm&gt;</th><th></th><th></th></cre_alm,>	e_alm>		
ID	almid	R4	Alarm handler ID
T_CALM	*pk_calm	R5	Pointer to the packet where the alarm
			handler creation information is stored
<acre_alm, iad<="" td=""><td>cre_alm&gt;</td><td></td><td></td></acre_alm,>	cre_alm>		
T_CALM	*pk_calm	R4	Pointer to the packet where the alarm
			handler creation information is stored

R0 Normal end (E\_OK) or error code

value) or error code

R0 Created alarm handler ID (a positive

#### **Return Parameters:**

```
<cre_alm, icre_alm>
ER ercd
<acre_alm, iacre_alm>
ER_ID almid
```

#### **Packet Structure:**

typedef	struct	t_calm {			
	ATR	almatr;	0	4	Alarm handler attribute
	VP_INT	exinf;	+4	4	Extended information
	FP	almhdr;	+8	4	Alarm handler address
}T_CALM;					

# Error Codes:

E_RSATR	[p]	Invalid attribute (almatr is invalid)
E_PAR	[p]	Parameter error (pk_calm is other than a multiple of four or
		almhdr is an odd value)
E_ID	[p]	Invalid ID number (almid $\leq$ 0 or almid > CFG_MAXALMID)
E_OBJ	[k]	Object status is invalid
		(Alarm handler indicated by almid already exists)
E_NOID	[k]	No ID available

RENESAS

# Function:

Service calls cre\_alm and icre\_alm create the alarm handler indicated by parameter almid with the contents specified by parameter pk\_calm.

Service calls acre\_alm and iacre\_alm search for an unused alarm handler ID and define an alarm handler that has the searched ID with the contents specified by parameter pk\_calm, and return the defined alarm handler ID as a return parameter. The range for searching for an unused alarm handler ID is 1 to CFG\_MAXALMID.

The alarm handler is a time event handler for the non-task context initiated at the specified time only once.

Parameter almatr is specified in the following format. See table 3.54 for details.

almatr:= (TA\_HLNG || TA\_ASM)

Table 3.54	Alarm	Handler	Attributes	(almatr)
------------	-------	---------	------------	----------

almatr	Code	Description
TA_HLNG	H'00000000	The handler is written in a high-level language
TA_ASM	H'0000001	The handler is written in assembly language

Parameter exinf specifies extended information to be returned as a parameter when initiating the alarm handler. Parameter exinf can be widely used by the user, for example, to set information concerning alarm handlers to be defined.

Parameter almhdr specifies the start address of the alarm handler.

The time to initiate the alarm handler is not set immediately after creating the alarm handler. The alarm handler is in the stop state.

The alarm handler can also be created statically by the configurator.

RENESAS

# 3.17.2 Delete Alarm Handler (del\_alm)

C-Langu	C-Language API:							
ER	ercd = del_a	lm (ID almic	1);					
Paramet	ers:							
ID		almid	R4	Alarm handler ID				
Return I	Parameters:							
ER		ercd	R0	Normal end (E_OK) or error code				
Error C	odes:							
E_:	ID [p]	Invalid	ID numk	per (almid $\leq$ 0 or almid > CFG_MAXALMID)				
E_I	NOEXS [k]	Undefine	d (Alar	m handler specified by almid does not				
		exist)						
E_0	CTX [k]	Context	error (	Called from disabled system state)				

# Function:

Service call del\_alm deletes the alarm handler indicated by parameter almid.

# 3.17.3 Start Alarm Handler (sta\_alm, ista\_alm)

# **C-Language API:**

```
ER ercd = sta alm (ID almid, RELTIM almtim);
     ER ercd = ista alm (ID almid, RELTIM almtim);
Parameters:
     TD
                     almid
                               R4
                                       Alarm handler ID
     RELTIM
                     almtim
                               R5
                                       Alarm handler initiation time
Return Parameters:
     ER
                     ercd
                                RO
                                       Normal end (E OK) or error code
Error Codes:
     E ID
                 [q]
                        Invalid ID number (almid \leq 0 or almid > CFG MAXALMID)
     E NOEXS
                        Undefined (Alarm handler specified by almid does not
                 [k]
                        exist)
```

# Function:

The starting time for the alarm handler specified by almid is set to the relative time specified by almtim after the moment at which the service call is called, to start operation of the alarm handler.

If a time is set for an alarm handler already in operation, the previous starting time setting is cancelled, and the new starting time is set.

If almtim is set to 0, the alarm handler is started at the next time tick.

When a value larger than 1 is specified for CFG\_TICDENO (the denominator for time tick cycles), the maximum value that can be specified for almtim is H'fffffff/CFG\_TICDENO. If a value larger than this is specified, operation is not guaranteed.

For detail of time watch method, refer to section 2.16.4(2), Time Watch Method.

RENESAS

# 3.17.4 Stop Alarm Handler (stp\_alm, istp\_alm)

### **C-Language API:**

```
ER ercd = stp_alm (ID almid);
ER ercd = istp alm (ID almid);
```

#### **Parameters:**

```
ID almid R4 Alarm handler ID

Return Parameters:

ER ercd R0 Normal end (E_OK) or error code

Error Codes:

E_ID [p] Invalid ID number (almid ≤ 0 or almid > CFG_MAXALMID)

E_NOEXS [k] Undefined (Alarm handler specified by almid does not

exist)
```

#### Function:

Each service call releases the alarm handler initiation time indicated by parameter almid, and stops alarm handler operation.

#### 3.17.5 Refer to Alarm Handler State (ref\_alm, iref\_alm) **C-Language API:** ER ercd = ref alm (ID almid, T RALM \*pk ralm); ER ercd = iref alm (ID almid, T RALM \*pk ralm); **Parameters:** TD almid R4 Alarm handler ID T RALM \*pk ralm R5 Pointer to the packet where the alarm handler state is to be returned Return Parameters: FΡ ercd Normal end (E OK) or error code R0 T RALM \*pk ralm R5 Pointer to the packet where the alarm handler state is stored Packet Structure: typedef struct t ralm{ STAT almstat; +0 4 Alarm handler operation state RELTIM lefttim; Remaining time until the alarm +4 4 handler is initiated }T RALM; **Error Codes:** E PAR [p] Parameter error (pk ralm is other than a multiple of four) E ID [p] Invalid ID number (almid ≤ 0 or almid > CFG MAXALMID) E NOEXS [k] Undefined (Alarm handler specified by almid does not exist) Function: Each service call reads the alarm handler state indicated by almid and returns the alarm handler operating state (almstat) and remaining time until the alarm handler is initiated (lefttim) to the area indicated by parameter pk\_ralm. The target alarm handler activation state is returned to parameter almstat.

Table 3.55	Alarm Handler State (almstat)				
almstat	Code	Description			
TALM_STP	H'00000000	The alarm handler is not operating			
TALM_STA	H'0000001	The alarm handler is operating			

Relative time until the target alarm handler is initiated next is returned to parameter lefttim. When the target alarm handler is not initiated, lefttim is undefined.

RENESAS

# 3.18 Time Management (Overrun Handler)

**Overrun Handler Service Calls:** Overrun handler is controlled by the service calls listed in table 3.56.

# Table 3.56 Service Calls for Overrun Handler

		System State <sup>2</sup>
Service Call <sup>11</sup>	Description	T/N/E/D/U/L/C
def_ovr	Defines overrun handler	T/E/D/U
sta_ovr	Starts overrun handler operation	T/E/D/U
ista_ovr		N/E/D/U
stp_ovr	Stops overrun handler operation	T/E/D/U
istp_ovr		N/E/D/U
ref_ovr	Refers to overrun handler state	T/E/D/U
iref_ovr		N/E/D/U

Notes: 1. [S]: Standard profile service calls [s]: Service calls that are not standard profile service calls but are needed in order to use the standard profile function

- 2. T: Can be called from task context
  - N: Can be called from non-task context
  - E: Can be called from dispatch-enabled state
  - D: Can be called from dispatch-disabled state
  - U: Can be called from CPU-unlocked state
  - L: Can be called from CPU-locked state
  - C: Can be called from CPU exception handler

Only one overrun handler can be defined in the system. The overrun handler is a time event handler.

The processor time used by the task includes the execution times of a task, the service calls called by the task, and the interrupt handler that is initiated during execution of the task. Used processor time is not counted while the task is not in the RUNNING state.

Overrun Handler Specifications: The overrun handler specifications are listed in table 3.57.

# Table 3.57 Overrun Handler Specifications

Item	Description
Processor time unit (OVRTIM)	Same as system clock (1 [ms])
Attribute supported	TA_HLNG: The task is written in a high-level language TA_ASM: The task is written in assembly language

RENESAS

# 3.18.1 Define Overrun Handler (def\_ovr)

# C-Language API:

	ER ercd = def_ovr (T_DOVR *pk_dovr);									
Para	meters:									
	T_DOVR		*pk_c	lovr	R4	Point	er t	o the packet where the overrun		
						handl	er d	efinition information is stored		
Retu	rn Paramete	rs:								
	ER		ercd		R0	Norma	l en	d (E_OK) or error code		
Pack	et Structure:									
	typedef	stru	ıct	t_dovr	<u></u> {					
		ATR		ovratr	;	0	4	Overrun handler attribute		
		FP		ovrhdr	;	+4	4	Overrun handler address		
	}T_DOVR;									
Erro	r Codes:									
	E_RSATR	[p]	Inva	alid at	tribu	te (ov	ratr	is invalid)		
	E_PAR	[p]	Para	ameter	error	(pk_d	ovr	is other than a multiple of four		
			or c	ovrhdr	is an	odd v	alue	)		

# Function:

The overrun handler is defined using the content specified by pk\_dovr.

The overrun handler is a time event handler for non-task contexts which is started when the processor is used by a task for a time exceeding a preset time.

Parameter ovratr is specified in the following format. See table 3.58 for details.

ovratr := (TA\_HLNG || TA\_ASM)

# Table 3.58Overrun Handler Attributes (ovratr)

ovratr	Code	Description
TA_HLNG	H'00000000	The handler is written in a high-level language
TA_ASM	H'0000001	The handler is written in assembly language

As ovrhdr, the start address of the overrun handler is specified.

When, in service call def\_ovr, pk\_dovr = NULL(0) is specified, the overrun handler definition is cancelled.

When an overrun handler has already been defined, if this service call is called, the preceding definition is cancelled and the new definition takes its place.

An overrun handler can also be defined statically by the configurator.

RENESAS

# 3.18.2 Start Overrun Handler (sta\_ovr, ista\_ovr)

### **C-Language API:**

```
ER ercd = sta_ovr (ID tskid, OVRTIM ovrtim);
ER ercd = ista ovr (ID tskid, OVRTIM ovrtim);
```

#### **Parameters:**

ID	t	skid	R4	Task ID
OVRTIM	0	vrtim	R5	Upper processor time limit
<b>Return Parameters</b>	5:			
ER	e	rcd	RO	Normal end (E_OK) or error code
Error Codes:				
E_ID	[p]	Invalid	ID numb	er (tskid < 0, tskid > CFG_MAXTSKID, or
		tskid =	TSK_SEL	F(0) is specified in a non-task context)
E_NOEXS	[k]	Undefine	d (Task	specified by tskid does not exist)
E_OBJ	[k]	Object s	tatus i	s invalid
		(Overrun	handle	r has not been defined)

# Function:

Overrun handler operation begins for the task specified by tskid.

By specifying tskid = TSK\_SELF(0), the current task can be specified.

The upper processor time limit for the task is set to the time specified by ovrtim, and the processor time used is cleared to 0. If upper processor time has been already specified for the task indicated by tskid, the upper processor time limit previously specified is cancelled, and the new processor time limit is set.

When the processor time used exceeds the upper processor time limit, the overrun handler is started.

When a value larger than 1 is specified for CFG\_TICDENO (the denominator for time tick cycles), the maximum value that can be specified for ovrtim is H'fffffff/CFG\_TICDENO. If a value larger than this is specified, operation is not guaranteed.

If 0 is specified for ovrtim, the overrun handler is started on the first time tick after the task begins to use the processor.

For detail of time watch method, refer to section 2.16.4(2), Time Watch Method.

RENESAS

# 3.18.3 Stop Overrun Handler Operation (stp\_ovr, istp\_ovr)

# **C-Language API:**

```
ER ercd = stp_ovr (ID tskid);
ER ercd = istp ovr (ID tskid);
```

#### **Parameters:**

Paran	neters:				
	ID		tskid	R4	Task ID
Retur	n Parameter	s:			
1	ER		ercd	R0	Normal end (E_OK) or error code
Error	Codes:				
i	E_ID	[p]	Invalid I	D numbe	er (tskid < 0, tskid > CFG_MAXTSKID, or
			tskid = 1	SK_SELI	F(0) is specified in a non-task context)
:	E_NOEXS	[k]	Undefined	l (Task	specified by tskid does not exist)
1	E_OBJ	[k]	Object st	atus is	s invalid
			(Overrun	handle	r has not been defined)

# Function:

Each service call releases the upper processor time limit for the task indicated by parameter tskid and stops overrun handler operation.

By specifying tskid = TSK\_SELF (0), the current task can be specified.



# 3.18.4 Refer to Overrun Handler State (ref\_ovr, iref\_ovr)

#### **C-Language API:**

ER ercd = ref\_ovr (ID tskid, T\_ROVR \*pk\_rovr); ER ercd = iref ovr (ID tskid, T ROVR \*pk rovr);

#### **Parameters:**

ID	tskid	R4	Task ID
T_ROVR	*pk_rovr	R5	Pointer to the packet where the overrun
			handler state is to be returned

#### **Return Parameters:**

ER	ercd	R0	Normal end (E_OK) or error code
T_ROVR	*pk_rovr	R5	Pointer to the packet where the overrun
			handler state is stored

#### Packet Structure:

typedef struct t\_rovr { STAT ovrstat;

STAT	ovrstat;	+0	4	Overrun handler operation state
OVRTIM	leftotm;	+4	4	Remaining processor time

# }T\_ROVR;

Error	Codes:	

E_PAR	[p]	Parameter error (pk_rovr is other than a multiple of four)
E_ID	[p]	Invalid ID number (tskid < 0 , tskid > CFG_MAXTSKID, or
		<pre>tskid = TSK_SELF(0) is specified in a non-task context)</pre>
E_NOEXS	[k]	Undefined (Task specified by tskid does not exist)
E_OBJ	[k]	Object status is invalid
		(Overrun handler has not been defined)

#### Function:

The state of the overrun handler for the task specified by tskid is referenced, and the state of operation of the overrun handler (ovrstat) and the remaining processor time (leftotm) are returned to the area specified by pk\_rovr.

By specifying tskid = TSK\_SELF (0), the current task can be specified.

As the operating state of the overrun handler, the upper processor time limit setting is returned as ovrstat.

Table 3.59	Handler Activation State (ovrstat)			
ovrstat	Code	Description		
TOVR_STP	H'00000000	No upper processor time limit is set		
TOVR_STA	H'0000001	An upper processor time limit is set		

RENESAS

The processor time remaining until the overrun handler is started due to the target task is returned as leftotm. If no upper processor time limit is set for the task, the value of leftotm is undefined.

# 3.19 System State Management

**System State Management Service Calls:** System state is controlled by the service calls listed in table 3.60.

			System State <sup>*</sup>	
Service Call <sup>1</sup>		Description	T/N/E/D/U/L/C	
rot_rdq	[S]	Rotates ready queue	T/E/D/U	
irot_rdq	[S]		N/E/D/U	
get_tid	[S]	Refers to task ID in RUNNING state	T/E/D/U/C	
iget_tid	[S]		N/E/D/U/C	
loc_cpu	[S]	Locks CPU	T/E/D/U/L	
iloc_cpu	[S]		N/E/D/U/L	
unl_cpu	[S]	Unlocks CPU	T/E/D/U/L	
iunl_cpu	[S]		N/E/D/U/L	
dis_dsp	[S]	Disables task dispatch	T/E/D/U	
ena_dsp	[S]	Enables task dispatch	T/E/D/U	
sns_ctx	[S]	Refers to task context	T/N/E/D/U/L/C	
sns_loc	[S]	Refers to CPU-locked state	T/N/E/D/U/L/C	
sns_dsp	[S]	Refers to dispatch-disabled state	T/N/E/D/U/L/C	
sns_dpn	[S]	Refers to dispatch-pended state	T/N/E/D/U/L/C	
vsta_knl	[s]	Starts kernel	T/N/E/D/U/L/C	
ivsta_knl	[s]		T/N/E/D/U/L/C	
vsys_dwn	[s]	Terminates the system	T/N/E/D/U/L/C	
ivsys_dwn	[s]		T/N/E/D/U/L/C	
vget_trc		Acquires trace	T/E/D/U	
ivget_trc		_	N/E/D/U	
ivbgn_int		Acquires start of interrupt handler to trace	N/E/D/U	
ivend_int		Acquires end of interrupt handler to trace	N/E/D/U	

 Table 3.60
 Service Calls for System State Management

Notes: 1. [S]: Standard profile service calls

[s]: Service calls that are not standard profile service calls but are needed in order to use the standard profile function



- 2. T: Can be called from task context
  - N: Can be called from non-task context
  - E: Can be called from dispatch-enabled state
  - D: Can be called from dispatch-disabled state
  - U: Can be called from CPU-unlocked state
  - L: Can be called from CPU-locked state
  - C: Can be called from CPU exception handler

#### 3.19.1 Rotate Ready Queue (rot\_rdq, irot\_rdq)

#### **C-Language API:**

```
ER ercd = rot_rdq(PRI tskpri);
```

```
ER ercd = irot_rdq(PRI tskpri);
```

#### **Parameters:**

PRI		tskpri	R4	Task priority
<b>Return Paramete</b>	rs:			
ER		ercd	R0	Normal end (E_OK) or error code
Error Codes:				
E_PAR	[p]	Parameter e	error (t	skpri < 0, tskpri > CFG_MAXTSKPRI, or
		tskpri = TH	PRI_SELF	(0) is specified in a non-task context)

#### Function:

Each service call rotates the ready queue of the task priority indicated by parameter tskpri. In other words, the task at the head of the task priority ready queue is sent to the end of the queue, enabling the second task in the ready queue to be executed.

Specifying tskpri = TPRI\_SELF (0) rotates the ready queue with the base priority of the current task. The base priority is the same as the current priority when the mutex function is not used; however, the current priority is not the same as the base priority while the mutex is locked. Thus, the ready queue with current priority, including the current task, cannot be rotated even when TPRI\_SELF is specified.

# 3.19.2 Get Task ID in RUNNING State (get\_tid, iget\_tid)

#### **C-Language API:**

```
ER ercd = get tid(ID *p tskid);
     ER ercd = iget tid(ID *p tskid);
Parameters:
                     *p_tskid
     ID
                                  R4
                                       Pointer to the area where the task ID is
                                       to be returned
Return Parameters:
     ER
                     ercd
                                       Normal end (E OK) or error code
                                  R0
     тр
                     *p tskid
                                       Pointer to the task ID
                                  R4
Error Codes:
     E PAR
                [p] Parameter error (p tskid is an odd value)
```

### Function:

Each service call gets the task ID in the RUNNING state and returns it to the area indicated by  $p_{tskid}$ . If each service call is called from task context, the current task ID is returned. If each service call is called from non-task context, the task ID that is being executed is returned. If there is no task in the RUNNING state, TSK\_NONE (0) is returned.

Service calls get\_tid and iget\_tid can also be called from the CPU exception handler.



#### 3.19.3 Lock CPU (loc\_cpu, iloc\_cpu)

# **C-Language API:**

ER ercd = loc\_cpu(void);

ER ercd = iloc\_cpu(void);

# Parameters:

None

# **Return Parameters:**

ER ercd R0 Normal end (E\_OK)

# Error Codes:

None

# Function:

Each service call locks the CPU and inhibits interrupts and task dispatches.

The following describes the CPU-locked state:

- Tasks cannot be scheduled while the CPU is locked.
- Interrupts, having a level equal to or below the kernel interrupt mask level (CFG\_KNLMSKLVL) defined by the configurator, are inhibited.
- Only the following service calls can be called from the CPU-locked state. The system operation cannot be guaranteed when a service call other than the following is called:
  - ext\_tsk
  - exd\_tsk
  - sns\_tex
  - loc\_cpu, iloc\_cpu
  - unl\_cpu, iunl\_cpu
  - sns\_ctx
  - sns\_loc
  - sns\_dsp
  - sns\_dpn
  - vsta\_knl, ivsta\_knl
  - vsys\_dwn, ivsys\_dwn

When the following service calls are called in the CPU locked state, the system returns to the CPU unlocked state.

- unl\_cpu or iunl\_cpu
- ext\_tsk or exd\_tsk

The transition between CPU-Locked state and CPU-unlocked state is occurred only when loc\_cpu, iloc\_cpu, unl\_cpu, iunl\_cpu, ext\_tsk, or exd\_tsk service call is called. An interrupt handler which level is equal or lower than the kernel interrupt mask level (CFG\_KNLMSKLVL), time event handler, initialization routine, and task exception routine must unlock the CPU at termination. If the CPU is locked at termination, normal system operation cannot be guaranteed. Note, the CPU at the start of these handlers is unlocked. If the CPU exception handler changes CPU-locked/unlocked state, the handler must return to former state. If the handler does not return to former state, normal system operation cannot be guaranteed.

If service calls loc\_cpu and iloc\_cpu are called while the CPU is locked, no error will occur. In this case, queuing will not be done.



# 3.19.4 Unlock CPU (unl\_cpu, iunl\_cpu)

# C-Language API:

```
ER ercd = unl_cpu(void);
ER ercd = iunl_cpu(void);
Parameters:
None
Return Parameters:
ER ercd R0 Normal end (E_OK)
Error Codes:
None
```

### Function:

Each service call unlocks the CPU, which was locked by service call loc\_cpu or iloc\_cpu. If the CPU enters the task-context dispatch-enabled state by the service call, the task scheduling is performed.

When the system makes a transition to the CPU-locked state by calling service call iloc\_cpu in the interrupt handler, service call iunl\_cpu must be called to unlock the CPU before returning from the interrupt handler.

The CPU-locked state and dispatch-disabled state are managed individually. Thus, service call unl\_cpu or iunl\_cpu does not enable the task dispatch by calling service call ena\_dsp.

If service calls unl\_cpu and iunl\_cpu are called in CPU-unlocked state, no error will occur, but queuing will not be done.

# 3.19.5 Disable Dispatch (dis\_dsp)

# C-Language API:

ER ercd = dis\_dsp(void);

# **Parameters:**

None

#### **Return Parameters:**

ER ercd R0 Normal end (E\_OK)
Error Codes:

None

# Function:

Service call dis\_dsp disables task dispatch.

The following describes the dispatch-disabled state:

- Task scheduling is delayed, so that a task other than the current task cannot enter the RUNNING state.
- Interrupts can be accepted.
- Service calls to shift a task to the WAITING state cannot be called.

When the following service calls are called while task dispatch is disabled, the system returns to the task dispatch-enabled state.

- ena\_dsp
- ext\_tsk or exd\_tsk

The transition between dispatch-disabled state and dispatch-enabled state is occurred only when dis\_dsp, ena\_dsp, ext\_tsk, or exd\_tsk service call is called.

If the CPU exception handler changes dispatch-disabled/enabled state, the handler must return to former state. If the handler does not return to former state, normal system operation cannot be guaranteed.

When task dispatch is disabled, the task state is undefined. Therefore, if the current task refers to its state by calling service call ref\_tsk, the returned state is not always the RUNNING state.

An error will not occur when service call dis\_dsp is called while the task dispatch is disabled; however, queuing will not be done.



# 3.19.6 Enable Dispatch (ena\_dsp)

# **C-Language API:**

ER ercd = ena\_dsp(void);

#### **Parameters:**

None

**Return Parameters:** 

ER ercd R0 Normal end (E\_OK)
Error Codes:

None

#### Function:

Service call ena\_dsp enables task dispatch disabled by service call dis\_dsp. Task scheduling is then performed after the service call.

An error will not occur when service call ena\_dsp is called during task dispatch-enabled state; however, queuing will not be done.

# 3.19.7 Refer to Context (sns\_ctx)

# C-Language API:

BOOL state = sns\_ctx(void);

## Parameters:

None

#### **Return Parameters:**

BOOL state R0 Context

# Function:

TRUE is returned when service call sns\_ctx is called from non-task context. FALSE is returned when service call sns\_ctx is called from task context.

Service call sns\_ctx can be called in the CPU-locked state and from the CPU exception handler.



# 3.19.8 Refer to CPU-Locked State (sns\_loc)

### **C-Language API:**

BOOL state = sns\_loc(void);

#### **Parameters:**

None

#### **Return Parameters:**

BOOL state R0 CPU-locked state

# Function:

Service call sns\_loc returns TRUE when the CPU is locked. Service call sns\_loc returns FALSE when the CPU is unlocked.

Service call sns\_loc can be called in the CPU-locked state and from the CPU exception handler.



# 3.19.9 Refer to Dispatch-disabled State (sns\_dsp)

# **C-Language API:**

BOOL state = sns\_dsp(void); Parameters: None Return Parameters: BOOL state R0 Dispatch-disabled state

# Function:

Service call sns\_dsp returns TRUE when task dispatch is disabled. Service call sns\_dsp returns FALSE when task dispatch is enabled.

Service call sns\_dsp can be called in the CPU-locked state and from the CPU exception handler.



# 3.19.10 Refer to Dispatch-Pended State (sns\_dpn)

#### **C-Language API:**

BOOL state = sns\_dpn(void);

#### **Parameters:**

None

#### **Return Parameters:**

BOOL state R0 Dispatch-pended state

# Function:

Service call sns\_dpn returns TRUE when the task dispatch is pended. Otherwise, service call sns\_dpn returns FALSE.

When the following conditions are satisfied, FALSE is returned. Otherwise, TRUE is returned.

- Task dispatch is not disabled.
- The CPU is unlocked.
- · Task or task exception processing routine
- An interrupt is not masked by service call chg\_ims.

Service call sns\_dpn can be called in the CPU-locked state and from the CPU exception handler.

# 3.19.11 Start Kernel (vsta\_knl, ivsta\_knl)

# C-Language API:

```
void vsta_knl(void);
```

```
void ivsta_knl(void);
```

# Assembler API:

Branches to symbol "\_\_kernel\_reset"

### **Parameters:**

None

# **Return Parameters:**

Service call vsta\_knl does not return any parameters to the current task.

# Function:

Service call vsta\_knl starts the kernel.

If the kernel has already been started, the multitasking environment up to that point is all nullified.

This service call can also be called in the CPU-locked state and from the CPU exception handler. It can also be called before the kernel is started.

This service call should be called in a state with all interrupts masked (SR.IMASK = 15).

In the HI7700/4 and HI7750/4, this service call can also be called from an exception block state (SR.BL = 1).

An application calling this service call must be linked with the kernel. Refer to 2.18.1, Resetting the CPU and Initiating the Kernel.



# 3.19.12 System Down (vsys\_dwn, ivsys\_dwn)

#### **C-Language API:**

```
void vsys_dwn (W type, ER ercd, VW inf1, VW inf2);
void ivsys dwn (W type, ER ercd, VW inf1, VW inf2);
```

#### **Parameters:**

W	type	R4	Error type
ER	ercd	R5	Error code
WV	inf1	R6	System abnormal information 1
VW	inf2	R7	System abnormal information 2

### **Return Parameters:**

Service call vsys\_dwn is not returned.

#### Function:

Service call vsys\_dwn passes control to the system down routine.

A value (1 to H'7ffffff) corresponding to the error type must be specified for the parameter type. Values below 0 are reserved for future expansion.

The system down routine is also executed when abnormal operation is detected in the kernel.

Service call vsys\_dwn can be called in the CPU-locked state and from the CPU exception handler.

This service call can be called even in the exception block state (SR.BL = 1) in the HI7700/4 and HI7750/4.

# 3.19.13 Acquire Trace Information (vget\_trc, ivget\_trc)

### **C-Language API:**

```
ER ercd = vget trc(VW para1, VW para2, VW para3, VW para4);
    ER ercd = ivget trc(VW para1, VW para2, VW para3, VW para4);
Parameters:
    VW
                    para1
                                R4
                                        Parameter 1
    VW
                    para2
                                R5
                                      Parameter 2
                                R6
    VW
                    para3
                                       Parameter 3
    VW
                    para4
                                 R7
                                        Parameter 4
Return Parameters:
    ER
                    ercd
                                 R0
                                        Normal end (E OK)
Error Codes:
```

None

### Function:

A trace of information required by the user is obtained.

The parameters paral to para4 can be used freely by the user to distinguish the information to be acquired.

The acquired trace information can be shown by using a debugging extension (DX).

If CFG\_TRACE is not checked by the configurator, this service call does not perform any processing.



### 3.19.14 Acquire Start of Interrupt Handler as Trace Information (ivbgn\_int)

#### **C-Language API:**

ER ercd = ivbgn\_int(UINT dintno);

# **Parameters:**

UINT dintno R4 Interrupt handler number Return Parameters: ER ercd R0 Normal end (E\_OK) Error Codes: None

#### Function:

The beginning of processing of the interrupt handler for the interrupt handler number specified by dintno is traced.

The interrupt handler number is, for the HI7000/4, the CPU vector number, and for the HI7700/4 and HI7750/4 is the CPU exception code (in the case of a CPU for which INTEVT2 exists, the INTEVT2 code; otherwise, the INTEVT code).

This service call should be called at the beginning of an interrupt handler. In addition, it should always be used in combination with ivend\_int.

An error does not result if it is called from code other than an interrupt handler, but in such cases there is the possibility that the debugging extension trace display may be illegal.

If CFG\_TRACE is not checked by the configurator, this service call does not perform any processing.
# 3.19.15 Acquire End of Interrupt Handler as Trace Information (ivend\_int)

# **C-Language API:**

ER ercd = i	vend_int(UINT d	intno);	
Parameters:			
UINT	dintno	R4	Interrupt handler number
<b>Return Parameter</b>	s:		
ER	ercd	R0	Normal end (E_OK)
Error Codes:			
None			

# Function:

The end of processing of the interrupt handler for the interrupt handler number specified by dintno is traced.

The interrupt handler number is, for the HI7000/4, the CPU vector number, and for the HI7700/4 and HI7750/4 is the CPU exception code (in the case of a CPU for which INTEVT2 exists, the INTEVT2 code; otherwise, the INTEVT code).

This service call should be called at the end of an interrupt handler. In addition, it should always be used in combination with ivbgn\_int.

An error does not result if it is called from code other than an interrupt handler, but in such cases there is the possibility that the debugging extension trace display may be illegal.

If CFG\_TRACE is not checked by the configurator, this service call does not perform any processing.

This service call is a function original to the HI7000/4 series.



# 3.20 Interrupt Management

**Interrupt Management Service Calls:** Interrupts are controlled by the service calls listed in table 3.61.

# Table 3.61 Service Calls for Interrupt Management

		System State <sup>2</sup>
Service Call <sup>1</sup>	Description	T/N/E/D/U/L/C
def_inh	Defines interrupt handler	T/E/D/U
idef_inh		N/E/D/U
chg_ims	Changes interrupt mask	T/E/D/U
ichg_ims		N/E/D/U
get_ims	Refers to interrupt mask	T/E/D/U
iget_ims		N/E/D/U

Notes: 1. [S]: Standard profile service calls [s]: Service calls that are not standard profile service calls but are needed in order to use the standard profile function

- 2. T: Can be called from task context
  - N: Can be called from non-task context
  - E: Can be called from dispatch-enabled state
  - D: Can be called from dispatch-disabled state
  - U: Can be called from CPU-unlocked state
  - L: Can be called from CPU-locked state
  - C: Can be called from CPU exception handler

**Interrupt Management Specifications:** The interrupt management specifications are listed in table 3.62.

# Table 3.62 Interrupt Management Specifications

Item	Description
Interrupt handler number	0 to CFG_MAXVCTNO (511 max.) (HI7000/4) 0 to CFG_MAXVCTNO (H'fe0 max.) (HI7700/4, HI7750/4)
Attribute supported	TA_HLNG: The task is written in a high-level language TA_ASM: The task is written in assembly language

```
C-Language API:
     ER ercd = def inh(INHNO inhno, T DINH *pk dinh);
     ER ercd = idef inh(INHNO inhno, T DINH *pk dinh);
Parameters:
     INHNO
                    inhno
                                R4
                                      Interrupt handler number
     T DINH
                    *pk dinh
                                R2
                                      Pointer to the packet where the definition
                                      information of interrupt handler is stored
Return Parameters:
     ER
                                      Normal end (E OK) or error code
                    ercd
                                R0
Packet Structure:
     typedef
                struct
                          t dinh
                ATR
                          inhatr:
                                               Handler attribute
                                    0
                                          4
                FP
                          inhhdr; +4
                                          4
                                               Handler address
                UINT
                          inhsr:
                                    +8
                                          4
                                               SR at initiation (ignored in the
                                               HI7000/4)
     }T DINH;
                            Correction: Please read inthdr for inhhdr.
Error Codes:
     E RSATR
                 [ŋ]
                       Invalid attribute (inhatr is invalid)
     E PAR
                 [q]
                       Parameter error (pk dinh is other than a multiple of four or
                       inthdr is an odd value)
                       HI7000/4:
                       Invalid number specification
                       (inhno = 25 or 26, or inhno > CFG MAXVCTNO)
                       HI7700/4, HI7750/4:
                       Invalid number specification (inhno has a value other than a
                       multiple of H'20, inhno = H'160, or inhno > CFG MAXVCTNO)
```

Define Interrupt Handler (def inh. idef inh)

# Function:

3.20.1

The handler for the interrupt handler number specified by inhno is defined as the content specified by pk\_dinh.

The interrupt handler number is, for the HI7000/4, the CPU vector number, and for the HI7700/4 and HI7750/4 is the CPU exception code (in the case of a CPU for which INTEVT2 exists, the INTEVT2 code; otherwise, the INTEVT code).

On the HI7000/4, this call cannot be used to define handlers for the interrupt handler numbers 0 to 3 (power-on reset, manual reset). (If these numbers are specified, the call is ignored.)

On the HI7700/4 and HI7750/4, this call cannot be used to define handlers for the interrupt handler numbers 0 and H'20 (power-on, manual reset). (If these numbers are specified, the call is ignored.)



The parameter inhatr is specified in the following format. See table 3.63 for details.

inhatr := (TA\_HLNG || TA\_ASM)

	•	
inhatr	Code	Description
TA_HLNG	H'00000000	The handler is written in a high-level language
TA_ASM	H'0000001	The handler is written in assembly language
VTA_DIRECT	H'8000000	Direct interrupt handler (HI7000/4 only)
VTA_REGBANK	H'4000000	Normal interrupt handler making use of the register banks (HI7000/4 only)

Table 3.63         Interrupt Handler Attrib	utes (inhatr)
---	---------------

In the case of the HI7000/4, VTA\_DIRECT can be specified to indicate that the handler is to be a direct interrupt handler. If you intend to define an interrupt handler with an interrupt level higher than the kernel interrupt mask level (CFG\_KNLMSKLVL), VTA\_DIRECT must be specified. However, the VTA\_DIRECT attribute cannot be specified for CPU exceptions or trap interrupt handler numbers. When CFG\_DIRECT is selected for the configurator, it is not possible to define handlers without the VTA\_DIRECT attribute. If this is attempted, the HI7000/4 returns the error E\_RSATR.

VTA\_REGBANK is valid with the HI7000/4. Furthermore, the selected CPU core must be the SH-2A or SH2A-FPU and [SELECT] must have been selected for CFG\_REGBANK on the [Interrupt/CPU Exception Handler] page in the configurator. When all of these conditions hold, specify VTA\_REGBANK when defining normal interrupt handlers for interrupts with which the register banks are to be used. In other cases, the specification of VTA\_REGBANK has no meaning. If VTA\_DIRECT has already been specified, the specification of VTA\_REGBANK is superfluous and is simply ignored.

Be sure to specify VTA\_REGBANK whenever you define a normal interrupt handler for an interrupt with priority level xx for which the corresponding CFG\_BANKLVLxx (xx is a value from 01 to 15, which indicates an interrupt level) checkbox is marked. When you define a normal interrupt handler for an interrupt with priority level xx for which CFG\_BANKLVLxx has not been marked, do not specify VTA\_REGBANK.

Specification of VTA\_REGBANK only has meaning when the interrupt handler number is 14, 64, or a higher number. This is simply the range of interrupt handler numbers for which register banks can be used, and does not apply to the NMI or UBC interrupts. The specification of VTA\_REGBANK for an interrupt handler number outside this range has no meaning and is simply ignored.

If the selected CPU core is not the SH-2Aor SH2A-FPU or you have selected an option other than [SELECT] for CFG\_REGBANK in the configurator, handling by the HI7000/4 is as follows.

• When the CPU core is the SH-2A or SH2A-FPU and [ALL] is selected for CFG\_REGBANK:

Register banks are used for interrupts with interrupt handler numbers 14, 64, and higher numbers. Register banks are not used with other interrupts (i.e., the NMI and UBC interrupts).

• When the CPU core is not the SH-2A or SH2A-FPU, or [NOTUSE] or [NOBANK] is selected for CFG\_REGBANK:

The register banks are not used with any interrupt.

On the HI7700/4 and HI7750/4, inhsr sets the value of the status register (SR) on startup of the interrupt handler inhsr is specified using the same bit position as the SR configuration. A value equal to or greater than the interrupt level should always be specified as the interrupt mask bit. If a value lower than the interrupt level is specified, system operation may be abnormal. For information of SR register, see section 4.2.1, SR Register and section 4.2.2, Cache Lock Function (SH-3, SH3-DSP).

On actual interrupt handler start, SR is as follows.

- Interrupt mask bit As specified by inhsr.
- Bits other than the interrupt mask bit As specified by inhsr

In the HI7000/4, inhsr has no meaning, and is simply ignored. The actual value of SR on startup is determined by the CPU interrupt processing.

When pk\_dinh = NULL (0) is specified, the definition of inhno is cancelled.

inhsr is a member not defined in the  $\mu$ ITRON4.0 specification.

RENESAS

# 3.20.2 Change Interrupt Mask (chg\_ims, ichg\_ims)

#### C-Language API:

```
ER ercd = chg_ims(IMASK imask);
```

ER ercd = ichg\_ims(IMASK imask);
Parameters:

IMASK imask R4 Interrupt mask value

#### **Return Parameters:**

ER ercd R0 Normal end (E\_OK) or error code
Error Codes:

E\_PAR [p] Parameter error (A value other than SR\_IMS00 to SR\_IMS15 was specified for imask)

# Function:

Each service call changes the current interrupt mask to the level specified by imask.

The imask can be specified as follows:

- SR\_IMSnn (H'000000m) Changes interrupt mask level to nn.
  - nn: Character string indicating two-digit decimal number from 0 to 15 (00, 01, 02, ..., 15).
  - m: nn converted to hexadecimal number.

Use the service calls when changing the interrupt mask level in the following cases. The SR can be directly changed when changing the interrupt mask level in cases other than below.

- 1. When the interrupt mask level is changed from level 0 to a level other than 0 in a task context.
- 2. When the interrupt mask level is returned to 0 after the above case.

Otherwise, normal system operation cannot be guaranteed.

Note that service calls must not be called while the interrupt mask level is made higher than the kernel interrupt mask level (CFG\_KNLMSKLVL) unless this service call is used to lower the interrupt mask level to a level equal to or below the kernel interrupt mask level. Otherwise, normal system operation cannot be guaranteed.

If an interrupt is masked from the task context, the task is regarded as the non-task context until the interrupt mask level is returned to 0.

For information of SR register, see section 4.2.1, SR Register.

Rev.6.00 240 REJ10B0060-0600

RENESAS

# 3.20.3 Refer to Interrupt Mask (get\_ims, iget\_ims)

#### **C-Language API:**

ER ercd = get\_ims(IMASK \*p\_imask); ER ercd = iget ims(IMASK \*p imask);

**Parameters:** 

1 arameters.			
IMASK	*p_imask	R4	Start address of the area where the
			interrupt mask level is to be
			returned
<b>Return Parameters:</b>	:		
ER	ercd	R0	Normal end (E_OK) or error code
IMASK	*p_imask	R4	Start address of the area where the
			interrupt mask level is stored
Error Codes:			
E_PAR	[p] Parameter	error	(p_imask is other than a multiple or
	four)		

# Function:

Each service call refers to the interrupt mask bits (IMASK bits) of the current CPU status register (SR) and returns the interrupt mask level to the area indicated by p\_imask.

The value to be returned to p\_imask has the same format as the parameter imask used by the service call chg\_ims.



# 3.21 Service Call Management

Service Call Management Service Calls: Service call is controlled by the service calls listed in table 3.64.

Table 3.64	Service Calls for Service Call Management
------------	---

		System State *
Service Call <sup>1</sup>	Description	T/N/E/D/U/L/C
def_svc	Defines extended service call	T/E/D/U
idef_svc		N/E/D/U
cal_svc	Calls service call	T/E/D/U
ical_svc		N/E/D/U
Notoe: 1 [S]: St	andard profile convice calls	

Notes: 1. [S]: Standard profile service calls [s]: Service calls that are not standard profile service calls but are needed in order to use the standard profile function

- 2. T: Can be called from task context
  - N: Can be called from non-task context
  - E: Can be called from dispatch-enabled state
  - D: Can be called from dispatch-disabled state
  - U: Can be called from CPU-unlocked state
  - L: Can be called from CPU-locked state
  - C: Can be called from CPU exception handler

Service Call Management Specifications: The service call management specifications are listed in table 3.65.

# Table 3.65 Service Call Management Specifications

Item	Description
Function code of extended service call	1 to CFG_MAXSVCCD (1023 max.)
Parameter that can be passed	0 to four VP_INT type parameters
Attribute supported	TA_HLNG: The task is written in a high-level language TA_ASM: The task is written in assembly language

```
Define Extended Service Call (def_svc, idef_svc)
C-Language API:
   ER ercd = def svc (FN fncd, T DSVC *pk dsvc);
   ER ercd = idef svc (FN fncd, T DSVC *pk dsvc);
Parameters:
   FN
                   fncd
                                 R4
                                       Function code of extended service call
                                       Start address of the extended service
   T DSVC
                   *pk dsvc
                                 R5
                                       call routine definition information
Return Parameters:
   ER
                                       Normal end (E OK) or error code
                   ercd
                                 RO
Packet Structure:
   typedef struct t dsvc {
           ATR
                   svcatr;
                                 4
                                      Extended service call routine attribute
                             0
                                    Extended service call routine address
            FD
                   svcrtn;
                             +4 4
   } T DSVC;
Error Codes:
   E RSATR
                [p] Invalid attribute (svcatr is invalid)
   E PAR
               [p] Parameter error (pk dsvc is other than a multiple of four,
                      svcrtn is an odd address, fncd \leq 0, or fncd >
                      CFG MAXSVCCD)
```

# Function:

3.21.1

The service calls def\_svc and idef\_svc define an extended service call routine for the extended function code indicated by fncd with the contents specified by pk\_dsvc.

The parameter sycatr is specified in the following format. See table 3.66 for details.

svcatr:= ( (TA\_HLNG || TA\_ASM))

Table 3.66	Extended Service Rou	Extended Service Routine Attributes (svcatr)	
svcatr	Code	Description	
TA_HLNG	H'0000000	The extended service call routine is written in a high- level language	
TA_ASM	H'0000001	The extended service call routine is written in assembly language	

```
. . . . . .
```

The parameter svcrtn specifies the start address of the extended service call routine.

If pk\_dsvc = NULL (0) is specified for svcatr in the service call def\_svc, the extended service call routine defined for fncd is cancelled.

The state of calling task is taken over in extended service call routines.



# 3.21.2 Call Service Call (cal\_svc, ical\_svc)

# **C-Language API:**

```
ER_UINT ercd = cal_svc (FN fncd, ...);
ER UINT ercd = ical svc (FN fncd, ...);
```

# **Parameters:**

FN	fncd	@R15	Function code of extended service call
In "…" aboy	ve, up to fo	ur VP_INT-typ	pe parameters can be substituted. If
more than i	Eour paramet	ers are spec	ified, only the first four parameters are
passed to t	the extended	service call	l routine.
VP_INT	parl	@(4,R15)	Parameter 1
VP_INT	par2	@(8,R15)	Parameter 2
VP_INT	par3	@(12,R15)	Parameter 3
VP_INT	par4	@(16,R15)	Parameter 4
<b>Return Paramete</b>	rs:		
ER_UINT	ercd	RO	Return value from service call
Error Codes:			
E_RSFN	[p] Reser	ved function	code (fncd is invalid or cannot be used)

# Function:

Each service call executes the extended service call routine corresponding to the function code specified by the parameter fncd.

Up to four VP\_INT-type parameters can be specified. In the extended service call routine to be called, par1 to par4 are stored in R4 to R7, respectively, and passed.

For details, refer to section 4.7, Extended Service Call Routines.

# 3.22 System Configuration Management

**System Configuration Management Service Calls:** System configurations are controlled by the service calls listed in table 3.67.

		System State <sup>*2</sup>
Service Call <sup>1</sup>	Description	T/N/E/D/U/L/C
def_exc	Defines CPU exception handler	T/E/D/U
idef_exc		N/E/D/U
vdef_trp	Defines CPU exception handler (TRAPA	T/E/D/U
ivdef_trp	instruction exception)	N/E/D/U
ref_cfg	Refers to configuration information	T/E/D/U
iref_cfg		N/E/D/U
ref_ver	Refers to version information	T/E/D/U
iref_ver		N/E/D/U
Notes: 1. [S]: Sta	andard profile service calls	

# Table 3.67 Service Calls for System Configuration Management

Notes:	1.	<ul><li>[S]: Standard profile service calls</li><li>[s]: Service calls that are not standard profile service calls but are needed in order to use the standard profile function</li></ul>
	2.	T: Can be called from task context N: Can be called from non-task context E: Can be called from dispatch-enabled state D: Can be called from dispatch-disabled state U: Can be called from CPU-unlocked state L: Can be called from CPU-locked state C: Can be called from CPU exception handler

**System Configuration Management Specifications:** The system configuration management specifications are listed in table 3.68.

Tuble 5.00 System Connigur	tuon management Speemeations			
Item	Description			
CPU exception handler number	0 to CFG_MAXVCTNO (511 max.) (HI7000/4) 0 to CFG_MAXVCTNO (H'fe0 max.) (HI7700/4, HI7750/4)			
Trap number	0 to CFG_MAXTRPNO (255 max.)			
Attribute supported	TA_HLNG: The task is written in a high-level language TA_ASM: The task is written in assembly language			
Restrictions (HI7700/4, HI7750/4)	An exception with an exception code other than a multiple of H'20 is not accepted. Note that such exceptions are not caused.			

# Table 3.68 System Configuration Management Specifications



# 3.22.1 Define CPU Exception Handler (def\_exc, idef\_exc)

#### **C-Language API:**

```
ER ercd = def_exc(EXCNO excno, T_DEXC *pk_dexc);
ER ercd = idef exc(EXCNO excno, T DEXC *pk dexc);
```

#### **Parameters:**

EXCNO	excno	R4	CPU exception handler number
T_DEXC	*pk_dexc	R5	Start address of the definition
			information of CPU exception handler

#### **Return Parameters:**

ER	ercd	R0	Normal end	(E_OK)	or error	code
----	------	----	------------	--------	----------	------

#### **Packet Structure:**

typedef struct t\_dexc{ ATR excatr; 0 4 Handler attribute FP exchdr; +4 4 Handler address UINT excsr; +8 4 SR at initiation (ignored in HI7000/4)

# }T\_DEXC; Error Codes:

c
e

#### Function:

The handler for the CPU exception handler number specified by excno is defined as the content specified by pk\_dexc.

The CPU exception handler number is, for the HI7000/4, the CPU vector number, and for the HI7700/4 and HI7750/4, the CPU exception code (EXPEVT code).

For the HI7700/4 and HI7750/4, CPU exception handlers cannot be defined for exception codes for which the EXPEVT code is other than a multiple of H'20. Operation is not guaranteed for exceptions which occur with codes other than multiples of H'20, such as TLB exceptions due to SH3-DSP repeat loops (exception codes H'070 and H'0D0).

The parameter excatr is specified in the following format. See table 3.69 for details.

excatr := (TA\_HLNG || TA\_ASM)

Rev.6.00 246 REJ10B0060-0600



Table 3.69	69 CPU Exception Handler Attributes (excatr)			
excatr	Code	Description		
TA_HLNG	H'00000000	The handler is written in a high-level language		
TA_ASM	H'0000001	The handler is written in assembly language		

On the HI7700/4 and HI7750/4, excsr sets the value of the status register (SR) when initiating the interrupt handler. excsr is specified using the same bit position as the SR configuration. For information of SR register, see section 4.2.1, SR Register and section 4.2.2, Cache Lock

Function (SH-3, SH3-DSP).

On actual interrupt handler initiation, SR is as follows.

• Interrupt mask bit

Same as before the exception occurred.

• Bits other than the CPU exception mask bit As specified by excsr

In the HI7000/4, the setting of excsr has no meaning, and is simply ignored. The actual value of SR on startup is determined by the CPU interrupt processing.

When pk\_dexc = NULL (0) is specified, the definition of excno is cancelled.

Service calls which can be called from a CPU exception handler are limited to the following service calls. If calls other than the following are called, operation is not guaranteed.

- sns\_tex
- sns\_ctx
- sns\_loc
- sns\_dsp
- sns\_dpn
- get\_tid, iget\_tid
- ras\_tex, iras\_tex
- vsta\_knl, ivsta\_knl
- vsys\_dwn, ivsys\_dwn

CPU exception handlers can also be defined statically by the configurator.

In order to define a CPU exception handler for a TRAPA instruction, the service call vdef\_trp or ivdef\_trp should be used instead of the service calls def\_exc and idef\_exc.

excsr is a member not defined in the  $\mu$ ITRON4.0 specification.



# 3.22.2 Define CPU Exception (TRAPA Instruction Exception) Handler (vdef\_trp, ivdef\_trp)

C-Language A	C-Language API:							
ER ercd	ER ercd = vdef_trp(UINT dtrpno, T_DTRP *pk_dtrp);							
ER ercd	= ivdef_t	trp(UINT dtr	pno, 1	_DTRP	*pk_dtrp);			
Parameters:								
UINT		dtrpno	R4	Trap	number			
T_DTRP		*pk_dtrp	R5	Poin	ter to the packet where the CPU			
				exce	ption (TRAPA instruction exception)			
				hand	ler definition information is stored			
Return Param	eters:							
ER		ercd	R0	Norm	al end (E_OK) or error code			
Packet Structu	re:							
typedef	struct	t_dtrp{						
	ATR	<pre>trpatr;</pre>	0	4	CPU exception (TRAPA instruction			
					exception) handler attribute			
	FP	<pre>trphdr;</pre>	+4	4	CPU exception (TRAPA instruction			
					exception) handler address			
	UINT	trpsr;	+8	4	SR at CPU exception (TRAPA			
					instruction exception) handler			
					initiation			
<pre>}T_DTRP;</pre>								
Error Codes:								
E_RSATR	[ɡ]	Invalid a	ttribu	te (t	rpatr is invalid)			
E_PAR	[ɡ]	Parameter	error	(pk_	dtrp is other than a multiple of four			
		or trphdr	is an	odd	address)			
		HI7000/4:						
		Invalid n		-				
		(trpno =	25 or	26, 0	r trpno > CFG_MAXVCTNO)			
		HI7700/4,						
		Invalid n	umber	speci	fication (trpno > CFG_MAXTRPNO)			

# Function:

Each service call defines a CPU exception (TRAPA instruction exception) handler for the trap number indicated by dtrpno, with the contents specified by pk\_dtrp.

The parameter trpatr is specified in the following format. See table 3.70 for details.

trpatr:= (TA\_HLNG || TA\_ASM)

Rev.6.00 248 REJ10B0060-0600

1 able 5.70	(trpatr)	Instruction Exception) Handler Attributes
trpatr	Code	Description
TA_HLNG	H'0000000	The trap routine is written in a high-level language
TA_ASM	H'0000001	The trap routine is written in assembly language

The start address of the CPU exception (TRAPA instruction exception) handler is specified by trphdr. For the HI7700/4 and HI7750/4, the value of the status register (SR) when initiating the CPU exception handler must be specified in trpsr. trpsr is specified using the same bit position as the SR configuration. For information of SR register, see section 4.2.1, SR Register and section 4.2.2, Cache Lock Function (SH-3, SH3-DSP).

On actual CPU exception handler initiation, SR is as follows.

- Interrupt mask bit Same as before the exception occurred.
- Bits other than the CPU exception mask bit As specified by trpsr

In the HI7000/4, the setting of trpsr has no meaning, and is simply ignored. The actual value of SR on startup is determined by the CPU exception processing.

When pk\_dtrp = NULL (0) is specified, the definition of dtrpno is cancelled.

Service calls which can be called from a CPU exception (TRAPA instruction exception) handler are limited to the following service calls. If calls other than the following are called, normal system operation is not guaranteed.

• sns\_tex

T 11 2 50

- sns\_ctx
- sns\_loc
- sns\_dsp
- sns\_dpn
- get\_tid, iget\_tid
- ras\_tex, iras\_tex
- vsta\_knl, ivsta\_knl
- vsys\_dwn, ivsys\_dwn

CPU exception (TRAPA instruction exception) handlers can also be defined statically by the configurator.

The service calls vdef\_trp and ivdef\_trp are functions original to the HI7000/4 series.



# 3.22.3 Refer to Configuration Information (ref\_cfg, iref\_cfg)

#### **C-Language API:**

ER ercd = ref\_cfg(T\_RCFG \*pk\_rcfg);

#### **Parameters:**

T_RCFG	*pk_rcfg	R4	Pointer to the packet where the configuration
			information is to be returned
Return Parameter	rs:		

ER	ercd	R0	Normal end (E_OK) or error code
T_RCFG	*pk_rcfg	R4	Pointer to the packet where the configuration
			information is stored

# **Packet Structure:**

typedef	struct	t_rcfg{			
	ID	maxtskid;	0	2	Maximum task ID
	ID	ststkid;	+2	2	Maximum ID of task using static
					stack
	ID	maxsemid;	+4	2	Maximum semaphore ID
	ID	<pre>maxflgid;</pre>	+6	2	Maximum event flag ID
	ID	maxdtqid;	+8	2	Maximum data queue ID
	ID	<pre>maxmbxid;</pre>	+10	2	Maximum mailbox ID
	ID	maxmtxid;	+12	2	Maximum mutex ID
	ID	<pre>maxmbfid;</pre>	+14	2	Maximum message buffer ID
	ID	<pre>maxmplid;</pre>	+16	2	Maximum variable-size memory pool ID
	ID	<pre>maxmpfid;</pre>	+18	2	Maximum fixed-size memory pool ID
	ID	maxcycid;	+20	2	Maximum cyclic handler ID
	ID	maxalmid;	+22	2	Maximum alarm handler ID
	ID	maxs_fncd;	+24	4	Maximum function code of extended
					service call

}T\_RCFG;

#### **Error Codes:**

E\_PAR [p] Parameter error (pk\_rcfg is other than a multiple of four)

# Function:

Each service call returns the system configuration information to the area indicated by pk\_rcfg.

The following parameters are returned to the packet specified by pk\_rcfg (table 3.71). The name enclosed in parentheses is the corresponding items to be set in the configurator.

Rev.6.00 250 REJ10B0060-0600

RENESAS

1 able 5.71	randicer to Retain to racket Specifica by pk_reig
Parameter	Description
maxtskid	Returns the maximum task ID (CFG_MAXTSKID)
ststkid	Returns the maximum task ID (CFG_STSTKID) using static stack
maxsemid	Returns the maximum semaphore ID (CFG_MAXSEMID)
maxflgid	Returns the maximum event flag ID (CFG_MAXFLGID)
maxdtqid	Returns the maximum data queue ID (CFG_MAXDTQID)
maxmbxid	Returns the maximum mailbox ID (CFG_MAXMBXID)
maxmtxid	Returns the maximum mutex ID (CFG_MAXMTXID)
maxmbfid	Returns the maximum message buffer ID (CFG_MAXMBFID)
maxmplid	Returns the maximum variable-size memory pool ID (CFG_MAXMPLID)
maxmpfid	Returns the maximum fixed-size memory pool ID (CFG_MAXMPFID)
maxcycid	Returns the maximum cyclic handler ID (CFG_MAXCYCID)
maxalmid	Returns the maximum alarm handler ID (CFG_MAXALMID)
maxs_fncd	Returns the maximum extended SVC function code (CFG_MAXSVCCD)

 Table 3.71
 Parameter to Return to Packet Specified by pk\_rcfg

Note that the value of CFG\_MAXCYCID + 1 is returned to the maxcycid when CFG\_ACTION is checked.

All members of the T\_RCFG structure are not defined in the  $\mu$ ITRON4.0 specification.



# 3.22.4 Refer to Version Information (ref\_ver, iref\_ver)

#### **C-Language API:**

```
ER ercd = ref_ver (T_RVER *pk_rver);
ER ercd = iref ver (T RVER *pk rver);
```

#### Parameters:

T_RVER	*pk_rver	R4	Pointer to the packet where version
			information is to be returned
<b>Return Parameters:</b>			
ER	ercd	R0	Normal end (E_OK) or error code
T_RVER	*pk_rver	R4	Pointer to the packet where version
			information is stored

## **Packet Structure:**

```
typedef struct t_rver {
    UH maker; 0 2 Manufacturer
    UH prid; +2 2 Identification number
    UH spver; +4 2 Specification version
    UH prver; +6 2 Product version
    UH prno [4]; +8 8 Product management information
} T_RVER;
```

#### **Error Codes:**

E\_PAR [p] Parameter error (pk\_rver is an odd value)

#### **Function:**

Each service call reads information on the version of the kernel currently in use and returns it to the area indicated by pk\_rver.

The following information is returned to the packet indicated by pk\_rver.

- maker
  - Indicates the manufacturer of this kernel. The value is H'0115, which means Renesas.
- prid

Indicates the number to identify the OS or VLSI type as follows.

- HI7000/4: H'0010
- HI7700/4: H'000F
- HI7750/4: H'000E

# • spver

Indicates the specifications to which the kernel conforms, as follows.

- Bits 15 to 12: MAGIC (Number to identify the TRON specification series) H'5 (μITRON specifications) for this kernel
- Bits 11 to 0: SpecVer (Version number of the TRON specification on which the product is based)
  - H'400 ( $\mu$ ITRON version 4.00.00) for this kernel
- prver
  - Indicates the version number of the kernel. Refer to the release note of product appending for the value of prver. The prver of each product at this manual creation time is as follows.
  - HI7000/4 V.2.02.00: H'0220
  - HI7700/4 V.2.02.00: H'0220
  - HI7750/4 V.2.02.00: H'0220
- prno

Indicates the product management information and the product number. The prno[0] to prno[3] values of this kernel are all H'0000.



# 3.23 Cache Support Function (HI7700/4: for SH-3 and SH3-DSP)

This function is supported only for the HI7700/4 and HI7750/4. As for a cache support function, libraries differ for every microcomputer (table 3.72). And a part of functions and API differ for every library.

Kernel	CPU	Target Cache	Library
HI7700/4	SH-3, SH3-DSP	Mixed instruction/data	7708_cache_???.lib
	SH4AL-DSP (without extended function)	Instruction cache and operand cache	sh4al_cache_???.lib
	SH4AL-DSP (with extended function)	Instruction cache and operand cache	shx2_cache_???.lib
HI7750/4	SH-4	Operand cache	7750_cache_???.lib
	SH-4A (without extended function)	Instruction cache and operand cache	sh4a_cache_???.lib
	SH-4A (with extended function)	Instruction cache and operand cache	shx2_cache_???.lib

 Table 3.72
 Library of Cache Support Functions

This section explains for SH-3 and SH3-DSP (7708\_cache\_???.lib).

Cache Support Service Calls: The cache is controlled by the service calls listed in table 3.73.

		System State <sup>2</sup>
Service Call <sup>1</sup>	Description	T/N/E/D/U/L/C
vini_cac	Initializes cache	T/N/E/D/U
ivini_cac		T/N/E/D/U
vclr_cac	Clears cache	T/N/E/D/U
ivclr_cac		T/N/E/D/U
vfls_cac	Flushes cache	T/N/E/D/U
ivfls_cac		T/N/E/D/U
vinv_cac	Invalidates cache	T/N/E/D/U
ivinv_cac		T/N/E/D/U

Table 3.73	Service Calls for	Cache Support (fo	r SH-3 and SH3-DSP)
------------	-------------------	-------------------	---------------------

Notes: 1. [S]: Standard profile service calls

[s]: Service calls that are not standard profile service calls but are needed in order to use the standard profile function

- 2. T: Can be called from task context
  - N: Can be called from non-task context
  - E: Can be called from dispatch-enabled state
  - D: Can be called from dispatch-disabled state
  - U: Can be called from CPU-unlocked state
  - L: Can be called from CPU-locked state
  - C: Can be called from CPU exception handler



#### 3.23.1 Initialize Cache (vini\_cac, ivini\_cac)

#### **C-Language API:**

void vini\_cac(UW ccr\_data, UW entnum, UW waynum); void ivini cac(UW ccr data, UW entnum, UW waynum);

#### **Parameters:**

 UW
 ccr\_data
 R4
 Value to be set to the cache control register of the CPU

 UW
 entnum
 R5
 Number of cache entries

 UW
 waynum
 R6
 Number of cache ways

#### **Return Parameters:**

None

#### **Error Codes:**

None

#### **Function:**

This service call initializes the cache. Before using the cache function, call this service call.

The data specified by ccr\_data is set to the CCR register.

The number of entries for each cache way is specified by entnum.

The number of ways is specified by waynum.

The parameters entnum and waynum must be set according to CPU specifications and the RAM mode. Otherwise, normal system operation cannot be guaranteed.

The following shows supported cache type and required parameters setting in the vini\_cac and ivini\_cac in the HI7700/4.

Cache Typical			Parameters		
Size	Microcomputers	Condition	ccr_data	entnum	waynum
8 kbytes	SH7708 series, SH7709	Internal RAM mode not used	Specify a value according to the	128	2
		Internal RAM mode used	MCU's specification	128	4
16 kbytes	SH7706, SH7709S, SH7727, SH7641, SH7660		-	256	4
32 kbytes	SH7290, SH7294,	32 kbytes mode	-	512	4
	SH7300, SH7705, SH7710	16 kbytes mode	-	256	4

RENESAS

If the usage of these service calls is mistaken, coherence between the cache and the memory might not be maintained. When the contents of the cache may not have been written back to the memory and you need to be sure that they have been written back, make the vfls\_cac or ivfls\_cac service call to flush the cache before issuing this service call. Specify a value for ccr\_data such that the CCR.CF bit becomes 1.

When the CCR3 (in the SH7290, etc.) register is to be set, the CCR3 register must be set in the application before this service call is made. Do not access the cache during the period between setting of the CCR3 register and return of program flow from vini\_cac or ivini\_cac. For example, have the cache disabled while setting the CCR3 register and issuing vini\_cac or ivini\_cac.

In the same way, when the CCR2 (in the SH7709S, SH7290, etc.) register is to be set, the CCR2 register must be set in the application before this service call is made. Do not access the cache between setting of the CCR2 register and the return from vini\_cac or ivini\_cac. For example, have the cache disabled while setting the CCR2 register and issuing vini\_cac or ivini\_cac.

This service call can be called before the kernel is initiated.

This service call can be called even in the exception block state (BL = 1 in SR).



# 3.23.2 Clear Cache (vclr\_cac, ivclr\_cac)

# **C-Language API:**

```
ER ercd = vclr cac (VP clradr1, VP clradr2);
     ER ercd = ivclr cac (VP clradr1, VP clradr2);
Parameters:
     VP
                     clradr1
                                R4
                                       Start address
     VP
                     clradr2 R5
                                       End address
Return Parameters:
     ER
                     ercd
                                      Normal end (E OK) or error code
                                RO
Error Codes:
     E PAR
                [p] Parameter error (clradr1 > clradr2)
```

# Function:

This service call clears the cache.

If the addresses from clradr1 to clradr2 are cached, the cache contents are invalidated. The contents that have not yet been written to memory are written to memory.

clradr1 and clradr2 must be within physical addresses H'0 to H'1bffffff. If an address outside the range from H'0 to H'1bffffff is specified for clradr1 or clradr2, normal system operation cannot be guaranteed.

To specify all cache contents, specify clradr1 = 0 and clradr2 = H'1bfffffff.

In the SH-3 and SH3-DSP, the cache line size is 16 bytes; four least significant bits of clradr1 are corrected to 0s and four least significant bits of clradr2 are corrected to 1s.

If this service call is called before calling the service call vini\_cac or ivini\_cac, normal system operation cannot be guaranteed.

This service call can be called even in the exception block state (BL = 1 in SR). Therefore, the cache can be cleared irrespective of interrupts or exceptions. When this service call has been called when BL = 1 in SR, clear BL to 0 after returning from the service call processing.

# 3.23.3 Flush Cache (vfls\_cac, ivfls\_cac)

# **C-Language API:**

```
ER ercd = vfls cac (VP flsadr1, VP flsadr2);
    ER ercd = ivfls cac (VP flsadr1, VP flsadr2);
Parameters:
    VP
                     flsadr1 R4
                                      Flush start address
    VΡ
                     flsadr2 R5
                                      Flush end address
Return Parameters:
     ER
                    ercd
                                      Normal end (E OK) or error code
                                RO
Error Codes:
    E PAR
               [p] Parameter error (flsadr1 > flsadr2)
```

# Function:

This service call flushes the cache.

If the addresses from flsadr1 to flsadr2 are cached, the contents that have not yet been written to memory are written to memory.

flsadr1 and flsadr2 must be within physical addresses H'0 to H'1bffffff. If an address outside the range from H'0 to H'1bffffff is specified for flsadr1 or flsadr2, normal system operation cannot be guaranteed.

To specify all cache contents, specify flsadr1 = 0 and flsadr2 = H'lbffffff.

In the SH-3 and SH3-DSP, the cache line size is 16 bytes; four least significant bits of flsadr1 are corrected to 0s and four least significant bits of flsadr2 are corrected to 1s.

If this service call is called before calling the service call vini\_cac or ivini\_cac, the normal system operation cannot be guaranteed.

This service call can be called even in the exception block state (BL = 1 in SR). Therefore, the cache can be flushed irrespective of interrupts or exceptions. When this service call has been called when BL = 1 in SR, clear BL to 0 after returning from the service call processing.



# 3.23.4 Invalidate Cache (vinv\_cac, ivinv\_cac)

# **C-Language API:**

```
ER ercd = vinv_cac (void);
ER ercd = ivinv cac (void);
```

Parameters:

None

# **Return Parameters:**

ER ercd R0 Normal end (E\_OK) or error code
Error Codes:

#### None

# Function:

This service call invalidates the cache.

Keep in mind that the contents are canceled even if there is data which is not written back to the memory yet in the cache.

This service call sets the cache flush bit (CF) in the cache control register (CCR) to 1 to invalidate all cached contents.

If this service call is called before calling the service call vini\_cac or ivini\_cac, the normal system operation cannot be guaranteed.

This service call can be called even in the exception block state (BL = 1 in SR). Therefore, the cache can be invalidated irrespective of interrupts or exceptions. When this service call has been called when BL = 1 in SR, clear BL to 0 after returning from the service call processing.

# 3.24 Cache Support Function (HI7750/4: for SH-4)

This function is supported only for the HI7700/4 and HI7750/4. As for a cache support function, libraries differ for every microcomputer (table 3.74). And a part of functions and API differ for every library.

	•		
Kernel	CPU	Target Cache	Library
HI7700/4	SH-3, SH3-DSP	Mixed instruction/data	7708_cache_???.lib
	SH4AL-DSP (without extended function)	Instruction cache and operand cache	sh4al_cache_???.lib
	SH4AL-DSP (with extended function)	Instruction cache and operand cache	shx2_cache_???.lib
HI7750/4	SH-4	Operand cache	7750_cache_???.lib
	SH-4A (without extended function)	Instruction cache and operand cache	sh4a_cache_???.lib
	SH-4A (with extended function)	Instruction cache and operand cache	shx2_cache_???.lib

 Table 3.74
 Library of Cache Support Functions

This section explains for SH-4 (7750\_cache\_???.lib).



Cache Support Service Calls: The cache is controlled by the service calls listed in table 3.75.

		System State <sup>2</sup>
Service Call <sup>1</sup>	Description	T/N/E/D/U/L/C
vini_cac	Initializes cache	T/N/E/D/U
ivini_cac		T/N/E/D/U
vclr_cac	Clears operand cache	T/N/E/D/U
ivclr_cac		T/N/E/D/U
vfls_cac	Flushes operand cache	T/N/E/D/U
ivfls_cac		T/N/E/D/U
vinv_cac	Invalidates operand cache	T/N/E/D/U
ivinv_cac		T/N/E/D/U

# Table 3.75 Service Calls for Cache Support (for SH-4)

Notes: 1. [S]: Standard profile service calls

[s]: Service calls that are not standard profile service calls but are needed in order to use the standard profile function

2. T: Can be called from task context

N: Can be called from non-task context

E: Can be called from dispatch-enabled state

D: Can be called from dispatch-disabled state

U: Can be called from CPU-unlocked state

L: Can be called from CPU-locked state

C: Can be called from CPU exception handler

# 3.24.1 Initialize Cache (vini\_cac, ivini\_cac)

# **C-Language API:**

```
void vini_cac(UW ccr_data);
void ivini cac(UW ccr data);
```

# **Parameters:**

UW ccr\_data R4 Value to be set to the cache control register of the CPU

## **Return Parameters:**

None

# **Error Codes:**

None

# Function:

This service call initializes the cache. Before using the cache function, call this service call.

The data specified by ccr\_data is set to the CCR register.

If the usage of these service calls is mistaken, coherence between the cache and the memory might not be maintained. When the contents of the cache may not have been written back to the memory and you need to be sure that they have been written back, make the vfls\_cac or ivfls\_cac service call to flush the cache before issuing this service call. Specify a value for ccr\_data such that the CCR.CF bit becomes 1.

This service call can be called before the kernel is initiated.

This service call can be called even in the exception block state (BL = 1 in SR).



# 3.24.2 Clear Operand Cache (vclr\_cac, ivclr\_cac)

# **C-Language API:**

```
ER ercd = vclr cac (VP clradr1, VP clradr2);
     ER ercd = ivclr cac (VP clradr1, VP clradr2);
Parameters:
     VP
                     clradr1 R4
                                       Start address
     VP
                     clradr2 R5
                                       End address
Return Parameters:
     ER
                                      Normal end (E OK) or error code
                     ercd
                                RO
Error Codes:
     E PAR
                [p] Parameter error (clradr1 > clradr2)
```

# Function:

This service call clears the operand cache.

If the addresses from clradr1 to clradr2 are cached in the operand cache, the cache contents are invalidated. The contents that have not yet been written to memory are written to memory.

clradr1 and clradr2 must be logical addresses.

If the address range from clradr1 to clradr2 includes one of the following, normal system operation cannot be guaranteed.

- Address corresponding to an physical address in area 7
- Address in P2 or P4 area

To specify all cache contents, specify clradr1 = H'80000000 and clradr2 = H'9bffffff.

In the SH-4, the cache line size is 32 bytes; five least significant bits of clradr1 are corrected to 0s and five least significant bits of clradr2 are corrected to 1s.

This service call can be called before the kernel is initiated.

This service call can be called even in the exception block state (BL = 1 in SR). Therefore, the cache can be cleared irrespective of interrupts or exceptions. When this service call has been called when BL = 1 in SR, clear BL to 0 after returning from the service call processing.

# 3.24.3 Flush Operand Cache (vfls\_cac, ivfls\_cac)

# **C-Language API:**

```
ER ercd = vfls cac (VP flsadr1, VP flsadr2);
    ER ercd = ivfls cac (VP flsadr1, VP flsadr2);
Parameters:
    VP
                     flsadr1 R4
                                      Flush start address
    VΡ
                    flsadr2 R5
                                      Flush end address
Return Parameters:
     ER
                                      Normal end (E OK) or error code
                    ercd
                                RO
Error Codes:
    E PAR
               [p] Parameter error (flsadr1 > flsadr2)
```

# Function:

This service call flushes the operand cache.

If the addresses from flsadr1 to flsadr2 are cached in the operand cache, the contents that have not yet been written to memory are written to memory.

flsadr1 and flsadr2 must be logical addresses.

If the address range from flsadr1 to flsadr2 includes one of the following addresses, normal system operation cannot be guaranteed.

- Address corresponding to an physical address in area 7
- Address in P2 or P4 area

To specify all cache contents, specify flsadr1 = H'80000000 and flsadr2 = H'9bffffff.

In the SH-4, the cache line size is 32 bytes; five least significant bits of flsadr1 are corrected to 0s and five least significant bits of flsadr2 are corrected to 1s.

This service call can be called before the kernel is initiated.

This service call can be called even in the exception block state (BL = 1 in SR). Therefore, the cache can be flushed irrespective of interrupts or exceptions. When this service call has been called when BL = 1 in SR, clear BL to 0 after returning from the service call processing.



# 3.24.4 Invalidate Operand Cache (vinv\_cac, ivinv\_cac)

#### **C-Language API:**

```
ER ercd = vinv cac (VP invadr1, VP invadr2);
     ER ercd = ivinv cac (VP invadr1, VP invadr2);
Parameters:
     VP
                                       Start address of invalidation
                     invadr1
                                 R4
     VP
                                       End address of invalidation
                     invadr2
                                 R5
Return Parameters:
     ER
                                       Normal end (E OK) or error code
                     ercd
                                 RO
Error Codes:
     E PAR
                [p] Parameter error (invadr1 > invadr2)
```

# Function:

This service call invalidates the operand cache.

Keep in mind that the contents are canceled even if there is data which is not written back to the memory yet in the cache.

If the addresses from invadr1 to invadr2 are cached in the operand cache, the contents are invalidated even if the contents have not yet been written to memory.

invadr1 and invadr2 must be logical addresses.

If the address range from invadr1 to invadr2 includes one of the following addresses, normal system operation cannot be guaranteed.

- · Address corresponding to an physical address in area 7
- Address in P2 or P4 area

To specify all cache contents, specify invadr1 = H'80000000 and invadr2 = H'9bffffff.

In the SH-4, the cache line size is 32 bytes; five least significant bits of invadr1 are corrected to 0s and five least significant bits of invadr2 are corrected to 1s.

This service call can be called before the kernel is initiated.

This service call can be called even in the exception block state (BL = 1 in SR). Therefore, the cache can be invalidated irrespective of interrupts or exceptions. When this service call has been called when BL = 1 in SR, clear BL to 0 after returning from the service call processing.

# 3.25 Cache Support Function (HI7700/4: for SH4AL-DSP without Extended Function, HI7750/4: for SH-4A without Extended Function)

This function is supported only for the HI7700/4 and HI7750/4. As for a cache support function, libraries differ for every microcomputer (table 3.76). And a part of functions and API differ for every library.

Kernel	CPU	Target Cache	Library
HI7700/4	SH-3, SH3-DSP	Mixed instruction/data	7708_cache_???.lib
	SH4AL-DSP (without extended function)	Instruction cache and operand cache	sh4al_cache_???.lib
	SH4AL-DSP (with extended function)	Instruction cache and operand cache	shx2_cache_???.lib
HI7750/4	SH-4	Operand cache	7750_cache_???.lib
	SH-4A (without extended function)	Instruction cache and operand cache	sh4a_cache_???.lib
	SH-4A (with extended function)	Instruction cache and operand cache	shx2_cache_???.lib

Table 3.76 Library of Cache Support Functions

The specifications of the library for SH4AL-DSP without extended function (sh4al\_cache\_???.lib) and the library for SH-4A without extended function (sh4a\_cache\_???.lib) are the same, and this section explains the specification of them.

In addition, be sure to refer to following sections.

- 5.7, When Cache Support Function is Used on SH4AL-DSP (HI7700/4) or SH-4A (HI7750/4).
- 5.11.1, CPU Options for the Compiler and Assembler.

Cache Support Service Calls: The cache is controlled by the service calls listed in table 3.77.

Table 3.77	Service Calls for Cache Support (for SH4AL-DSP without Extended
	Function and SH-4A without Extended Function)

		System State <sup>2</sup>
Service Call <sup>1</sup>	Description	T/N/E/D/U/L/C
vini_cac	Initializes cache	T/N/E/D/U
ivini_cac		T/N/E/D/U
vclr_cac	Clears instruction/operand cache	T/N/E/D/U
ivclr_cac		T/N/E/D/U
vfls_cac	Flushes operand cache	T/N/E/D/U
ivfls_cac		T/N/E/D/U
vinv_cac	Invalidates instruction/operand cache	T/N/E/D/U
ivinv_cac		T/N/E/D/U

Notes: 1. [S]: Standard profile service calls

[s]: Service calls that are not standard profile service calls but are needed in order to use the standard profile function

- 2. T: Can be called from task context
  - N: Can be called from non-task context
  - E: Can be called from dispatch-enabled state
  - D: Can be called from dispatch-disabled state
  - U: Can be called from CPU-unlocked state
  - L: Can be called from CPU-locked state
  - C: Can be called from CPU exception handler

# 3.25.1 Initialize Cache (vini\_cac, ivini\_cac)

# **C-Language API:**

```
void vini_cac(ATR cacatr);
void ivini_cac(ATR cacatr);
Parameters:
    ATR ccratr R4 Cache attribute
Return Parameters:
    ER ercd R0 Normal end (E_OK)
Error Codes:
    None
```

#### Function:

This service call initializes the cache. Before using the cache function, call this service call.

Specifically, based on specified cacatr, as shown in table 3.78, the CCR register and RAMCR register of a processor are set up.

Although the logical sum of each item of table 3.78 can be specified to be cacatr, no error check of the value specified to be cacatr is performed.

Moreover, this service call is not concerned with the contents of specification of cacatr, but writes 1 in the CCR.ICI and CCR.OCI bit. That is, all the contents of the cache before this service call are canceled.

In addition, in this service call, no registers other than CCR and RAMCR are changed.

This service call can be called before the kernel is initiated.

This service call can be called even in the exception block state (BL = 1 in SR).



# Section3 Service Calls

# Table 3.78Cache Attribute

				CCR and RAMCR
Attribute	Value	Description		Setting
TCAC_IC_ENABLE	H'00000100	When specify	Enable instruction cache	CCR.ICE = 1
		When not specify	Disable instruction cache	CCR.ICE = 0
TCAC_OC_ENABLE	H'00000001	When specify	Enable operand cache	CCR.OCE = 1
		When not specify	Disable operand cache	CCR.OCE = 0
TCAC_IC_2WAY	H'00800000	When specify	2-way instruction cache	RAMCR.IC2W = 1
		When not specify	4-way instruction cache	RAMCR.IC2W = 0
TCAC_OC_2WAY	H'00400000	When specify	2-way operand cache	RAMCR.OC2W = 1
		When not specify	4-way operand cache	RAMCR.OC2W = 0
TCAC_P1_CB	H'00000004	When specify	Writing mode for P1 area is write-back mode	CCR.CB = 1
		When not specify	Writing mode for P1 area is write-through mode	CCR.CB = 0
TCAC_P0_WT	H'0000002	When specify	Writing mode for P0/U0 area is write-through mode	CCR.WT = 1
		When not specify	Writing mode for P0/U0 area is write-back mode	CCR.WT = 0
### 3.25.2 Clear Instruction/Operand Cache (vclr\_cac, ivclr\_cac)

## C-Language API:

```
ER ercd = vclr cac (VP clradr1, VP clradr2, MODE mode);
     ER ercd = ivclr cac (VP clradr1, VP clradr2, MODE mode);
Parameters:
    VP
                    clradr1
                                R4
                                      Start address
    VP
                    clradr2 R5 End address
    MODE
                    mode
                              R6
                                      Target cache
Return Parameters:
    FΡ
                    ercd
                                R0
                                      Normal end (E OK) or error code
Error Codes:
    E PAR
                [p] Parameter error (clradr1 > clradr2 or mode is invalid)
     E OBJ
                [k] Target cache is disabled.
```

#### Function:

This service call clears the cache. That is, the cache contents are invalidated. If the operand cache has data which has not been written to memory, the data is written-back to memory.

The target cache are determined by mode. Following either can be specified to be mode.

- TC\_FULL(H'0000000): Both instruction cache and operand cache
- TC\_EXCLUDE\_IC(H'00000001): Exclude instruction cache (only operand cache)
- TC\_EXCLUDE\_OC(H'0000002): Exclude operand cache (only instruction cache)

clradr1 is omitted to the multiple of 32, and clradr2 is revalued to the multiple -1 of 32.

#### (1) Clear specified range

This service call clears the cache entry whose logical address is from clradr1 to clradr2. If operand cache are contained in target, before canceling a dirty entry, it is written-back to memory.

This service call repeats and executes the following instructions from clradr1 to clradr2.

- mode = TC\_FULL: ICBI and OCBP
- mode = TC\_EXCLUDE\_IC: OCBI
- mode = TC\_EXCLUDE\_OC: ICBI

This processing is performed in the state of SR.BL = 0 and SR.I = 15. However, whenever it processes one entry, this service call restores SR at the time of this call. That is, interruption may be accepted by SR at the time of this call.



## Section3 Service Calls

In this service call, only the fundamental error check indicated in the error code column is performed about clradr1 and clradr2. For example, the following addresses should not be contained.

- P2 and P4 areas
- · Address corresponding to a physical address in the control area
- Address corresponding to a physical address in X/Y memory

The processing time of this service call is proportional to the size of the appointed domain.

## (2) Clear all

If 0 is specified to be clradr1 and H'ffffffff is specified to be clradr2, all the entries of the target cache determined by mode will be cleared. In this case, this service call is processed as follows.

- 1. When mode is TC\_FULL or TC\_EXCLUDE\_OC, it is setting 1 as the ICI bit of a CCR register, and all the entries of instruction cache are cleared. This processing is performed in the state of SR.BL = 1.
- 2. When mode is TC\_FULL or TC\_EXCLUDE\_IC, all entries of operand cache are cleared after writing-back the dirty entry of operand cache to memory. This processing is performed in the state of SR.BL = 1. However, whenever it processes one entry, this service call restores SR at the time of this call. That is, interruption may be accepted by SR at the time of this call.

In the HI7750/4, this service call can be called before the kernel is initiated.

This service call can be called even in the exception block state (BL = 1 in SR). Therefore, the cache can be cleared irrespective of interrupts or exceptions. When this service call has been called when BL = 1 in SR, clear BL to 0 after returning from the service call processing.

## 3.25.3 Flush Operand Cache (vfls\_cac, ivfls\_cac)

## **C-Language API:**

```
ER ercd = vfls cac (VP flsadr1, VP flsadr2);
     ER ercd = ivfls cac (VP flsadr1, VP flsadr2);
Parameters:
    VP
                    flsadr1 R4
                                      Flush start address
                    flsadr2 R5 Flush end address
    VΡ
Return Parameters:
     ER
                                      Normal end (E OK) or error code
                    ercd
                                RO
Error Codes:
    E PAR
                [p] Parameter error (flsadr1 > flsadr2)
```

E OBJ [k] Operand cache is disabled.

## Function:

This service call flushes the operand cache. That is, If the operand cache has data which has not been written to memory, the data is written-back to memory.

flsadr1 is omitted to the multiple of 32, and flsadr2 is revalued to the multiple -1 of 32.

#### (1) Flush specified range

This service call flushes the operand cache entry whose logical address is from flsadr1 to flsadr2.

This service call repeats and executes the OCBWB instruction from flsadr1 to flsadr2. This processing is performed in the state of SR.BL = 0 and SR.I = 15. However, whenever it processes one entry, this service call restores SR at the time of this call. That is, interruption may be accepted by SR at the time of this call.

In this service call, only the fundamental error check indicated in the error code column is performed on flsadr1 and flsadr2. For example, the following addresses should not be contained.

- P2 and P4 areas
- · Address corresponding to a physical address in the control area
- Address corresponding to a physical address in X/Y memory

The processing time of this service call is proportional to the size of the appointed domain.



### (2) Flush all

If 0 is specified to be flsadr1 and H'ffffffff is specified to be flsadr2, all the entries of the operand cache will be cleared. In this case, this service call is processed as follows.

• The operand cache entry which is dirty is written-back to memory. This processing is performed in the state of SR.BL = 1. However, whenever it processes one entry, this service call restores SR at the time of this call. That is, interruption may be accepted by SR at the time of this call.

In the HI7750/4, this service call can be called before the kernel is initiated.

This service call can be called even in the exception block state (BL = 1 in SR). Therefore, the cache can be flushed irrespective of interrupts or exceptions. When this service call has been called when BL = 1 in SR, clear BL to 0 after returning from the service call processing.

```
3.25.4 Invalidate Instruction/Operand Cache (vinv_cac, ivinv_cac)
```

## C-Language API:

```
ER ercd = vinv cac (VP invadr1, VP invadr2, MODE mode);
     ER ercd = ivinv cac (VP invadr1, VP invadr2, MODE mode);
Parameters:
     VP
                     invadr1
                                R4
                                       Start address of invalidation
                                       End address of invalidation
     VP
                     invadr2 R5
     MODE
                     mode
                                R6
                                       Target cache
Return Parameters:
     FΡ
                                       Normal end (E OK) or error code
                     ercd
                                R0
Error Codes:
     E PAR
                [p] Parameter error (invadr1 > invadr2 or mode is invalid)
     E OBJ
                [k] Target cache is disabled.
```

## Function:

The service call vinv\_cac invalidates the cache. It is canceled even if the data which has not been written-back to memory is in operand cache.

The target cache are determined by mode. Following either can be specified to be mode.

- TC\_FULL(H'0000000): Both instruction cache and operand cache
- TC\_EXCLUDE\_IC(H'00000001): Exclude instruction cache (only operand cache)
- TC\_EXCLUDE\_OC(H'0000002): Exclude operand cache (only instruction cache)

invadr1 is omitted to the multiple of 32, and invadr2 is revalued to the multiple -1 of 32.

## (1) Invalidate specified range

This service call invalidates the cache entry whose logical address is from invadr1 to invadr2.

This service call repeats and executes the following instructions from clradr1 to clradr2.

- mode = TC\_FULL: ICBI and OCBI
- mode = TC\_EXCLUDE\_IC: OCBI
- mode = TC\_EXCLUDE\_OC: ICBI

This processing is performed in the state of SR.BL = 0 and SR.I = 15. However, whenever it processes one entry, this service call restores SR at the time of this call. That is, interruption may be accepted by SR at the time of this call.



## Section3 Service Calls

In this service call, only the fundamental error check indicated in the error code column is performed on invadr1 and invadr2. For example, the following addresses should not be contained.

- P2 and P4 areas
- · Address corresponding to a physical address in the control area
- Address corresponding to a physical address in X/Y memory

The processing time of this service call is proportional to the size of the appointed domain.

## (2) Invalidate all

If 0 is specified to be invadr1 and H'ffffffff is specified to be invadr2, all the entries of the target cache determined by mode will be invalidated. In this case, this service call operates the following bits of the CCR register according to mode. This processing is performed in the state of SR.BL = 1.

- mode = TC\_FULL: Writes 1 to ICI bit and OCI bit
- mode = TC\_EXCLUDE\_IC: Writes 1 to OCI bit
- mode = TC\_EXCLUDE\_OC: Writes 1 to ICI bit

In the HI7750/4, this service call can be called before the kernel is initiated.

This service call can be called even in the exception block state (BL = 1 in SR). Therefore, the cache can be invalidated irrespective of interrupts or exceptions. When this service call has been called when BL = 1 in SR, clear BL to 0 after returning from the service call processing.

## 3.26 Cache Support Function (HI7700/4: for SH4AL-DSP with Extended Function, HI7750/4: for SH-4A with Extended Function)

This function is supported only for the HI7700/4 and HI7750/4. As for a cache support function, libraries differ for every microcomputer (table 3.79). And a part of functions and API differ for every library.

Kernel	CPU	Target Cache	Library	
HI7700/4	SH-3, SH3-DSP	Mixed instruction/data	7708_cache_???.lib	
	SH4AL-DSP (without extended function)	Instruction cache and operand cache	sh4al_cache_???.lib	
	SH4AL-DSP (with extended function)	Instruction cache and operand cache	shx2_cache_???.lib	
HI7750/4 SH-4		Operand cache	7750_cache_???.lib	
	SH-4A (without extended function)	Instruction cache and operand cache	sh4a_cache_???.lib	
	SH-4A (with extended function)	Instruction cache and operand cache	shx2_cache_???.lib	

## Table 3.79 Library of Cache Support Function

The specifications of the library for SH4AL-DSP with extended function (shx2\_cache\_???.lib) and the library for SH-4A with extended function (shx2\_cache\_???.lib) are the same, and this section explains the specification of them.

In addition, be sure to refer to the following sections.

- 5.7, When Cache Support Function is Used on SH4AL-DSP (HI7700/4) or SH-4A (HI7750/4).
- 5.11.1, CPU Options for the Compiler and Assembler.

Cache Support Service Calls: The cache is controlled by the service calls listed in table 3.80.

## Table 3.80Service Calls for Cache Support (for SH4AL-DSP with Extended Function<br/>and SH-4A with Extended Function)

	System State <sup>2</sup>	
Description	T/N/E/D/U/L/C	
Initializes cache	T/N/E/D/U	
	T/N/E/D/U	
Clears instruction/operand cache	T/N/E/D/U	
	T/N/E/D/U	
Flushes operand cache	T/N/E/D/U	
	T/N/E/D/U	
Invalidates instruction/operand cache	T/N/E/D/U	
	T/N/E/D/U	
	Initializes cache Clears instruction/operand cache Flushes operand cache	

Notes: 1. [S]: Standard profile service calls

[s]: Service calls that are not standard profile service calls but are needed in order to use the standard profile function

- 2. T: Can be called from task context
  - N: Can be called from non-task context
  - E: Can be called from dispatch-enabled state
  - D: Can be called from dispatch-disabled state
  - U: Can be called from CPU-unlocked state
  - L: Can be called from CPU-locked state
  - C: Can be called from CPU exception handler

## 3.26.1 Initialize Cache (vini\_cac, ivini\_cac)

#### **C-Language API:**

```
void vini_cac(ATR cacatr);
void ivini_cac(ATR cacatr);
Parameters:
    ATR ccratr R4 Cache attribute
Return Parameters:
    ER ercd R0 Normal end (E_OK)
Error Codes:
    None
```

#### Function:

This service call initializes the cache. Before using the cache function, call this service call.

Specifically, based on specified cacatr, as shown in table 3.78, the CCR register and RAMCR register of a processor are set up.

Although the logical sum of each item of table 3.81 can be specified to be cacatr, no error check of the value specified to be cacatr is performed.

Moreover, this service call is not concerned with the contents of specification of cacatr, but writes 1 in the CCR.ICI and CCR.OCI bit. That is, all the contents of the cache before this service call are canceled.

When the target microcomputer does not have a secondary cache, do not specify TCAC\_L2\_ENABLE or TCAC\_L2\_FC.

In addition, in this service call, no registers other than CCR and RAMCR are changed.

This service call can be called before the kernel is initiated.

This service call can be called even in the exception block state (BL = 1 in SR).

## Section3 Service Calls

## Table 3.81 Cache Attribute

				CCR and RAMCR
Attribute	Value	Descriptio	n	Setting
TCAC_IC_ENABLE	H'00000100	When specify	Enable instruction cache	CCR.ICE = 1
		When not specify	Disable instruction cache	CCR.ICE = 0
TCAC_OC_ENABLE	H'00000001	When specify	Enable operand cache	CCR.OCE = 1
		When not specify	Disable operand cache	CCR.OCE = 0
TCAC_IC_2WAY	H'00800000	When specify	2-way instruction cache	RAMCR.IC2W = 1
		When not specify	4-way instruction cache	RAMCR.IC2W = 0
TCAC_OC_2WAY	H'00400000	When specify	2-way operand cache	RAMCR.OC2W = 1
		When not specify	4-way operand cache	RAMCR.OC2W = 0
TCAC_P1_CB	H'00000004	When specify	Writing mode for P1 area is write-back mode	CCR.CB = 1
		When not specify	Writing mode for P1 area is write-through mode	CCR.CB = 0
TCAC_P0_WT	H'0000002	When specify	Writing mode for P0/U0 area is write-through mode	CCR.WT = 1
		When not specify	Writing mode for P0/U0 area is write-back mode	CCR.WT = 0
TCAC_IC_WPD	H'00200000	When specify	Does not predict the instruction cache way	CCR.ICWPD = 1
		When not specify	Predicts the instruction cache way	CCR.ICWPD = 0
TCAC_L2_ENABLE	H'00010000	When specify	Enable secondary cache	RAMCR.L2E = 1
		When not specify	Disable secondary cache	RAMCR.L2E = 0

RENESAS

.

---

				CCR and RAMCR
Attribute	Value	Descriptio	n	Setting
TCAC_L2_FC	H'00020000	When specify	Secondary cache operates in forcible coherency mode	RAMCR.L2FC = 1
		When not specify	Secondary cache does not operate in forcible coherency mode	RAMCR.L2FC = 0

## Table 3.81 Cache Attribute (cont)



#### 3.26.2 Clear Instruction/Operand Cache (vclr\_cac, ivclr\_cac)

#### **C-Language API:**

```
ER ercd = vclr cac (VP clradr1, VP clradr2, MODE mode);
     ER ercd = ivclr cac (VP clradr1, VP clradr2, MODE mode);
Parameters:
     VP
                     clradr1
                                R4
                                       Start address
     VP
                     clradr2 R5
                                      End address
    MODE
                     mode
                                R6
                                       Target cache
Return Parameters:
     FΡ
                     ercd
                                R0
                                       Normal end (E OK) or error code
Error Codes:
     E PAR
                [p] Parameter error (clradr1 > clradr2 or mode is invalid)
     E OBJ
                [k]
                     Target cache is disabled.
```

#### Function:

This service call clears the cache. That is, the cache contents are invalidated. If the operand cache has data which has not been written to memory, the data is written-back to memory.

The target cache is determined by mode. Following either can be specified to be mode.

- TC\_FULL(H'0000000): Both instruction cache and operand cache
- TC\_EXCLUDE\_IC(H'00000001): Exclude instruction cache (only operand cache)
- TC\_EXCLUDE\_OC(H'0000002): Exclude operand cache (only instruction cache)

clradr1 is omitted to the multiple of 32, and clradr2 is revalued to the multiple -1 of 32.

#### (1) Clear specified range

This service call clears the cache entry whose logical address is from clradr1 to clradr2. If operand cache is contained in target, before canceling a dirty entry, it is written-back to memory.

This service call repeats and executes the following instructions from clradr1 to clradr2.

- mode = TC\_FULL: ICBI and OCBP
- mode = TC\_EXCLUDE\_IC: OCBI
- mode = TC\_EXCLUDE\_OC: ICBI

During this processing, the SR value remains the same as when this function is called. When no interrupt should be accepted during this function processing, mask interrupts and then call this function.

In this service call, only the fundamental error check indicated in the error code column is performed on clradr1 and clradr2. For example, the following addresses should not be contained.

- P2 and P4 areas
- Address corresponding to a physical address in the control area
- Address corresponding to a physical address in X/Y memory

The processing time of this service call is proportional to the size of the appointed domain.

## (2) Clear all

If 0 is specified to be clradr1 and H'ffffffff is specified to be clradr2, all the entries of the target cache determined by mode will be cleared. In this case, this service call is processed as follows.

- 1. When mode is TC\_FULL or TC\_EXCLUDE\_OC, it is setting 1 as the ICI bit of a CCR register, and all the entries of instruction cache are cleared. This processing is performed in the state of SR.BL = 1.
- 2. When mode is TC\_FULL or TC\_EXCLUDE\_IC, the OCBP instruction is executed for all entries of the memory-mapped operand cache to write back the dirty (U = 1) entries to memory and invalidates (V = 0) them. During this processing, the SR value remains the same as when this function is called. When no interrupt should be accepted during this function processing, mask interrupts and then call this function.

In the HI7750/4, this service call can be called before the kernel is initiated.

This service call can be called even in the exception block state (BL = 1 in SR). Therefore, the cache can be cleared irrespective of interrupts or exceptions. When this service call has been called when BL = 1 in SR, clear BL to 0 after returning from the service call processing.



#### 3.26.3 Flush Operand Cache (vfls\_cac, ivfls\_cac)

#### C-Language API:

```
ER ercd = vfls_cac (VP flsadr1, VP flsadr2);
ER ercd = ivfls_cac (VP flsadr1, VP flsadr2);
```

#### **Parameters:**

```
VP
                    flsadr1
                                R4
                                      Flush start address
    VΡ
                    flsadr2 R5
                                      Flush end address
Return Parameters:
     ER
                    ercd
                                      Normal end (E OK) or error code
                                RO
Error Codes:
    E PAR
                [p] Parameter error (flsadr1 > flsadr2)
     E OBJ
                [k] Operand cache is disabled.
```

#### Function:

This service call flushes the operand cache. That is, if the operand cache has data which has not been written to memory, the data is written-back to memory.

flsadr1 is omitted to the multiple of 32, and flsadr2 is revalued to the multiple -1 of 32.

(1) Flush specified range

This service call flushes the entries corresponding to the logical address range from flsadr1 to flsadr2 in the operand cache, that is, when the specified entries have not been written to memory, the entries are copied back to memory.

This service call repeats execution of the OCBWB instruction for the range from flsadr1 to flsadr2. During this processing, the SR value remains the same as when this function is called. When no interrupt should be accepted during this function processing, mask interrupts and then call this function.

In this service call, only the fundamental error check indicated in the error code column is performed on flsadr1 and flsadr2. For example, the following addresses should not be contained.

- P2 and P4 areas
- · Address corresponding to a physical address in the control area
- Address corresponding to a physical address in X/Y memory

The processing time of this service call is proportional to the size of the appointed domain.

## (2) Flush all

If 0 is specified to be flsadr1 and H'ffffffff is specified to be flsadr2, all the entries of the operand cache will be cleared. In this case, this service call is processed as follows.

• The OCBP instruction is executed for all entries of the memory-mapped operand cache to write back the dirty (U = 1) entries to memory and invalidates (V = 0) them. During this processing, the SR value remains the same as when this function is called. When no interrupt should be accepted during this function processing, mask interrupts and then call this function.

In the HI7750/4, this service call can be called before the kernel is initiated.

This service call can be called even in the exception block state (BL = 1 in SR). Therefore, the cache can be flushed irrespective of interrupts or exceptions. When this service call has been called when BL = 1 in SR, clear BL to 0 after returning from the service call processing.



#### 3.26.4 Invalidate Instruction/Operand Cache (vinv\_cac, ivinv\_cac)

#### **C-Language API:**

```
ER ercd = vinv cac (VP invadr1, VP invadr2, MODE mode);
     ER ercd = ivinv cac (VP invadr1, VP invadr2, MODE mode);
Parameters:
     VP
                     invadr1
                                R4
                                       Start address of invalidation
                                       End address of invalidation
     VP
                     invadr2 R5
     MODE
                     mode
                                R6
                                       Target cache
Return Parameters:
     FΡ
                                       Normal end (E OK) or error code
                     ercd
                                 R0
Error Codes:
     E PAR
                [p] Parameter error (invadr1 > invadr2 or mode is invalid)
     E OBJ
                [k]
                     Target cache is disabled.
```

#### Function:

The service call vinv\_cac invalidates the cache. It is canceled even if the data which has not been written-back to memory is in operand cache.

The target cache are determined by mode. Following either can be specified to be mode.

- TC\_FULL(H'0000000): Both instruction cache and operand cache
- TC\_EXCLUDE\_IC(H'00000001): Exclude instruction cache (only operand cache)
- TC\_EXCLUDE\_OC(H'0000002): Exclude operand cache (only instruction cache)

invadr1 is omitted to the multiple of 32, and invadr2 is revalued to the multiple -1 of 32.

#### (1) Invalidate specified range

This service call invalidates the cache entry whose logical address is from invadr1 to invadr2.

This service call repeats and executes the following instructions from clradr1 to clradr2.

- mode = TC\_FULL: ICBI and OCBI
- mode = TC\_EXCLUDE\_IC: OCBI
- mode = TC\_EXCLUDE\_OC: ICBI

During this processing, the SR value remains the same as when this function is called. When no interrupt should be accepted during this function processing, mask interrupts and then call this function.

In this service call, only the fundamental error check indicated in the error code column is performed on invadr1 and invadr2. For example, the following addresses should not be contained.

- P2 and P4 areas
- Address corresponding to a physical address in the control area
- Address corresponding to a physical address in X/Y memory

The processing time of this service call is proportional to the size of the appointed domain.

## (2) Invalidate all

If 0 is specified to be invadr1 and H'ffffffff is specified to be invadr2, all the entries of the target cache determined by mode will be invalidated. In this case, this service call operates the following bits of the CCR register according to mode. This processing is performed in the state of SR.BL = 1.

- mode = TC\_FULL: Writes 1 to ICI bit and OCI bit
- mode = TC\_EXCLUDE\_IC: Writes 1 to OCI bit
- mode = TC\_EXCLUDE\_OC: Writes 1 to ICI bit

In the HI7750/4, this service call can be called before the kernel is initiated.

This service call can be called even in the exception block state (BL = 1 in SR). Therefore, the cache can be invalidated irrespective of interrupts or exceptions. When this service call has been called when BL = 1 in SR, clear BL to 0 after returning from the service call processing.





## Section 4 Application Program Creation

## 4.1 Header Files

## 4.1.1 Header Files for C/C++ Language

## (1) itron.h

itron.h is a header file where the common ITRON specification definitions are described for C/C++ language. This file can be found in the hihead folder.

## (2) kernel.h and kernel\_macro.h

kernel.h is a header file where the µITRON4.0 kernel specification definitions are described for C/C++ language. kernel.h includes itron.h and kernel\_macro.h that is output from the configurator. kernel.h can be found in the hihead folder.

Section 3, Service Calls, describes the service calls by using the data types, constants, and macros defined in the above header files. Note, however, that the above header files include some constants and macros that are not described in section 3. These are listed in table 4.1. For details, refer to the description on header files.



Table 4.1	Constants and Macros						
File Name	Macro and Constants	Description					
kernel.h	TMIN_TPRI	Minimum task priority value (always 1)					
	TMIN_MPRI	Minimum message priority value (always 1)					
	TKERNEL_MAKER	Kernel manufacturer code					
		This value is the same as maker which is returned by ref_ver service call.					
	TKERNEL_PRID	Kernel ID					
		This value is the same as prid which is returned by ref_ver service call.					
	TKERNEL_SPVER	ITRON specification version number					
		This value is the same as spver which is returned by ref_ver service call.					
	TKERNEL_PRVER	Kernel version number					
		This value is the same as prver which is returned by ref_ver service call.					
	TMAX_ACTCNT	Maximum number of task initiation request queues (always 15)					
	TMAX_WUPCNT	Maximum number of task wake-up request queues (always 15)					
	TMAX_SUSCNT	Maximum number of nestings for task forced wait request (always 15)					
	TBIT_TEXPTN	Number of task exception factor bits (always 32)					
	TBIT_FLGPTN	Number of event flag bits (always 32)					
	SIZE mpfsz = TSZ_MPF(UNIT blkcnt, UNIT blksz);	The size of fixed-size memory pool area required to store the blkcnt number of blksz-byte memory blocks (bytes)					
	SIZE size = VTSZ_MPFMB(UNIT blkcnt, UNIT blksz);	The size of fixed-size memory pool management area required to store the blkcnt number of blksz- byte memory blocks (bytes)					
	SIZE mplsz = TSZ_MPL(UNIT blkcnt, UNIT blksz); *1	The size of variable-size memory pool area required to store the blkcnt number of blksz-byte memory blocks (bytes)					
	SIZE mplsz = VTSZ_MPLMB(UNIT sctnum); * <sup>2</sup>	The size of variable-size memory pool management area with the VTA_UNFRAGMENT attribute (bytes)					
	TMAX_MAXSEM	Maximum number of resources in the semaphore (always 65535)					

Rev.6.00 290 REJ10B0060-0600

1 able 4.1	Constants and Macros (cont)						
File Name	Macro and Constants	Description					
kernel_macro.h	TIC_NUME	Numerator of time tick cycle					
	TIC_DENO	Denominator of time tick cycle					
	TMAX_TPRI	Highest task priority					
	TMAX_MPRI	Highest message priority					
	VTCFG_TBR *3	Indicates CFG_TBR					
		0: "Kernel does not manage"					
		1: "Only for service call"					
		2: "Task context"					
	VTCFG_REGBANK *3	Indicates the CFG_REGBANK setting					
		0: Register bank is not used (NOTUSE)					
		1: Register bank is used except NMI and UBC (ALL)					
		2: You select level to beused register bank (SELECT)					
		3: MCU has no register banks (NOBANK)					
	VTCFG_BANKLVLnn * <sup>3</sup> (nn: a value from 01 to 15)	Indicates whether or not register banks are used with interrupts having interrupt level nn.					
	(	0: Register bank is not used.					
		1: Register bank is used.					
		This definition is possible only when the CFG_REGBANK setting is other than NOBANK					
	VTCFG_MPFMANAGE	Indicates CFG_MPFMANAGE					
		0: Places management tables in the memory					
		pool (The same method as the previous					
		version)					
		1: Places management table outside of					
		the memory pool (Extended method)					
	VTCFG_NEWMPL	Indicates CFG_NEWMPL					
		0: Conventional method					
		1: New method (reduced fragmentation and faster operation)					

## Table 4.1 Constants and Macros (cont)

2. Only when CFG\_NEWMPL is selected

3. Only in HI7000/4



(3) Header Files for ID Names (kernel\_id.h, kernel\_id\_sys.h)

An ID name can be given to each object by the configurator. The configurator outputs the specified ID name to the ID name header file. Application can specify an object ID by using its ID name. For details, refer to section 5.4.4(1), kernel\_id\_h, kernel\_id\_sys.h.

wup\_tsk(ID\_main);

## 4.1.2 Header Files for Assembly Language

(1) itron.inc

itron.inc is a header file where the common ITRON specification definitions are described for assembly language. This file can be found in the hihead folder.

(2) kernel.inc

kernel.inc is a header file where the  $\mu$ ITRON4.0 kernel specification definitions are described for assembly language. kernel.inc includes itron.inc. kernel.inc can be found in the hihead folder.

## 4.2 Handling the CPU Resources

## 4.2.1 SR Register

(1) SR.IMASK bits (Interrupt Mask Bit)

Refer to section 0,

Disabling Interrupts.

(2) SR.MD Bit (Processing mode bit) (SH-3, SH3-DSP, SH4AL-DSP, SH-4, SH-4A) Application program must not clear MD bit. The MD bit of the SR specified in the following operations must be 1.

- def\_inh, idef\_inh, def\_exc, idef\_exc, vdef\_trp, ivdef\_trp
- Definition of interrupt handlers and CPU exception handlers (including TRAPA) in the configurator

(3) SR.RB Bit (Register bank bit) (SH-3, SH3-DSP, SH4AL-DSP, SH-4, SH-4A) Application programs must not change bank 1 registers. And application programs must not set SR.RB bit to 1. The RB bit of the SR specified in the following operations must be 1.

- def\_inh, idef\_inh, def\_exc, idef\_exc, vdef\_trp, ivdef\_trp
- Definition of interrupt handlers and CPU exception handlers (including TRAPA) in the configurator

(4) SR.BL Bit (Exception block bit) (SH-3, SH3-DSP, SH4AL-DSP, SH-4, SH-4A) In the exception block state, service calls must not be issued, unless the specific condition is specified.

When using this bit to disable interrupts, refer to section 0,

Disabling Interrupts.

(5) SR.DSP Bit (DSP operation mode bit) (SH3-DSP, SH4AL-DSP)

When using SH3-DSP or SH4AL-DSP, do the following operations.

- (a) Checks CFG\_DSP in the configurator. As a result, the SR.DSP bit when the task starts becomes 1.
- (b) Interrupt handlers and CPU exception handlers

If the handler has DSP operation, the DSP bit of the SR specified in the following operations must be 1.

- def\_inh, idef\_inh, def\_exc, idef\_exc, vdef\_trp, ivdef\_trp
- Definition of interrupt handlers and CPU exception handlers (including TRAPA) in the configurator

However, refer to section 4.2.2, Cache Lock Function (SH-3, SH3-DSP), if using cache lock function of SH-3 and SH3-DSP.



## (6) SR.CL Bit (Cache lock bit) (SH-3)

When using cache lock function on the microcomputer which has CL bit in the SR register, refer to section 4.2.2, Cache Lock Function (SH-3, SH3-DSP).

## (7) SR.FD (FPU disable bit) (SH-4 and SH-4A)

The SR.FD bit must not be set in the application programs. In other words, the FPU disable exception of SH-4 cannot be used. The FD bit of the SR register must always be cleared to 0 in the following cases:

- def\_inh, idef\_inh, def\_exc, idef\_exc, vdef\_trp, ivdef\_trp
- Definition of interrupt handlers and CPU exception handlers (including TRAPA) in the configurator]

For further information, refer to Appendix G, Notes on FPU of SH2A-FPU, SH-4, SH4A.

## 4.2.2 Cache Lock Function (SH-3, SH3-DSP)

When using cache lock function, do the following operations. Note, the kernel does not control cache lock. Application program should control cache lock.

(1) Microcomputer which has LE (Lock enable) bit in the cache control register 2 (CCR2) In the microcomputers of this type, cache lock function is effective when CCR2.LE bit is 1. The control of cache lock (enable and disable) is done by CCR.LE bit.

(2) Microcomputer which does not have LE (Lock enable) bit in the cache control register 2 (CCR2)

In the microcomputers of this type, cache lock function is effective when SR.DSP or SR.CL bit is 1. To maintain cache lock state, SR.DSP or SR.CL bit is always 1. It is necessary to do the following for that.

- (a) Checks CFG\_DSP or CFG\_CACLOC in the configurator. As a result, the SR.DSP or SR.CL bit when the task starts and kernel executes becomes 1.
- (b) For all interrupt handlers and CPU exception handlers (including TRAPA), the DSP or CL bit of the "Handler SR" which is specified at definition must be 1.
- (c) Application program must not clear SR.DSP or SR.CL bit.

If these operations are not satisfied, SR.DSP or SR.CL may be cleared. It means that cache lock state is canceled.

## 4.2.3 VBR Register

The VBR register is initialized at kernel initiation. Application programs must not change the VBR.

## 4.2.4 MMU (SH-3, SH3-DSP, SH4AL-DSP, SH-4, SH-4A)

The kernel does not control the MMU.

# 4.2.5 Acceptance of NMI while SR.BL = 1 (SH-3, SH3-DSP, SH4AL-DSP, SH-4, SH-4A)

There are some microcomputers which can set up by the interrupt controller whether an NMI which is generated in the state of SR.BL = 1 is accepted immediately or it is suspended until clearing SR.BL. When it is made a setup detected immediately, returning to normal operation of system after NMI interrupt handler is not guaranteed.

## 4.2.6 Nesting the Interrupts (SH-3, SH3-DSP, SH4AL-DSP, SH-4, SH-4A)

When the interrupts are nested for 64 times or more including NMI, normal system operation cannot be guaranteed. Make sure that no more than 64 interrupts are nested.

## 4.2.7 32-Bit Address Extension Mode (SH-4A)

When using 32-bit address extension mode, set up PMB so that behavior of P1 and P2 area becomes the same as 29-bit address mode before kernel initiation.

## 4.2.8 TBR Register (SH-2A, SH2A-FPU)

How to use the TBR register is specified through CFG\_TBR in the configurator.

(1) Kernel does not manage

The kernel does not manage TBR.

(2) Only for service call

The TBR is used only for service calls. Service calls are accelerated.

The TBR is initialized by the kernel. If TBR is modified by the application, correct system operation cannot be guaranteed.

The TBR option and "#pragma tbr" of the compiler must not be used.

(3) Task context

Tasks can modify TBR. The initial value of TBR at task initiation is undefined.

The handlers other than tasks must guarantee the TBR value if the handlers modify TBR.



## 4.2.9 Register Banks (SH-2A, SH2A-FPU)

The SH-2A and SH2A-FPU processors provide register banks to accelerate interrupt response. How and whether the register banks are used is specifiable through the [Modification of Interrupt Information] dialog box in the configurator.

- (1) To use the register banks for all interrupts other than the NMI and UBC interrupts when the target MCU is equipped with register banks Select [Register bank is used except NMI and UBC (ALL)] for CFG\_REGBANK and specify the address of IBNR in [CFG\_IBNR\_ADR]. The kernel sets the IBNR value to 0x4000 during initialization (vsta\_knel).
- (2) To select whether or not to use the register banks for interrupts with specific interrupt levels when the target MCU is equipped with register banks

Select [You select level to beused register bank (SELECT)] for CFG\_REGBANK and select the interrupt levels from CFG\_BANKLVL01 to CFG\_BANKLVL15 with which the register banks are to be used. After that, specify the address of IBNR in [CFG\_IBNR\_ADR]. During initialization (vsta\_knel), the kernel initializes the the IBNR value to 0xC000 and the IBCR value to a value that depends on the settings of CFG\_BANKLVL01 to CFG\_BANKLVL15.

(3) To select non-usage of the register banks although the target MCU is equipped with register banks

Select [Register bank is not used (NOTUSE)] for CFG\_REGBANK and specify the address of IBNR in [CFG\_IBNR\_ADR]. The kernel initializes the IBNR value to 0 during initialization (vsta\_knel).

(4) When the target MCU does not have register banks

If you are using an MCU that does not have register banks (i.e., the processor is not an SH-2A or SH2A-FPU), select [MCU has no register banks (NOBANK)] for CFG\_REGBANK.

Note that the description method of interrupt handlers depends on the CFG\_REGBANK setting. For details, refer to section 4.8, Interrupt Handlers.

## 4.3 Using SH2A-FPU, SH-4, or SH-4A

Be sure to refer to Appendix G, Notes on FPU of SH2A-FPU, SH-4, SH4A even when FPU is not used.

## 4.4 System Reserve

## 4.4.1 Reserved Name

External definition names beginning with \_kernel\_, \_KERNEL\_, and hi\_ are reserved for the kernel, and cannot be used in application programs written in C language.

## 4.4.2 Reserved TRAP (Only in HI7000/4)

The TRAPA #25 and #26 instructions are used by the HI7000/4 kernel. Application programs must not use these instructions.

## 4.5 Tasks

(1) Writing a Task in C Language

Figure 4.1 shows an example of writing a task as a function written in C language. For details, refer to the sample file task.c.

Use an ext\_tsk or exd\_tsk system call to end a task. If the task is returned without issuing ext\_tsk or exd\_tsk, ext\_tsk is assumed to be issued and the same operation as when ext\_tsk is issued is performed.

#include "kernel.h"	
<pre>#pragma noregsave(Task)</pre>	$\leftarrow$ #pragma noregsave can be used
	because the task function does not
	need to guarantee register
	contents.
<pre>void Task(VP_INT exinf)</pre>	$\leftarrow$ When a task is initiated by
	TA_ACT attribute or act_tsk, passes
	exinf specified at task creation as
	a parameter; when a task is
	initiated by sta_tsk, passes stacd
{	specified by sta tsk as a parameter.
/* task processing */	
ext tsk();	$\leftarrow$ Uses an ext tsk or exd tsk service
_	call to end a task.
}	$\leftarrow$ Calls ext tsk automatically
-	at the end of a task function.

## Figure 4.1 Example of a C Language Task



#### (2) Rules on Using Registers

Tables 4.2 to 4.4 show rules on using registers for HI7000/4, HI7700/4, and HI7750/4.

		Use	End Conditions	
No	Registers	*1	*2	Initial Value
1	PC			Task start address
2	SR	$\checkmark$	*3	H'0000000
3	R0 to R3	$\checkmark$		Undefined
4	R4	$\checkmark$		[Activated by TA_ACT attribute or act_tsk]
				exinf which is specified at task creation
				[Activated by sta_tsk]
				stacd which is specified by sta_tsk
5	R5 to R14, MACH, MACL, GBR	$\checkmark$		Undefined
6	R15	$\checkmark$		End address of stack area for the task
7	PR	$\checkmark$		Undefined
8	[SH2-DSP] DSR	*4		0 when attribute TA_COP0 is specified, or undefined in other cases
9	[SH2-DSP] RS, RE, MOD, A0, A0G, A1, A1G, M0, M1, X0, X1, Y0, Y1	*4		Undefined
10	[SH-2A, SH2A-FPU] TBR	*5		Undefined
11	[SH2A-FPU] FPSCR	*6		H'00040001
12	[SH2A-FPU] FPUL,	*6		Undefined
	FR0 to FR15			

Notes: 1. These registers can be used. Note that some register contents cannot be guaranteed after service calls. For details, refer to section 3.2.3, Guarantee of Register Contents after Issuing Service Call.

- 2. When execution is returned from the entry function (RTS instruction), the contents of these registers must be the same as the value at initiation.
- 3. Except in the CPU-locked state, IMASK must be 0.
- 4. Only when the TA\_COP0 attribute is specified.
- 5. Depends on CFG\_TBR.
  - (1) "Kernel does not manage": The kernel does not operate TBR.
  - (2) "Only for service call": Do not modify TBR
  - (3) "Task context": Usable
- 6. Only when the TA\_COP1 attribute is specified.

		Use	End Conditions		
No	Registers	*1	*2	Initial Value	
1	PC	$\checkmark$		Task start address	
2	SR	$\checkmark$	*3	[Either CFG_DSP or CFG_CACLOC is checked]	
				H'40001000	
				[Neither CFG_DSP nor CFG_CACLOC is checked]	
				H'4000000	
3	R0_BANK0 to R3_BANK0	$\checkmark$		Undefined	
4	R4_BANK0	$\checkmark$		[Activated by TA_ACT attribute or act_tsk]	
				exinf which is specified at task creation	
				[Activated by sta_tsk]	
				stacd which is specified by sta_tsk	
5	R5_BANK0 to R7_BANK0, R8 to R14, MACH, MACL, GBR	$\checkmark$		Undefined	
6	R15	$\checkmark$	$\checkmark$	End address of stack area for the task	
7	PR	$\checkmark$		Undefined	
8	[SH3-DSP, SH4AL-DSP] DSR	*4		0 when attribute TA_COP0 is specified, or undefined in other cases	
9	[SH3-DSP, SH4AL-DSP] RS, RE, MOD, A0, A0G, A1, A1G, M0, M1, X0, X1, Y0, Y1	*4		Undefined	
Note	Notes: 1. These registers can be used. Note that some register contents cannot be guaranteed after service calls. For details, refer to section 3.2.3, Guarantee of Register Contents after Issuing Service Call.				
	<ol><li>When execution is retur these registers must be</li></ol>			ction (RTS instruction), the contents of at initiation.	
	<ol> <li>DSP/CL must be 1 when at least one of CFG_DSP and CFG_CACLOC is checked. Except in the CPU-locked state, IMASK must be 0.</li> </ol>				

## Table 4.3 Rules on Using Registers in a Task (HI7700/4)

MD = 1, BL = 0, and RB = 0 are required. 4. Only when the TA\_COP0 attribute is specified.



		Use	End Conditions	
No	Registers	*'	*2	Initial Value
1	PC	$\checkmark$		Task start address
2	SR	$\checkmark$	*3	H'4000000
3	R0_BANK0 to R3_BANK0	$\checkmark$		Undefined
4	R4_BANK0	$\checkmark$		[Activated by TA_ACT attribute or act_tsk]
				exinf which is specified at task creation
				[Activated by sta_tsk]
				stacd which is specified by sta_tsk
5	R5_BANK0 to R7_BANK0, R8 to R14, MACH, MACL, GBR			Undefined
6	R15			End address of stack area for the task
7	PR			Undefined
8	[SH-4, SH-4A] FPSCR	$\checkmark$		H'00040001
9	[SH-4, SH-4A] FPUL	*4		Undefined
10	[SH-4, SH-4A] FR0_BANK0 to FR15_BANK0	*5		Undefined
11	[SH-4, SH-4A] FR0_BANK1 to FR15_BANK1	*6		Undefined
Note				register contents cannot be guaranteed n 3.2.3, Guarantee of Register Contents

## Table 4.4Rules on Using Registers in a Task (HI7750/4)

 I hese registers can be used. Note that some register contents cannot be guaranteed after service calls. For details, refer to section 3.2.3, Guarantee of Register Contents after Issuing Service Call.

2. When execution is returned from the entry function (RTS instruction), the contents of these registers must be the same as the value at initiation.

3. Except in the CPU-locked state, IMASK must be 0.

MD = 1, BL = 0, RB = 0, and FD = 0 are required.

- 4. Only when at least one of the TA\_COP1 and TA\_COP2 attributes is specified.
- 5. Only when the TA\_COP1 attribute is specified.
- 6. Only when the TA\_COP2 attribute is specified.

## (3) Initial Contents of Task Management Information

Kernel management information is initialized when a task is initiated. The task management information items and their initialized contents are shown in table 4.5.

 Table 4.5
 Initialized Contents of Task Management Information

Item	Initialization Specification
Task base priority	The initial task priority specified at the task definition (itskpri)
Task current priority	The current task priority
Task wake-up request queues	0
Task suspend request nestings	0
Task event flag	0
Task exception processing	Disabled
Suspended exception factor	0
Task execution mode	0

## (4) Creating a Task

Tasks can be created in the following ways:

- Tasks that use a dynamic stack or a stack allocated by application:
  - cre\_tsk, icre\_tsk, acre\_tsk, or iacre\_tsk service call
  - Defined initially by the configurator
- Tasks that use a static stack:
  - vscr\_tsk service call
  - Defined initially by the configurator



## 4.6 Task Exception Processing Routines

(1) Writing a Task Exception Processing Routine

A task exception processing routine is normally written in C language, as shown in figure 4.2.

Figure 4.2 Example of a C Language Task Exception Processing Routine

(2) Rules on Using Registers

Tables 4.6 to 4.8 show rules on using registers for HI7000/4, HI7700/4, and HI7750/4.

No	Registers	Use *1	End Conditions * <sup>2</sup>	Initial Value
1	PC	$\checkmark$		Task exception processing routine start address
2	SR	$\checkmark$	*3	0
3	R0 to R3	$\checkmark$		Undefined
4	R4	$\checkmark$		Task exception pattern
5	R5	$\checkmark$		Extended information (exinf) of the task exception processing routine
6	R6 to R14, MACH, MACL, GBR			Undefined
7	R15		$\checkmark$	R15 points to the task's stack area.
8	PR	$\checkmark$		Undefined
9	[SH2-DSP] DSR	*4		0 when attribute TA_COP0 is specified, or undefined in other cases
10	[SH2-DSP] RS, RE, MOD, A0, A0G, A1, A1G, M0, M1, X0, X1, Y0, Y1	*4		Undefined
11	[SH-2A, SH2A-FPU] TBR	*5	*5	*5
12	[SH2A-FPU] FPSCR	*6		H'00040001
13	[SH2A-FPU] FPUL, FR0 to FR15	*6		Undefined

#### Table 4.6 Rules on Using Registers in a Task Exception Processing Routine (HI7000/4)

Notes: 1. These registers can be used. Note that some register contents cannot be guaranteed after service calls. For details, refer to section 3.2.3, Guarantee of Register Contents after Issuing Service Call.

- 2. When execution is returned from the entry function (RTS instruction), the contents of these registers must be the same as the value at initiation.
- 3. Except in the CPU-locked state, IMASK must be 0.
- 4. Only when the TA\_COP0 attribute is specified.
- 5. Depends on CFG\_TBR.
  - (1) "Kernel does not manage": The kernel does not operate TBR.
  - (2) "Only for service call": Do not modify TBR

(3) "Task context": When execution is returned from the task exception processing routine entry function (RTS instruction), the contents of TBR must be the same as the value at initiation. The initial value is the same as TBR of the task immediately before the task exception processing routine is started.

6. Only when the TA\_COP1 attribute is specified.



		Use	End Conditions	
No	Registers	*1	*2	Initial Value
1	PC	$\checkmark$		Task exception processing routine start address
2	SR	$\checkmark$	*3	H'40001000 when either CFG_DSP or CFG_CACLOC is selected, or H'40000000 when neither of them is selected
3	R0_BANK0 to R3_BANK0	$\checkmark$		Undefined
4	R4_BANK0	$\checkmark$		Task exception pattern
5	R5_BANK0	$\checkmark$		Extended information (exinf) of the task exception processing routine
6	R6_BANK0, R7_BANK0, R8 to R14, MACH, MACL, GBR	$\checkmark$		Undefined
7	R15	$\checkmark$	$\checkmark$	R15 points to the task's stack area.
8	PR	$\checkmark$	$\checkmark$	Undefined
9	[SH3-DSP, SH4AL-DSP] DSR	*4		0 when attribute TA_COP0 is specified, or undefined in other cases
10	[SH3-DSP, SH4AL-DSP] RS, RE, MOD, A0, A0G, A1, A1G, M0, M1, X0, X1, Y0, Y1	*4		Undefined

#### Table 4.7 Rules on Using Registers in a Task Exception Processing Routine (HI7700/4)

Notes: 1. These registers can be used. Note that some register contents cannot be guaranteed after service calls. For details, refer to section 3.2.3, Guarantee of Register Contents after Issuing Service Call.

2. When execution is returned from the entry function (RTS instruction), the contents of these registers must be the same as the value at initiation.

 DSP/CL must be 1 when at least one of CFG\_DSP and CFG\_CACLOC is checked. Except in the CPU-locked state, IMASK must be 0. MD = 1, BL = 0, and RB = 0 are required.

4. Only when the TA\_COP0 attribute is specified.

#### Table 4.8 Rules on Using Registers in a Task Exception Processing Routine (HI7750/4)

		Use	End Conditions		
No	Registers	*1	*2	Initial Value	
1	PC	$\checkmark$		Task exception processing routine start address	
2	SR	$\checkmark$	*3	H'4000000	
3	R0_BANK0 to R3_BANK0	$\checkmark$		Undefined	
4	R4_BANK0	$\checkmark$		Task exception pattern	
5	R5_BANK0	$\checkmark$		Extended information (exinf) of the task exception processing routine	
6	R6_BANK0, R7_BANK0, R8 to R14, MACH, MACL, GBR	$\checkmark$		Undefined	
7	R15	$\checkmark$		R15 points to the task's stack area.	
8	PR	$\checkmark$	$\checkmark$	Undefined	
9	[SH-4, SH-4A] FPSCR			H'00040001	
10	[SH-4, SH-4A] FPUL	*4		Undefined	
11	[SH-4, SH-4A] FR0_BANK0 to FR15_BANK0	*5		Undefined	
12	[SH-4, SH-4A] FR0_BANK1 to FR15_BANK1	*6		Undefined	
Note	Notes: 1. These registers can be used. Note that some register contents cannot be guaranteed after service calls. For details, refer to section 3.2.3, Guarantee of Register Contents				

after Issuing Service Call.

- 2. When execution is returned from the entry function (RTS instruction), the contents of these registers must be the same as the value at initiation.
- 3. Except in the CPU-locked state, IMASK must be 0. MD = 1, BL = 0, RB = 0, and FD = 0 are required.
- 4. Only when at least one of the TA\_COP1 and TA\_COP2 attributes is specified.
- 5. Only when the TA\_COP1 attribute is specified.
- 6. Only when the TA\_COP2 attribute is specified.

Defining a Task Exception Processing Routine (3)

A task exception processing routine can be defined in the following ways:

- def\_tex or idef\_tex service call
- Defined initially by the configurator



## 4.7 Extended Service Call Routines

(1) Writing an Extended Service Call Routine

An extended service call routine is normally written in C language, as shown in figure 4.3.

## Figure 4.3 Example of a C Language Extended Service Call Routine

(2) Rules on Using Registers in Extended Service Call Routine

An extended service call routine is called by issuing the cal\_svc or ical\_svc service call in the same way as a normal function call. Therefore, an extended service call routine can use registers in the same way as normal C language functions. For details, refer to SuperH<sup>TM</sup> RISC engine C/C++ Compiler User's Manual.

Parameters 1 to 4 specified by cal\_svc are stored in the R4 to R7 registers. Note that the task issuing cal\_svc or ical\_svc determines whether or not the DSP and FPU registers can be used in an extended service call routine.

(3) Defining an Extended Service Call Routine

An extended service call routine can be defined in the following ways:

- def\_svc or idef\_svc service call
- Defined initially by the configurator
## 4.8 Interrupt Handlers

There are two types of interrupt handlers. One is "Normal interrupt handler", and another is "Direct interrupt handler" for HI7000/4. The interrupt response of the direct interrupt handler is better than the normal interrupt handler.

## 4.8.1 Normal Interrupt Handler

A normal interrupt handler is initiated via the entrance and exit processing routine of the kernel when an interrupt occurs.

When the HI7000/4 is used, the interrupts with a level higher than the kernel interrupt mask level (CFG\_KNLMSKLVL) must be written and defined as the direct interrupt handler (including NMI). If these handlers are written and defined as the normal interrupt handler, normal system operation cannot be guaranteed.

(1) Writing a Normal Interrupt Handler

A normal interrupt handler is written in C language, as shown in figure 4.4.

#### Figure 4.4 Example of a C Language Normal Interrupt Handler

(2) Rules on Using Registers in a Normal Interrupt Handler

Tables 4.9 to 4.11 show rules on using registers for HI7000/4, HI7700/4, and HI7750/4.

		Use	End Conditions	
No	Registers		*2	Initial Value
1	PC			Interrupt handler start address
2	SR	$\checkmark$	*3	IMASK: Interrupt level
				Other bits: Same as before interrupt.
3	R0 to R7	$\checkmark$		Undefined
4	R8 to R14, MACH, MACL, GBR	$\checkmark$	$\sqrt{\star^4}$	Undefined
5	R15	$\checkmark$	$\checkmark$	R15 points to the interrupt handler stack area.
				The kernel changes the stack pointer to the interrupt handler stack area at interrupt. All interrupt handlers use the same stack area.
				The size of the interrupt handler stack area is defined by CFG_IRQSTKSZ. Note that the size of the interrupt handler stack must be calculated carefully considering interrupt nestings. For details, refer to appendix C.7, Interrupt Handler Stacks.
6	PR	$\checkmark$	$\checkmark$	Undefined
7	[SH2-DSP] DSR, RS, RE, MOD, A0, A0G, A1, A1G, M0, M1, X0, X1, Y0, Y1	$\checkmark$		Undefined
8	[SH-2A, SH2A-FPU] TBR	*5	*5	*5
9	[SH2A-FPU] FPSCR		$\checkmark$	Undefined
10	[SH2A-FPU]			Undefined
	FR0 to FR11			
11	[SH2A-FPU] FPUL,		$\checkmark$	Undefined
	FR12 to FR15			
Note	es: 1. These registers can be after service calls. For after Issuing Service Ca	details all.	, refer to sectio	register contents cannot be guaranteed n 3.2.3, Guarantee of Register Contents
	2 When execution is retu these registers must be			nction (RTS instruction), the contents of e at initiation.
	3 IMASK bits must not be	e lower	than the currer	nt interrupt level.
	4 When the SH-2A or SH condition is not require		U is used and (	CFG_REGBANK is selected, the end
	5 Depends on CFG_TBR			
	(1) "Kernel does not ma	anage":	The kernel do	es not operate TBR.
	(2) "Only for service ca	ll": Do r	not modify TBR	l

## Table 4.9 Rules on Using Registers in a Normal Interrupt Handler (HI7000/4)

Rev.6.00 308 REJ10B0060-0600

RENESAS

(3) "Task context": When execution is returned from an interrupt handler function (RTS instruction), the contents of TBR must be the same as the value at initiation. The initial value is undefined.

No	Registers	Use *1	End Conditions * <sup>2</sup>	Initial Value
1	PC			Interrupt handler start address
2	SR	$\checkmark$	*3	The value which is specified at the definition.
3	R0_BANK0 to R7_BANK0	$\checkmark$		Undefined
4	R8 to R14, MACH, MACL, GBR	$\checkmark$	$\checkmark$	Undefined
5	R15	$\checkmark$	$\checkmark$	R15 points to the interrupt handler stack area.
				The kernel changes the stack pointer to the interrupt handler stack area at interrupt. All interrupt handlers use the same stack area.
				The size of the interrupt handler stack area is defined by CFG_IRQSTKSZ. Note that the size of the interrupt handler stack must be calculated carefully considering interrupt nestings. For details, refer to appendix C.7, Interrupt Handler Stacks.
6	PR	$\checkmark$		Undefined
7	[SH3-DSP, SH4AL-DSP] DSR, RS, RE, MOD, A0, A0G, A1, A1G, M0, M1, X0, X1, Y0, Y1	$\checkmark$	V	Undefined

 Table 4.10
 Rules on Using Registers in a Normal Interrupt Handler (HI7700/4)

Notes: 1. These registers can be used. Note that some register contents cannot be guaranteed after service calls. For details, refer to section 3.2.3, Guarantee of Register Contents after Issuing Service Call.

2. When execution is returned from the entry function (RTS instruction), the contents of these registers must be the same as the value at initiation.

 IMASK bits must not be lower than the current interrupt level. DSP/CL must be 1 when at least one of CFG\_DSP and CFG\_CACLOC is checked. MD must be 1.



No	Registers	Use *1	End Conditions * <sup>2</sup>	Initial Value
1	PC			Interrupt handler start address
2	SR	$\checkmark$	*3	The value which is specified at the definition.
3	R0_BANK0 to R7_BANK0	$\checkmark$		Undefined
4	R8 to R14, MACH, MACL, GBR	$\checkmark$	$\checkmark$	Undefined
5	R15	$\checkmark$	$\checkmark$	R15 points to the interrupt handler stack area.
				The kernel changes the stack pointer to the interrupt handler stack area at interrupt. All interrupt handlers use the same stack area.
				The size of the interrupt handler stack area is defined by CFG_IRQSTKSZ. Note that the size of the interrupt handler stack must be calculated carefully considering interrupt nestings. For details, refer to appendix C.7, Interrupt Handler Stacks.
6	PR			Undefined
7	[SH-4, SH-4A] FPSCR	$\checkmark$		Undefined
8	[SH-4, SH-4A] FPUL	$\checkmark$		Undefined
9	[SH-4, SH-4A] FR0_BANK0 to FR15_BANK0	$\checkmark$	$\checkmark$	Undefined
10	[SH-4, SH-4A] FR0_BANK1 to FR15_BANK1	$\checkmark$	$\checkmark$	Undefined
Note				register contents cannot be guaranteed

#### Table 4.11 Rules on Using Registers in a Normal Interrupt Handler (HI7750/4)

Notes: 1. These registers can be used. Note that some register contents cannot be guaranteed after service calls. For details, refer to section 3.2.3, Guarantee of Register Contents after Issuing Service Call.

2. When execution is returned from the entry function (RTS instruction), the contents of these registers must be the same as the value at initiation.

3. IMASK bits must not be lower than the current interrupt level. MD must be 1. FD must be 0.

(3) Writing a Normal Interrupt Handler in C Language Using the DSP

To use the DSP in an interrupt handler, refer to section 4.13, Using the DSP in Programs (for HI7000/4 and HI7700/4 only).

(4) Using the IRL Interrupt

In an IRL interrupt, two different interrupt causes are assigned to one vector. When using both of these causes, the normal interrupt handler must be modified, as shown in figure 4.5.

```
#include "kernel.h"
#define I HILEVEL15
                                         ←Higher level
void vec071 handler14(void)
                                         ←Executes IRL14 processing.
{
  /* IRL14 interrupt processing */
}
void vec071 handler15(void)
                                        ←Executes IRL15 processing.
{
 /* IRL14 interrupt processing */
}
}
void vec071(void)
                                         ←Defines vec071() as a
                                            normal interrupt handler
{
  if ((get imask()) == I HILEVEL)
    vec071 handler15();
  else
     vec071 handler14();
```

#### Figure 4.5 Example of a C Language Interrupt Handler Using IRL Interrupt

(5) Defining a Normal Interrupt Handler

A normal interrupt handler can be defined in the following ways:

- def\_inh or idef\_inh service call
- Defined initially by the configurator

#### (6) Notes on the NMI (HI7700/4, HI7750/4)

NMI re-entry can be allowed or not allowed in the following ways:

• To not allow the NMI re-entry

The BL bit of the SR must be set to 1 at the initiation of the handler, which is specified when the NMI interrupt handler is defined, and must not be cleared by the NMI interrupt handler. Since the NMI interrupt handler is executed while the BL bit of SR is 1, the exception of the handler (including TLB miss) must not occur.

• To allow the NMI re-entry

The BL bit of the SR must be cleared to 0 at the initiation of the handler, which is specified when the NMI interrupt is defined, and the BL bit can be cleared by the NMI interrupt. Note, however, that since re-entry of NMI occurs in this case, a larger stack size is required compared to that when the NMI re-entry is not allowed.

#### 4.8.2 Direct Interrupt Handler (HI7000/4)

A direct interrupt handler supported by HI7000/4 is initiated by the CPU without kernel intervention when an interrupt occurs. In addition, interrupt handlers with interrupt levels higher than the kernel interrupt mask level (CFG\_KNLMSKLVL) must be written and defined as direct interrupt handlers (including NMI). If these interrupts are written and defined as the normal interrupt handlers, normal system operation cannot be guaranteed.

Note that HI7700/4 and HI7750/4 do not support direct interrupt handlers.

(1) Writing a Direct Interrupt Handler

A direct interrupt handler is written in C language, as shown in figure 4.6.

```
#include "kernel.h"
#define stksz 512 (1)
VW stk[stksz / sizeof(VW)];
static const VP p_stk=(VP)&stk[stksz/sizeof(VW)]; (2)
#pragma interrupt(DirectInh(sp=p_stk,tn=25)) (3)
void DirectInh(void) (4)
{
    /* Interrupt handler processing */
```

Figure 4.6 Example of a C Language Direct Interrupt Handler

#### **Descriptions of Figure 4.6:**

(1) Allocate a stack area for the interrupt handler.

The handler except NMI must switch stacks in order to avoid overflow of the interrupted program's stack. Interrupt handlers of the same interrupt level can share a stack. Note, however, that NMI interrupt handler cannot use its dedicated stack.

- (2) Initial stack pointer defined as const
- (3) The interrupt handler function is declared as an interrupt function by using #pragma interrupt statement. Specify the following items,
- (a) "sp=" (Switching stack)

Specify the variable defined in (2) when the stack is switched.

(b) "tn=" (Return by TRAPA)

For interrupt handlers with priority levels equal to or lower than the kernel interrupt mask level (CFG\_KNLMSKLVL), "tn=" must be specified. For details, see table 4.12.

(c) "resbank" (Restore bank register)

When the SH-2A or SH2A-FPU is in use and register banks are used with interrupts, "resbank" must be specified. For details, see table 4.12.

(4) Write the interrupt handler as a void-type function.



	Usage of Register	L.A	<b>14</b> 11	
CFG_REGBANK	Banks	Interrupt Level	"tn="	"resbank"
NOBANK or — NOTUSE		Higher than CFG_KNLMSKLVL	None	None
		Equal to or lower than CFG_KNLMSKLVL	"tn=25" or "tn=26"* <sup>2</sup>	
ALL or SELECT	Interrupt sources	Higher than CFG_KNLMSKLVL	None	None
	with which register banks are used*1	Equal to or lower than CFG_KNLMSKLVL	"tn=26"	_
	Interrupt sources	Higher than CFG_KNLMSKLVL	None	"resbank"
	with which register banks are not used*1	Equal to or lower than CFG_KNLMSKLVL	"tn=25"	

used with all other interrupt sources when [ALL] has been selected for CFG\_REGBANK. When [SELECT] has been selected for CFG\_REGBANK, register banks are only used with those sources having interrupt levels for which the corresponding CFG\_BANKLVL?? has been selected. Otherwise, register banks are not used with interrupt sources for which this is not the case.

2. The operation is the same in both cases.

#### (2) Rules for Using Registers in a Direct Interrupt Handler

Table 4.13 shows rules on using registers in a direct interrupt handler, and figure 4.7 shows an example of a direct interrupt handler written in assembly language.

#### Table 4.13 Rules for Using Registers in a Direct Interrupt Handler (HI7000/4)

No	Registers	Use *1	End Conditions * <sup>2</sup>	Initial Value
1	PC			Interrupt handler start address
2	SR	$\checkmark$	*3	IMASK: Interrupt level Other bits: Same as before interrupt
3	R0 to R14, MACH, MACL, GBR	$\checkmark$	$\sqrt{*^4}$	Undefined
4	R15	$\checkmark$		R15 points to the stack area for the interrupted program.
				[Interrupts other than NMI]
				When an interrupt occurs, the stack used by the task prior to an interrupt must be switched to the interrupt handler-specific stack to avoid task stack overflow. Otherwise, the task stack may overflow. Direct interrupt handlers of the same interrupt level can share that stack since such interrupt handlers do not use the stack simultaneously. When the stack is shared by direct interrupt handlers of the same interrupt level, the stack size must be defined considering the largest stack size used among the direct interrupt handlers. The direct interrupt handler can use 4 bytes of stack used by the previous task.
				[In case of NMI] Since the NMI interrupt handler has the possibility to re-enter, the stack must not be switched. Since the NMI interrupt handler uses the stack at the point of the NMI occurrence, the stack size to be used by the NMI interrupt handler must be added to the stacks for the tasks and the interrupt handler
5	PR		$\sqrt{*^4}$	Undefined
6	[SH2-DSP] DSR, RS, RE, MOD, A0, A0G, A1, A1G, M0, M1, X0, X1, Y0, Y1	V	$\checkmark$	Undefined

No	Registers	Use	End Conditions * <sup>2</sup>	Initial Value
7	[SH-2A, SH2A-FPU] TBR	*5	*5	*5
8	[SH2A-FPU] FPSCR, FPUL、FR0 to FR15	$\checkmark$	$\checkmark$	Undefined

#### Table 4.13 Rules for Using Registers in a Direct Interrupt Handler (cont)

Notes: 1. These registers can be used. Note that some register contents cannot be guaranteed after service calls. For details, refer to section 3.2.3, Guarantee of Register Contents after Issuing Service Call.

- 2. When execution is returned from the entry function (RTE or TRAPA instruction), the contents of these registers must be the same as the value at initiation.
- 3. IMASK bits must not be lower than the current interrupt level.
- 4. In the case of the SH-2A or SH2A-FPU processors, the end condition is not necessary when register banks are used with interrupts.
- 5. Depends on CFG\_TBR.
  - (1) "Kernel does not manage": The kernel does not operate TBR.
  - (2) "Only for service call": Do not modify TBR.

(3) "Task context": When execution is returned from an interrupt handler function (RTS instruction), the contents of TBR must be the same as the value at initiation. The initial value is undefined.

```
.INCLUDE "kernel.inc"
    .SECTION B hiirqstk, DATA, ALIGN=4 ←Defines the stack used by
    .RES.L 128
                                            the interrupt handler.
                                          ←Assigns symbol Stk to the
Stk:
                                            end address of the stack.
    .SECTION P ISR, CODE, ALIGN=4
    .EXPORT DirectInh
                                          ←Start address of the
DirectInh:
                                            interrupt handler.
   MOV.L R0,@-R15
                                          \leftarrowSaves the contents of R0 to
                                            the stack of the program
                                            that was interrupted.
                                         \leftarrowSaves the address pointed
   MOV.L # Stk,R0
                                            to by the stack pointer
                                            to the stack used by the
                                            interrupt handler.
    MOV.L R15,@-R0
   MOV.L R0,R15
                                          ←Switches the stack pointer
                                            to the interrupt handler
                                            stack.
   MOV.L R1,@-R15
                                          \leftarrowSaves the contents of
                                            registers (including the
                                            DSP) used by the handler
                                            to stack.
    . . . . .
;
; Interrupt handler process
                                          \leftarrowRestores the register
;
      . . . . .
                                            contents after completing
                                            handler execution.
   MOV.L @R15+,R1
   MOV.L @R15+,R15
                                          \leftarrowRestores the address
                                            pointed to by the stack
                                            pointer.
                                          \leftarrow \texttt{Restores} the contents of
   MOV.L @R15+,R0
                                            R0.
    <End instruction>
                                          \leftarrow See table 4.14.
    .POOL
    .END
```

Figure 4.7 Example of an Assembly Language Direct Interrupt Handler

CFG_REGBANK	Use of Register Banks	Interrupt Level	End Instruction
NOBANK or NOTUSE		Higher than CFG_KNLMSKLVL	RTE
		Equal to or lower than CFG_KNLMSKLVL	TRAPA #D'25 or TRAPA #D'26* <sup>2</sup>
ALL or SELECT	Interrupt sources with which register banks	Higher than CFG_KNLMSKLVL	None
	are used*1	Equal to or lower than CFG_KNLMSKLVL	TRAPA #D'26
	Interrupt sources with which	Higher than CFG KNLMSKLVL	RESBANK
	register banks	CFG_KINLIVISKLVL	RTE* <sup>3</sup>
	are not used*1	Equal to or lower than CFG_KNLMSKLVL	TRAPA #D'25

#### Table 4.14 End Instructions for Direct Interrupt Handlers (HI7000/4)

Notes: 1. Register banks are never used with the NMI and UBC interrupts. Register banks are used with all other interrupt sources when [ALL] has been selected for CFG\_REGBANK. When [SELECT] has been selected for CFG\_REGBANK, register banks are only used with those sources having interrupt levels for which the corresponding CFG\_BANKLVL?? has been selected. Otherwise, register banks are not used with interrupt sources for which this is not the case.

- 2. The operation is the same in both cases.
- 3. Both instructions must be included, in the order given above.

#### (3) Writing a Direct Interrupt Handler Using the DSP

To use the DSP in a direct interrupt handler, refer to section 4.13, Using the DSP in Programs (for HI7000/4 and HI7700/4 only).

#### (4) Defining a Direct Interrupt Handler

A direct interrupt handler can be defined in either of the following ways.

- By making a def\_inh or idef\_inh service call
- By specification in the configurator

#### (5) Using the IRL Interrupt

In an IRL interrupt, two different interrupt causes are assigned to one vector. When using both of these causes, the direct interrupt handler must be modified as shown in figure 4.8.

• Creating an interrupt handler in C language

Create the main process as a normal C function, as shown in figure 4.8. In assembly language, create the interface routine, which calls the C function when an interrupt occurs, as shown in figure 4.9. When defining interrupt handlers by the configurator, specify the interface routine address as the interrupt handler address.



Section4 Application Program Creation

Figure 4.8 Example of a C Language IRL Direct Interrupt Handler Main Processing Routine

.EXPORT _Vec071		$\leftarrow$ Externally defines the
		interface routine.
.IMPORT _Vec071_Ha	ndler14	$\leftarrow$ Externally references the
		IRL14 interrupt handler
		main function.
.IMPORT _Vec071_Ha	ndler15	$\leftarrow$ Externally references the
		IRL15 interrupt handler
		main function.
.SECTION B_hiirqst	k,DATA,ALIGN=4	
.RES.L 128		$\leftarrow$ Defines the interrupt
		handler stack for IRL15.
_Stk15:		$\leftarrow$ Assigns symbol _Stk15 to
		the end address of the IRL15
		stack.
.RES.L 128		$\leftarrow$ Defines the interrupt
		handler stack for IRL14.
_Stk14:		←Assigns symbol _Stk14 to
		the end address of the IRL14
		stack.

Figure 4.9 Example of an Assembly Language IRL Direct Interrupt Handler Interface Routine

.SECTIO	N P_ISR	,CODE,ALIGN=4	
I_HILEVEL	.equ	H'F0>>1	$\leftarrow$ (SR bit location of high
			level)>>1
I_BITMASK	.equ	H'FO	$\leftarrow$ Defines bit mask of SR.I
			field.
_Vec071:			$\leftarrow$ Interface routine.
MOV.L	R0,@-R1	5	$\leftarrow$ Saves the contents of R0 to
			the stack of the program
			that was interrupted.
STC	SR,R0		$\leftarrow$ Checks the level of the
AND	—	MASK,R0	interrupt and determines
SHLR	R0		which stack to switch to
CMP/EQ	#I_HILI	EVEL,RO	and the address for the
BF	IRL14		main process.
IRL15:			$\leftarrow$ Process for IRL15
MOV.L	#_Stk1	5,R0	$\leftarrow$ Saves the address pointed
MOV.L	R15,@-H	RO	to by the stack pointer to
			the stack of IRL15.
MOV	R0,R15		$\leftarrow$ Switches from the stack
			pointer to the stack for
			IRL15.
MOV.L	#_Vec0'	71_Handler15,R0	$\leftarrow$ Sets the address of IRL15
			main process to R0.
CONTINUE:			
	R1,@-R3		$\leftarrow$ Saves the contents of the
	R2,@-R3		registers used by the main
	R3,@-R3		process according to the C
MOV.L	R4,@-R3		language function calling
MOV.L	R5,@-R3		rules. When the handler
STS.L	PR,@-R		uses the DSP, the
MOV.L	R6,@-R3		contents of the DSP
STS.L	MACL,@		registers must be saved.
MOV.L	, -		
STS.L	MACH,@·	-K15	( Collection main managed
JSR	@R0		$\leftarrow$ Calls the main process.
NOP	OD1C,	AD OIL	· Destance the contents of
LDS.L			←Restores the contents of
MOV.L	@R15+,H	K /	the registers.

Figure 4.9 Example of an Assembly Language IRL Direct Interrupt Handler Interface Routine (cont)



LDS.L	@R15+,MACH	
MOV.L	@R15+,R6	
LDS.L	@R15+,PR	
MOV.L	@R15+,R5	
	@R15+,R4	
MOV.L	@R15+,R3	
	@R15+,R2	
	@R15+,R1	
MOV.L	@R15+,R15	$\leftarrow$ Restores the address
		pointed to by the stack
		pointer.
MOV.L	@R15+,R0	←Restores the contents of
	, -	R0.
TRAPA	#D'25	←An interrupt handler with a
		level equal to or lower
		than the kernel interrupt
		mask level completes
		execution with TRAPA #25.
; RTE		$\leftarrow$ An interrupt handler with a
; NOP		level higher than the
		kernel interrupt mask level
		completes execution with
		RTE.
IRL14:		$\leftarrow$ Process for IRL14.
MOV.L	#_Stk14,R0	$\leftarrow$ Saves the address pointed
		to by the stack pointer to
		the stack of IRL14.
MOV.L	R15,@-R0	
MOV	R0,R15	$\leftarrow$ Switches from the stack
		pointer to the stack for
		IRL14.
BRA	CONTINUE	
MOV.L	<pre>#_Vec071_Handler14,R0</pre>	$\leftarrow$ Sets the address of IRL14
		main process to R0.
.POOL		
.END		

#### Figure 4.9 Example of an Assembly Language IRL Direct Interrupt Handler Interface Routine (cont)

• Creating an interrupt handler in assembly language Refer to the above example, write a handler that performs the necessary processes after switching to the appropriate stack for the interrupt level, and then switches back to the original stack.

```
Rev.6.00 322
REJ10B0060-0600
```

## 4.9 CPU Exception Handler (Including TRAPA Instruction Exception)

If an exception occurs, a CPU exception handler is initiated via the entrance and exit process of the kernel.

### (1) Writing a CPU Exception Handler

A CPU exception handler (including the TRAPA instruction exception) can be defined in the same way as normal interrupt handlers. For details, refer to section 4.8.1, Normal Interrupt Handler.



#### (2) Rules for Using Registers in a CPU Exception Handler

Tables 4.15 to 4.17 show rules on using registers for HI7000/4, HI7700/4, and HI7750/4.

#### Table 4.15 Rules on Using Registers in a CPU Exception Handler (HI7000/4)

No	Registers	Use *1	End Conditions * <sup>2</sup>	Initial Value
1	PC	$\checkmark$		CPU exception handler start address
2	SR	$\checkmark$		Same as before CPU exception.
3	R0 to R7	$\checkmark$		Undefined
4	R8 to R14, MACH, MACL, GBR	$\checkmark$	$\checkmark$	Same as before CPU exception.
5	R15	$\checkmark$	$\checkmark$	R15 points to the stack area for the program which generates exception.
				As a CPU exception handler may re- enter, the CPU exception handler uses the stack used by the previous program. A CPU exception handler does not use its own stack.
6	PR	$\checkmark$		Undefined
7	[SH2-DSP] DSR, RS, RE, MOD, A0, A0G, A1, A1G, M0, M1, X0, X1, Y0, Y1		V	Same as before CPU exception.
8	[SH-2A, SH2A-FPU] TBR	*3	*3	*3
9	[SH2A-FPU] FPSCR			Same as before CPU exception.
10	[SH2A-FPU]			Same as before CPU exception.
	FR0 to FR11			
11	[SH2A-FPU] FPUL, FR12 to FR15	$\checkmark$		Same as before CPU exception.
Note				register contents cannot be guaranteed

Notes: 1. These registers can be used. Note that some register contents cannot be guaranteed after service calls. For details, refer to section 3.2.3, Guarantee of Register Contents after Issuing Service Call.

- 2. When execution is returned from the entry function (RTS instruction), the contents of these registers must be the same as the value at initiation.
- 3. Depends on CFG\_TBR.
  - (1) "Kernel does not manage": The kernel does not operate TBR.
  - (2) "Only for service call": Do not modify TBR
  - (3) "Task context": When execution is returned from an interrupt handler function (RTS instruction), the contents of TBR must be the same as the value at initiation. The initial value is the same as before CPU exception.

		Use	End Conditions	
No	Registers	*1	* <sup>2</sup>	Initial Value
1	PC	$\checkmark$		CPU exception handler start address
2	SR		*3	IMASK bits: Same as before exception
				Other bits: The value which is specified at the definition.
3	R0_BANK0 to R7_BANK0	$\checkmark$		Undefined
4	R8 to R14, MACH, MACL, GBR	$\checkmark$		Same as before CPU exception.
5	R15	$\checkmark$	$\checkmark$	R15 points to the stack area for the program which generates exception.
				As a CPU exception handler may re- enter, the CPU exception handler uses the stack used by the previous program. A CPU exception handler does not use its own stack.
6	PR	$\checkmark$	$\checkmark$	Undefined
7	[SH3-DSP, SH4AL-DSP] DSR, RS, RE, MOD, A0, A0G, A1, A1G, M0, M1, X0, X1, Y0, Y1	V	$\checkmark$	Same as before CPU exception.

## Table 4.16 Rules on Using Registers in a CPU Exception Handler (HI7700/4)

Notes: 1. These registers can be used. Note that some register contents cannot be guaranteed after service calls. For details, refer to section 3.2.3, Guarantee of Register Contents after Issuing Service Call.

2. When execution is returned from the entry function (RTS instruction), the contents of these registers must be the same as the value at initiation.

3. DSP/CL must be 1 when at least one of CFG\_DSP and CFG\_CACLOC is checked. MD must be 1.



		Use	End Conditions	
No	Registers	*'	**	Initial Value
1	PC	$\checkmark$		CPU exception handler start address
2	SR	$\checkmark$	*3	IMASK bits: Same as before exception
				Other bits: The value which is specified at the definition.
3	R0_BANK0 to R7_BANK0	$\checkmark$		Undefined
4	R8 to R14, MACH, MACL, GBR	$\checkmark$		Same as before CPU exception.
5	R15	$\checkmark$		R15 points to the stack area for the program which generates exception.
				As a CPU exception handler may re- enter, the CPU exception handler uses the stack used by the previous program. A CPU exception handler does not use its own stack.
6	PR	$\checkmark$	$\checkmark$	Undefined
7	[SH-4, SH-4A] FPSCR	$\checkmark$		Same as before CPU exception.
8	[SH-4, SH-4A] FPUL	$\checkmark$		Same as before CPU exception.
9	[SH-4, SH-4A] FR0_BANK0 to FR15_BANK0	$\checkmark$		Same as before CPU exception.
10	[SH-4, SH-4A] FR0_BANK1 to FR15_BANK1	$\checkmark$		Same as before CPU exception.

#### Table 4.17 Rules on Using Registers in a CPU Exception Handler (HI7750/4)

Notes: 1. These registers can be used. Note that some register contents cannot be guaranteed after service calls. For details, refer to section 3.2.3, Guarantee of Register Contents after Issuing Service Call.

2. When execution is returned from the entry function (RTS instruction), the contents of these registers must be the same as the value at initiation.

3. MD must be 1. FD must be 0.

#### (3) Contents of Stack at Initiation

When a CPU exception occurs, the kernel saves the register contents in the stack. When execution is returned from a CPU exception handler, the kernel restores these register contents from the stack.

#### (a) HI7000/4

Stack pointer (R15) -> R7 at CPU exception 0 R6 at CPU exception +4 R5 at CPU exception +8 R4 at CPU exception +12 R3 at CPU exception +16 R2 at CPU exception +20 R1 at CPU exception +24 R0 at CPU exception +28 PR at CPU exception +32 PC at CPU exception +36 SR at CPU exception +40 Stack pointer before -> Stack before CPU exception +44 **CPU** exception

(b) HI7700/4

Stack pointer (R15) ->	R7_BANK0 at CPU exception	0
	R6_BANK0 at CPU exception	+4
	R5_BANK0 at CPU exception	+8
	R4_BANK0 at CPU exception	+12
	R3_BANK0 at CPU exception	+16
	R2_BANK0 at CPU exception	+20
	R1_BANK0 at CPU exception	+24
	R0_BANK0 at CPU exception	+28
	PR at CPU exception	+32
	PC (SPC) at CPU exception	+36
	SR (SSR) at CPU exception	+40
Stack pointer before>	Stack before CPU exception	+44
CPU exception		
		-



(c)	HI7750/4		
	Stack pointer (R15) ->	R7_BANK0 at CPU exception	0
		R6_BANK0 at CPU exception	+4
		R5_BANK0 at CPU exception	+8
		R4_BANK0 at CPU exception	+12
		R3_BANK0 at CPU exception	+16
		R2_BANK0 at CPU exception	+20
		R1_BANK0 at CPU exception	+24
		R0_BANK0 at CPU exception	+28
		PR at CPU exception	+32
		FPSCR at CPU exception	+36
		PC (SPC) at CPU exception	+40
		SR (SSR) at CPU exception	+44
	Stack pointer before>	Stack before CPU exception	+48
	CPU exception		

(4) Writing a CPU Exception Handler in C Language Using the DSP

To use the DSP in a CPU exception handler, refer to section 4.13, Using the DSP in Programs (for HI7000/4 and HI7700/4 only).

#### (5) Defining a CPU Exception Handler

A CPU exception handler can be defined in the following ways:

- def\_exc or idef\_exc service call (CPU exception handlers other than TRAPA)
- vdef\_trp or ivdef\_trp service call (CPU exception handlers caused by TRAPA)
- Defined initially by the configurator

## 4.10 Time Event Handlers and Initialization Routine

(1) Writing Time Event Handlers and Initialization Routine

Time event handlers and initialization routine can be defined as regular C language functions. Figure 4.10 shows an example of a cyclic handler, an alarm handler, and an initialization routine. Figure 4.11 shows an example of an overrun handler written in C language.

These handlers are executed in non-task context.

Figure 4.10 Example of a C Language Cyclic Handler, Alarm Handler, and Initialization Routine

Figure 4.11 Example of a C Language Overrun Handler

(2) Rules for Using Registers in Time Event Handlers and Initialization Routine Tables 4.18 to 4.20 show rules on using registers for HI7000/4, HI7700/4, and HI7750/4.



			End			
No	Registers	Use	Conditions	Initial Value		
1	PC			Handler/Routine start address		
2	SR	1	*3	IMASK:		
2	on	•		Time event handler		
				Timer interrupt level (CFG_TIMINTLVL)		
				Initialization routine		
				Kernel interrupt mask level		
				(CFG_KNLMSKLVL)		
				Other bits: Undefined.		
3	R0 to R3			Undefined		
4	R4	1		[Cyclic/Alarm handler, Initialization routine]		
		•		Extended information (exinf)		
				[Overrun handler]		
				Target task ID		
5	R5	V		[Cyclic/Alarm handler, Initialization routine]		
•		,		Undefined		
				[Overrun handler]		
				Extended information (exinf) for the task		
6	R6 to R7			Undefined		
7	R8 to R14, MACH,		$\checkmark$	Undefined.		
	MACL, GBR					
8	R15	$\checkmark$	$\checkmark$	R15 points to appropriate stack area.		
9	PR	$\checkmark$	$\checkmark$	Undefined		
10	[SH2-DSP] DSR, RS,	$\checkmark$	$\checkmark$	Undefined		
	RE, MOD, A0, A0G,					
	A1, A1G, M0, M1, X0, X1, Y0, Y1					
11	[SH-2A, SH2A-FPU]	*4	*4	*4		
	TBR					
12	[SH2A-FPU] FPSCR	$\checkmark$	$\checkmark$	Undefined		
13	[SH2A-FPU]	$\checkmark$	$\checkmark$	Undefined		
	FR0 to FR11					
14	[SH2A-FPU] FPUL,		$\checkmark$	Undefined		
	FR12 to FR15					
<ul> <li>Notes: 1. These registers can be used. Note that some register contents cannot be guaranteed after service calls. For details, refer to section 3.2.3, Guarantee of Register Contents after Issuing Service Call.</li> <li>2. When execution is returned from the entry function (RTS instruction), the contents of</li> </ul>						
	these registers must be the same as the value at initiation.					

## Table 4.18 Rules for Using Registers in Time Event Handler and Initialization Routine (HI7000/4)

Rev.6.00 330 REJ10B0060-0600



- 3. IMASK bits must not be lower than the value at initiation. And IMASK bits must be the same as initial value when execution is returned from the handler
- 4. Depends on CFG\_TBR.

(1) "Kernel does not manage": The kernel does not operate TBR.

(2) "Only for service call": Do not modify TBR

(3) "Task context": When execution is returned from an interrupt handler function (RTS instruction), the contents of TBR must be the same as the value at initiation. The initial value is undefined.

## Table 4.19 Rules for Using Registers in Time Event Handler and Initialization Routine (HI7700/4)

No	Registers	Use	End Conditions	Initial Value
1	PC			CPU exception handler start address
2	SR	ب ا	*3	IMASK bits: Same as before exception
-		,		MD = 1, BL = 0, RB = 0
				DSP/CL: When at least one of CFG_DSP and CFG_CACLOC is checked. DSP/CL is 1, otherwise DSP/CL is 0.
				Other bits: Undefined
3	R0 to R3			Undefined
4	R4	$\checkmark$		[Cyclic/Alarm handler, Initialization routine]
				Extended information (exinf)
				[Overrun handler]
				Target task ID
5	R5	$\checkmark$		[Cyclic/Alarm handler, Initialization routine]
				Undefined
				[Overrun handler]
				Extended information (exinf) for the task
6	R6 to R7	$\checkmark$		Undefined
7	R8 to R14, MACH, MACL, GBR	$\checkmark$	$\checkmark$	Undefined.
8	R15		$\checkmark$	R15 points to appropriate stack area.
9	PR	$\checkmark$	$\checkmark$	Undefined
10	[SH3-DSP, SH4AL-DSP] DSR, RS, RE, MOD, A0, A0G, A1, A1G, M0, M1, X0, X1, Y0, Y1	$\checkmark$	V	Undefined

RENESAS

- Notes: 1. These registers can be used. Note that some register contents cannot be guaranteed after service calls. For details, refer to section 3.2.3, Guarantee of Register Contents after Issuing Service Call.
  - 2. When execution is returned from the entry function (RTS instruction), the contents of these registers must be the same as the value at initiation.
  - 3. IMASK bits must not be lower than the value at initiation. And IMASK bits must be the same as initial value when execution is returned from the handler.

DSP/CL must be 1 when at least one of CFG\_DSP and CFG\_CACLOC is checked. MD = 1, BL = 0, and RB = 0 are required.

No	Registers	Use	End Conditions	Initial Value
	PC	.1		
1		1	*3	CPU exception handler start address
2	SR	$\checkmark$	*0	IMASK bits: Same as before exception
				MD = 1, BL = 0, RB = 0, FD = 0
				Other bits: Undefined
3	R0 to R3	$\checkmark$		Undefined
4	R4	$\checkmark$		[Cyclic/Alarm handler, Initialization routine]
				Extended information (exinf)
				[Overrun handler]
				Target task ID
5	R5	$\checkmark$		[Cyclic/Alarm handler, Initialization routine]
				Undefined
				[Overrun handler]
				Extended information (exinf) for the task
6	R6 to R7	$\checkmark$		Undefined
7	R8 to R14, MACH, MACL, GBR			Undefined.
8	R15	$\checkmark$		R15 points to appropriate stack area.
9	PR	$\checkmark$		Undefined
9	[SH-4, SH-4A] FPSCR	$\checkmark$		Undefined
10	[SH-4, SH-4A] FPUL			Undefined
11	[SH-4, SH-4A] FR0_BANK0 to FR15_BANK0	$\checkmark$	V	Undefined
12	[SH-4, SH-4A] FR0_BANK1 to FR15_BANK1		V	Undefined

# Table 4.20Rules for Using Registers in Time Event Handlers and Initialization<br/>Routine (HI7750/4)



- Notes: 1. These registers can be used. Note that some register contents cannot be guaranteed after service calls. For details, refer to section 3.2.3, Guarantee of Register Contents after Issuing Service Call.
  - 2. When execution is returned from the entry function (RTS instruction), the contents of these registers must be the same as the value at initiation.
  - IMASK bits must not be lower than the value at initiation. And IMASK bits must be the same as initial value when execution is returned from the handler.
     MD = 1, BL = 0, RB = 0, and FD = 0 are required.

(3) Writing Time Event Handlers and Initialization Routine in C Language Using the DSP To use the DSP in time event handlers and the initialization routine, refer to section 4.13, Using the DSP in Programs (for HI7000/4 and HI7700/4 only).

- (4) Defining Time Event Handlers and Initialization Routine
- a. A cyclic handler can be defined in the following ways:
  - cre\_cyc, icre\_cyc, acre\_cyc, or iacre\_cyc service call
  - Defined initially by the configurator
- b. An alarm handler can be defined in the following ways:
  - cre\_alm, icre\_alm, acre\_alm, or iacre\_alm service call
  - Defined initially by the configurator
- c. An overrun handler can be defined in the following ways:
  - def\_ovr service call
  - Defined initially by the configurator
- d. An initialization routine can be defined in the following ways:
  - Defined initially by the configurator

## 4.11 CPU Initialization Routines

#### 4.11.1 Creating CPU Initialization Routines in C language

The CPU initialization routine is a program that is first executed after the CPU is reset. For details, refer to section 2.18.1, Resetting the CPU and Initiating the Kernel. Also refer to sample files *nnnn\_cpuasm.src* (assembly language) and *nnnn\_cpuini.c* (C language).

#### 4.11.2 Defining CPU Initialization Routines in HI7000/4

Define the start address of the CPU initialization routine to the reset vector (address H'0). Also define the initial stack pointer to the reset vector. In addition, start up the kernel at the end of the CPU initialization routine. Create the reset vector in one of the following ways.

(1) When the user creates a reset vector

Create the reset vector as shown in figure 4.12:

```
INIT SP
          .EOU H'FFFA000
                                      ←Defines the initial stack
                                        pointer value after a reset
                                        (usually the last address
                                        within the internal RAM).
   .SECTION C ResVec, DATA, LOCATE=0 ← Specifies C ResVec as the
   .IMPORT hi cpuasm
                                        reset vector section name
                                        and allocates the section
                                        to address H'O.
ResVec:
   .DATA.L _hi_cpuasm, _INIT_SP
                                       ← Specifies the program
   .DATA.L hi cpuasm, INIT SP
                                        address for vector number 0
   .END
                                        (power-on reset) or vector
                                        number 2 (manual reset) as
                                        hi cpuasm, and the stack
                                        pointer as _INIT SP.
```

Figure 4.12 Example of Creating the Reset Vector (HI7000/4)

(2) When defining the CPU initialization routine by the configurator

Define the CPU initialization routine address and reset stack pointer as an interrupt handler address for interrupt numbers 0 to 3, respectively by the configurator. In addition, allocate the C\_hivet section, which is a vector table section created by the configurator, to address H'0 at linkage.

#### 4.11.3 Defining CPU Initialization Routines in HI7700/4 and HI7750/4

Allocate the CPU initialization routine to reset vector address H'a0000000 at linkage.

## 4.12 System Down Routines

The function specifications of the system down routine are defined as follows. Note that this routine name is fixed.

void kernel\_sysdwn(W type, ER ercd, VW inf1, VW inf2)

Refer to appendix B.2, Information during System Down, for details on the parameters passed to the system down routine. The system down routine must be created and linked to the kernel.

When writing a system down routine in C language, refer to sample file *nnnn*\_sysdwn.c for details.

Although the system down routine operates under abnormal conditions, it cannot use kernel functions such as system calls if the kernel fails (error type is negative).

Do not return from a system down routine.

When debugging an application program, maintain the system down routine state and make the program enter an endless loop, and analyze why a system down occurred and takes measures to prevent system downs from occurring.

## 4.13 Using the DSP in Programs (for HI7000/4 and HI7700/4 only)

#### 4.13.1 Initializing DSR

The initial DSR value depends on the program as shown in table 4.21.

#### Table 4.21Initial DSR Value

Program	Initial DSR Value
Task (without attribute TA_COP0)	Undefined
Task (with attribute TA_COP0)	0
Task exception processing routine (without attribute TA_COP0)	Undefined
Task exception processing routine (with attribute TA_COP0)	0
Interrupt handler	Undefined
CPU exception handler	Undefined
Time event handler	Undefined
Initialization routine	Undefined

Initialize DSR to an appropriate value before starting DSP operation. For the initial value, refer to the hardware manual of the target processor.

DSR must be initialized once in each program shown in the above table before DSP operation.

The following shows an example of DSR initialization in a task.

```
#include "kernel.h"
#pragma inline_asm(SetDSR) // Inline assembler function for DSR
setting
static void SetDSR(UW dsr)
{
    lds r4,dsr
}
void task(VP_INT exinf)
{
    SetDSR(0); // Initializes DSR
    // DSP operation
}
```

#### 4.13.2 Using DSP in Handlers

To use the DSP in the following programs, the contents of the DSP registers must be saved and restored in the process shown in figure 4.13. In addition, at compilation, the code=asmcode option must be specified by the object format specification option.

- Normal interrupt handlers
- Direct interrupt handlers (HI7000/4)
- CPU exception handlers
- Time event handlers
- Initialization routines
- Timer interrupt routines

When using DSP standby control function in HI7700/4, refer to appendix F.3, Module-Standby State when Initiating Programs.

```
#include "kernel.h"
#include "shdsp.h"
                                ←Includes header file shdsp.h
#pragma inline asm(SetDSR)
                                ←Inline assembler function for DSR
                                  setting
static void SetDSR(UW dsr)
lds r4,dsr
}
{
  /* Handler processing */
}
void Handler(VP INT exinf)
                               \leftarrowIn the handler start function,
                                  writes only the process shown in
                                  this figure.
                                  Writes the handler main process
                                  in HandlerMain().
{
   T DSP area;
                               \leftarrowDefines the area to save the
                                  contents of the DSP registers.
   IniDSP(&area);
                                \leftarrowSaves the contents of the DSP
                                  registers.
   SetDSR(0);
                                \leftarrowInitializes DSR.
   HandlerMain(exinf);
                               ←Calls HandlerMain(), which
                                  performs the main process.
   EndDSP(&area);
                                \leftarrow \texttt{Restores} the contents of the
                                  DSP registers.
```

Figure 4.13 Example of a C Language Handler Using the DSP

## Section 5 Configuration

### 5.1 Read First

Before creating a system, please read and fully understand this section.

The following tools are used for practical configuration:

- The configurator that comes with this product
- HEW

The description in this section is provided on the assumption that the user has already mastered HEW. For information about HEW, refer to the HEW manual or online help. For information about the configurator operation, refer to section 5.4, Configurator, or online help.

#### 5.1.1 Whole Linkage and Separate Linkage

To create load modules for the system, the following operations are necessary:

- Create application files
- Create configuration files using the configurator
- Use the build function of HEW and create load modules

These three operations differ slightly according to the way the load modules are created. Therefore, it is essential to decide on and understand the creation method first.

There are two different approaches to linkage: whole linkage into a single load module, and separate linkage into separate load modules.

#### Whole Linkage

Whole linkage links the kernel and all configuration files into a single load module (called a whole load module). Application files can be included in a whole load module or in separate load modules (called an application load module).

Figure 5.1 shows the flow for creating a load module using whole linkage.

RENESAS

#### Section5 Configuration



Figure 5.1 Whole Load Module Creation

#### Separate Linkage

Separate linkage links the kernel code portion and the data portion into separate load modules.

A load module with the kernel code portion, called the kernel load module, is created by linking kernel libraries and kernel\_def.c, which is a part of the configurator output file. The linkage unit of a kernel load module is called the kernel side.

A load module with the kernel data portion, called the kernel environment load module, is created by linking kernel\_cfg.c, which is a part of the configurator output file. The linkage unit of a kernel environment load module is called the kernel environment side.

Separate linkage makes it possible to change some configuration parameters, such as the maximum number of tasks (CFG\_MAXTSKID), and to re-create a kernel environment load module without changing a kernel load module even after the kernel load module is in ROM.

Application files can be included in a kernel load module, a kernel environment load module, or in an independent application load module.

Figure 5.2 shows the flow for creating a load module using separate linkage.
Section5 Configuration



Figure 5.2 Separate Load Module Creation



# 5.2 Folder Structure

The kernel files are installed in the kernel folder under the installation folder which is specified by the installer program as shown in figure 5.3.



## 5.2.1 hihead Folder

This folder contains header files (e.g. itron.h or kernel.h) which are used in application.

## 5.2.2 hisys Folder

This folder contains system definition files which are used to compile configuration files.

The files in this folder must not be modified.

## 5.2.3 hilib Folder

This folder contains the folder which contains kernel library files.

The hilib\elf folder contains ELF-format kernel library files. Refer to the release notes for the compiler version used at library creation.

## 5.2.4 knl Folder

This folder is provided only under the license with kernel source code.

Refer to the release notes attached to the product for details.

## 5.2.5 samples\shnnnn Folder

This folder contains sample files for microcomputer corresponding to *nnnn*. This folder also contains the HEW workspace file for load module creation.



Tables 5.1 to 5.3 show relationship between *nnnn* and microcomputer in the HI7000/4 V.2.02, HI7700/4 V.2.02, and HI7750/4 V.2.02, respectively. For the latest information, refer to the release notes attached to the product.

	Target Microcomputer	HEW (Compiler Package) Version Used at Creation
SH-2	SH7011, SH7018	1.2 (6.0C)
SH-1	SH7020, SH7021, SH7032, SH7034	1.2 (6.0C)
SH-2	SH7040, SH7041, SH7042, SH7043, SH7044, SH7045, SH7014, SH7016, SH7017	1.2 (6.0C)
SH-2	SH7046, SH7047, SH7048, SH7049, SH7144, SH7145, SH7148	1.2 (6.0C)
SH-2	SH7050, SH7051	1.2 (6.0C)
SH-2	SH7052, SH7053, SH7054	1.2 (6.0C)
SH2-DSP	SH7065	1.2 (6.0C)
SH-2	SH7604	1.2 (6.0C)
SH2-DSP	SH7615, SH7616	1.2 (6.0C)
SH-2	SH7618	4.00.02 (9.00 Release 03)
SH-2A	SH72060	4.00.02 (9.00 Release 03)
	SH-1 SH-2 SH-2 SH-2 SH-2 SH2-DSP SH2-DSP SH2-DSP SH2-DSP SH2-DSP	SH-2         SH7011, SH7018           SH-1         SH7020, SH7021, SH7032, SH7034           SH-2         SH7040, SH7041, SH7042, SH7043, SH7044, SH7045, SH7014, SH7043, SH7017           SH-2         SH7046, SH7047, SH7048, SH7049, SH7144, SH7145, SH7148           SH-2         SH7050, SH7051           SH-2         SH7052, SH7053, SH7054           SH-2         SH7065           SH-2         SH7615, SH7616           SH-2         SH7618

## Table 5.1 Relationship between nnnn and Microcomputer (HI7000/4 V.2.02)



nnnn	CPU Core	Target Microcomputer	HEW (Compiler Package) Version Used at Creation
7707	SH-3	SH7707	1.2 (6.0C)
7708	SH-3	SH7708, SH7708R, SH7708S	1.2 (6.0C)
7709	SH-3	SH7709	1.2 (6.0C)
7709a	SH-3	SH7709A, SH7709S, SH7706	1.2 (6.0C)
7729	SH3-DSP	SH7729, SH7729R, SH7727	1.2 (6.0C)
7290	SH3-DSP	SH7290, SH7294, SH7300	3.0.01 (8.00 Release 00))
7641	SH3-DSP	SH7641	3.0.01 (8.00 Release 00)
7318	SH4AL-DSP (without extended function)	SH7318	3.0.01 (8.00 Release 00)
7343	SH4AL-DSP (with extended function)	SH7343	4.00.02 (9.00 Release 03)

# Table 5.2 Relationship between nnnn and Microcomputer (HI7700/4 V.2.02)

# Table 5.3 Relationship between nnnn and Microcomputer (HI7750/4 V.2.02)

			HEW (Compiler Package) Version Used
nnnn	CPU Core	Target Microcomputer	at Creation
7750	SH-4	SH7750, SH7750S, SH7750R	1.2 (6.0C)
7751	SH-4	SH7751, SH7751R	1.2 (6.0C)
7760	SH-4	SH7760	3.0.01 (8.00 Release 00)
7770	SH-4A (without extended function)	SH7770	3.0.01 (8.00 Release 00)
7785	SH-4A (with extended function)	SH7785	4.00.02 (9.00 Release 03)

The contents of the sh*nnnn* folder are described below.

# (1) HEW3 or Later Versions

The shnnnn folder contains the folders shown in figure 5.4.





(a) Sample HEW workspace file (sh*nnn*.hws)

The shnnn folder contains this workspace file. In this workspace, the following three projects are registered.

- (1) For whole linkage (mix\mix.hwp)
- (2) For separate linkage, kernel side (def\def.hwp)
- (3) For separate linkage, kernel environment side (cfg\cfg.hwp)

## (b) sh*nnnn*\src folder

This folder contains the following source files.

- Sample task (task.c)
- Sample timer driver (*nnnn*\_tmrdrv.c, *nnnn*\_tmrdrv.h, *nnnn*\_tmrdef.h)
- Sample CPU initialization routine (*nnnn*\_cpuasm.src, *nnnn*\_cpuini.c)
- Sample system down routine (*nnnn*\_sysdwn.c)
- Sample configurator information file (*nnnn*.hcf), and its generated files (see table 5.4)
- Sample section initialization process (*nnnn\_sct.src*, *nnnn\_inisct.c*: These files are not used in the state at shipment)
- Only for HI7000/4: Interrupt/CPU exception process (kernel\_exp.src)
- Only for HI7700/4 and HI7750/4: Interrupt/CPU exception entry process (*nnnn\_expent.src*)
- Only for H17700/4 and H17750/4: Undefined interrupt/CPU exception process (*nnnn\_*intdwn.src)
- kernel\_def.c and kernel\_cfg.c
- Only for HI7700/4: DSP standby control function setting file (kernel\_def\_dspstby\_set.h)
- Only for HI7700/4: Optimized timer function setting file (kernel\_def\_opttmr\_set.h)
- Only for SH4AL-DSP and SH-4A in HI7700/4 and HI7750/4: Cache support service call setting file (kernel\_cfg\_cac\_set.h)



## Section5 Configuration

#### (c) sh*nnnn*\mix folder

This folder contains the mix.hwp file which is the HEW project file for whole linkage.

This folder also contains a folder to store object files to be generated through the mix.hwp project.

## (d) sh*nnnn*\def folder

This folder contains the def.hwp file which is the HEW project file for separate linkage (kernel side).

This folder also contains a folder to store object files to be generated through the def.hwp project.

#### (e) sh*nnnn*\cfg folder

This folder contains the cfg.hwp file which is the HEW project file for separate linkage (kernel environment side).

This folder also contains a folder to store object files to be generated through the cfg.hwp project.

## (2) HEW1.2

The shnnnn folder contains the folders shown in figure 5.5.



Figure 5.5 Folders under the sh*nnnn* Folder (HEW1.2)

(a) Sample HEW workspace file (sh*nnnn*.hws)

The sh*nnn* folder contains this workspace file. In this workspace, the following three projects are registered.

- (1) For whole linkage (project\mix.hwp)
- (2) For separate linkage, kernel side (project\def.hwp)
- (3) For separate linkage, kernel environment side (project\cfg.hwp)

## (b) sh*nnnn*\project folder

This folder contains the three project files that are registered in sh*nnnn*.hws. Under this folder, a folder is prepared for each project to store object files to be generated through the respective project.

RENESAS

## (c) sh*nnnn*\project\src folder

This folder contains the following source files.

- Sample task (task.c)
- Sample timer driver (*nnnn*\_tmrdrv.c, *nnnn*\_tmrdrv.h, *nnnn*\_tmrdef.h)
- Sample CPU initialization routine (*nnnn*\_cpuasm.src, *nnnn*\_cpuini.c)
- Sample system down routine (*nnnn*\_sysdwn.c)
- Sample configurator information file (*nnnn*.hcf), and its generated files (see Table 5.4)
- Sample section initialization process (*nnnn\_sct.src*, *nnnn\_inisct.c*: These files are not used in the state at shipment)
- Only for HI7000/4: Interrupt/CPU exception process (kernel\_exp.src)
- Only for HI7700/4 and HI7750/4: Interrupt/CPU exception entry process (*nnnn\_expent.src*)
- Only for HI7700/4 and HI7750/4: Undefined interrupt/CPU exception process (*nnnn\_*intdwn.src)
- kernel\_def.c and kernel\_cfg.c
- Only for HI7700/4: DSP standby control function setting file (kernel\_def\_dspstby\_set.h)
- Only for HI7700/4: Optimized timer function setting file (kernel\_def\_opttmr\_set.h)

# 5.3 **Operating Procedure**

The following describes the normal operating procedure:

- 1. Double-click hios\hiuser\shnnnn\nnnn.hcf and initiate the configurator.
- 2. Provide necessary settings for the configurator.
- 3. Save *nnnn*.hcf and generate configuration files. The folder to store generated files must be the folder which includes kernel\_def.c and kernel\_cfg.c.
- 4. Terminate the configurator.
- 5. Double-click sample HEW workspace file sh*nnn*.hws to initiate HEW. Then, specify the project to be used.
- 6. Provide necessary operations, such as adding application files to HEW or setting the C compiler or linkage editor options, and execute the build. Then, load module files are created in the respective directories, such as hios\hiuser\obj\.

RENESAS

# 5.4 Configurator

This section describes basic configurator operations and settings. For details on configurator operations, refer to the configurator online help.

# 5.4.1 Overview

The configurator is a tool that is used to set the kernel operating parameters. The configurator creates C source files according to the settings. The created files and applications are built (compiled and linked) into a system (load module).

Header file Project definition file HEW project User HCF (nnnn\_mix, etc.) operation file itron.h. kernel.h. Application (including sample program) Include kernel id.h. nnn tmrdrv.c. ernel macro etc. Input Definitior Include Output Configurator Configuration nel\_def\_main.ł file Build ernel\_cfg\_main.h Include kernel\_def.c kernel cfg.c Configuration file Load module Shaded parts indicate configurator output files.

Figure 5.6 shows the position of the configurator in the system configuration.

Figure 5.6 Position of Configurator in System Configuration

# 5.4.2 Configurator Construction

Figure 5.7 shows the configurator window.

The configurator window consists of a list window of configuration information input parts (on the left side) and a configuration information input window (on the right side). Input data in the configuration information input window and execute the Configuration File Creation command with the menu or the tool button. The configuration files are then created.



Figure 5.7 Configurator Window



# 5.4.3 File Operation

(1) Configurator Settings File (HCF File)

Configurator parameters and settings can be saved in the HCF file.

# (2) Configuration File Creation

When [Generate Configuration Files] in the [Generate] menu is selected or [Generate] button in the toolbar is pressed, the dialog box shown in figure 5.8 opens. Specify a folder where a configuration file is to be created.

The configuration file must be generated in a folder containing the kernel\_def.c or kernel\_cfg.c.

Generate configuration files	28
<u>O</u> enerate in: C:\HI7700-4\kernel\samples\sh7343	Browse
Start	Cancel

Figure 5.8 Folder Selection Dialog

The files listed in table 5.4 are created in the specified folder. Note that if a file with the same name already exists, the file is automatically overwritten.

# 5.4.4 Configuration Files

Table 5.4 shows configuration files generated by the configurator.

Table 5.4 Col	inguration riles	
Classification	File Name	Linkage Unit
Header Files	kernel_id.h	Kernel environment side
	kernel_id_sys.h	Kernel side
	kernel_macro.h	Kernel side
System definition	kernel_def_main.h	Kernel side
	kernel_def_inidata.def	Kernel side
	kernel_def_vct.inc	Kernel side (only in HI7000/4)
	kernel_cfg_main.h	Kernel environment side
	kernel_cfg_inidata.def	Kernel environment side

# Table 5.4Configuration Files

RENESAS

Distinction of linkage unit is related to the following items.

- Automatic assignment of ID number: Refer to (1) kernel\_id.h, kernel\_id\_sys.h.
- Separate linkage: Refer to section 5.4.5, Separate Linkage.

(1) kernel\_id.h, kernel\_id\_sys.h

The objects which are discriminated by the ID numbers can be given ID names at the object creation. The specified ID name is output to ID header files in the following form.

#define ID\_MainTask 1

The ID name in the kernel side is output to kernel\_id\_sys.h. The ID name in the kernel environment side is output to kernel\_id.h.

If the object is created in the kernel environment side (without [Link with Kernel Library] check box), the configurator can assign an ID number automatically. If "Auto" is selected as an ID number in the object creation dialog box, the configurator assigns an ID number automatically.

(2) kernel\_macro.h

kernel\_macro.h is included from kernel.h. Refer to section 4.1.1, Header File.

(3) System definition files in kernel side (kernel\_def\_main.h, kernel\_def\_inidata.def, kernel\_def.vct.inc)

kernel\_def\_main.h and kernel\_def\_inidata.def are included from kernel\_def.c.

kernel\_def\_vct.inc is generated only in HI7000/4, and is included from *nnnn*\_expent.src and *nnnn*\_intdwn.src.

(4) System definition files in kernel environment side (kernel\_cfg\_main.h, kernel\_cfg\_inidata.def)

kernel\_cfg\_main.h and kernel\_cfg\_inidata.def are included from kernel\_cfg.c

Note that the contents of the files differ among the HI7000/4 series. If the files are compiled in a different HI7000/4-series environment, an error occurs during compilation. The following error message is output when a file created by the HI7750/4 configurator is compiled in the HI7000/4 or HI7700/4 environment.

Unmatch HIOS(This file is designed for HI7750/4.)



## 5.4.5 Separate Linkage

(1) Linkage Unit of Setting Items and Kernel Lock Mode

All setting items are classified into "Kernel side" and "Kernel environment side". The setting items on the kernel side and the setting items on the kernel environment side are separately output to the respective files (refer to table 5.4).

In separate linkage, kernel environment load modules are usually modified alone, without modifying kernel load modules. For this operation, the configurator provides the kernel lock mode. In this mode, editing of the parameters that are to be expanded in a kernel-side output file is limited and no kernel side file is output.

To enter kernel lock mode, put a check mark in [Generate] -> [Kernel Lock Mode].

Whether each item is on the kernel side or kernel environment side can be checked by specifying the kernel lock mode, but for details, refer to the help information of the configurator.

In addition, for generation of objects such as tasks, the kernel side or kernel environment side can be assigned and checked as follows.

- All object creation dialog boxes have the [Link with Kernel Library] check box. If this box is checked, the object is on the kernel side.
- The object that is marked by a flag icon in the object page is on the kernel side.

In an object creation dialog box, when specifying the symbol of applications, such as the address of a task, the symbol instance must be included in the suitable linkage unit (kernel side or kernel environment side).

## (2) kernel\_id.h

The application on the kernel side must not include kernel\_id.h because kernel\_id.h is a file on the kernel environment side.

# 5.4.6 Configurator Settings

Most configurator settings influence kernel operation. These settings are named with the prefix CFG\_, and these names are displayed on the configurator screen and also used in this manual. However, note that some settings do not have names.

Table 5.5 lists the settings. The following letters are used in this table:

[L]: Kernel side items. Cannot be changed in the kernel lock mode

[B]: Can be set either for the kernel side or the kernel environment side by [Link with Kernel Library] check box

[BA]: Can be set either for the kernel side or the kernel environment side by [Link with Kernel Library] check box, and an ID name can be specified. If the kernel environment side is selected, "Auto" can be selected for the ID number. When specifying ID names, be careful not to specify the names that have already been used or externally defined names such as function names.



Table 5.5	Configurator Setting Items
-----------	----------------------------

Tai	the 5.5 Configurator Setting items		
1. K	Cernel Operating Condition Page		
1	kernel interrupt mask level	CFG_KNLMSKLVL	[L]
	The kernel has a function to set SR.IMASK to the speci handlers with level higher than CFG_KNLMSKLVL can For the HI7000/4, interrupts with level higher than CFG direct interrupt handlers.	not issue a service call.	
2	Interrupt nest count with a level higher than the kernel interrupt mask level (only for HI7000/4)	CFG_UPPINTNST	
	For the HI7000/4, the maximum nest count for interrupt: CFG_KNLMSKLVL must be specified.	s with level higher than	
3	Interrupt nest count with a level equal to or lower than the kernel interrupt mask level (only for HI7000/4)	CFG_LOWINTNST	
	For the HI7000/4, the maximum nest count for interrupt: CFG_KNLMSKLVL must be specified.	s with a level equal to or lov	ver than
4	How to use TBR register (only for HI7000/4)	CFG_TBR	[L]
	Can be chosen from the following.		
	(1) Kernel does not Manage		
	(2) Only for Service Call		
	(3) Task Context		
	When using a microcomputer without TBR, choose (1).		
	For Details, refer to section 4.2.8, TBR Register (SH-2A	, SH2A-FPU).	
2. K	Cernel Extended Function Page		
1	Service call parameter check	CFG_PARCHK	[L]
	When this item is checked, the service call static param checked are indicated by the letter [p] in each service ca Calls.		
2	Use of SH3-DSP or SH4AL-DSP (only for HI7700/4)	CFG_DSP	[L]
	Remember to check this item when using a processor v the SR. Refer to section 4.2.1 SR Register, and section SH3-DSP).		
3	Use of processor with cache lock function (only for HI7700/4)	CFG_CACLOC	[L]
	Refer to section 4.2.2, Cache Lock Function (SH-3, SH		

Table 5.5	Configurator	Setting	Items (	(cont)

	tole 5.5 Configurator Setting Items (cont)		
3.	Time Management Function Page		
1	Use of kernel time management function	CFG_TIMUSE	[L]
	When using service calls with time parameters, s CFG_TIMUSE. At this time, remember to create D, Timer Driver.		,
2	Timer interrupt number	CFG_TIMINTNO	[L]
	For HI7000/4, specify the timer interrupt vector n INTEVT code.	umber. For HI7700/4 and HI7750	/4, specify
3	Timer interrupt level	CFG_TIMINTLVL	[L]
	CFG_TIMINTLVL is output as TIM_LVL to kerne specified with the timer driver according to the in When using optimized timer driver in HI7700/4, s CFG_KNLMSKLVL.	formation in kernel_macro.h.	
4	Time event handler stack size	CFG_TIMRSTKSZ	[L]
	Specify a size calculated according to the descrip Time Event Handler.	ption in Appendix C.8, Stack Size	Used by a
5	Time tick cycle numerator (TIC_NUME) and time tick cycle denominator (TIC_DENO)	CFG_TICNUME, CFG_TICDENO	[L]
	Time tick cycle time is set to TIC_NUME/TIC_DEI TIC_DENO must be 1. If a value more than 1 is s specifiable for TMO, RELTIM, or OVRTIM type pa each type]/TIC_DENO.	pecified for TIC_DENO, the maxir	num value
	A value between 1 and 65535 can be specified for between 1 and 100 can be specified.	r TIC_NUME. For TIC_DENO, a v	/alue
	TIC_NUME and TIC_DENO are output to kernel_ specified with the timer driver according to the ker		be
4.	Debugging Function Page		
1	Object manipulation functions of debugging extension	CFG_ACTION	[L]
	Check this item when using object manipulation furtile), such as initiating a task.	unctions ([Action] is displayed in th	e DX dialog
	When CFG_ACTION is checked, please be sure t	to set up as follows.	
	- Check CFG_TIMUSE in Time Management Fur	nction Page.	
	- Select cre_cyc service call in Service Call Select	ction Page.	
2	Embedding of service call trace function	CFG_TRACE	[L]
	Chock this itom when using the service call trace	function with the debugging outon	

Check this item when using the service call trace function with the debugging extension. Refer to section 2.17.2, Service Call Trace Function.



3 Type of service call trace function CFG\_TRCTYPE [L]

Either target trace or emulator trace (tool trace) can be selected. Refer to the manual or on line help of the debugging extension for the environment where emulator trace (tool trace) can be used.

4 Buffer size for target trace CFG\_TRCBUFSZ

Specify the buffer size in bytes that will be used if target trace is selected.

#### 5. Service Call Selection Page

Select to embed service calls. If a service call that has not been embedded is issued, the error  $E_NOSPT$  is returned.

Note that there is no selectable item of the service call beginning with 'i'. Selecting the service call without 'i' means that the service call beginning with corresponding 'i' has been automatically selected.

When each object is used, be sure to select the service call (see the table below) that generates and defines the object.

Object	Service call	Object	Service call
Task(dynamic stack used)	cre_tsk	Message buffer	cre_mbf
Task(static stack used)	vscr_tsk	Fixed-size memory pool	cre_mpf
Task exception processing	def_tex	Variable-size memory pool	cre_mpl
routine		Cyclic handler	cre_cyc
Semaphore	cre_sem	Alarm handler	cre_alm
Eventflag	cre_flg	Overrun handler	def_ovr
Data queue	cre_dtq	Extended service call	def_svc

In addition, with the service call selection page, vchg\_cop service call of the HI7700/4 cannot be chosen but is automatically incorporated by incorporating DSP standby control function. For details, refer to Appendix F, DSP Standby Control (HI7700/4).

#### 6. Interrupt Handler/CPU Exception Handler Page

 Maximum interrupt number
 CFG\_MAXVCTNO
 [L]

 Specify the maximum number of interrupts or exception factors used in the system. For HI7000/4, specify the processor vector number. For HI7700/4 and HI7750/4, specify the

processor interrupt or exception code. The maximum allowed value is 511 for HI700/4, and 0x3fe0 for HI7700/4 and HI7750/4.

2	Interrupt handler stack size	CFG_IRQSTKSZ	
	For details on stack size calculations, refer to Appe	ndix C.7, Interrupt Handler St	acks.
3	Only the direct interrupt handler is used (only for HI7000/4)	CFG_DIRECT	[L]

When neither the normal interrupt handler, CPU exception handler, nor trap exception handler is used, this must be checked.

4	Handler definition information is assigned to RAM, and	FG VCTRAM	[L]
4	def_inh, def_exc, and vdef_trp are embedded		[[]
	Specifies whether the definition information for the interrupt and trap exception handler is assigned to ROM or RAM. If it of ROM consumption can be smaller, def_inh, def_exc, vdef for linking with the kernel cannot be cleared when the handle	is assigned to ROM, th _trp cannot be used, an	e amount Id check
5	Register Bank (only for HI7000/4) C	FG_REGBANK	[L]
	When using the register banks in SH-2A, check this. When using a microcomputer without register banks (microc not check this. For Details, refer to section 4.2.9, Register Banks (SH-2A, S	•	I-2A), do
6	IBNR Register Address (only for HI7000/4)	FG_IBNR_ADR	[L]
	Specify the IBNR register address.		
	For Details, refer to section 4.2.9, Register Banks (SH-2A, S	H2A-FPU).	
7	Definition of interrupt handler or CPU exception handler –	_	[B]
	Specifiable contents are the same as those of the def_inh and also the same as those of the vdef_trp service call for HI700	_	. They ar
	When defining this item on the kernel environment side, the	def inh or def exc serv	
	must be embedded for HI7700/4 or HI7750/4. For the HI700 and vdef_trp service calls are embedded is automatically de cannot be selected in the service call selection page.	0/4, whether or not the	def_inh
7.	and vdef_trp service calls are embedded is automatically de	0/4, whether or not the	def_inh
<b>7</b> . 1	and vdef_trp service calls are embedded is automatically de cannot be selected in the service call selection page. <b>Trap Exception Handler Page (only for HI7700/4, HI7750/4)</b>	0/4, whether or not the	def_inh
	and vdef_trp service calls are embedded is automatically de cannot be selected in the service call selection page. <b>Trap Exception Handler Page (only for HI7700/4, HI7750/4)</b>	0/4, whether or not the termined. These service CFG_MAXTRPNO	def_inh e calls [L]
	and vdef_trp service calls are embedded is automatically de cannot be selected in the service call selection page.           Trap Exception Handler Page (only for HI7700/4, HI7750/4)           Maximum trap number         C           Specify the maximum trap number to be used in the system	0/4, whether or not the termined. These service CFG_MAXTRPNO	def_inh e calls [L]
1	and vdef_trp service calls are embedded is automatically de cannot be selected in the service call selection page.           Trap Exception Handler Page (only for HI7700/4, HI7750/4)           Maximum trap number         C           Specify the maximum trap number to be used in the system specifiable is 255.	0/4, whether or not the termined. These service CFG_MAXTRPNO . The maximum numbe	def_inh e calls [L] r
1	and vdef_trp service calls are embedded is automatically de cannot be selected in the service call selection page.           Trap Exception Handler Page (only for HI7700/4, HI7750/4)           Maximum trap number         C           Specify the maximum trap number to be used in the system specifiable is 255.         CPU exception handler definition (for TRAPA)	0/4, whether or not the termined. These service CFG_MAXTRPNO . The maximum numbe  ervice call.	def_inh e calls [L] r [B]
1 2	and vdef_trp service calls are embedded is automatically de cannot be selected in the service call selection page. Trap Exception Handler Page (only for HI7700/4, HI7750/4) Maximum trap number Specify the maximum trap number to be used in the system specifiable is 255. CPU exception handler definition (for TRAPA) Specifiable contents are the same as those of the vdef_trp s When defining this item on the kernel environment side, the	0/4, whether or not the termined. These service CFG_MAXTRPNO . The maximum numbe  ervice call.	def_inh e calls [L] r [B]
1 2	and vdef_trp service calls are embedded is automatically de cannot be selected in the service call selection page. <b>Trap Exception Handler Page (only for HI7700/4, HI7750/4)</b> Maximum trap number Specify the maximum trap number to be used in the system specifiable is 255. CPU exception handler definition (for TRAPA) — Specifiable contents are the same as those of the vdef_trp s When defining this item on the kernel environment side, the embedded.	0/4, whether or not the termined. These service CFG_MAXTRPNO . The maximum numbe  ervice call.	def_inh e calls [L] r [B]
1 2 <b>8</b> .	and vdef_trp service calls are embedded is automatically de cannot be selected in the service call selection page. Trap Exception Handler Page (only for HI7700/4, HI7750/4) Maximum trap number Specify the maximum trap number to be used in the system specifiable is 255. CPU exception handler definition (for TRAPA) Specifiable contents are the same as those of the vdef_trp s When defining this item on the kernel environment side, the embedded. Pre-fetch Function Page (only for HI7700/4 and HI7750/4)	0/4, whether or not the termined. These service CFG_MAXTRPNO . The maximum numbe ervice call. vdef_trp service call mu	def_inh e calls [L] r [B] [B]
1 2 <b>8.</b> 1	and vdef_trp service calls are embedded is automatically de cannot be selected in the service call selection page.           Trap Exception Handler Page (only for HI7700/4, HI7750/4)           Maximum trap number         C           Specify the maximum trap number to be used in the system specifiable is 255.           CPU exception handler definition (for TRAPA)           Specifiable contents are the same as those of the vdef_trp s           When defining this item on the kernel environment side, the embedded.           Pre-fetch Function Page (only for HI7700/4 and HI7750/4)           Address and range to be pre-fetched	0/4, whether or not the termined. These service CFG_MAXTRPNO . The maximum numbe ervice call. vdef_trp service call mu	def_inh e calls [L] r [B] [B]
1 2 <b>8.</b> 1	and vdef_trp service calls are embedded is automatically de cannot be selected in the service call selection page.           Trap Exception Handler Page (only for HI7700/4, HI7750/4)           Maximum trap number         O           Specify the maximum trap number to be used in the system specifiable is 255.         O           CPU exception handler definition (for TRAPA)         —           Specifiable contents are the same as those of the vdef_trp s         When defining this item on the kernel environment side, the embedded.           Pre-fetch Function Page (only for HI7700/4 and HI7750/4)	0/4, whether or not the termined. These service CFG_MAXTRPNO . The maximum numbe ervice call. vdef_trp service call mu	def_inh e calls [L] r [B] [B]
3. ).	and vdef_trp service calls are embedded is automatically de cannot be selected in the service call selection page.           Trap Exception Handler Page (only for HI7700/4, HI7750/4)           Maximum trap number         C           Specify the maximum trap number to be used in the system specifiable is 255.         C           CPU exception handler definition (for TRAPA)         –           Specifiable contents are the same as those of the vdef_trp s         When defining this item on the kernel environment side, the embedded.           Pre-fetch Function Page (only for HI7700/4 and HI7750/4)         –           Address and range to be pre-fetched         –           Specify the start address and size to be pre-fetched when th         –	0/4, whether or not the termined. These service CFG_MAXTRPNO . The maximum numbe  ervice call. vdef_trp service call mu  le kernel is in the idle st	def_inl e calls [L] r [B] atbe [B] ate. [B]



Ta	ble 5.5 Configurator Setting Items (con	nt)			
10.	Task Page				
1	Maximum task ID	CFG_MAXTSKID			
	Maximum task ID using a static stack	CFG_STSTKID	[L]		
	Tasks with ID numbers between 1 and CFG_				
	numbers between CFG_STSTKID + 1 and C				
	The maximum value specifiable for CFG_MA CFG_MAXTSKID.				
	The following service calls must be embedde CFG_STSTKID settings:	ed, corresponding to the CFG_MAXT	SKID and		
	• When CFG_STSTKID = 0, all tasks are s	et to use the dynamic stack. The cre	_tsk service		
	call must be embedded.				
	When CFG_MAXTSKID = CFG_STSTKI	D, all tasks are set to use the static s	tack. The		
	vscr_tsk service call must be embedded.				
	When CFG_MAXTSKID > CFG_STSTKI	D, the cre_tsk and vscr_tsk service c	alls must be		
	embedded.				
2	Definition of static stack		[L]		
	If a value other than 0 is specified for CFG_S tasks with ID between 1 and CFG_STSTKID		used by		
3	Maximum task priority (TMAX_TPR1)	CFG_MAXTSKPRI	[L]		
	The range of usable task priorities is 1 to CF is 255. The same value of CFG_MAXTSKPF	—			
4	Dynamic stack area size	CFG_TSKSTKSZ			
	When a task with ID between CFG_STSTKII area is allocated within the specified area.	0 + 1 and CFG_MAXTSKID is created	d, a stack		
5	Task creation		[BA]		
	Setting contents are the same as those of the	e cre_tsk and vscr_tsk service calls.			
	When creating a task using the static stack, s defined in item 2. Tasks with the same stack	,	static stack		
	When specifying [Start Task after Creating It (TA_ACT)] for attribute, the order of task				
	execution may change according to the order of task creation. Tasks are first created from the				
	top of the kernel window side, then from the		/ side. Move		
	the task registration location by pressing [Up		at have been		
	Automatic ID assignment can be set only to t created on the kernel environment side.	asks using the dynamic stack and the	at nave been		
6	Definition of task exception processing routin		[B]		
0	The task exception processing routine can be				
	necessary. For separate linkage, the task ar	,			
	include the same linkage unit (kernel side or	1 1 5			
	When the task exception processing routine	is defined, the def_tex service call m	ust be		
	embedded				

embedded.

Tal	ble 5.5	Configurator Setting Items (cont)		
11.	Semapho	pre Page		
1	1 Maximum semaphore ID CFG_MAXSEMID			
		ge of usable semaphore IDs is 1 to CFG_MAXSEMID. The maximum value ole is 1023. When no semaphore is used, specify 0.		
	When a v	value more than 1 is specified, the cre_sem service call must be embedded.		
2	Semapho	ore creation —	[BA]	
	Specifiab	ple contents are the same as those of the cre_sem service call.		
12.	Event Fla	ag Page		
1	Maximun	n event flag ID CFG_MAXFLGID		
	is 1023.	ge of usable event flag IDs is 1 to CFG_MAXFLGID. The maximum value spe When no event flag is used, specify 0.	ecifiable	
0		value more than 1 is specified, the cre_flg service call must be embedded.	[[] 4]	
2	·	ng creation —	[BA]	
10	•	ble contents are the same as those of the cre_flg service call.		
	Data Que			
1		n data queue ID CFG_MAXDTQID		
	The range of usable data queue IDs is 1 to CFG_MAXDTQID. The maximum value specifiable is 1023. When no data queue is used, specify 0.			
	When a v	value more than 1 is specified, the cre_dtq service call must be embedded.		
2	Data que	eue area size CFG_DTQSZ		
	When a c	data queue is created, a data queue is allocated within an area of the specifie	ed size.	
3	Data que	eue creation —	[BA]	
	Specifiab	ple contents are the same as those of the cre_dtq service call.		
14.	Mailbox P	Page		
1	Maximun	m mailbox ID CFG_MAXMBXID		
		ge of usable mailbox IDs is 1 to CFG_MAXMBXID. The maximum value spec /hen no mailbox is used, specify 0.	ifiable is	
	When a v	value more than 1 is specified, the cre_mbx service call must be embedded.		
2	Maximun	m message priority (TMAX_MPRI) CFG_MAXMSGPRI	[L]	
		ge of usable message priorities is 1 to CFG_MAXMSGPRI. The same value of AXMSGPRI is output to kernel_macro.h as TMAX_MPRI.	of	
3	Mailbox o	creation —	[BA]	
	Specifiab	ole contents are the same as those of the cre_mbx service call.		



15.	5. Mutex Page				
1	Maximum mutex ID CFG_MAXMTXID				
	The range of usable mutex IDs is 1 to CFG_MAXMT 1023. When no mutex is used, specify 0.	The range of usable mutex IDs is 1 to CFG_MAXMTXID. The maximum value specifiable is 1023. When no mutex is used, specify 0.			
	When a value more than 1 is specified, the cre_mtx s	service call must be embedded.			
2	Mutex creation	_	[BA]		
	Specifiable contents are the same as those of the cre	e_mtx service call.			
16.	. Message Buffer Page				
1	Maximum message buffer ID	CFG_MAXMBFID			
	The range of usable message buffer IDs is 1 to CFG specifiable is 1023. When no message buffer is use		alue		
	When a value more than 1 is specified, the cre_mbf	service call must be embedded.			
2	Message buffer area size	CFG_MBFSZ			
	When a message buffer is created, a message buffe size.	r is allocated with area of the sp	pecified		
3	Message buffer creation	_	[BA]		
	Specifiable contents are the same as those of the cre_mbf service call.				
17.	7. Fixed-Size Memory Pool Page				
1	Maximum fixed-size memory pool ID	CFG_MAXMPFID			
	The range of usable fixed-size memory pool IDs is 1 to CFG_MAXMPFID. The maximum value specifiable is 1023. When no fixed-size memory pool is used, specify 0.				
	When a value more than 1 is specified, the cre_mpf	service call must be embedded.			
2	Fixed-size memory pool area size	CFG_MPFSZ			
	When a fixed-size memory pool is created, a fixed-si the specified size.	ze memory pool is allocated wit	h area c		
3	Fixed-size Memory Pool Management Method	CFG_MPFMANAGE	[L]		
	When this is checked, kernel management tables are not located in a memory pool domain.				
	Refer to section 2.14, Fixed-Size Memory Pool.				
4	Fixed-size memory pool creation	_	[BA]		
	Specifiable contents are the same as those of the cr	e_mpf service call.			
18.	3. Variable-Size Memory Pool Page				
1	Maximum variable-size memory pool ID	CFG_MAXMPLID			
	The range of usable variable-size memory pool IDs i value specifiable is 1023. When no variable-size me		naximun		

When a value more than 1 is specified, the cre\_mpl service call must be embedded.

Rev.6.00 362 REJ10B0060-0600

	ble 5.5 Configurator Setting Items (cont)				
2	Variable-size memory pool area size	CFG_MPLSZ			
	When a variable-size memory pool is created, a area of the specified size.	a variable-size memory pool is allocated with			
3	Variable-size memory pool management metho	d CFG_NEWMPL [L]			
	When CFG_NEWMPL is not selected, the conventional management method in the previous versions (HI7000/4 V.2.00 Release 02 or earlier, HI7700/4 V.1.03 Release 02 or earlier, and HI7750/4 V.1.1.00 or earlier versions) is applied.				
	Selecting CFG_NEWMPL improves the following.				
	1. Acquisition and return of memory blocks are	e faster when a large number of memory block			
	are used in the memory pool.				
	2. The VTA_UNFRAGMENT attribute can be used to reduce fragmentation of free space.				
	When CFG_NEWMPL is selected, note that ne structure in comparison with the conventional n Create Variable-Size Memory Pool.				
4	Variable-size memory pool creation	— [BA]			
	Specifiable contents are the same as those of t	he cre_mpl service call.			
19.	. Cyclic Handler Page				
1	Maximum cyclic handler ID	CFG_MAXCYCID			
	The range of usable cyclic handler IDs is 1 to C specifiable is 14. When no cyclic handler is us	FG_MAXCYCID. The maximum value ed, specify 0.			
	When a value more than 1 is specified, the cre	_cyc service call must be embedded.			
2	Cyclic handler creation	[BA]			
	Specifiable contents are the same as those of t	he cre_cyc service call.			
20.	. Alarm Handler Page				
1	Maximum alarm handler ID	CFG_MAXALMID			
	The range of usable alarm handler IDs is 1 to CFG_MAXALMID. The maximum value specifiable is 15. When no alarm handler is used, specify 0.				
	When a value more than 1 is specified, the cre	_alm service call must be embedded.			
2	Alarm handler creation	[BA]			
	Specifiable contents are the same as those of t call description in section 3.	he cre_alm service call. Refer to the service			
21.	. Overrun Handler Page				
1	Overrun handler definition	— [B]			
	Specifiable contents are the same as those of t	he def_ovr service call. When defining this			

Specifiable contents are the same as those of the def\_ovr service call. When defining this item, the def\_ovr service call must be embedded.



22.	Extended Service Call Page	
1	Maximum function code of extended service call CFG_MAXSVCCD	
	The range of usable function codes is 1 to CFG_MAXSVCCD. The maximum value specifiable is 1023. When no extended service call is used, specify 0.	
	When a value more than 1 is specified, the def_svc service call must be embedded.	
2	Extended service call creation —	[B]
	Specifiable contents are the same as those of the def svc service call.	

# 5.5 When Optimized Timer Driver is Used (HI7700/4)

Refer to Appendix E, Optimized Timer Driver (HI7700/4).

# 5.6 When DSP Standby Control Function is Used (HI7700/4)

Refer to Appendix F, DSP Standby Control.

# 5.7 When Cache Support Function is Used on SH4AL-DSP (HI7700/4) or SH-4A (HI7750/4)

In kernel\_cfg\_cac\_set.h, define the size of the instruction cache and operand cache built in the target microcomputer. When the on-chip cache has a 2-way structure, specify the actual cache size  $\times$  2. When the on-chip cache has a 4-way structure and it is used in 2-way mode, the size must not be doubled. kernel\_cfg\_cac\_set.h is included by kernel\_cfg.c. An example is shown below.

Note that kernel\_cfg\_cac\_set.h is stored only in the sample folders for the microcomputers that include SH4AL-DSP or SH-4A CPU core (the sh7318 and sh7343 folders in HI7700/4 V.2.02 Release 00 and the sh7770 and sh7785 folders in HI7750/4 V.2.02 Release 00 as of writing this manual). At this manual creation time, they are sh7318 and sh7343 folders of the HI7700/4 and sh7770 and sh7785 folders of the HI7750/4. Similarly, kernel\_cfg.c only in these folders includes kernel\_cfg\_cac\_set.h.

RENESAS

Rev.6.00 364 REJ10B0060-0600

# 5.8 HEW Workspace and Projects

Use the following procedure to create load modules with the HEW build function.

- 1. Add the files necessary for creating the load module in a project.
- 2. Specify the options for the compiler, assembler, and optimized linkage editor.
- 3. Run the Build command.

This product supplies a sample workspace file (sh*nnnn*.hws). Double-clicking this file opens it and starts HEW.

The shnnnn.hws includes the following sample projects for the target microcomputer.

(1) HEW3 or later

- mix: Whole linkage
- def: Separate linkage, kernel side
- cfg: Separate linkage, kernel environment side
- (2) HEW1.2
  - *nnnn\_*mix: Whole linkage (for the microcomputer corresponding to *nnnn*)
  - nnnn\_def: Separate linkage, kernel side (for the microcomputer corresponding to nnnn)
  - nnnn\_cfg: Separate linkage, kernel environment side (for the microcomputer corresponding to nnnn)

Select a project for the appropriate microcomputer, and change the settings as explained below. The following explains only the items that should be especially kept in mind.

To select a sample project, select a project from the workspace window and select [Set as Current Project] from the pop-up menu as shown in figure 5.9.

Opening a project file and clicking the Build button compiles, assembles, links, and converts the files in the project, and creates a load module.

In addition, the HEW screen carried after this section was acquired in the following environments.

- HEW: HEW4 which is attached in compiler package V.9.00 Release 03
- Kernel: HI7700/4 V.2.02 Release 00

By the HEW version or kernel, HEW screen may differ from a screen found in this section.



Section5 Configuration



Figure 5.9 Project Selection

# 5.9 Kernel Libraries

The kernel library is stored in the hilib\elf folder and linked in the kernel side at the separate linkage (def) or whole linkage (mix). Multiple kernel libraries should be specified with the priority according to the function to be used. In the HEW, when the kernel library is specified upper of the screen for specifying the library, the priority becomes higher (see figure 5.11).

# 5.9.1 HI7000/4

Table 5.6 lists the linkage priority of the HI7000/4 kernel library.

CPU Core	Linkage Priority	
SH-1, SH-2, SH-2A (without FPU)	For big endian: hiknl.lib	
	For little endian: hiknl_little.lib	
SH2-DSP	(1) dsp_knl.lib	
	(2) hiknl.lib	
SH2A-FPU	(1) fpu_knl.lib	
	(2) hiknl.lib	

 Table 5.6
 Linkage Priority of the Kernel Library (HI7000/4)

Following kernel libraries are used for supporting the debugger and usually not used.

- hiexpand.lib and hiexpand\_little.lib
- dsp\_expand.lib
- fpu\_expand.lib

# 5.9.2 HI7700/4

Table 5.7 lists the linkage priority of the HI7700/4 kernel library.



# Section5 Configuration

Table 5.7	Linkage Priority of the Kernel Library (H17700/4)			
CPU Core	DSP-Standby Control Function	Optimized timer Driver Function	Linkage Priority	
SH-3	(Cannot be used)	Unused	(1) 7708_cache_???.lib	
			(2) hiknl_???.lib	
		Used	(1) opttmr_???.lib	
			(2) 7708_cache_???.lib	
			(3) hiknl_???.lib	
SH3-DSP	Unused	Unused	(1) dsp_knl_???.lib	
			(2) 7708_cache_???.lib	
			(3) hiknl_???.lib	
		Used	(1) dsp_knl_???.lib	
			(2) opttmr_???.lib	
			(3) 7708_cache_???.lib	
			(4) hiknl_???.lib	
	Used	Unused	(1) dspstby_???.lib	
			(2) dsp_knl_???.lib	
			(3) 7708_cache_???.lib	
			(4) hiknl_???.lib	
		Used	(1) dspstby_???.lib	
			(2) dsp_knl_???.lib	
			(3) opttmr_???.lib	
			(4) 7708_cache_???.lib	
			(5) hiknl_???.lib	
SH4AL-	Unused	Unused	<ol><li>sh4al_dsp_knl_???.lib</li></ol>	
DSP			(2) sh4al_cache_???.lib	
(without extended			(3) hiknl_???.lib	
function)		Used	<ol><li>sh4al_dsp_knl_???.lib</li></ol>	
(anotheri)			(2) sh4al_opttmr_???.lib	
			(3) sh4al_cache_???.lib	
			(4) hiknl_???.lib	
	Used	Unused	<ol><li>sh4al_dspstby_???.lib</li></ol>	
			(2) sh4al_dsp_knl_???.lib	
			(3) sh4al_cache_???.lib	
			(4) hiknl_???.lib	
		Used	<ol><li>sh4al_dspstby_???.lib</li></ol>	
			(2) sh4al_dsp_knl_???.lib	
			(3) sh4al_opttmr_???.lib	
			(4) sh4al_cache_???.lib	
			(5) hiknl_???.lib	

# Table 5.7Linkage Priority of the Kernel Library (HI7700/4)

Tuble en	Elinage i Horig of the Herner Elistury (H177007) (conti)			
CPU Core	DSP-Standby Control Function	Optimized timer Driver Function	Linkage Priority	
SH4AL-	Unused	Unused	(1) sh4al_dsp_knl_???.lib	
DSP (with			(2) shx2_cache_???.lib	
extended function)			(3) hiknl_???.lib	
lanotiony		Used	(1) sh4al_dsp_knl_???.lib	
			(2) sh4al_opttmr_???.lib	
			(3) shx2_cache_???.lib	
			(4) hiknl_???.lib	
	Used	Unused	(1) sh4al_dspstby_???.lib	
			(2) sh4al_dsp_knl_???.lib	
			(3) shx2_cache_???.lib	
			(4) hiknl_???.lib	
		Used	<ol><li>sh4al_dspstby_???.lib</li></ol>	
			(2) sh4al_dsp_knl_???.lib	
			(3) sh4al_opttmr_???.lib	
			(4) shx2_cache_???.lib	
			(5) hiknl_???.lib	

 Table 5.7
 Linkage Priority of the Kernel Library (HI7700/4) (cont.)

The following kernel libraries are used to support the debugger and usually not used.

- hiexpand\_???.lib
- dsp\_expand\_???.lib
- sh4al\_dsp\_expand\_???.lib
- Note: The 7708\_cache\_???.lib library is not dedicated for the SH7708; it is used for all SH-3 and SH3-DSP series.



# 5.9.3 HI7750/4

Table 5.8 lists the linkage priority of the HI7750/4 kernel library.

CPU Core	Linkage Priority
SH-4	(1) 7750_cache_???.lib
	(2) hiknl_???.lib
SH-4A (without extended function)	(1) sh4a_cache_???.lib
	(2) hiknl_???.lib
SH-4A (with extended function)	(1) shx2_cache_???.lib
	(2) hiknl_???.lib

# Table 5.8 Linkage Priority of the Kernel Library (HI7750/4)

The following kernel library is used to support the debugger and usually not used.

- hiexpand\_???.lib
- Note: The 7750\_cache\_???.lib library is not dedicated for the SH7750; it is used for all SH-4 series.

# 5.10 Section Configuration

The allocation address of each module is determined at the time of linkage regardless of the linkage methods. A module is allocated in section units.

The sections are described here.

Table 5.9 lists the section names for the supplied files included with the product.

The first letter in a section name gives the section attribute.

**P** Attribute: Program sections, which can be located in a ROM.

C Attribute: Constant sections, which can be located in a ROM.

B Attribute: Non-initialized data sections, which must be located in a RAM.

**D** and **R** Attribute: D attribute is an initialized data section, which can be located in a ROM. When locating a D-attribute section in a ROM, the contents of the section must be copied to a RAM before executing the program so as to enable the contents to be treated as variables. To be specific, the following procedures are required:

- Create an R-attribute section with the same size as the D-attribute section by using the ROM support function provided by the optimized linkage editor. Allocate the R-attribute section to a RAM.
- Create a program for copying the contents of the D-attribute section to the R-attribute section and execute it at program initiation (usually a CPU initialization subroutine).



## Table 5.9Section Names

Section Name	File Name	Description	Allocation to Non-Cacheable Area
P_hiknl	Kernel library *1	Kernel program	Not necessary
P_hireset		Kernel initialization process	Not necessary
P_hiknl_P2 *	4	Part of cache operation	Necessary
P_hiexpent	nnnn_expent.src *2 kernel_exp.src *3	Kernel interrupt or exception entry/exit processing routine	Not necessary
P_hiintdwn	<i>nnnn</i> _intdwn.src * <sup>2</sup> kernel_exp.src * <sup>3</sup>	Undefined kernel interrupt/exception analysis process	Not necessary
C_hidef	kernel_def.c	Definition information on the kernel side	Not necessary
C_hivct	_	CPU vector table , Interrupt handler or CPU exception handler definition information	
C_hitrp <sup>*2</sup>	_	CPU exception handler definition information for TRAPA	Not necessary
C_hibase	_	Service call interface information	Not necessary
B_hidef * <sup>₅</sup>	_	Kernel work area	Not necessary
C_hisysmt	kernel_cfg.c	Configuration information on the kernel environment side	Not necessary
C_hicfg	_	Configuration information other than C hisysmt on the kernel environment side	Not necessary
B_hivct *6	=	CPU vector table	Not necessary
B_hiwrk	_	Kernel work area	Not necessary
B_hicfg *⁵	=	Kernel work area	Not necessary
B_himpl	_	Variable-/fixed-size memory pool area	Not necessary
B_hidystk	_	Dynamic stack	Not necessary
B_histstk	_	Static stack	Not necessary
B_hiirqstk		Interrupt handler and time event handler stack	Not necessary
B_hitrceml	_	DX emulator trace (tool trace) area	Not necessary
B_hitrcbuf	_	DX target trace buffer	Not necessary
P_hisysdwn	nnnn_sysdwn.c	Sample system down routine	Not necessary
P_hicpuasm	nnnn_cpuasm.src	Sample CPU initialization routine	*8
P_hicpuini	nnnn_cpuini.c	Sample CPU initialization subroutine	Not necessary
P_hitmrdrv	nnnn_tmrdrv.c	Sample timer driver	Not necessary
Determined	Applications		

by the user

Notes: \*1 See section 5.9, Kernel Libraries.

- \*2 Only in the HI7700/4 and HI7750/4
- \*3 Only in the HI7000/4
- \*4 Only for sh4al\_cache\_???.lib and shx2\_cache\_???.lib in the HI7700/4 and sh4a\_cache\_???.lib and shx2\_cache\_???.lib in the HI7750/4.
- \*5 When the fixed-size memory pool is created while CFG\_MPFMANAGE is selected through the configurator or when the variable-size memory pool with the VTA\_UNFRAGMENT is created while CFG\_NEWMPL is selected.
- \*6 Only when CFG\_VCTRAM is selected and the OS is the HI7000/4



- \*7 Allocate the section to address 0 when the reset vector is specified through the configurator in the HI7000/4. Also refer to section 4.11.2, Defining CPU Initialization Routines in HI7000/4.
- \*8 Allocate the area to the CPU reset vector address (H'a0000000 in the P2 area) in the HI7700/4 and HI7750/4.

# 5.11 Settings Common to All Projects

## 5.11.1 CPU Options for the Compiler and Assembler

The cpu option for the compiler and the assembler depends on the microcomputer in use. In particular, the correct CPU option must be specified for compilation of the files indicated in table 5.10 below.

Kernel	CPU in Use	Target Source File	CPU Option
HI7000/4 SH-2A,		1. kernel_def.c (this file is included inmix and def projects)	SH2A or SH2AFPU
	2	<ul><li>2. kernel_cfg.c (this file is included in mix and cfg projects)</li></ul>	
3. kernel_exp.src			
		<ol><li>All files that use service calls when "Only for service call" is chosen as CFG_TBR.</li></ol>	
HI7700/4	SH4AL-DSP	1. kernel_def.c (this file is included in mix and def	SH4ALDSP
HI7750/4	SH-4A	projects)	SH4A
		2. kernel_cfg.c (this file is included in mix and cfg projects)	
		3. The source file which uses a cache support service call	

## Table 5.10 CPU Options

## 5.11.2 GBR Option of Compiler (Compiler Package V.7.1 or Later)

The GBR intrinsic function of compiler is used in the sample timer driver for some devices. Specify "gbr=user", when you use these sample timer drivers. The sample timer drivers which use the GBR intrinsic function in each kernel version at this manual creation time are shown below.

- HI7000/4 V.2.02: All sample timer drivers other than SH72060 and SH7618
- HI7700/4 V.2.02: All sample timer drivers other than SH7290, SH7318, SH7641, and SH7343
- HI7700/4 V.2.02: All sample timer drivers other than SH7760, SH7770, and SH7785



# 5.11.3 PACK Option and #pragma pack of Compiler (Compiler Package V.8 or Later)

The structure parameters to be passed to the kernel must be aligned with the same boundary alignment value as that for the members. To achieve this, #pragma pack 4 is specified in the definition of the structure type in the standard header files (itron.h and kernel.h)

# 5.11.4 Include Directory for Compiler and Assembler

As the standard header files are stored in the hihead folder, specify the hihead folder as the include directory for usual operation.

For kernel\_def.c and kernel\_cfg.c, specify the hisys folder as the include directory.

# 5.11.5 When SH2A-FPU or SH-4 or SH-4A is Used

Appendix G, Notes on FPU of SH2A-FPU, SH-4, SH4A also has the description about a compiler option. When you do not use an FPU function, please be sure to refer this.

## 5.11.6 TBR Option of Compiler (Compiler Package V.9 or Later)

The TBR option is only for SH-2A and SH2A-FPU.

When "Only for service call" is chosen as CFG\_TBR, the kernel initializes the TBR register. The application must not modify TBR. For this reason, the TBR option and #pragma tbr must not be used.

# 5.12 Build for Whole Linkage (mix)

# 5.12.1 Adding Files to a Project

Table 5.11 lists the source program sample files to be added to the project. The sample project file already contains the files shown in this table.

 Table 5.11
 Source Program Files Added to Project (mix)

File Name	Description	Notes
kernel_def.c *1	Kernel side configuration file	Mandatory
kernel_cfg.c *1	Kernel environment side configuration file	Mandatory
nnnn_sysdwn.c *1	System down routine	Mandatory
nnnn_expent.src *1 *2	Interrupt or exception entry/exit processing routine	Mandatory
nnnn_intdwn.src *1*2	Undefined interrupt detailed information acquisition process	Mandatory
kernel_exp_src *1 *3	Interrupt or exception processing routine	Mandatory
<i>nnnn</i> _cpuasm.src * <sup>1</sup> , <i>nnnn</i> _cpuini.c * <sup>1</sup>	CPU initialization routine	Mandatory for executing by reset
nnnn_tmrdrv.c *1	Standard timer driver	When using optimized timer driver in HI7700/4, do not include this
task.c *1	Sample task	
Application files		

Application files

Notes: 1. These files are in the shnnnn\src or shnnnn\project\src folder.

- 2. Only in the HI7700/4 and HI7750/4
- 3. Only in the HI7000/4

# 5.12.2 Defining Endian

In the supplied sample project for the microcomputers that support little endian, the endian should be selected in the HEW build configuration. Select the build configuration as shown in figure 5.10.



Section5 Configuration

(Q) m	ix - High-p	erforma	nce Er	nbedde	d We
<u>F</u> ile	<u>E</u> dit <u>V</u> iew	<u>P</u> roject	<u>B</u> uild	<u>D</u> ebug	<u>S</u> et
	🖻 🖬 🧭	🚭   X	Þa (	a   0)	
	🎬 📇 👗	obi_big			•
		obi_little			×
	Ӯ sh7343	obj big			-

Figure 5.10 Selection of Endian

# 5.12.3 Setting Optimized Linkage Editor Options

(1) [Input] Category, [Library files]

Configuration :	C/C++ Assembly Link/Library Standard Library CPU Deb
obj_big	Category : Input
	Show entries for : Library files
⊕- C++ source file     ⊕- Assembly source file     ⊕- Linkage symbol file     ⊡- R def	\$\WORKSPDIR\¥.¥.¥hilib¥elf¥sh4al.dsp.knl_bie. \$\WORKSPDIR\¥.¥.¥hilib¥elf¥shx2 cache big.lib \$\WORKSPDIR\¥.¥.¥hilib¥elf¥hiknl_big.lib Remove
i⊞⊷ 🧰 Linkage symbol file ⊟⊷ 🔂 mix	Use entry point : Prelinker control :
	_hi_cpuasm     Auto       Options Link/Library :       -entry=_hi_cpuasm -define=_kernel_pon_sp=0AC100000 - define=_kernel_man_sp=0AC100000 -noprelinknomessage - list=* \$CONFIG0IPV\$\$(PROJECTNAME).map" -nooptimize -

Figure 5.11 Optimized Linkage Editor [Input] Category, [Library files]

Be sure to specify necessary libraries as described in 5.9, Kernel Libraries. Also, specify application libraries as required.

# (2) [Input] Category, [Defines]

Configuration :	C/C++ Assembly Link/Library Standard Library CPU Deb ◀ ▸				
obj_big  Carlot All Loaded Projects  Carlot C source file  Carlot	Category : Input  Show entries for : Define Type Value Add.				
Assembly source file     Linkage symbol file     G def     C source file     C source file     Assembly source file     Assembly source file	kernel_man_sp Address 0AC100000 <u>Remove</u>				
⊡ ⊡ ⊡ Linkage symbol file	Image: Weight of the second secon				
C source file     C++ source file     C++ source file     Assembly source file     LLinkage symbol file	Options Link/Library : -entry= hi_cpuasm -define=_kernel_pon_sp=0AC100000 - define=_kernel_man_sp=0AC100000 -noprelink -nomessage - list="\$CONFIGDIRV#\$(PRO_JECTNAME).map" -ncoptimize -				

Figure 5.12 Optimized Linkage Editor [Input] Category, [Defines]

In the sample file (*nnnn*\_cpuasm.src) for the HI7700/4 and the HI7750/4, the following symbols are externally referred to, so define them here.

- \_\_kernel\_pon\_sp: Initial stack pointer used for power-on reset
- \_\_kernel\_man\_sp: Initial stack pointer used for manual reset

#### (3) [Section] Category



Figure 5.13 Optimized Linkage Editor [Section]

Specifies the allocation addresses of each section. Specify the allocation addresses for the sections in the input files according to the target hardware.

Basically, specify addresses for all sections in the input files. The optimized linkage editor automatically places all sections without overt address specifications after the last section in the input files with such a specification. The resulting arrangement of sections may not produce the order expected, and the program may not work properly. In this case, the optimized linkage editor reports the following warning message (example in case P\_Task1 section is not specified).

L1120 (W) Section address is not assigned to "P\_Task1"

Specifying a section name that does not actually appear in the input files also produces a warning message, but the optimized linkage editor continues linking. In this case, the optimized linkage editor reports the following warning message (example in case C section does not exist).

L1100 (W) Cannot find "C" specified in option "start"

The default settings, for example, sometimes produce such warnings if the application files do not have P, C, D, B, or R sections because these sections are not used in the linked application object, but these warnings in no way affect use of the resulting load module.

Rev.6.00 378 REJ10B0060-0600

RENESAS
#### Memory Allocation of the HI7000/4:

The vector table (C\_hivct section) must be specified. Be sure to allocate the C\_hivct section to address 0 when the reset vector is defined through the configurator.

# Memory Allocation of the HI7700/4 and the HI7750/4:

Allocate the section (P\_hicpuasm) of the CPU initialization routine to H'a0000000 (reset address).

#### 5.12.4 Executing a Build

The load module is created by executing a build after adding application files to the project and setting the compiler, assembler, and optimized linkage editor options. To execute a build, choose the [Build] or [Build All] command from the Build menu as shown in figure 5.14.



Figure 5.14 Build Execution



# 5.13 Build for Separate Linkage: Kernel Side (def)

#### 5.13.1 Adding Files to a Project

Table 5.12 lists the source program files to be added to the project. The sample project file already contains the files shown in this table.

 Table 5.12
 Source Program Files to be Added to the Project (def)

File Name	Description	Notes
kernel_def.c *1	Kernel side configuration file	Mandatory
nnnn_sysdwn.c *1	System down routine	Mandatory
nnnn_expent.src *1 *2	Interrupt or exception entry/exit routine	Mandatory
nnnn_intdwn.src *1 *2	Undefined interrupt detailed information acquisition process	Mandatory
kernel_exp_src *1 *3	Interrupt or exception processing routine	Mandatory
<i>nnnn</i> _cpuasm.src * <sup>1</sup> , <i>nnnn</i> _cpuini.c * <sup>1</sup>	CPU initialization routine	Mandatory for executing by reset
\ <b>nnnn</b> _tmrdrv.c * <sup>1</sup>	Standard timer driver	When using optimized timer driver in HI7700/4, do not include this

Application files

Notes: 1. These files are in the sh*nnnn*\src or sh*nnnn*\project\src folder.

- 2. Only in the HI7700/4 and HI7750/4
- 3. Only in the HI7000/4

#### 5.13.2 Defining Endian (HI7700/4 and HI7750/4)

The endian in the supplied sample project is set by selecting it in the build configuration. Select the build configuration as shown in figure 5.10.

# 5.13.3 Setting Optimized Linkage Editor Options

(1) [Input] Category, [Library files]

Configuration :	C/C++ Assembly Link/Library Standard Library CPU Deb
obj_big     Image: Control of the source file       Image: Control of the so	Category : Input Show entries for : Library files \$\WORKSPDIR\\* \*hilb\*elf\*sh4al_dsp.knl.big. \$\WORKSPDIR\\* \*hilb\*elf\*sh2_cache_big.lib \$\WORKSPDIR\\* \*hilb\*elf\*hinl_big.lib \$\WORKSPDIR\\* \*hilb\*elf\*hinl_big.lib Insert Remove Prelinker control : Ini_cpuasm Vuse gntry point : Prelinker control : Ini_cpuasm Options Link/Library : Pentry=hi cpuasm -define=_kernel_pon_sp=0AC100000 - defines_kernel_man_sp=0AC100000 -defines_kernel_sysmet= 00001000 -noprelink - nomessace - list=\$\%CONFIGDIR\%{\Vertical}

Figure 5.15 Optimized Linkage Editor [Input] Category, [Library files]

Be sure to specify necessary libraries as described in 5.9, Kernel Libraries. Also, specify application libraries as required.



### (2) [Input] Category, [Defines]

Configuration :	C/C++ Assembly Link/Library Standard Library CPU Deb ◀ !
obj_big     ▼       Image: State St	Category: Input ▼ Show entries for : Defines ▼
C++ source file C++ source file	Define         Type         Value         Add           _kernel.pon.sp         Address         0AC100000
	/ <mark>/</mark> Use gntry point : <u>P</u> relinker control : _hi_cpuasm Auto ▼
<ul> <li>C++ source file</li> <li>C++ source file</li> <li>Assembly source file</li> <li>Linkage symbol file</li> </ul>	Options Link/Library: -entry= hi cpuasm -define=_kernel_pon_sp=0AC100000 - define=_kernel_man_sp=0AC100000 -define=_kernel_sysmt= 080010000 -noprelink -nomessage -list=*\$(CONFIGDIR)¥\$(

Figure 5.16 Optimized Linkage Editor [Input] Category, [Defines]

The following symbol address is defined.

• \_\_kernel\_sysmt: Kernel environment information

As this kernel environment information is included in the kernel environment load module (cfg), the kernel environment information allocation address must therefore be forcibly defined. \_\_kernel\_sysmt is the start address of the C\_hisysmt section in the kernel environment side configuration file (kernel\_cfg.c). When creating the kernel environment side load module, the C\_hisysmt section must be allocated to the address defined here.

In the sample file (*nnnn*\_cpuasm.src) for the HI7700/4 and the HI7750/4, the following symbols are externally referred to, so define them here.

- \_\_kernel\_pon\_sp: Initial stack pointer used for power-on reset
- \_\_kernel\_man\_sp: Initial stack pointer used for manual reset

RENESAS

#### (3) [Section] Category



Figure 5.17 Optimized Linkage Editor [Section]

Specifies the allocation addresses of each section. Specify the allocation addresses for the sections in the input files according to the target hardware.

The \_\_kernel\_cnfgtbl address (the start address of service call interface data C\_hibase section) must be defined during the kernel environment load module creation (cfg). The defined address and the allocation address of the C\_hibase section must be the same.

Basically, specify addresses for all sections in the input files. The optimized linkage editor automatically places all sections without overt address specifications after the last section in the input files with such a specification. The resulting arrangement of sections may not produce the order expected, and the program may not work properly. In this case, the optimized linkage editor reports the following warning message (example in case P\_Task1 section is not specified).

L1120 (W) Section address is not assigned to "P\_Task1"

Specifying a section name that does not actually appear in the input files also produces a warning message, but the optimized linkage editor continues linking. In this case, the optimized linkage editor reports the following warning message (example in case C section does not exist).

L1100 (W) Cannot find "C" specified in option "start"

The default settings, for example, sometimes produce such warnings if the application files do not have P, C, D, B, or R sections because these sections are not used in the linked application object, but these warnings in no way affect use of the resulting load module.



#### Memory Allocation of the HI7000/4:

The vector table (C\_hivet section) must be specified. Be sure to allocate the C\_hivet section to address 0 when the reset vector is defined through the configurator.

## Memory Allocation of the HI7700/4 and the HI7750/4:

Allocate the section (P\_hicpuasm) of the CPU initialization routine to H'a0000000 (reset address).

# 5.13.4 Executing a Build

The load module is created by executing a build after adding application files to the project and setting the compiler, assembler, and optimized linkage editor options. To execute a build, choose the [Build] or [Build All] command from the Build menu as shown in figure 5.14.

# 5.14 Build at Separate Linkage: Kernel Environment Side (cfg)

Open the sample workspace (hios.hws) and select the project file (cfg) appropriate to the microcomputer to be used.

# 5.14.1 Adding Files to a Project

Table 5.13 lists the source program files to be added to the project. The sample project file already contains the files shown in this table.

 Table 5.13
 Source Program Files to be Recorded in the Project (cfg)

File Name	Description	Notes
kernel_cfg.c *	Kernel environment side configuration file	Mandatory
task.c *	Sample task	
Application files	_	

Note: \* These files are in the sh*nnnn*\src or sh*nnnn*\project\src folders.

# 5.14.2 Defining Endian (HI7700/4 and HI7750/4)

The endian in the supplied sample project is set by selecting it in the build configuration. Select the build configuration as shown in figure 5.10.



#### 5.14.3 Setting Optimized Linkage Editor Options

### (1) [Input] Category, [Defines]

Configuration :	C/C++ Assembly Link/Library Standard Library CPU Deb
obj_big       Image: Star Stress	Category: Input  Show entries for: Define Define Address 080001000 Remove
	Use entry point : Prelinker control : Auto

Figure 5.18 Optimized Linkage Editor [Input] Category, [Defines]

The following symbol address is defined.

• \_\_kernel\_cnfgtbl: Service call interface data

As this service call interface data is included in the kernel load module (def), the service call interface data allocation addresses must therefore be forcibly defined. \_\_kernel\_cnfgtbl is the start address of the C\_hibase section in the kernel side configuration file (kernel\_def.c).

#### (2) [Section] Category



Figure 5.19 Optimized Linkage Editor [Section]

Specifies the allocation addresses of each section. Specify the allocation addresses for the sections in the input files according to the target hardware.

The \_\_kernel\_sysmt address (the start address of kernel environment information C\_hisysmt section) must be defined in the kernel load module creation (def). The defined address and the allocation address of the C\_hisysmt section must be the same.

Basically, specify addresses for all sections in the input files. The optimized linkage editor automatically places all sections without overt address specifications after the last section in the input files with such a specification. The resulting arrangement of sections may not produce the order expected, and the program may not work properly. In this case, the optimized linkage editor reports the following warning message (example in case P\_Task1 section is not specified).

L1120 (W) Section address is not assigned to "P\_Task1"

Specifying a section name that does not actually appear in the input files also produces a warning message, but the optimized linkage editor continues linking. In this case, the optimized linkage editor reports the following warning message (example in case C section does not exist).

L1100 (W) Cannot find "C" specified in option "start"

The default settings, for example, sometimes produce such warnings if the application files do not have P, C, D, B, or R sections because these sections are not used in the linked application object, but these warnings in no way affect use of the resulting load module.



#### 5.14.4 Executing a Build

The load module is created by executing a build after adding application files to the project and setting the compiler, assembler, and optimized linkage editor options. To execute a build, choose the [Build] or [Build All] command from the Build menu as shown in figure 5.14.

# 5.15 Application Load Module Creation

Application files that are specified in the configurator and that do not have external application names (such as task symbols) can independently create a load module. Conversely, it is possible to include all application files in a whole load module, kernel load module, or kernel environment load module. In this case, no application load module is required.

To create a new load module with applications alone, see the details of the procedure for adding a new project into the sample workspace (hios.hws) or creating a new workspace, as given in the HEW User's Manual or online help.

Please note the following points for linkage:

(1) Definition of \_\_kernel cnfgtbl address

The following symbol address must be defined:

• \_\_kernel cnfgtbl: Service call interface data

As this service call interface data is included in the kernel load module (mix or def), the service call interface data allocation address must therefore be forcibly defined. \_\_kernel\_cnfgtbl is the start address of the C\_hibase section in the kernel side configuration file (kernel\_def.c).

# Appendix A Service Call List

No.	Service C	Call C-Language API	Function
-	Fask Mana	gement Function	
1	cre_tsk	ER ercd= cre_tsk (ID tskid, T_CTSK *pk_ctsk);	Create Task Using Dynamic Stack
	icre_tsk	ER ercd= icre_tsk (ID tskid, T_CTSK *pk_ctsk);	_
2	vscr_tsk	ER ercd= vscr_tsk (ID tskid, T_CTSK *pk_ctsk);	Create Task Using Static Stack
	ivscr_tsk	ER ercd= ivscr_tsk (ID tskid, T_CTSK *pk_ctsk);	_
3	acre_tsk	ER_ID tskid= acre_tsk (T_CTSK *pk_ctsk);	Create Task and Assign Task ID
	iacre_tsk	ER_ID tskid= iacre_tsk (T_CTSK *pk_ctsk);	Automatically
4	del_tsk	ER ercd= del_tsk (ID tskid);	Delete Task
5	act_tsk	ER ercd= act_tsk (ID tskid);	Initiate Task
	iact_tsk	ER ercd= iact_tsk (ID tskid);	_
6	can_act	ER_UINT actcnt= can_act (ID tskid);	Cancel Task Initiation Request
	ican_act	ER_UINT actcnt= ican_act (ID tskid);	_
7	sta_tsk	ER ercd= sta_tsk (ID tskid, VP_INT stacd);	Start Task (Start Code Specified)
	ista_tsk	ER ercd= ista_tsk (ID tskid, VP_INT stacd);	_
В	ext_tsk	void ext_tsk (void);	Exit Current Task
9	exd_tsk	void exd_tsk (void);	Exit and Delete Current Task
10	ter_tsk	ER ercd= ter_tsk (ID tskid);	Terminate Task
11	chg_pri	ER ercd= chg_pri (ID tskid, PRI tskpri);	Change Task Priority
	ichg_pri	ER ercd= ichg_pri (ID tskid, PRI tskpri);	
12	get_pri	ER ercd= get_pri (ID tskid, PRI *p_tskpri);	Refer to Task Priority
	iget_pri	ER ercd= iget_pri (ID tskid, PRI *p_tskpri);	
13	ref_tsk	ER ercd= ref_tsk (ID tskid, T_RTSK *pk_rtsk);	Refer to Task State
	iref_tsk	ER ercd= iref_tsk (ID tskid, T_RTSK *pk_rtsk);	
14	ref_tst	ER ercd= ref_tst (ID tskid T_RTST *pk_rtst);	Refer to Task State (simple version)
	iref_tst	ER ercd= iref_tst (ID tskid T_RTST *pk_rtst);	
15	vchg_tmd	ER ercd= vchg_tmd (UINT tmd);	Change Task Execution Mode

#### No. Service C-Language API Call

16	slp_tsk	ER ercd= slp_tsk (void);	Sleep Task
17	tslp_tsk	ER ercd= tslp_tsk (TMO tmout);	Sleep Task with Timeout
18	wup_tsk	ER ercd= wup_tsk (ID tskid);	Wakeup Task
	iwup_tsk	ER ercd= iwup_tsk (ID tskid);	_
19	can_wup	ER UINT wupcnt= can_wup (ID tskid);	Cancel Wakeup Task
	ican_wup	ER UINT wupcnt= ican_wup (ID tskid);	
20	rel_wai	ER ercd= rel_wai (ID tskid);	Release WAITING State Forcibly
	irel_wai	ER ercd= irel_wai (ID tskid);	
21	sus_tsk	ER ercd= sus_tsk (ID tskid);	Shift to SUSPENDED State
	isus_tsk	ER ercd= isus_tsk (ID tskid);	
22	rsm_tsk	ER ercd= rsm_tsk (ID tskid);	Resume Task from SUSPENDED
	irsm_tsk	ER ercd= irsm_tsk (ID tskid);	State
23	frsm_tsk	ER ercd= frsm_tsk (ID tskid);	Resume Task from SUSPENDED
	ifrsm_tsk	ER ercd= ifrsm_tsk (ID tskid);	State Forcibly
24	dly_tsk	ER ercd= dly_tsk (RELTIM dlytim);	Delay Task
25	vset_tfl	ER ercd= vset_tfl (ID tskid, UINT setptn);	Set Task Event Flag
	ivset_tfl	ER ercd= ivset_tfl (ID tskid, UINT setptn);	
26	vclr_tfl	ER ercd= vclr_tfl (ID tskid, UINT clrptn);	Clear Task Event Flag
	ivclr_tfl	ER ercd= ivclr_tfl (ID tskid, UINT clrptn);	
27	vwai_tfl	ER ercd= vwai_tfl (UINT waiptn, UINT *p_tflptn);	Wait Task Event Flag
28	vpol_tfl	ER ercd= vpol_tfl (UINT waiptn, UINT *p_tflptn);	Poll and Wait Task Event Flag
29	vtwai_tfl	ER ercd= vtwai_tfl (UINT waiptn, UINT *p_tflptn, TMO tmout);	Wait Task Event Flag with Timeout

Function

#### No. Service C-Language API Call

#### Function

# Task Exception Management Function

30	def_tex	ER ercd= def_tex (ID tskid, T_DTEX *pk_dtex);	Define Task Exception Processing
	idef_tex	ER ercd= idef_tex (ID tskid, T_DTEX *pk_dtex);	Routine
31	ras_tex	ER ercd= ras_tex (ID tskid, TEXPTN rasptn);	Request Task Exception Processing
	iras_tex	ER ercd= iras_tex (ID tskid, TEXPTN rasptn);	
32	dis_tex	ER ercd= dis_tex (void);	Disable Task Exception Processing
33	ena_tex	ER ercd= ena_tex (void);	Enable Task Exception Processing
34	sns_tex	BOOL state= sns_tex (void);	Refer to Task Exception Processing Disabled State
35	ref_tex	ER ercd= ref_tex (ID tskid, T_RTEX *pk_rtex);	Refer to Task Exception Processing
	iref_tex	ER ercd= iref_tex (ID tskid, T_RTEX *pk_rtex);	State

# Synchronization and Communication Function Semaphore

36	cre_sem	ER ercd= cre_sem (ID semid, T_CSEM *pk_csem);	Create Semaphore
	icre_sem	ER ercd= icre_sem (ID semid, T_CSEM *pk_csem);	
37	acre_sem	ER_ID semid= acre_sem (T_CSEM *pk_csem);	Create Semaphore and Assign
	iacre_sem	ER_ID semid= iacre_sem (T_CSEM *pk_csem);	Semaphore ID Automatically
38	del_sem	ER ercd= del_sem (ID semid);	Delete Semaphore
39	sig_sem	ER ercd= sig_sem (ID semid);	Return Semaphore Resource
	isig_sem	ER ercd= isig_sem (ID semid);	_
40	wai_sem	ER ercd= wai_sem (ID semid);	Wait on Semaphore
41	pol_sem	ER ercd= pol_sem (ID semid);	Poll and Wait on Semaphore
	ipol_sem	ER ercd= ipol_sem (ID semid);	
42	twai_sem	ER ercd= twai_sem (ID semid, TMO tmout);	Wait on Semaphore with Timeout
43	ref_sem	ER ercd= ref_sem (ID semid, T_RSEM *pk_rsem);	Refer to Semaphore State
	iref_sem	ER ercd= iref_sem (ID semid, T_RSEM *pk_rsem);	



No.	Service Call	C-Language API	Function
Eve	nt Flag		
44	cre_flg	ER ercd= cre_flg (ID flgid, T_CFLG *pk_cflg);	Create Event Flag
	icre_flg	ER ercd= icre_flg (ID flgid, T_CFLG *pk_cflg);	_
45	acre_flg	ER_ID flgid= acre_flg (T_CFLG *pk_cflg);	Create Event Flag and Assign
	iacre_flg	ER_ID flgid= iacre_flg (T_CFLG *pk_cflg);	Event Flag ID Automatically
46	del_flg	ER ercd= del_flg (ID flgid);	Delete Event Flag
47	set_flg	ER ercd= set_flg (ID flgid, FLGPTN setptn);	Set Event Flag
	iset_flg	ER ercd= iset_flg (ID flgid, FLGPTN setptn);	
48	clr_flg	ER ercd= clr_flg (ID flgid, FLGPTN clrptn);	Clear Event Flag
	iclr_flg	ER ercd= iclr_flg (ID flgid, FLGPTN clrptn);	
49	wai_flg	ER ercd= wai_flg (ID flgid, FLGPTN waiptn, MODE wfmode, FLGPTN *p_flgptn);	Wait for Event Flag Setting
50	pol_flg	ER ercd= pol_flg (ID flgid, FLGPTN waiptn, MODE wfmode, FLGPTN *p_flgptn);	Poll and Wait for Event Flag Setting
	ipol_flg	ER ercd= ipol_flg (ID flgid, FLGPTN waiptn, MODE wfmode, FLGPTN *p_flgptn);	_
51	twai_flg	ER ercd= twai_flg (ID flgid, FLGPTN waiptn, MODE wfmode, FLGPTN *p_flgptn, TMO tmout);	Wait for Event Flag Setting with Timeout
52	ref_flg	ER ercd= ref_flg (ID flgid, T_RFLG *pk_rflg);	Refer to Event Flag State
	iref_flg	ER ercd= iref_flg (ID flgid, T_RFLG *pk_rflg);	
Data	a Queue		
53	cre_dtq	ER ercd= cre_dtq (ID dtqid, T_CDTQ *pk_cdtq);	Create Data Queue
	icre_dtq	ER ercd= icre_dtq (ID dtqid, T_CDTQ *pk_cdtq);	
54	acre_dtq	ER_ID dtqid= acre_dtq (T_CDTQ *pk_cdtq);	Create Data Queue and Assign
	iacre_dtq	ER_ID dtqid= iacre_dtq (T_CDTQ *pk_cdtq);	Data Queue ID Automatically
55	del_dtq	ER ercd= del_dtq (ID dtqid);	Delete Data Queue
56	snd_dtq	ER ercd= snd_dtq (ID dtqid, VP_INT data);	Send Data to Data Queue
57	psnd_dtq	ER ercd= psnd_dtq (ID dtqid, VP_INT data);	Poll and Send Data to Data Queue
	ipsnd_dtq	ER ercd= ipsnd_dtq (ID dtqid, VP_INT data);	

No.	Service Cal	I C-Language API	Function
58	tsnd_dtq	ER ercd= tsnd_dtq (ID dtqid, VP_INT data, TMO tmout);	Send Data to Data Queue with Timeout
59	fsnd_dtq	ER ercd= fsnd_dtq (ID dtqid, VP_INT data);	Send Data to Data Queue Forcibly
	ifsnd_dtq	ER ercd= ifsnd_dtq (ID dtqid, VP_INT data);	
60	rcv_dtq	ER ercd= rcv_dtq (ID dtqid, VP_INT *p_data);	Receive Data from Data Queue
61	prcv_dtq	ER ercd= prcv_dtq (ID dtqid, VP_INT *p_data);	Poll and Receive Data from Data Queue
62	trcv_dtq	ER ercd= trcv_dtq (ID dtqid, VP_INT *p_data, TMO tmout);	Receive Data from Data Queue with Timeout
63	ref_dtq	ER ercd= ref_dtq (ID dtqid, T_RDTQ *pk_rdtq);	Refer to Data Queue State
	iref_dtq	ER ercd= iref_dtq (ID dtqid, T_RDTQ *pk_rdtq);	-
Mail	box		
64	cre_mbx	ER ercd= cre_mbx (ID mbxid, T_CMBX *pk_cmbx);	Create Mailbox
	icre_mbx	ER ercd= icre_mbx (ID mbxid, T_CMBX *pk_cmbx);	_
65	acre_mbx	ER_ID mbxid= acre_mbx (T_CMBX *pk_cmbx);	Create Mailbox and Assign Mailbox
	iacre_mbx	ER_ID mbxid= iacre_mbx (T_CMBX *pk_cmbx);	ID Automatically
66	del_mbx	ER ercd= del_mbx (ID mbxid);	Delete Mailbox
67	snd_mbx	ER ercd= snd_mbx (ID mbxid, T_MSG *pk_msg);	Send Message to Mailbox
	isnd_mbx	ER ercd= isnd_mbx (ID mbxid, T_MSG *pk_msg);	_
68	rcv_mbx	ER ercd= rcv_mbx (ID mbxid, T_MSG **ppk_msg);	Receive Message from Mailbox
69	prcv_mbx	ER ercd= prcv_mbx (ID mbxid, T_MSG **ppk_msg);	Poll and Receive Message from
	iprcv_mbx	ER ercd= iprcv_mbx (ID mbxid, T_MSG **ppk_msg)	Mailbox
70	trcv_mbx	ER ercd= trcv_mbx (ID mbxid, T_MSG **ppk_msg, TMO tmout);	Receive Message from Mailbox with Timeout
71	ref_mbx	ER ercd= ref_mbx (ID mbxid, T_RMBX *pk_rmbx);	Refer to Mailbox State
	iref_mbx	ER ercd= iref_mbx (ID mbxid, T_RMBX *pk_rmbx);	-

# No. Service C-Language API

# Function

Call

E	tended Sy	nchronization and Communication Function	
Mut	tex		
72	cre_mtx	ER ercd= cre_mtx (ID mtxid, T_CMTX *pk_cmtx);	Create Mutex
73	acre_mtx	ER_ID mtxid= acre_mtx (T_CMTX *pk_cmtx);	Create Mutex and Assign Mutex ID Automatically
74	del_mtx	ER ercd= del_mtx (ID mtxid);	Delete Mutex
75	loc_mtx	ER ercd= loc_mtx (ID mtxid);	Lock Mutex Resource
76	ploc_mtx	ER ercd= ploc_mtx (ID mtxid);	Poll and Lock Mutex Resource
77	tloc_mtx	ER ercd= tloc_mtx (ID mtxid, TMO tmout);	Lock Mutex Resource with Timeout
78	unl_mtx	ER ercd= unl_mtx (ID mtxid);	Unlock Mutex Resource
79	ref_mtx	ER ercd= ref_mtx (ID mtxid, T_RMTX *pk_rmtx);	Refer to Mutex State
Mes	ssage Buffe	er	
80	cre_mbf	ER ercd= cre_mbf (ID mbfid, T_CMBF *pk_cmbf);	Create Message Buffer
	icre_mbf	ER ercd= icre_mbf (ID mbfid, T_CMBF *pk_cmbf);	
81	acre_mbf	ER_ID mbfid= acre_mbf (T_CMBF *pk_cmbf);	Create Message Buffer and Assign
	iacre_mbf	ER_ID mbfid= iacre_mbf (T_CMBF *pk_cmbf);	Message Buffer ID Automatically
82	del_mbf	ER ercd= del_mbf (ID mbfid);	Delete Message Buffer
83	snd_mbf	ER ercd= snd_mbf (ID mbfid, VP msg, UINT msgsz);	Send Message to Message Buffer
84	psnd_mbf	ER ercd= psnd_mbf (ID mbfid, VP msg, UINT msgsz);	Poll and Send Message to
	ipsnd_mbf	ER ercd= ipsnd_mbf (ID mbfid, VP msg, UINT msgsz);	Message Buffer
85	tsnd_mbf	ER ercd= tsnd_mbf (ID mbfid, VP msg, UINT msgsz, TMO tmout);	Send Message to Message Buffer with Timeout
86	rcv_mbf	ER_UINT msgsz= rcv_mbf (ID mbfid, VP msg);	Receive Message from Message Buffer
87	prcv_mbf	ER_UINT msgsz= prcv_mbf (ID mbfid, VP msg);	Poll and Receive Message from Message Buffer
88	trcv_mbf	ER_UINT msgsz= trcv_mbf (ID mbfid, VP msg, TMO tmout);	Receive Message from Message Buffer with Timeout
89	ref_mbf	ER ercd= ref_mbf (ID mbfid, T_RMBF *pk_rmbf);	Refer to Message Buffer State
	iref_mbf	ER ercd= iref_mbf (ID mbfid, T_RMBF *pk_rmbf);	

Function

No.	Service	C-Language API
	Call	

Me	mory Pool	Management Function	
Fixe	d-Size Mer	nory Pool	
90	cre_mpf	ER ercd= cre_mpf (ID mpfid, T_CMPF *pk_cmpf);	Create Fixed-Size Memory Pool
	icre_mpf	ER ercd= icre_mpf (ID mpfid, T_CMPF *pk_cmpf);	_
91	acre_mpf	ER_ID mpfid= acre_mpf (T_CMPF *pk_cmpf);	Create Fixed-Size Memory Pool
	iacre_mpf	ER_ID mpfid= iacre_mpf (T_CMPF *pk_cmpf);	and Assign Fixed-Size Memory Pool ID Automatically
92	del_mpf	ER ercd= del_mpf (ID mpfid);	Delete Fixed-Size Memory Pool
93	get_mpf	ER ercd= get_mpf (ID mpfid, VP *p_blk);	Acquire Fixed-Size Memory Block
94	pget_mpf	ER ercd= pget_mpf (ID mpfid, VP *p_blk);	Poll and Acquire Fixed-size
	ipget_mpf	ER ercd= ipget_mpf (ID mpfid, VP *p_blk);	Memory Block
95	tget_mpf	ER ercd= tget_mpf (ID mpfid, VP *p_blk, TMO tmout);	Acquire Fixed-Size Memory Block with Timeout
96	rel_mpf	ER ercd= rel_mpf (ID mpfid, VP blk);	Release Fixed-Size Memory Block
	irel_mpf	ER ercd= irel_mpf (ID mpfid, VP blk);	_
97	ref_mpf	ER ercd= ref_mpf (ID mpfid, T_RMPF *pk_rmpf);	Refer to Fixed-Size Memory Pool
	iref_mpf	ER ercd= iref_mpf (ID mpfid, T_RMPF *pk_rmpf);	State
Vari	able-Size M	lemory Pool	
98	cre_mpl	ER ercd= cre_mpl (ID mplid, T_CMPL *pk_cmpl);	Create Variable-Size Memory Pool
	icre_mpl	ER ercd= icre_mpl (ID mplid, T_CMPL *pk_cmpl);	
99	acre_mpl	ER_ID mplid= acre_mpl (T_CMPL *pk_cmpl);	Create Variable-Size Memory Pool
	iacre_mpl	ER_ID mplid= iacre_mpl (T_CMPL *pk_cmpl);	and Assign Variable-Size Memory Pool ID Automatically
100	del_mpl	ER ercd= del_mpl (ID mplid);	Delete Variable-Size Memory Pool
101	get_mpl	ER ercd= get_mpl (ID mplid, UINT blksz, VP *p_blk);	Acquire Variable-Size Memory Block
102	pget_mpl	ER ercd= pget_mpl (ID mplid, UINT blksz, VP *p_blk);	Poll and Acquire Variable-Size
	ipget_mpl	ER ercd= ipget_mpl (ID mplid, UINT blksz, VP *p_blk);	Memory Block
103	tget_mpl	ER ercd= tget_mpl (ID mplid, UINT blksz, VP *p_blk, TMO tmout);	Acquire Variable-Size Memory Block with Timeout
104	rel_mpl	ER ercd= rel_mpl (ID mplid, VP blk);	Release Variable-Size Memory
	irel_mpl	ER ercd= irel_mpl (ID mplid, VP blk);	Block
105	ref_mpl	ER ercd= ref_mpl (ID mplid, T_RMPL *pk_rmpl);	Refer to Variable-Size Memory
	iref_mpl	ER ercd= iref_mpl (ID mplid, T_RMPL *pk_rmpl);	Pool State



#### C-Language API No. Service Call

Tir	ne Managei	ment Function	
Sys	tem Clock I	Management	
106	set_tim	ER ercd= set_tim (SYSTIM *p_systim);	Set System Clock
	iset_tim	ER ercd= iset_tim (SYSTIM *p_systim);	
107	get_tim	ER ercd= get_tim (SYSTIM *p_systim);	Get System Clock
	iget_tim	ER ercd= iget_tim (SYSTIM *p_systim);	
108	isig_tim	Included automatically by selecting CFG_TIMUSE	Supply Time Tick
Сус	lic Handler		
109	cre_cyc	ER ercd= cre_cyc (ID cycid, T_CCYC *pk_ccyc);	Create Cyclic Handler
	icre_cyc	ER ercd= icre_cyc (ID cycid, T_CCYC *pk_ccyc);	
110	acre_cyc	ER_ID cycid= acre_cyc (T_CCYC *pk_ccyc);	Create Cyclic Handler and Assign
	iacre_cyc	ER_ID cycid= iacre_cyc (T_CCYC *pk_ccyc);	Cyclic Handler ID Automatically
111	del_cyc	ER ercd= del_cyc (ID cycid);	Delete Cyclic Handler
112	sta_cyc	ER ercd= sta_cyc (ID cycid);	Start Cyclic Handler
	ista_cyc	ER ercd= ista_cyc (ID cycid);	
113	stp_cyc	ER ercd= stp_cyc (ID cycid);	Stop Cyclic Handler
	istp_cyc	ER ercd= istp_cyc (ID cycid);	
114	ref_cyc	ER ercd= ref_cyc (ID cycid, T_RCYC *pk_rcyc);	Refer to Cyclic Handler State
	iref_cyc	ER ercd= iref_cyc (ID cycid, T_RCYC *pk_rcyc);	
Alar	m Handler		
115	cre_alm	ER ercd= cre_alm (ID almid, T_CALM *pk_calm);	Create Alarm Handler
	icre_alm	ER ercd= icre_alm (ID almid, T_CALM *pk_calm);	
116	acre_alm	ER_ID almid= acre_alm (T_CALM *pk_calm);	Create Alarm Handler and Assign
	iacre_alm	ER_ID almid= iacre_alm (T_CALM *pk_calm);	Alarm Handler ID Automatically
117	del_alm	ER ercd= del_alm (ID almid);	Delete Alarm Handler
118	sta_alm	ER ercd= sta_alm (ID almid, RELTIM almtim);	Start Alarm Handler
	ista_alm	ER ercd= ista_alm (ID almid, RELTIM almtim);	
119	stp_alm	ER ercd= stp_alm (ID almid);	Stop Alarm Handler
	istp_alm	ER ercd= istp_alm (ID almid);	
120	ref_alm	ER ercd= ref_alm (ID almid, T_RALM *pk_ralm);	Refer to Alarm Handler State
	iref_alm	ER ercd= iref_alm (ID almid, T_RALM *pk_ralm);	
-			

Function

Rev.6.00 396 REJ10B0060-0600

RENESAS

Service Call	C-Language API	Function
rrun Hand	ler	
def_ovr	ER ercd= def_ovr (T_DOVR *pk_dovr);	Define Overrun Handler
sta_ovr	ER ercd= sta_ovr (ID tskid, OVRTIM ovrtim);	Start Overrun Handler Operation
ista_ovr	ER ercd= ista_ovr (ID tskid, OVRTIM ovrtim);	
stp_ovr	ER ercd= stp_ovr (ID tskid);	Stop Overrun Handler Operation
istp_ovr	ER ercd= istp_ovr (ID tskid);	
ref_ovr	ER ercd= ref_ovr (ID tskid, T_ROVR *pk_rovr);	Refer to Overrun Handler State
iref_ovr	ER ercd= iref_ovr (ID tskid, T_ROVR *pk_rovr);	
	Call rrun Hand def_ovr sta_ovr ista_ovr stp_ovr ref_ovr	Call         rrun Handler         def_ovr       ER ercd= def_ovr (T_DOVR *pk_dovr);         sta_ovr       ER ercd= sta_ovr (ID tskid, OVRTIM ovrtim);         ista_ovr       ER ercd= ista_ovr (ID tskid, OVRTIM ovrtim);         stp_ovr       ER ercd= stp_ovr (ID tskid);         istp_ovr       ER ercd= istp_ovr (ID tskid);         ref_ovr       ER ercd= ref_ovr (ID tskid, T_ROVR *pk_rovr);

# System Status Management Function

125	rot_rdq	ER ercd= rot_rdq (PRI tskpri);	Rotate Ready Queue
	irot_rdq	ER ercd= irot_rdq (PRI tskpri);	
126	get_tid	ER ercd= get_tid (ID *p_tskid);	Refer to Task ID in RUNNING
	iget_tid	ER ercd= iget_tid (ID *p_tskid);	State
127	loc_cpu	ER ercd= loc_cpu (void);	Lock CPU
	iloc_cpu	ER ercd= iloc_cpu (void);	
128	unl_cpu	ER ercd= unl_cpu (void);	Unlock CPU
	iunl_cpu	ER ercd= iunl_cpu (void);	
129	dis_dsp	ER ercd= dis_dsp (void);	Disable Dispatch
130	ena_dsp	ER ercd= ena_dsp (void);	Enable Dispatch
131	sns_ctx	BOOL state= sns_ctx (void);	Refer to Context
132	sns_loc	BOOL state= sns_loc (void);	Refer to CPU-Locked State
133	sns_dsp	BOOL state= sns_dsp (void);	Refer to Dispatch-Disabled State
134	sns_dpn	BOOL state= sns_dpn (void);	Refer to Dispatch-Pended State
-			

# Appendix A Service Call List

No.	Service Call	C-Language API	Function
135	vsta_knl	void vsta_knl (void);	Start Kernel
	ivsta_knl	void ivsta_knl (void);	
136	vsys_dwn	void vsys_dwn (W type, ER ercd, VW inf1, VW inf2);	Terminate System
	ivsys_dwn	void ivsys_dwn (W type, ER ercd, VW inf1, VW inf2);	
137	vget_trc	ER ercd= vget_trc (VW para1, VW para2, VW para3, VW para4);	Acquire Trace Information
	ivget_trc	ER ercd= ivget_trc (VW para1, VW para2, VW para3, VW para4);	_
138	ivbgn_int	ER ercd= ivbgn_int (UINT dintno);	Acquire Start of Interrupt Handler as Trace Information
139	ivend_int	ER ercd= ivend_int (UINT dintno);	Acquire End of Interrupt Handler as Trace Information

# Interrupt Management Function

140	def_inh	ER ercd= def_inh (INHNO inhno, T_DINH *pk_dinh);	Define Interrupt Handler
	idef_inh	ER ercd= idef_inh (INHNO inhno, T_DINH *pk_dinh);	
141	chg_ims	ER ercd= chg_ims (IMASK imask);	Change Interrupt Mask
	ichg_ims	ER ercd= ichg_ims (IMASK imask);	
142	get_ims	ER ercd= get_ims (IMASK *p_imask);	Refer to Interrupt Mask
	iget_ims	ER ercd= iget_ims (IMASK *p_imask);	

### Service Call Management Function

143	def_svc	ER ercd= def_svc (FN fncd, T_DSVC *pk_dsvc);	Define Extended Service call
	idef_svc	ER ercd= idef_svc (FN fncd, T_DSVC *pk_dsvc);	Routine
144	cal_svc	ER_UINT ercd= cal_svc (FN fncd,);	Extended Service call
	ical_svc	ER_UINT ercd= cal_svc (FN fncd,);	

#### No. Service C-Language API Call

Function

# System Configuration Management Function

145	def_exc	ER ercd= def_exc (EXCNO excno, T_DEXC *pk_dexc);	Define CPU Exception Handler
	idef_exc	ER ercd= idef_exc (EXCNO excno, T_DEXC *pk_dexc);	
146	vdef_trp	ER ercd= vdef_trp (UINT dtrpno, T_DTRP *pk_dtrp);	Define CPU Exception (TRAPA
	ivdef_trp	ER ercd= ivdef_trp (UINT dtrpno, T_DTRP *pk_dtrp);	Instruction Exception) Handler
147	ref_cfg	ER ercd= ref_cfg (T_RCFG *pk_rcfg);	Refer to Configuration
	iref_cfg	ER ercd= iref_cfg (T_RCFG *pk_rcfg);	Information
148	ref_ver	ER ercd= ref_ver (T_RVER *pk_rver);	Refer to Version Information
	iref_ver	ER ercd= iref_ver (T_RVER *pk_rver);	

# Cache Support Function [HI7700/4:for SH-3 and SH3-DSP]

149	vini_cac	void vini_cac (UW ccr_data, UW entnum, UW waynum);	Initialize Cache
	ivini_cac	void ivini_cac (UW ccr_data, UW entnum, UW waynum);	_
150	vclr_cac	ER ercd= vclr_cac (VP clradr1, VP clradr2);	Clear Cache
	ivclr_cac	ER ercd= ivclr_cac (VP clradr1, VP clradr2);	
151	vfls_cac	ER ercd= vfls_cac (VP flsadr1, VP flsadr2);	Flush Cache
	ivfls_cac	ER ercd= ivfls_cac (VP flsadr1, VP flsadr2);	
152	vinv_cac	ER ercd= vinv_cac (void);	Invalidate Cache
	ivinv_cac	ER ercd= ivinv_cac (void);	

#### Cache Support Function [HI7750/4:for SH-4]

Initialize Cache
Clear Operand Cache
Flush Operand Cache
Invalidate Operand Cache



#### No. Service C-Language API Call

#### Function

Cache Support Function [HI7700/4:for SH4AL-DSP without extended function, HI7750/4:for SH-4A without extended function]

457			
157	vini_cac	ER vini_cac (ATR cacatr);	Initialize Cache
	ivini_cac	ER ivini_cac (ATR cacatr);	
158	vclr_cac	ER ercd= vclr_cac (VP clradr1, VP clradr2, MODE mode);	Clear Instruction/Operand Cache
	ivclr_cac	ER ercd= ivclr_cac (VP clradr1, VP clradr2, MODE mode);	-
159	vfls_cac	ER ercd= vfls_cac (VP flsadr1, VP flsadr2);	Flush Operand Cache
	ivfls_cac	ER ercd= ivfls_cac (VP flsadr1, VP flsadr2);	-
160	vinv_cac	ER ercd= vinv_cac (VP invadr1, VP invadr2, MODE mode);	
	ivinv_cac	ER ercd= ivinv_cac (VP invadr1, VP invadr2, MODE	Cache
		mode);	

# Cache Support Function [HI7700/4:for SH4AL-DSP with extended function, HI7750/4:for SH-4A with extended function]

161	vini_cac	ER vini_cac (ATR cacatr);	Initialize Cache	
	ivini_cac	ER ivini_cac (ATR cacatr);	-	
162	vclr_cac	ER ercd= vclr_cac (VP clradr1, VP clradr2, MODE mode);	Clear Instruction/Operand Cache	
	ivclr_cac	ER ercd= ivclr_cac (VP clradr1, VP clradr2, MODE mode);	-	
163	vfls_cac	ER ercd= vfls_cac (VP flsadr1, VP flsadr2);	Flush Operand Cache	
	ivfls_cac	ER ercd= ivfls_cac (VP flsadr1, VP flsadr2);		
164	vinv_cac	ER ercd= vinv_cac (VP invadr1, VP invadr2, MODE mode);		
	ivinv_cac	ER ercd= ivinv_cac (VP invadr1, VP invadr2, MODE mode);	Cache	

#### DSP Standby Control Function [HI7700/4]

165 vchg\_cop ER\_UINT oldatr = vchg\_cop(ATR newatr); Change TA\_COP0 attribute

# Appendix B Error List

# B.1 Service Call Error Code List

Table B.1         Service Call Error Code List						
Error Code (Mnemonic) Error Code				Error Check Type * Error Contents		
1	E_OK	H'00000000	(D'0)	[k]	Normal end	
2	E_NOSPT	H'ffffff7	(–D'9)	[p]	Unsupported function (function is undefined)	
3	E_RSFN	H'ffffff6	(–D'10)	[p]	No service call is included	
4	E_RSATR	H'ffffff5	(–D'11)	[p]	Reserved attribute (invalid attribute)	
5	E_PAR	H'fffffef	(–D'17)	[p]/[k]	Parameter error	
6	E_ID	H'fffffee	(–D'18)	[p]	Invalid ID number	
7	E_CTX	H'fffffe7	(–D'25)	[k]	Context error	
8	E_ILUSE	H'fffffe4	(–D'28)	[k]	Illegal use of service call	
9	E_NOMEM	H'fffffdf	(–D'33)	[k]	Insufficient memory	
10	E_NOID	H'fffffde	(–D'34)	[k]	No ID available	
11	E_OBJ	H'fffffd7	(–D'41)	[k]	Object state is invalid	
12	E_NOEXS	H'fffffd6	(–D'42)	[k]	Object does not exist	
13	E_QOVR	H'fffffd5	(–D'43)	[k]	Queuing or nest overflow	
14	E_RLWAI	H'ffffffcf	(–D'49)	[k]	WAITING state is forcibly cancelled	
15	E_TMOUT	H'fffffce	(–D'50)	[k]	Polling failed or timeout	
16	E_DLT	H'fffffcd	(–D'51)	[k]	Waiting object deleted	

Note: [p] is an error that is checked when the parameter checking function (CFG\_PARCHK) is selected by the setup file. [k] is an error that is always checked.

RENESAS

# **B.2** Information during System Down

The system down routine is called when the system goes down. Information listed in table B.2 is passed to the system down routine.

	Parameters Passed to the System Down Routine				
Cause of System Going Down	Error Type W type (R4)	Error Code ER ercd (R5)	System Down Information 1 VW inf1 (R6)	System Down Information 2 VW inf2 (R7)	
Service call vsys_dwn	1 to H'7fffffff	Parameter of service call vsys_dwn			
An error in the original definition of configurator	0	Error code	0: Error in kernel side 1: Error in kernel environment side	definition number where	
When a context error occurred as a result of service call ext_tsk being issued by the non-task context	H'ffffffff (–1)	E_CTX (H'ffffffe7)	Address calling ext_tsk	Undefined	
When a context error occurred as a result of service call exd_tsk being issued by the non-task context	H'ffffffe (-2)	E_CTX (H'ffffffe7)	Address calling exd_tsk	Undefined	
When an undefined interrupt or an exception occurred	H'ffffff0 (–16)	Exception code or vector number <sup>11</sup>	PC at exception occurrence	SR at exception occurrence	

- Notes: 1. Information saved by the CPU to the interrupt event register (INTEVT or INTEVT2) or exception event register (EXPEVT) when an interrupt, exception, or unconditional trap occurs on the HI7700/4 and HI7750/4.
  - 2. The initial definition is processed on the kernel side, and then on the kernel environment side. The order of initial definition on the kernel side and kernel environment side is shown below. The orders of each process are the orders that are listed in each page. However, the system may not go down at orders (1) to (3) on the kernel side, they are not counted as the initial definition.
    - (1) Initial definition of interrupt handlers in the interrupt/CPU exception handler page
    - (2) Initial definition of CPU exception handlers in the interrupt/CPU exception handler page
    - (3) Initial definition of CPU exception handlers for trap in the trap exception handler page
    - (4) Initial definition of tasks and task exception processing routines in the task page
    - (5) Initial definition of semaphores in the semaphore page
    - (6) Initial definition of event flags in the event flag page
    - (7) Initial definition of data queues in the data queue page
    - (8) Initial definition of mailboxes in the mailbox page
    - (9) Initial definition of mutexes in the mutex page
    - (10) Initial definition of message buffers in the message buffer page
    - (11) Initial definition of fixed-size memory pools in the fixed-size memory pool page
    - $\ensuremath{\text{(12)}}$  Initial definition of variable-size memory pools in the variable-size memory pool page
    - (13) Initial definition of cyclic handlers in the cyclic handler page
    - (14) Initial definition of alarm handlers in the alarm handler page
    - (15) Initial definition of overrun handlers in the overrun handler page
    - (16) Initial definition of extended service calls in the extended service call page

# **B.3** Error during Compiling

#### B.3.1 Error when Files are for a Different HI7000/4 Series

If kernel\_cfg.c and kernel\_def.c are compiled using the file created by the configurator in a different HI7000/4 series environment, the following message is displayed during compiling. The underlined part shows the target OS for the file created by the configurator.

Unmatch HIOS (This file is designed for HI7750/4.)

# **B.3.2** Errors to Do with the Optimized Timer Driver (HI7700/4)

The definition file kernel\_def\_opttmr\_set.h for the optimized timer driver and setting in the Time management function page in the configurator are checked for the errors shown in table B.3 when kernel\_def.c and kernel\_cfg.c are compiled.



Error Message	Meaning
#error directive: "Illegal CFG_TIMUSE"	CFG_TIMUSE is not checked in the configurator. Check CFG_TIMUSE.
#error directive: "Illegal hi_longticrate"	Illegal hi_longticrate setting. Specify hi_longticrate as an integer constant in the 2 to 0xff range.
#error directive: "Illegal hi_pclock"	Illegal hi_pclock setting. Specify an integer constant other than 0 for hi_pclock.
#error directive: "Illegal CFG_TIMINTNO"	Illegal CFG_TIMINTNO setting. Specify 0x400.
#error directive: "illegal CFG_TIMINTLVL"	Illegal CFG_TIMINTLVL setting. Specify the value same as kernel interrupt mask level (CFG_KNLMSKLVL).
	Note, this error is not detected when kernel_def.c is compiled.

# Table B.3Errors of the Optimized Timer Driver

# **B.3.3** Errors to Do with the DSP-Standby Control Function (HI7700/4)

The definition file kernel\_def\_dspstby\_set.h for the DSP-standby control function is checked for the errors shown in table B.4 when kernel\_def.c and kernel\_cfg.c are compiled.

Error Message	Meaning
#error directive: "Illegal hi_cop_stby_adr"	Illegal hi_cop_stby_adr setting. Specify hi_cop_stby_adr as a non-zero integer constant.
#error directive: "Illegal hi_cop_stby_bit"	Illegal hi_cop_stby_bit setting. Specify hi_cop_stby_bit as an integer constant in the 1 to 0xff range when using SH3-DSP. Specify hi_cop_stby_bit as an integer constant in the 1 to 0xffffffff range when using SH4AL-DSP.

# Appendix C Calculation of Work Area Size

# C.1 Work Areas

To facilitate memory allocation, a section is assigned for each work area as listed in table C.1. Allocate these sections to suitable addresses at linkage.

Work Area	Section Name	File Defining Sections
Kernel work area	B_hiwrk	kernel_cfg.c
CPU vector table (HI7000/4 only)	B_hivct	
Static stack area	B_histstk	
Dynamic stack area	B_hidystk	
Interrupt handler and time event handler stac area	k B_hiirqstk	
Memory pool area	B_himpl	
DX target trace buffer area	B_hitrcbuf	
Memory pool management table *	B_hicfg	
DX emulator trace (tool trace) area	B_hitrcemI	
Memory pool management table *	B_hidef	kernel_def.c
Work area used by application	Determined by user	Determined by user

#### Table C.1 Work Areas

Note: \* When a fixed-size memory pool is created while CFG\_MPFMANAGE is selected through the configurator or when a variable-size memory pool with the VTA\_UNFRAGMENT attribute is created while CFG\_NEWMPL is selected through the configurator.

For the size of each section, refer to the compile listing.

Kernel Work Area (Section B\_hiwrk, B\_hidef, B\_hicfg): Used for kernel operation; contains the task control block (TCB), message buffer area, and kernel stack area. The size of the kernel work area is determined according to object maximum IDs such as CFG\_MAXTSKID, or CFG\_DTQSZ, and CFG\_MBFSZ.

**CPU Vector Area (Section B\_hivct):** The CPU vector table is created in this section when CFG\_VCTRAM has been selected.

Static Stack Area (Section B\_histstk): Static stack area statically defined and allocated by the configurator.

**Dynamic Stack Area (Section B\_hidystk):** Task stack area dynamically allocated when a task is created. The size of the dynamic stack area is determined according to CFG\_TSKSTKSZ.



**Interrupt Handler and Time Event Handler Stack Area (Section B\_hiirqstk):** Area used by interrupt handlers and time event handlers. The size of the interrupt handler and time event handler stack area is determined according to CFG\_IRQSTKSZ and CFG\_TMRSTKSZ, respectively.

**Memory Pool Area (Section B\_himpl):** Area for variable-size and fixed-size memory pools. The size of the memory pool area is determined according to CFG\_MPLSZ and CFG\_MPFSZ.

**DX Trace Buffer Area (Section B\_hitrcbuf):** This area is allocated when the target trace is set to CFG\_TRCTYPE. The size is fixed to CFG\_TRCBUFSZ bytes.

**DX Emulator Trace (Tool Trace) Area (Section B\_hitreeml):** This area is allocated when emulator trace (tool trace) is specified through CFG\_TRCTYPE. The size is fixed to 14 bytes.

Work Area Used by Application: Area for variables used by applications.

# C.2 Stack Types

Each task or handler requires its own contiguous stack area. If a stack overflows, the system will operate incorrectly. Therefore, the user must determine the stack size required for each task or handler execution and allocate enough area for each task or handler by referring to the following description.

**Task Stack:** An independent stack used by each task ID. The kernel switches task stacks at task scheduling. A task exception processing routine also uses the stack used by the same task. Task stacks are classified into static stacks and dynamic stacks. In addition, the stack area that is allocated by application can be used.

The task stack is switched by the kernel. Accordingly, the stack must not be switched by the task.

**Interrupt Handler Stack:** When a normal interrupt occurs, the stack is switched to the one dedicated to the interrupt handler by the kernel. Accordingly, the stack must not be switched by the interrupt handler. When a direct interrupt of the HI7000/4 occurs, the stack must be allocated and switched by the interrupt handler. Unless it is switched, the interrupt handler uses the stack of the task that was executed before the interrupt occurred. Therefore, the task stack may overflow.

When the HI7000/4 is used, the NMI must be defined as the direct interrupt handler. However, the NMI has the possibility of re-entry, so stack switching must not be performed by the NMI interrupt handler. Stacks for tasks and handlers must be reserved considering the size used by the NMI interrupt handler since the stack before the NMI occurrence is used by the NMI interrupt handler.

The time event handler uses the interrupt handler stack. The stack must not be switched by the time event handler.

Rev.6.00 406 REJ10B0060-0600

RENESAS

**Kernel Stack:** Stack used by the kernel. It is also used by the initialization routine. The stack must not be switched in the initialization routine.

**Stack Used before Kernel Initiation:** The stacks used by programs executed before kernel initiation, such as the CPU initialization routine, are not managed by the kernel. Therefore, the user can use the desired area for the stack. In the HI7000/4, the stack pointer at power-on reset must be set in the reset vector. In the HI7700/4 and HI7750/4, it must be defined at the beginning of the CPU initialization routine.

For a microcomputer having built-in RAM, allocate the stack at reset to the built-in RAM. For a microcomputer without built-in RAM, the stack (the user system RAM) may not be accessed during reset depending on the bus state controller (BSC) status immediately after reset. In this case, do not run programs that use stacks and do not generate any interrupts or exceptions until the memory becomes accessible by changing the BSC settings. This is because register data is stored in the stack when interrupts or exceptions occur.

# C.3 Stack Size Calculation Procedure

Use the stack size calculation procedure shown in figure C.1 to define the appropriate sizes in the corresponding definition parts.



Figure C.1 Stack Size Calculation Procedure

# C.4 Calculation of Stack Size for Each Function

**C Language Function:** When a C language function is initiated, a stack frame is allocated in the stack area. The stack frame is used as a local variable area for the function or as a parameter area for a function call. The stack frame size can be determined from the frame size in the object listing output by the compiler.

An example is shown below.



Figure C.2 Compile List and Stack Size

The stack area size used by the function is obtained by adding (1) and (2) shown above, 28 bytes.

For details on parameters allocated to the parameter area on the stack, refer to the SuperH<sup>TM</sup> RISC engine C/C++ Compiler User's Manual.

**Assembly Language Function:** To calculate the stack size, examine the stack push and pop (in predecrement and postincrement register indirect addressing mode) instructions used in the program. When parameters are pushed onto the stack at function call, the area size for the parameters must be added to the stack size.

# C.5 Stack Size Considering Programming Nesting

A stack size considering programming nesting is calculated with the following program start functions as a base point.

- Tasks
- Interrupt handlers
- Time event handlers
- Initialization routine

Programming nesting includes all functions that are called from these start functions and the following program calls.

- Extended service call routine
- Task exception processing routine
- CPU exception handlers (containing TRAPA instruction exception handlers)

Calculate the total value of the stack sizes used by each function and determined according to appendix C.4, Calculation of Stack Size for Each Function above for each nesting case. When the task exception processing routine or CPU exception handlers (containing TRAPA instruction exception handlers) is nested, add the value shown in table C.2 for each nesting.

# Table C.2 Additional Stack Size of the Call Routine and the Handlers

HI7000/4 172 56	HI7700/4 172 *2	<b>HI7750/4</b> 180
		180
56	50	
	56	_
72	_	64
_	_	64
44	44	48
	72	72 — — — —

Note: 1 In the HI7700/4, TA\_COP0 attribute can be set or cleared by vchg\_cop service call. This additional size is necessary when TA\_COP0 attribute is set by vchg\_cop.

2 With the optimization timer driver or the DSP standby control function, it becomes 168.



An example of calculation is shown below for the HI7700/4 where the stack size considering programming nesting is added. The program nesting shown in figure C.3 is used as an example.



Figure C.3 Programming Nesting

The stack size of each function is assumed as follows:

Function	Size (Byte)	Note
task_a	56	Start function of task A, No TA_COP0 attribute included
task_b	40	Start function of task B, No TA_COP0 attribute included
sub1	88	task_a subroutine
sub2	8	task_a subroutine
sub3	24	Common subroutine
sub4	12	task_b subroutine
texrtn	172 + 16 = 188	Start function of task exception processing routine, No TA_COP0 attribute included, CFG_NEWMPL is not selected

#### Table C.3 Stack Size of Each Function

The stack sizes of tasks A and B, considering the calling path, are shown in table C.4.

Task	Calling Path	Task Size (Byte)
Task A	task_a<56 bytes> $\rightarrow$ sub1 <88 bytes>	144
	task_a<56 bytes> $\rightarrow$ sub2 <8 bytes> $\rightarrow$ texrtn <160>	224
	task_a<56 bytes> $\rightarrow$ sub3 <24 bytes> $\rightarrow$ texrtn <160>	240 (maximum)
Task B	task_a<40 bytes> $\rightarrow$ sub3 <24 bytes> $\rightarrow$ texrtn <160>	224 (maximum)
	task_a<56 bytes> $\rightarrow$ sub4 <12 bytes>	68

Table C.4 Task Size Considering Calling Path

# C.6 Task Stacks

# C.6.1 Stack Size Used by Each Task

Each task stack size can be determined by substituting the size obtained according to appendix C.5 above into table C.5.

For tasks that use the dynamic stack, specify the value calculated using table C.5 as a stack size when a task is created (by cre\_tsk and acre\_tsk service calls and the configurator).

For tasks that use a static stack, allocate the stack size calculated using table C.5 by the configurator.



#### Table C.5 Task Stack Size

	Stack Size (Byte)							
Item	HI7000/4	HI7700/4	HI7750/4					
Size obtained in C.4 and C.5								
Mandatory	140	184 *4	196					
TA_COP0 attribute included *3	56	56	—					
TA_COP1 attribute included	72	_	64					
TA_COP2 attribute included	_	_	64					
Static stacks	8	8	8					
CFG_TRACE is selected	24	24	24					
CFG_NEWMPL is selected	28	28	28					
Addition considering nested interrupts	*1	—	—					
The added value when the NMI is used	*2	—	—					
Total								
<ul> <li>te: 1. (1) When NOBANK, NOTUSE, or SELECT has been selected for CFG_REGBAN (1.1) When CFG_DIRECT has been selected</li> <li>12 × CFG_UPPINTNST + 20 × CFG_LOWINTNST</li> </ul>								
(1.2) When CFG_DIRECT has	not been selecte	d						
12 × CFG_UPPINTNST + <u>24</u>								
However, when CFG_LOWIN	,	•	part to be 0.					
(2) When ALL has been selected	_							
$8 \times CFG_UPPINTNST + 16 \times$	_							
If you are using UBC interrupt		-	st also be added.					
<ul> <li>UBC interrupts used as directly</li> </ul>	ect interrupts: 4 b	oytes						

- 2. ( (Size of the stack area used by the NMI interrupt handler calculated as shown in appendixes C.4 and C.5) + 8)  $\times$  (NMI nest count) When there is no nesting, the NMI nest count is 1.
- 3. In the HI7700/4, TA\_COP0 attribute can be set or cleared by vchg\_cop service call. This additional size is necessary when TA\_COP0 attribute is set by vchg\_cop.
- 4 With the optimization timer driver or the DSP standby control function, it becomes 208.

#### C.6.2 Stack Area Acquisition

The dynamic stack area can be automatically allocated by specifying a size in CFG\_TSKSTKSZ by the configurator. For CFG\_TSKSTKSZ, use the value of the following equation or a larger size.

CFG\_TSKSTKSZ =  $\sum$  (Stack use size of the task which uses dynamic stack +16) + 28

RENESAS

# C.7 Interrupt Handler Stacks

# C.7.1 Stack Size Used by an Interrupt Handler

The interrupt-handler stack size can be determined by substituting the size obtained from appendix C.5 above into table C.6. The stack size for the NMI interrupt handler must be calculated by using the item no. 1 in table C.6. This value is used in the calculation in appendixes C.6 to C.9.

				Stack Size (Byte)					
				HI7	HI7000/4		HI7750/4		
ltem				Direct Interrupt Handler	Normal Interrupt Handler	_			
Size o	btai	ned in C.4 and	C.5						
Calls service call			168	168	168 <sup>'3</sup>	172			
	CFG_TRACE is selected			24	24	24	24		
	С	FG_NEWMPL	is selected	28	28	28	28		
Addition considering nested interrupts				*1	_	_	_		
Added value when the NMI is used				*2	_	—	—		
Total									
Note:	1.	uppintnst:         The nest count of direct interrupts that are higher than           CFG_KNLMSKLVL and the interrupt level           lowintnst:         The nest count of interrupts that are lower than or equal to           CFG_KNLMSKLVL and higher than the interrupt level							
		<ul><li>(1) When NOBANK, NOTUSE, or SELECT has been selected for CFG_REGBANK:</li><li>(1.1) When CFG_DIRECT has been selected</li></ul>							
		12 × uppintnst + 20 × lowintnst (1.2) When CFG_DIRECT has not been selected 12 × uppintnst + $24 \times lowintnst + 20$							
		However, when lowintnst is 0, assume the underlined part to be 0. (2) When ALL has been selected for CFG_REGBANK 8 × uppintnst + 16 × lowintnst							
		If you are using UBC interrupts, however, the following values must also be added. — UBC interrupts used as direct interrupts: 4 bytes — UBC interrupts used as normal interrupts: 28 bytes							
	2.	( (Size of the appendixes C	stack area used b 2.4 and C.5) + 8) > 5 no nesting, the N	, by the NMI int ≪ (NMI nest c	errupt hanc ount)		as shown in		
	3	With the optir 164.	nization timer driv	er or the DSF	P standby c	ontrol function	, it becomes		



# C.7.2 Stack Area Allocation Direct Interrupt Handlers (HI7000/4):

Since handlers of the same level are not activated concurrently, allocate the stack area of the handler that uses the largest stack area from among the same interrupt-level interrupt handlers as the handler stack area of the corresponding interrupt level. Then switch to the stack at the beginning of the interrupt handler. Refer to section 4.8, Interrupt Handlers when switching stacks by interrupt handler. In this case, separate stacks can be used instead of sharing a stack within the same interrupt-level handlers. Note, however, that a stack dedicated to the NMI interrupt handler cannot be used since NMI has the possibility of re-entry. The stack size to be used by the NMI interrupt must be added in appendixes C.6 to C.9 because the NMI interrupt handler uses the stack at the point of the NMI occurrence.

#### Normal Interrupt Handlers:

All interrupt handlers use the same interrupt handler stack. The interrupt handler stack area can be automatically allocated by specifying a size in CFG\_IRQSTKSZ by the configurator. For CFG\_IRQSTKSZ, use the value of the following equation or a larger size.

- HI7000/4
  - When CFG\_DIRECT has been selected: Since there are no normal interrupt handlers, an interrupt handler stack area is not allocated.
  - (2) When CFG\_DIRECT has not been selected:
    - (a) When NOBANK, NOTUSE, or SELECT has been selected for CFG\_REGBANK: CFG\_IRQSTKSZ =
      - $\Sigma$  (Size of the largest stack area used by the handler at the interrupt level) + 4
      - + 12 × CFG\_UPPINTNST +  $24 \times (CFG\_LOWINTNST 1) + 20$
      - + ( (Size of the stack area used by the NMI interrupt handler calculated as shown in appendixes C.4 and C.5) + 8) × (NMI nest count)

However, when CFG\_LOWINTNST <= 1, assume the underlined part to be 0.

(b) When ALL has been selected for CFG\_REGBANK:

#### CFG\_IRQSTKSZ =

 $\Sigma$  (Size of the largest stack area used by the handler at the interrupt level) + 4

+ 8 × CFG\_UPPINTNST +  $16 \times (CFG LOWINTNST - 1) + 20$ 

+ ( (Size of the stack area used by the NMI interrupt handler calculated as shown in appendixes C.4 and C.5) + 8)  $\times$  (NMI nest count)

However, when CFG\_LOWINTNST <= 1, assume the underlined part to be 0.

RENESAS

If you are using UBC interrupts, however, the following values must also be added.

— UBC interrupts used as direct interrupts: 4 bytes

-UBC interrupts used as normal interrupts: 28 bytes
# • HI7700/4

CFG\_IRQSTKSZ =

 $\Sigma$  (Size of the largest stack area used by the handler at the interrupt level) + 4

+ 44  $\times$  ( (Number of interrupt levels in the system, except NMI) - 1)

+ ( (Size of the stack area used by the NMI interrupt handler calculated as shown in appendixes C.4 and C.5) + 44)  $\times$  (NMI nest count)

# • HI7750/4

# $CFG_IRQSTKSZ =$

 $\Sigma$  (Size of the largest stack area used by the handler at the interrupt level) + 4

+ 48 × ( (Number of interrupt levels in the system, except NMI) - 1)

+ ( (Size of the stack area used by the NMI interrupt handler calculated as shown in appendixes C.4 and C.5) + 48) × (NMI nest count)

When there is no nesting, the NMI nest count is 1.

# C.8 Stack Size Used by a Time Event Handler and Timer Interrupt Routine

The size of each time event handler stack and timer interrupt routine  $(\_kernel\_tmrint())$  stack can be determined from appendixes C.4 and C.5.

The size determined by substituting the maximum size of all time event handlers and timer interrupt routine into Table C.7 must be assigned to CFG\_TMRSTKSZ.

When CFG\_ACTION is selected, calculate under the following conditions.

- Size obtained in C.4 and C.5: 32
- Calls service calls: Yes

When no time event handler is used and CFG\_ACTION is not selected, calculate under the following conditions.

- Size obtained in C.4 and C.5: 0
- Calls service calls: No



				Stack Size (Byte)			
Item				HI7000/4	HI7700/4	HI7750/4	
Size ob	tained	in C.4 and	C.5				
Mandat	ory			(1) CFG_REGBANK is not selected: 144	140 * <sup>3</sup>	144	
				(2) CFG_REGBANK is selected: 68			
CFG_N	IEWMP	L is selecte	əd	28	28	28	
Calls se	ervice c	all		140	140	144	
CFG	G_TRA	CE is selec	ted	24	_	_	
Addition interrup		dering nest	ed	*1	—	—	
Addition	n when	the NMI is	used	*2	_	_	
Total							
Note:	1. upp		CFG_	est count of direct interrupts that are higher KNLMSKLVL and CFG_TIMINTLV			
	low	intnst:		est count of interrupts that are lower than or KNLMSKLVL and higher than CFG_TIMIN			
	• • •		,	NOTUSE, or SELECT has been selected for	r CFG_RE	GBANK:	
	``	,	_	ECT has been selected			
		2 × uppintns					
	``	,	_	ECT has not been selected			
		••		× lowintnst + 20			
		,		ntnst is 0, assume the underlined part to be	0.		
	• • •	× uppintnst		en selected for CFG_REGBANK			
				C interrupts, however, the following values n	aust also b	o oddod	
			•	sed as direct interrupts: 4 bytes	iust also di	e auueu.	
			•	sed as normal interrupts: 28 bytes			
			•	ea used by the NMI interrupt handler calculate	ated as sho	own in	
				$C.5) + 8) \times (NMI nest count)$			
	Wh	en there is	no nes	ting, the NMI nest count is 1.			
:	3 Wit 164		ization	timer driver or the DSP standby control fund	ction, it bec	omes	

# Table C.7 Time Event Handler and Timer Interrupt Routine Stack Size

# C.9 Initialization Routine Stacks

The size of each initialization routine stack can be determined by substituting the size obtained from appendix C.5 above into table C.8. When each initialization routine is defined by the configurator, the size obtained in this section must be used.

The initialization routine is executed in serial, the maximum size of each initialization routine stack is allocated.

		Stack Size (E	Byte)
Item	HI7000/4	HI7700/4	HI7750/4
Size obtained in C.4 and C.5			
Calls service call	140	140 * <sup>2</sup>	144
CFG_TRACE is selected	24	24	24
CFG_NEWMPL is selected	28	28	28
Addition when the NMI is used	*1	_	
Total			
Notes: 1. ((Size of the stack area used appendixes C.4 and C.5) + 8) When there is no nesting, the	× (NMI nest count)		ted as shown ir

#### Table C.8 Initialization Routine Stack Size

2. With the optimization timer driver or the DSP standby control function, it becomes 164.



## C.10 Timer Initialization Routine Stack

The maximum stack size to be used by timer initialization routine (\_kernel\_tmrini()) is determined as follows.

- HI7000/4: 252 bytes
- HI7700/4: 208 bytes
- HI7750/4: 204 bytes

When the size calculated by table C.9 exceeds the above size, allocate a new stack area with the calculated size and switch to that stack.

Table C.9	Timer Initialization	Routine Stack Size
-----------	----------------------	--------------------

		Stack Size (Byte)			
Item	HI7000/4	HI7700/4	HI7750/4		
Size obtained in C.4 and C.5					
Calls service call	140	140 * <sup>2</sup>	144		
CFG_TRACE is select	ed 24	24	24		
CFG_NEWMPL is sele	cted 28	28	28		
Addition when the NMI is used	*1	_			
Total					

Notes: 1. ( (Size of the stack area used by the NMI interrupt handler calculated as shown in appendixes C.4 and C.5) + 8) × (NMI nest count) When there is no nesting, the NMI nest count is 1.

2 With the optimization timer driver or the DSP standby control function, this value becomes 164.

# Appendix D Timer Driver

# D.1 Overview

A timer driver must be required for the time-management functions of the kernel (CFG\_TIMUSE is selected) to be usable. Timer drivers are of two types: standard timer driver and optimized timer driver.

Standard Timer Driver

User must create the standard timer driver, and link to kernel. The HI7000/4 series provide samples for some microcomputer.

• Optimized Timer Driver

The optimized timer driver is supported by only HI7700/4. The optimization timer driver fewer interrupts than the standard timer driver. The optimized timer driver is built into the kernel and cannot be created by the user.

For how to use the optimized timer driver, refer to Appendix E, Optimized Timer Driver (HI7700/4). The following sections explain the specifications of the standard timer driver.

# D.2 Standard Timer Driver

The standard timer driver is composed of the timer initialization routine and the timer interruption routine. The timer interruption processing routine is called from timer interruption handler \_kernel\_isig\_tim() of the kernel, and clears the interruption factor. And, the timer initialization routine is executed as an initialization routine.

## D.2.1 Installing the Time Management Function

To use the time management function of the kernel, the following operations are required:

1. Set the time management function page by the configurator

Here the following kernel function constants are defined:

- TIC\_NUME: Numerator of time tick cycle (CFG\_TICNUME)
- TIC\_DENO: Denominator of time tick cycle (CFG\_TICDENO)
- TIM\_LVL: Timer interrupt level (CFG\_TIMINTLVL)

The cycle time when the time tick is provided is TIC\_NUME/TIC\_DENO (ms). Based on this cycle time, the precision of the time parameter specified in the service call is determined. For example, when tslp\_tsk(10) is executed, timeout time is 12 to 15 ms if TIC\_NUME = 3 and TIC\_DENO = 1; timeout time is 10 to 10.5 ms if TIC\_NUME = 1 and TIC\_DENO = 2. Note that at least one of TIC\_NUME and TIC\_DENO must be specified as 1.

In addition, if TIC\_DENO is specified as a value greater than 1, the maximum value that can be specified to TMO-, RELTIM-, and OVRTIM-type parameters is limited to the available maximum value/TIC\_DENO.

RENESAS

The following operations are automatically performed by setting the time management function page by the configurator.

- \_kernel\_tmrini() is defined as the kernel initialization routine.
- isig\_tim processing module of the kernel is defined as the timer interrupt handler.
- 2. Create a timer driver

Here, the following two C language functions are created. These function names are fixed.

- Timer initialization routine: \_kernel\_tmrini()
- Timer interrupt routine: \_kernel\_tmrint()

The timer initialization routine is created as an initialization routine. For details, refer to section 4.10, Time Event Handlers and Initialization Routine.

In the timer initialization routine, initialize the timer counter registers according to the TIC\_NUME and TIC\_DENO, as defined in kernel\_macro.h, and specify timer interrupt level according to TIM\_LVL, as defined in kernel\_macro.h.

When a timer interrupt occurs, the isig\_tim processing module of the kernel is initiated as an interrupt handler. The isig\_tim processing module then calls the timer interrupt routine \_kernel\_tmrint(). In the timer interrupt routine \_kernel\_tmrint(), clear the interrupt factor flag.

The timer interrupt routine can be defined as a normal C language function, as shown in figure D.1. The timer interrupt processing routine operates as a part of the interrupt handler.

#### Figure D.1 Example of a C Language Timer Interrupt Routine

Rules on timer interrupt routine register specifications are the same as normal interrupt handlers. For details, refer to section 4.8.1, Normal Interrupt Handler.

To use the DSP in the timer initialization routine and the timer interrupt routine, refer to section 4.13, Using the DSP in Programs (for HI7000/4 and HI7700/4 only).

To use the FPU in the timer initialization routine and the timer interrupt routine, refer to appendix G.2, Non-Task Context (Normal Interrupt Handler, Direct Interrupt Handler, CPU Exception Handler, Time Event Handler, Initialization Routine).

RENESAS

3. Link the timer driver

The timer driver must be linked to the kernel.

Rev.6.00 420 REJ10B0060-0600

#### D.2.2 Sample Timer Driver

The sample timer driver consists of the following header files and source files:

1. Device header file (file name: *nnnn*\_tmrdrv.h)

This file defines register I/O addresses and initial values, and timer device information. These values do not need to be modified.

- Header file (file name: *nnnn*\_tmrdef.h)
   This file defines information that determines timer driver operations such as clock frequency.
- 3. Source program file (file name: *nnnn*\_tmrdrv.c)
  - Timer initialization routine (function: void \_kernel\_tmrini(void))
  - Timer interrupt routine (function: void \_kernel\_tmrint(void))

The timer interrupt period (T) is calculated by follow expression.

T [sec] = { (1 / PCLOCK) x DIV}  $\times$  N

- PCLOCK[Hz]: Frequency which is supplied to the timer module
- DIV: Divided ratio by setting of the timer module register
- N: The number of timer clock counts which expires the period (T)

In general, the following expressions consist to count the timer module n + 1 when n is set to the counter register of the timer module. For the sample timer drivers, each sign in the above expression is made to correspond as follows.

n = N - 1

The sample timer drivers, which are provided by the HI7000/4 series, calculate n according to the above calculation method, and set to register of the timer module.

- T: CFG\_TICNUME/CFG\_TICDENO [ms]
- PCLOCK: "PCLOCK" which is defined in the *nnnn*\_tmrdef.h. [Hz]
- DIV: In the HI7000/4, "DIV" which is defined in the *nnnn*\_tmrdrv.c. In the HI7700/4 and HI7750/4, the DIV is selected automatically in order to "PCLOCK".
- n: The above expression is defined in "COUNTER" in the *nnnn*\_tmrdrv.c.

Note that, when the calculated value as COUNTER is larger than the counter register size, the period is illegal. Do confirm this.

And, when the calculated value as COUNTER is not integer, the value is rolled to integer. In this case, the period at run-time is shorter than expected period (CFG\_TICNUME/CFG\_TICDENO).

Table D.1 shows sample timer driver files provided by each product at this manual creation time and the clock source of the timer modules assumed by the sample timer driver. For more detail, refer to the contents of the header file.

RENESAS

#### Appendix D Timer Driver

Table D.1 Sample Timer Driver Files and Clock Sources					
Product	nnnn	Target Microcomputers and Internal Timer Modules	I	Assumed Timer Module Clock Source	
HI7000/4	7011	SH7011, SH7018	CMT	System clock (	
V.2.02	703x	SH7020, SH7021, SH7032, SH7034	ITU	System clock ( $\phi$ ) = 20 MHz	
	704x	SH7040, SH7041, SH7042, SH7043, SH7044, SH7045, SH7014, SH7016, SH7017	CMT	System clock ( $\phi$ ) = 28 MHz	
	7046	SH7046, SH7047, SH7048, SH7049, SH7144, SH7145, SH7148	CMT	System clock ( $\phi$ ) = 40 MHz	
	7050	SH7050, SH7051	CMT	System clock ( $\phi$ ) = 20 MHz	
	7052	SH7052, SH7053, SH7054	CMT	Peripheral clock ( $\phi$ ) = 20 MHz	
	7065	SH7065	CMT	Peripheral clock ( $P\phi$ ) = 30 MHz	
	7604	SH7604	FRT	System clock (	
	7615	SH7615, SH7616	FRT	Peripheral clock ( $P\phi$ ) = 30 MHz	
	7618	SH7618	CMT	Peripheral clock ( $P\phi$ ) = 12.5 MHz	
	72060	SH72060	CMT	Peripheral clock (Pø) = 24 MHz	
HI7700/4	7707	SH7707	TMU	Peripheral clock ( $P\phi$ ) = 30 MHz	
V.2.02	7708	SH7708, SH7708R, SH7708S	TMU	Peripheral clock ( $P\phi$ ) = 15 MHz	
	7709	SH7709	TMU	Peripheral clock ( $P\phi$ ) = 30 MHz	
	7709a	SH7709A, SH7709S, SH7706	TMU	Peripheral clock ( $P\phi$ ) = 33.34 MHz	
	7729	SH7729, SH7729R, SH7727	TMU	Peripheral clock ( $P\phi$ ) = 33.34 MHz	
	7290	SH7290, SH7294, SH7300	TMU	Peripheral clock ( $P\phi$ ) = 19.8 MHz	
	7641	SH7641	CMT	Peripheral clock ( $P\phi$ ) = 25 MHz	
	7318	SH7318	TMU	Peripheral clock ( $P\phi$ ) = 27 MHz	
	7343	SH7343	TMU	Peripheral clock ( $P\phi$ ) = 27 MHz	
HI7750/4 V.2.02	7750	SH7750, SH7750S, SH7750R	TMU	Peripheral clock ( $P\phi$ ) = 50 MHz	
	7751	SH7751, SH7751R	TMU	Peripheral clock ( $P\phi$ ) = 41.6 MHz	
	7760	SH7760	TMU	Peripheral clock ( $P\phi$ ) = 33.34 MHz	
	7770	SH7770	TMU	Peripheral clock ( $P\phi$ ) = 50 MHz	
	7785	SH7785	TMU	Peripheral clock ( $P\phi$ ) = 50 MHz	

 Table D.1
 Sample Timer Driver Files and Clock Sources

The operation conditions of the sample timer driver are defined in the header files. The header files can be modified as required. Note, however, that to change the timer interrupt cycle time, the time tick cycle (CFG\_TINUME and CFG\_TICDENO) must be changed by the configurator not by changing the header file.

Rev.6.00 422 REJ10B0060-0600

# Appendix E Optimized Timer Driver (HI7700/4)

# E.1 Overview

The standard timer driver generates timer interrupts in the same cycle as the time precision for service calls (CFG\_TICNUME/CFG\_TICDENO [ms]). When the optimized timer driver is used, the frequency of interrupts can be reduced while the time precision for service calls is maintained. This is expected to have the following effects:

- The frequency of timer-interrupt generation during sleep mode is reduced; this leads to improved power consumption.
- Reducing the frequency of timer interrupts lowers the percentage of CPU time taken up by timer-interrupt processing and improves the throughput of the system. Alternatively, the CPU may be placed in the low power-consumption mode for a greater part of the time.

Unlike the standard timer driver, the optimized timer driver is built into the kernel. The user cannot create an optimized timer driver.

In addition, this function does not require the modification of existing application programs.

# E.2 Operation

Figure E.1 shows examples of operation where the standard timer driver and optimized timer driver are used to provide time precision of 1 ms (CFG\_TICNUME/CFG\_TICDENO).





Two TMU timer channels, one with a 1 ms and the other with a 5 ms period, are used in operating the optimized timer driver as shown in figure E.1; the respective timing cycles are called the high-precision and low-precision cycle. The high-precision cycle is the result, in ms, of the division of values specified by the configurator, i.e., CFG\_TICNUME/CFG\_TICDENO.



The period of the low-precision cycle is an integer multiple of this period and is set by the user statically.

When the optimized timer driver is in use, the kernel investigates the following situations at the right time.

- Waiting tasks by service calls with timeout (txxx\_yyy)
- Waiting tasks by dly\_tsk service call
- Cyclic handlers
- Alarm handlers

The kernel uses the results to determine whether or not interrupts from the high-precision cycle are needed, and accordingly enables or disables the corresponding interrupt.

Interrupts from the low-precision cycle are always enabled.

Although figure E.1 does not show this, a further TMU channel is used in monitoring for the overrun handler. This timer interrupt is only generated when a task has used the upper limit on the allowed processor time.

Figure E.2 shows two effects of using the optimized timer driver. This function reduces the frequency of timer interrupts, leading to the following advantages over the standard timer driver.

- Quicker transitions to sleep mode (lower amounts of CPU time consumed in timer-interrupt processing)
- · Less frequent cancellation of sleep mode for the processing of timer interrupts



Figure E.2 Schematic Illustration of the Optimized Timer Driver's Effects

RENESAS

# E.3 Applicable MCUs

The optimized timer driver uses TMU with build-in MCU. However, the optimization timer driver might not be able to be used even in case of MCU with built-in TMU. At the time of writing, the optimized timer driver can only be run with the following MCUs:

SH7630, SH7290, SH7294, SH7300, SH7660, SH7318, SH7343

For the latest information, refer to the release notes on individual products.

# E.4 Hardware Initialization

The following processing is carried out to initialize the optimized timer driver when the kernel is started up:

(1) Cancels the module standby state of TMU.

(2) Initializes channels 0, 1, and 2.

(3) Sets the interrupt levels of channels 0, 1, and 2 for the interrupt controller.

However, when the def\_ovr service call has not been selected in the configurator, settings for channel 2 in the above (2) and (3) are not made.

Note that the optimized timer driver does not place the TMU in the module-standby state.

# E.5 Differences with the Standard Timer Driver

Table E.1 shows the differences between the standard and optimized timer drivers.

	Standard Timer Driver	Optimized Timer Driver
Time precision of service calls	CFG_TICNUME/ CFG_TICDENO (ms)	As at left (however, the time precision of the overrun handler is always 1 ms).
Required hardware timer	One channel of any timer (channel 0 of the TMU is used with the sample standard timer driver)	Channels 0, 1, and 2 of the TMU. However, when def_ovr is not selected, channel 2 is unused.
Timer-interrupt level	A user-defined value between 1 and the kernel's interrupt-mask level (CFG_KNLMSKLVL) is set in CFG_TIMINTLVL.	Limited to the kernel interrupt mask level.
Driver creation by the user	Possible	Not possible

 Table E.1
 Differences between the Standard and Optimized timer Drivers



## E.6 Ways to Include Optimized Timer Driver

#### E.6.1 Overview

This section gives information that is supplementary to the standard configuration procedure. For details, see section 5, Configuration.

Table E.2 shows the procedures which must be followed to include a timer driver.

Item		No Timer Driver	Standard Timer Driver	Optimized Timer Driver
Creation of a definition file (E.6.2)		Not needed	Not needed	Needed
Configurator	CFG_ TIMUSE	Not checked	Checked	Checked
	Notes in E.6.3	Not relevant	Not relevant	Relevant
Modifying kernel_sys.h (E.6.4)		Not needed	Not needed	Needed
Timer driver to be linked		None	Standard timer driver	None (the optimized timer driver is included in the kernel library)

#### Table E.2 Including a Timer Driver

#### E.6.2 Creating the kernel\_def\_opttmr\_set.h Definition File

The following settings for the optimized timer driver are defined in kernel\_def\_opttmr\_set.h.

- hi\_longticrate: the ratio low-precision cycle/high-precision cycle
- hi\_pclock: the MCU's peripheral clock (Pφ)

This file is included from the kernel\_def.c and kernel\_cfg.c.

(1) hi\_longticrate

Format: #define hi\_longticrate <setting value>

Specify the required result for low-precision cycle/high-precision cycle as an integer constant. The allowed range is from 2 to 0xff. If some other specification is made, the following error message will be displayed when kernel\_def.c and kernel\_cfg.c is compiled:

#error directive: "Illegal hi\_longticrate"

Which setting is effective depends on the form (frequency or specified time) of the timemanagement functions most often used by the system. This is generally in the range from 5 to 50.

Rev.6.00 426 REJ10B0060-0600



(2) hi\_pclock

Format: #define hi\_pclock <setting value>

Specify the frequency of the MCU's peripheral clock  $(P\phi)$  as a non-zero integer constant (Hz). If some other specification is made, the following error message will be displayed when kernel\_def.c and kernel\_cfg.c is compiled:

#error directive: "Illegal hi\_pclock"

#### E.6.3 Notes on the Configurator

The following describes the items set in the configurator's [Time management function] page window.

(1) Timer interrupt number (CFG\_TIMINTNO)

Specify 0x400 which means interrupt code for channel 0 of the TMU. If some other specification is made, the following error message will be displayed when kernel\_def.c and kernel\_cfg.c is compiled:

#error directive: "Illegal CFG\_TIMINTNO"

The optimized timer driver uses the following interrupt codes:

- 0x400: Channel 0 of TMU
- 0x420: Channel 1 of TMU
- 0x440: Channel 2 of TMU

Do not define handlers for these interrupts.

When, however, the overrun handler is not in use (when the def\_ovr service call has not been selected), 0x440 (channel 2) is not defined by the optimized timer driver. In this case, channel 2 is available for user.

(2) Timer interrupt level (CFG\_TIMINTLVL)

Specify same value as the kernel interrupt mask level (CFG\_KNLMSKLVL). If some other specification is made, the following error message will be displayed when kernel\_cfg.c is compiled:

#error directive: "Illegal CFG\_TIMINTLVL"

(3) Time-tick cycle (CFG\_TICNUME and CFG\_TICDENO)

The time-tick cycle is the period of a high-precision cycle.



#### E.6.4 Modifying kernel\_sys.h

Add the following statement near the top of hisys\kernel\_sys.h. This will include the contents of the definition file described above.

# E.7 Kernel Libraries to be Used

For the kernel libraries to be used, refer to section 5.9, Kernel Libraries.

# Appendix F DSP Standby Control (HI7700/4)

# F.1 Overview

This function sets up an relation between hardware modules (DSP and X/Y memory) and the TA\_COP0 attribute (indicating whether or not a task includes DSP calculation) for tasks and task-exception processing routines, and the kernel automatically places the related hardware modules in the module-standby state when tasks or task exception processing routines without TA\_COP0 attribute are running (figure F.1). As a result, this function achieves low-power consumption. Following can be selected statically as hardware modules related to the TA\_COP0 attribute.

- DSP only
- X/Y memory only
- DSP + X/Y memory



#### Appendix D DSP Standby Control (HI7700/4)

This function also supports the vchg\_cop service call, which is used to dynamically change the TA\_COP0 attribute. Although it requires that applications be modified, using vchg\_cop makes it possible to extend the periods over which hardware resources are placed in the module-standby state (figure F.1 (c)).



Figure F.1 Examples of Module-Standby Operation

# F.2 Applicable MCUs

This function is only usable with MCUs that include a DSP, X/Y memory, or both, and at least one of the units has a module-standby function. At the time of writing, this specification applies to the following MCUs.

SH7727, SH7729R, SH7290, SH7294, SH7300, SH7641, SH7660, SH7710, SH7318, SH7343

# F.3 Module-Standby State when Initiating Programs

When processing of a program is initiated and the DSP-standby control function has been included, the operation of the modules with which the TA\_COP0 attribute has been related (DSP or X/Y memory) will be affected in different ways according to the type of program and whether or not the TA\_COP0 attribute has been set for that program.

We recommended that handlers, i.e., programs of those types for which 'Undefined' are indicated in table F.1, be created such that they do not access modules associated with the TA\_COP0 attribute. If such a module is to be used, have the program bring the module out of the standby state after saving the module's standby-state information on the program side, and return the module to the standby state before leaving the program.

Module-Standby State
With TA_COP0: Non-standby Without TA_COP0: Standby
With TA_COP0: Non-standby Without TA_COP0: Standby
Same state as before the call
Undefined
Undefined
Undefined
Undefined

 Table F.1
 Module Standby State at Initiating Programs

When the kernel is idling (i.e., there is no executable task), a module associated with the TA\_COP0 attribute enters the standby state.



#### F.4 Service Call for Changing the TA\_COP0 Attribute (vchg\_cop)

#### **C-Language API:**

ER\_UINT oldatr = vchg\_cop(ATR newatr);

#### **Parameters:**

ATR newatr R4 Attribute after changing
Return Parameters:
ER\_UINT oldatr R0 Attribute before changing (0 or a positive value) or error code
Error Codes:
E\_RSATR [p] Invalid attribute (newatr is invalid)
E\_CTX [k] Context error (Called from non-task context)

#### Function:

When this call is issue, the TA\_COP0 attribute of the calling task is changed as newatr. Either of the following values can be specified for newatr:

newatr := TA\_COP0 | TA\_NULL

TA\_COP0 (H'00000100): DSP is used TA\_NULL (H'00000000): DSP is not used

The value returned is oldar, whether or not a TA\_COP0 attribute was specified before this service call was issued.

TA\_COP0: The TA\_COP0 attribute was specified before the change. TA\_NULL: The TA\_COP0 attribute was not specified before the change.

When vchg\_cop is called from a task, the task's TA\_COP0 attribute after task termination is restored to its state before the task was created.

When vchg\_cop is called from a task-exception processing routine, the TA\_COP0 attribute of the task-exception processing routine is changed but the TA\_COP0 attribute of the task itself is not changed. When execution of the task-exception processing routine is completed, the routine's TA\_COP0 attribute is restored to the state it was assigned when the routine was defined.

When TA\_COP0 is specified for the task that does not have the TA\_COP0 attribute, DSR is initialized to 0. The other DSP registers retain their values.

Frequently issuing this service call to switch the TA\_COP0 attribute on and off will increase the overhead of module-standby control processing. Calling the service call to switch the attribute on and off should be in units of the occurrence of DSP-calculation.

RENESAS

Note that this service call is specific to the HI7700/4 and is not used for the service-call trace function.

# F.5 Ways to Include DSP Standby Control Function

#### F.5.1 Overview

This section gives information that is supplementary to the standard configuration procedure. For details, see section 5, Configuration.

Table F.2 shows the procedures which must be followed to include the DSP-standby control function.

Item	DSP-Standby Control Function not Included	DSP-Standby Control Function Included
Creation of a definition file (F.5.2)	Not needed	Needed
Modifying kernel_sys.h (F.5.3)	Not needed	Needed

#### Table F.2 Including the DSP-Standby Control Function

Note that no item specifically determines whether or not the vchg\_cop service call is available. Whenever the DSP-standby control function is included, the vchg\_cop service call is included.

#### F.5.2 Creating the kernel\_def\_dspstby\_set.h Definition File

The following information is defined in kernel\_def\_dspstby\_set.h.

- hi\_cop\_stby\_adr: Address of the module-standby control register
- hi\_cop\_stby\_bit: Bit locations of the module-standby control register

When the kernel executes a task or exception processing routine with the TA\_COP0 attribute, the bits indicated by hi\_cop\_stby\_bit, which is indicated within an 8-bit unit (SH3-DSP) or 32-bit (SH4AL-DSP) of the address hi\_cop\_stby\_adr, are set to 0. A module specified by hi\_cop\_stby\_bit is thus placed in the non-standby state. On the other hand, when the kernel executes a task or exception processing routine without the TA\_COP0 attribute, the bits indicated by hi\_cop\_stby\_bit, which is indicated within an 8-bit unit (SH3-DSP) or 32-bit (SH4AL-DSP) of the address hi\_cop\_stby\_adr, are set to 1. A module specified by hi\_cop\_stby\_bit will be placed in the standby state.

The kernel\_def\_dspstby\_set.h is included from kernel\_def.c and kernel\_cfg.c.



(1) hi\_cop\_stby\_adr

Format: #define hi\_cop\_stby\_adr <setting value>

Specify, as a non-zero integer constant, the address of the register that controls the modulestandby state of the DSP or X/Y memory. If some other specification is made, the following error message will be displayed when kernel\_def.c and kernel\_cfg.c is compiled:

#error directive: "Illegal hi\_cop\_stby\_adr"

(1) hi\_cop\_stby\_bit

Format: #define hi\_cop\_stby\_bit <setting value>

Specify the bit, which corresponds to the module to be controlled by this function in the register specified by hi\_cop\_stby\_adr, with the integer constant. The ranges 1 to 0xff for SH3-DSP or 1 to 0xfffffff (SH4AL-DSP) can be specified. If some other range is specified, the following error message will be displayed when kernel\_def.c and kernel\_cfg.c is compiled:

#error directive: "Illegal hi\_cop\_stby\_bit"

This specification determines the hardware modules that are associated with the TA\_COP0 attribute.

Table F.3 shows the detailed values for specification with those SH3-DSP MCUs to which this function was applicable at the time of writing.

		hi_cop_stby_bit		
МСИ	hi_cop_stby_adr	DSP Only	X/Y Memory Only	DSP + X/Y Memory
SH7290, SH7294, SH7300, SH7641, SH7660, SH7710	0xa415ff88	0x10	0x1	0x11
SH7727, SH7729R	0xffffff88	(Not specifiable)	0x80	(Not specifiable)
SH7729	Not available			
SH7318, SH7343	0xa4150030	(Not specifiable)	0x4000000	(Not specifiable)

#### Table F.3Value to be Specified for Each MCUs

## F.5.3 Modifying kernel\_sys.h

Add the following statement near the top of hisys\kernel\_sys.h. This will include the contents of the definition file described above.

```
#ifndef _HIOS_KERNEL_SYS_H
#define _HIOS_KERNEL_SYS_H
#define DSPSTBY /* ← Added. */
```

# F.6 Kernel Libraries to be Used

For the kernel libraries to be used, refer to section 5.9, Kernel Libraries.

# F.7 Notes

Since the X/Y memory uses much power, relating the X/Y memory with this function has a good effect on the levels of low-power consumption. However, note the following point with regard to DMA transfer.

When a task A with the TA\_COP0 attribute specifies the X/Y memory as the source or destination of a DMA transfer and then starts the transfer, the transfer will not proceed correctly if task execution is switched to a task B that does not have the TA\_COP0 attribute, since the kernel places the X/Y memory in module-standby mode during the execution of task B.

This is because access to the X/Y memory by the DMA is independent of the operation software, while the module-standby control of the X/Y memory is synchronized with task execution.

The following measures avert this problem:

- (1) Not applying the module-standby control function to the X/Y memory.
- (2) Not using DMA transfer with the X/Y memory.
- (3) Not switching tasks until the completion of the DMA transfer.



# Appendix G Notes on FPU of SH2A-FPU, SH-4, SH4A

# G.1 Task and Task Exception Processing Routine

#### G.1.1 Initialization of FPSCR

The initial value of FPSCR of a task and a task exception processing routine is shown below.

- SH-4, SH-4A: H'00040001 (FR = 0, SZ = 0, PR = 0, DN = 1, RM = B'01)
- SH2A-FPU: TA\_COP1 is specified: H'00040001 (SZ = 0, PR = 0, DN = 1, RM = B'01) TA\_COP1 is not specified: Undefined

When floating-point calculation is executed and when one of the following compiler options is specified, it is necessary to initialize FPSCR at the start of the entry function of the task and of the task exception processing routine.

- fpu = double
- denormalize = on
- round = nearest

Figure G.1 shows an example for initialization of FPSCR under the following conditions:

- cpu = sh4a
- fpu = double
- denormalize = on
- round = nearest

Figure G.1 Example of Initialization of FPSCR in a Task



#### G.1.2 Attributes TA\_COP1 and TA\_COP2

Specify attributes TA\_COP1 and TA\_COP2 as described in table G.1

#### Table G.1 Specifying Attributes TA\_COP1 and TA\_COP2

Case	SH2A-FPU	SH-4, SH-4A
Matrix calculation (both FPU register banks used)		TA_COP1 TA_COP2
Normal floating-point calculation (only FPU register bank 0 is used.)	TA_COP1	TA_COP1
No floating-point calculation and "fpu=mix" is specified as compiler option.	TA_COP1 *	(Unnecessary)
No floating-point calculation, and "fpu=mix" is not specified as compiler option.	(Unnecessary)	(Unnecessary)

Note: This usage is not recommended.

# G.2 Non-Task Context (Normal Interrupt Handler, Direct Interrupt Handler, CPU Exception Handler, Time Event Handler, Initialization Routine)

#### G.2.1 Overview

(1) Guarantee FPU Registers

When floating-point calculation is executed, these handlers need to guarantee all FPU registers.

(2) Guarantee FPSCR

When "fpu=mix" and "fpscr=aggressive" are specified as compiler options in SH2A-FPU, these handlers must guarantee the FPSCR register even if these handlers do not perform floating-point calculation.

When using SH-4 or SH-4A, these handlers do not have to guarantee the FPSCR register.

(3) Initialize FPSCR

The initial FPSCR value of CPU exception handler is the same as before CPU exception.

The initial FPSCR value of the other handlers is undefined.

When these handlers perform floating-point calculation, FPSCR must be initialized as shown in G.4.3, Handling by the Compiler at the start of the entry function of these handlers.

The following explains how to guarantee and initialize the registers.

#### G.2.2 SH-4, SH-4A

The HI7750/4 provides the following macros for the above operations.

These macros are defined in sh4fpu.h. The "code=asmcode" compiler option must be specified because these macros use in-line assemble function.

(1) void IniFPU\_ONEBANK(T\_FPU\_ONEBANK \*pk\_save, UW ini\_fpscr)

When only the current FPU register bank is used, this macro should be used at the start of the handler function.

This macro saves the current FPU bank registers to the area pointed by pk\_save, and initializes FPSCR to ini\_fpscr.

(2) void EndFPU\_ONEBANK(T\_FPU\_ONEBANK \*pk\_save)

When only the current FPU register bank is used, this macro should be used at the end of the handler function.

This macro restores the current FPU bank register contents from the area pointed by pk\_save.

(3) void IniFPU\_ALLBANK(T\_FPU\_ALLBANK \*pk\_save, UW ini\_fpscr)

When both FPU register banks are used, this macro should be used at the top of the handler function.

This macro saves both FPU bank registers to the area pointed by pk\_save, and initializes FPSCR to ini\_fpscr.

(4) void EndFPU\_ALLBANK(T\_FPU\_ALLBANK \*pk\_save)

When both FPU register banks are used, this macro should be used at the end of the handler function.

This macro restores both FPU bank register contents from the area pointed by pk\_save.

Figure G.2 shows an example of interrupt handler to initialize FPSCR and guarantee FPU registers.



Appendix G Notes on FPU of SH2A-FPU, SH-4, SH4A

```
#include <sh4fpu.h> /* Include "sh4fpu.h" */
#define INI FPSCR 0x00040001 /* FR=0, PR=0, DN=1, SZ=0, RM=B'01 */
void HandlerMain(void)
                        /* Handler main routine */
{
   /* Handler processing */
}
void Handler(void) /* Handler entry function */
{
   T FPU ONEBANK area; /* For saving FPU registers */
   IniFPU ONEBANK(&area, INI FPSCR); /* Save FPU registers and
                                       initialize FPSCR */
                      /* Call HandlerMain() which performs
   HandlerMain();
                          main processing*/
   EndFPU ONEBANK(&area); /* Restore FPU registers */
```

Figure G.2 Example of Interrupt Handler to Initialize FPSCR and Guarantee FPU Registers (SH-4, SH-4A)

#### G.2.3 SH2A-FPU

The HI7000/4 provides the following macros for the above operations.

These macros are defined in sh2fapu.h. The "code=asmcode" compiler option must be specified because these macros use in-line assemble function.

(1) void IniFPU(VT\_FPU \*pk\_save, UW ini\_fpscr)

This macro should be used at the start of the handler function.

This macro saves FPU registers including FPSCR to the area pointed by pk\_save, and initializes FPSCR to ini\_fpscr.

(2) void EndFPU (VT\_FPU \*pk\_save)

This macro should be used at the end of the handler function.

This macro restores FPU registers including FPSCR from the area pointed by pk\_save.

Refer to figure G.2 for an example of interrupt handle. The interrupt handler for the SH2A-FPU differs from the example in figure G.2 only in the header file name and macro name.

# G.3 Extended Service Call Routine

The compiler handles issuing of extended service calls as calling of functions.

## G.3.1 Compiler Options

The compiler handles issuing of extended service calls as calling of functions. Therefore, the same settings should be made for the following compiler options between an extended service call routine and its caller.

- fpu option
- fpscr option
- denormalize option
- round option

When these options are different between the caller and the extended service call routine, note the following.

(1) Initialize FPSCR

At initiation, FPSCR.FR bits (FPU register bank) of SH-4 and SH-4A are the same as before an extended service call, and other FPSCR bits are determined by compiler options.

When floating-point calculation is executed in an extended service call routine, it is necessary to initialize FPSCR at the start of the entry function of the extended service call routine according to G.4.3, Handling by the Compiler.

(2) Guarantee FPSCR

When the extended service call routine is compiled with "fpu=mix" and "fpscr=aggressive" options, the extended service call needs to guarantee FPSCR explicitly.



Figure G.3 shows an example of extended service call routine to initialize and guarantee FPSCR register.

```
#include <machine.h> /* Include machine.h to use set_fpscr() */
#define INI_FPSCR 0x00080000 /* FR=0, PR=1, DN=0, SZ=0, RM=B'00 */
void ExtendedSVCRoutine(VP_INT par1)
{
    UW old_fpscr;
    old_fpscr = get_fpscr(); /* Save FPSCR */
    set_fpscr(INI_FPSCR); /* Initialize FPSCR */
    /* Extended service call routine processing */
    set_fpscr(old_fpscr); /* Restore FPSCR */
}
```

# Figure G.3 Example of Extended Service Call Routine to Initialize and Guarantee FPSCR Register

#### G.3.2 Called from Task Context

Table G.2 shows the attributes required for the calling task and task exception processing routine.

#### Table G.2 Required Attributes TA\_COP1 and TA\_COP2 for Caller

Case	SH2A-FPU	SH-4, SH-4A
Matrix calculation (both FPU register banks used)		TA_COP1 TA_COP2
Normal floating-point calculation (only FPU register bank 0 is used.)	TA_COP1	TA_COP1
No floating-point calculation and "fpu=mix" is specified as compiler option.	TA_COP1 *	(Unnecessary)
No floating-point calculation, and "fpu=mix" is not specified as compiler option.	(Unnecessary)	(Unnecessary)

Note: This usage is not recommended.

#### G.3.3 Called from Non-Task Context

When floating-point calculation is executed, the calling programs such as an interrupt handler need to guarantee all FPU registers. For details, refer to appendix G.2, Non-Task Context (Normal Interrupt Handler, Direct Interrupt Handler, CPU Exception Handler, Time Event Handler, Initialization Routine).

# G.4 Information for Reference

#### G.4.1 States on the Initiation of Tasks and Handlers

Table G.3 shows the FPSCR states on the initiation of tasks and handlers

#### Table G.3 States on the Initiation of Tasks and Handlers

State at Initiation	Task and Task Exception Processing Routine	Extended Service Call Routine	Interrupt and Time Event Handler, and Initialization Routine	CPU Exception Handler (Including TRAPA)	
Value of FPSCR	H'00040001	Same as before the extended service call was issued	Undefined	Same as before the exception occurred	
Precision mode (FPSCR.PR)	Single precision (0)				
Denormalization mode (FPSCR.DN) *1	Handled as zero (1)				
Rounding mode (FPSCR.RM)	Rounded to zero (B'01)	_			
Transfer size mode (FPSCR.SZ)	32 bits (0)	-			
FPU register bank (FPSCR.FR) *2	Bank 0 (0)	_			
Other bits of FPSCR	0	_			

Notes: 1. In SH2A-FPU, DN is always 1.

2. Only in SH-4 and SH-4A

#### G.4.2 FPSCR Structure

31	22	21	20	19	18	17	12	11	7	6	2	1	0
Rese	rved	FR	SZ	PR	DN	Cau	lse	Ena	able	F	-lag	R	М

Bit		Meaning					
21	FR FPU register		0	Bank 0			
		bank *1	1	Bank 1			
20	SZ	Transfer size	0	The data size of the FMOV instruction is 32 bits.			
		mode	1	The data size of the FMOV instruction is a 32-bit register pair (64 bits).			
19	PR		0	Single precision			
	mode	1	Double precision				
18	DN Denormaliza	0	A denormalized number is treated as such.				
	tion mode *2		1	A denormalized number is treated as zero.			
17-12	Cause	FPU exception factor field					
11-7	Enable	FPU exception enable field					
6-2	Flag	FPU exception flag field					
1,0	-	Rounding	B'0	0 Round to Nearest			
	mode		B'0	Round to Zero			

Notes: 1. Only in SH-4 and SH-4A

2. In SH2A-FPU, DN is always 1.

#### G.4.3 Handling by the Compiler

This section explains handling by compiler. The compiler never generates any object code to change the FPSCR when "Single" or "Double" has been specified as the FPU option.

(1) FPSCR.PR (Precision mode)

#### Table G.4Handling of the FPSCR.PR Bit by the Compiler

Compiler Option		Precision Mode Assumed				
FPU Option	FPSCR Option * <sup>3</sup>	by the Compiler on Entry to Functions (FPSCR.PR Bit)* <sup>1</sup>	Precision Mode at the End of the Function* <sup>2</sup>	Remarks		
Single	(Specification disabled)	Single precision (0)	Single precision (0)	The compiler does not generate any object code to change the PR bit.		
Double	(Specification disabled)	Double precision (1)	Double precision (1)			
No	Safe	Single precision (0)	Single precision (0)			
specification (Mix)	Aggressive	Single precision (0)	Undefined			

Notes: 1. The compiler assumes this precision mode in generating code at the top of the function.

2. The compiler generates code to select this precision mode at the end of the function.

3. Compiler V5.1 does not support this FPSCR option; treatment is the same as 'aggressive'.

(2) FPSCR.DN (Denormalization mode) (only in SH-4 and SH-4A)

#### Table G.5 Handling of the FPSCR.DN Bit by the Compiler

Compiler Option	Denormalization Mode Assumed by	Remarks		
Denormalize Option	the Compiler (FPSCR.DN Bit)*			
OFF	A denormalized number is treated as zero. (1)	The compiler does not generate		
ON	A denormalized number is treated as such. (0)	any object code to change the DN bit.		

Note: The compiler assumes this denormalization mode in generating code at the top of the function.



#### Appendix G Notes on FPU of SH2A-FPU, SH-4, SH4A

#### (1) FPSCR.RM (Rounding mode)

#### Table G.6 Handling of the FPSCR.RM Bits by the Compiler

Compiler Option	Denormalization Mode Assumed			
Round Option	by the Compiler (FPSCR.DN Bit)*	Remarks		
Zero	Round to Zero (B'01)	The compiler does not generate any object		
Nearest	Round to Nearest (B'00)	code to change the RM bits.		

Note: The compiler assumes this rounding mode in generating code at the top of the function.

(2) FPSCR.SZ (transfer size mode)

The compiler always assumes SZ = 0 (the data size of the FMOV instruction is 32 bits.) and does not generate any object code to change the SZ bit.

(3) FPSCR.FR (FPU register bank) (only in SH-4 and SH-4A)

The compiler does not generate any object code to change the FR bit.

However, in the built-in functions st\_ext() and ld\_ext(), the FR bit is temporarily changed within these function. The value of the FR bit on return from these functions is the same as the value when the function was called.

# Appendix H New Functions of HI7000/4 V.2

# H.1 Support of SH-2A and SH2A-FPU

#### H.1.1 FPU (SH2A-FPU) (V.2.00 Release 00)

The TA\_COP1 attribute is added for tasks and task exception processing routines.

When TA\_COP1 is specified, the FPU registers are added as context registers for the task and the task exception processing routine and the FPU can be used in a multitasking environment.

The [Uses FPU(TA\_COP1)] check box is added to [Creation of Task] and [Definition of Task Exception Processing Routine] dialog box of the configurator,

#### **Related Pages:**

- p.76: Section 3.4.1, Create Task
- p.111: Section 3.6.1, Define Task Exception Processing Routine (def\_tex, idef\_tex)
- p.373: Section 5.11.1, CPU Options for the Compiler and Assembler
- p. 437: Appendix G, Notes on FPU of SH2A-FPU, SH-4, SH4A

#### H.1.2 TBR Register (V.2.00 Release 00)

As the usage of TBR register, one of the following three can be chosen.

- (1) Kernel does not manage
- (2) Only for service call
- (3) Task context

This is chosen by CFG\_TBR in the [Kernel Execution Condition] page of configurator.

- p.295: Section 4.2.8, TBR Register (SH-2A, SH2A-FPU)
- p. 356: Item No. 1.4 in table 5.5 of section 5.4.6, Configurator Settings
- p.373: Section 5.11.1, CPU Options for the Compiler and Assembler



#### H.1.3 Register Banks (V.2.00 Release 00, V.2.01 Release 00 and V.2.02 Release 00)

In V.2.00 Release 00, the [CFG\_REGBANK] checkbox was included, allowing selection of whether or not to use register banks with all interrupts other than the NMI and UBC interrupts.

In V.2.02 Release 00, the [CFG\_REGBANK] checkbox was replaced by a combo box, extending the above capability by allowing the user to select whether or not to use register banks with interrupts at each of the individual interrupt priority levels.

Moreover, in V.2.01 Release 00, the [CFG\_IBNR\_ADR] edit box was added to the [Interrupt Handler/CPU Exception Handler] page of the configurator, allowing selection of the IBNR address for the register banks. This edit box was necessary because a fixed IBNR address of H'fffe080e was assumed in previous versions of the kernel. Since the IBNR of some processors is allocated to different addresses, the previous fixed setting did not allow usage of the register banks in these processors.

#### **Related Pages:**

- p. 296: Section 4.2.9, Register Banks (SH-2A, SH2A-FPU)
- p.307: Section 4.8, Interrupt Handlers
- p.359: Item No. 6.5 and 6.6 in table 5.5 of section 5.4.6, Configurator Settings

# H.2 Specifying Address of Task Stack, Fixed-Size Memory Pool, and Variable-Size Memory Pool (V.2.00 Release 00)

In the previous version, it was not possible to specify the addresses of task stacks, fixed-size memory pools, and variable-size memory pools at the time of creation of these objects. These areas were always allocated to respective specific areas managed by the kernel.

In V.2, the user can also allocate each area and can specify the address at each object creation.

Thereby, the user can allocate each task stack or memory pool area to an arbitrary memory address according to the purpose of use. For example, only a specific task uses a stack in the high-speed on-chip RAM.

- p.13: Section 2.6.2, Task Creation
- p. 76: Section 3.4.1, Create Task
- p. 176: Section 3.13.1, Create Fixed-Size Memory Pool
- p. 186: Section 3.14.1, Create Variable-Size Memory Pool

# H.3 Management Method of Fixed-Size Memory Pool (V.2.00 Release 00)

In the previous version, the kernel management table for each memory block is allocated in the memory pool area.

In V.2, the user can also allocate the management table area and can specify the table area address at creation. In this case, the memory pool area does not include management tables.

By combining this management method with the new function given in appendix H.2, Specifying Address of Task Stack, Fixed-Size Memory Pool, and Variable-Size Memory Pool, a memory block can be acquired with a specific offset address as follows for example.

- Parameters for fixed-size memory pool creation
  - Address of fixed-size memory pool = H'0c000000
  - Block size = H'1000 (4 Kbytes)
  - Number of blocks = 4

In this case, one of memory blocks [A], [B], [C], and [D] shown below is acquired. Each memory block is aligned with a 4-Kbyte boundary.

Address	
H'0C000000>	Memory block [A]
H'0C001000>	Memory block [B]
H'0C002000>	Memory block [C]
H'0C003000>	Memory block [D]

In this new management method, member mpfmb is added to the T\_CMPF structure which is used to create fixed-size memory pool. The mpfmb member indicates the address of the management table area.

The conventional or new management method is chosen by CFG\_MPFMANAGE in [Fixed-size Memory Pool] page of the configurator.

Note that both methods cannot be used simultaneously.

- p. 176: Section 3.13.1, Create Fixed-Size Memory Pool
- p. 356: Item No. 17.3 in table 5.5 of section 5.4.6, Configurator Settings



## H.4 Direct Interrupt Handler (V.2.00 Release 00 and V.2.02 Release 00)

In the previous version (V1), issuing of service calls by direct interrupt handlers was forbidden.

In V.2.00 Release 00, direct interrupt handlers can issue service calls.

Note that the direct interrupt handler which level is higher than the kernel interrupt mask level (CFG\_KNLMSKLVL) must not call a service call. This specification is the same as the previous version.

In V.2.02 Release 00, it is also possible to define a direct interrupt handler by issuing a def\_inh or idef\_inh service call.

## H.5 Macros for Calculating Size (V.2.00 Release 00)

The following macros are added.

(1) SIZE mpfsz = TSZ\_MPF(UINT blkcnt, UINT blksz)

The size of fixed-size memory pool area required to hold the blkcnt number of blksz-byte memory blocks (bytes)

(2) SIZE size = VTSZ\_MPFMB(UINT blkcnt, UINT blksz)

The size of fixed-size memory pool management area required to hold the blkcnt number of blksz-byte memory blocks (bytes)

(3) SIZE mplsz = TSZ\_MPL(UINT blkcnt, UINT blksz)

The size of variable-size memory pool area required to hold the blkcnt number of blksz-byte memory blocks (target byte size)

#### **Related Pages:**

• p.290: Table 4.1 in section 4.1.1, Header File

## H.6 Extension of Maximum Vector Number (V.2.00 Release 00)

The maximum vector number that can be specified for CFG\_MAXVCTNO through the configurator is extended from 255 to 511.

- p.236: Table 3.62 in section 3.20, Interrupt Management
- p. 245: Table 3.68 in section 3.22, System Configuration Management
## H.7 ID Name (V.2.00 Release 00)

In the previous version, ID names can be specified only when ID numbers are automatically assigned.

In V.2, ID names can be specified to all objects.

Table H.1 shows the additional functions in V.2 about ID names.

	Kernel Side (kernel_id_sys.h)		Kernel Environment Side (kernel_id.h)	
Version	Automatic ID Number Assignment	Specify ID Name	Automatic ID Number Assignment	Specify ID Name
Previous version	Impossible	Impossible	Possible	Possible only for specifying "Auto" as ID Number
V.2.00 or later		Possible	_	Possible

## Table H.1 Additional Functions about ID Names

## **Related Pages:**

- p.292: Section 4.1.1(3), Header Files for ID Name
- p. 353: Section 5.4.4(1), kernel\_id\_h, kernel\_id\_sys.h

## H.8 Support of Little Endian in SH-2 (V.2.00 Release 01)

V.2.00 Release 01 supports the little endian mode in the SH-2.

## H.9 Improvement of Variable-Size Memory Pool (V.2.01 Release 00)

Selecting CFG\_NEWMPL added to the configurator allows the following improvements.

(1) The performace to aquaire and release memory blocks

In applications that use a large number of memory blocks, the performance to aquaire and release memory blocks are faster than when CFG\_NEWMPL is not selected.

(2) Reduced fragmentation of free space

Selecting CFG\_NEWMPL generally retards the fragmentation of free memory space, but the newly supported VTA\_UNFRAGMENT attribute further reduces fragmentation. Although specifying the VTA\_UNFRAGMENT attribute generally helps in reducing fragmentation, the degree of fragmentation depends on how the memory pools are used.

To support the VTA\_UNFRAGMENT attribute, the following macro has been added.

SIZE mplsz = VTSZ\_MPLMB(UINT sctnum)

Size of the management area for variable-size memory pool with attribute VTA\_UNFRAGMENT (bytes)



When CFG\_NEWMPL is selected, new members mpfmb, minblksz, and sctnum are added to the T\_CMPL structure which is used to create variable-size memory pool. Member mpfmb indicates the address of the management table area, minblksz indicates the minimum block size, and sctnum indicates the number of sectors. These settings are ignored when the VTA\_UNFRAGMENT attribute is not specified.

Note, the use size of stack increases generally when CFG\_NEWMPL is selected.

## **Related Pages:**

- p. 40: Section 2.15.2, Controlling Fragmentation of Free Space
- p. 186: Section 3.14.1, Create Variable-Size Memory Pool
- p. 363: Item No. 18.3 in table 5.5 of section 5.4.6, Configurator Settings
- p. 405: Appendix C Calculation of Work Area Size

## H.10 Initial Value of DSR (V.2.01 Release 00)

The initial value of DSR in the task with the TA\_COP0 attribute and its task exception processing routine is changed from an undefined value to 0.

## **Related Pages:**

• p. 337: Section 4.13, Using the DSP in Programs (for HI7000/4 and HI7700/4 only)

# H.11 Initial Value of SR in Task Exception Processing Routine (V.2.01 Release 00)

The initial value of SR in the task exception processing routine is changed as follows.

Previous version: Same value as in the task before initiation V.2.01: H'00000000

## H.12 Handling of Vector Numbers 16 to 31 (V.2.01 Release 00)

Handlers can be defined for all of these vector numbers in V.2.01 Release 00. In V.2.02 Release 00, however, no handler can be defined for vector number 26 because it is now used by the kernel.

## H.13 Lifting of Restriction concerning Structure Alignment (V.2.01 Release 00)

In the previous version, there is a restriction regarding the pack option and #pragma pack directive for the compiler. This restriction does not apply with V.2.01 and the following related note has been removed from this version of the user's manual.

The source program which uses the variable of the structure form defined by the kernel should surely specify "pack=4". Moreover, do not declare the variable of the structure form defined by the kernel as "#pragma pack 1". For kernel\_def.c and kernel\_cfg.c, be sure to specify "pack=4" as an option of the compiler.

# H.14 [Open the file used last time] Command for the Configurator (V.2.02 Release 00)

A new [Options] menu has been added to the menu bar and contains an [Open the file used last time] item. If you select this item, the configurator will automatically open the last file to be used whenever it starts up.



## Appendix I New Functions of HI7700/4 V.2

# I.1 Support of SH4AL-DSP (with Extended Function) (V.2.01 Release 00)

The cache support library (shx2\_cache\_???.lib) for the SH4AL-DSP (with extended function) is added.

# I.2 Specifying Address of Task Stack, Fixed-Size Memory Pool, and Variable-Size Memory Pool (V.2.01 Release 00)

In the previous version, it was not possible to specify the addresses of task stacks, fixed-size memory pools, and variable-size memory pools at the time of creation of these objects. These areas were always allocated to respective specific areas managed by the kernel.

In V.2, the user can also allocate each area and can specify the address at each object creation.

Thereby, the user can allocate each stack or memory pool area to an arbitrary memory address according to the purpose of use. For example, only a specific task uses a stack in the high-speed on-chip RAM.

## **Related Pages:**

- p. 13: Section 2.6.2, Task Creation
- p. 76: Section 3.4.1, Create Task
- p. 176: Section 3.13.1, Create Fixed-Size Memory Pool
- p. 186: Section 3.14.1, Create Variable-Size Memory Pool

# I.3 Management Method of Fixed-Size Memory Pool (V.2.01 Release 00)

In the previous version, the kernel management table for each memory block is allocated in the memory pool area.

In V.2, the user can also allocate the management table area and can specify the table area address at creation. In this case, the memory pool area does not include management tables.



By combining this management method with the new function given in appendix I.2, Specifying Address of Task Stack, Fixed-Size Memory Pool, and Variable-Size Memory Pool (V.2.01 Release 00), a memory block can be acquired with a specific offset address as follows for example.

- Parameters for fixed-size memory pool creation
  - Address of fixed-size memory pool = H'0c000000
  - Block size = H'1000 (4 Kbytes)
  - Number of blocks = 4

In this case, one of memory blocks [A], [B], [C], and [D] shown below is acquired. Each memory block is aligned with a 4-Kbyte boundary.

Address	
H'0C000000>	Memory block [A]
H'0C001000>	Memory block [B]
H'0C002000>	Memory block [C]
H'0C003000>	Memory block [D]

In this new management method, member mpfmb is added to the T\_CMPF structure which is used to create fixed-size memory pool. The mpfmb member indicates the address of the management table area.

The conventional or new management method is chosen by CFG\_MPFMANAGE in [Fixed-size Memory Pool] page of the configurator.

Note that both methods cannot be used simultaneously.

- p. 176: Section 3.13.1, Create Fixed-Size Memory Pool (cre\_mpf, icre\_mpf)
- p. 356: Item No. 17.3 in table 5.5 of section 5.4.6, Configurator Settings

## I.4 Improvement of Variable-Size Memory Pool (V.2.01 Release 00)

Selecting CFG\_NEWMPL added to the configurator allows the following improvements.

(1) The performace to aquaire and release memory blocks

In applications that use a large number of memory blocks, the performance to aquaire and release memory blocks are faster than when CFG\_NEWMPL is not selected.

(2) Reduced fragmentation of free space

Selecting CFG\_NEWMPL generally retards the fragmentation of free memory space, but the newly supported VTA\_UNFRAGMENT attribute further reduces fragmentation. Although specifying the VTA\_UNFRAGMENT attribute generally helps in reducing fragmentation, the degree of fragmentation depends on how the memory pools are used.

To support the VTA\_UNFRAGMENT attribute, the following macro has been added.

SIZE mplsz = VTSZ\_MPLMB(UINT sctnum)

Size of the management area for variable-size memory pool with attribute VTA\_UNFRAGMENT (bytes)

When CFG\_NEWMPL is selected, new members mpfmb, minblksz, and sctnum are added to the T\_CMPL structure which is used to create variable-size memory pool. Member mpfmb indicates the address of the management table area, minblksz indicates the minimum block size, and sctnum indicates the number of sectors. These settings are ignored when the VTA\_UNFRAGMENT attribute is not specified.

Note, the use size of stack increases generally when CFG\_NEWMPL is selected.

- p. 40: Section 2.15.2, Controlling Fragmentation of Free Space
- p. 186: Section 3.14.1, Create Variable-Size Memory Pool (cre\_mpl, icre\_mpl)
- p. 363: Item No. 18.3 in table 5.5 of section 5.4.6, Configurator Settings
- p. 405: Appendix C Calculation of Work Area Size

## I.5 Macros for Calculating Size (V.2.01 Release 00)

The following macros are added.

(1) SIZE mpfsz = TSZ\_MPF(UINT blkcnt, UINT blksz)

The size of fixed-size memory pool area required to store the blkcnt number of blksz-byte memory blocks (bytes)

(2) SIZE size = VTSZ\_MPFMB(UINT blkcnt, UINT blksz)

The size of fixed-size memory pool management area required to hold the blkcnt number of blksz-byte memory blocks (bytes)

(3) SIZE mplsz = TSZ\_MPL(UINT blkcnt, UINT blksz)

The size of variable-size memory pool area required to hold the blkcnt number of blksz-byte memory blocks (target byte size)

(4) SIZE mplsz = VTSZ\_MPLMB(UINT sctnum)

The size of management area for variable-size memory pool with the VTA\_UNFRAGMENT attribute (bytes)

## **Related Pages:**

• p.290: Table 4.1 in section 4.1.1, Header File

## I.6 Initial Value of DSR (V.2.01 Release 00)

The initial value of DSR in the task with the TA\_COP0 attribute and its task exception processing routine is changed from an undefined value to 0. Note that this change also applies to V.1.03 Release 02.

When the TA\_COP0 specification is switched from off to on through the vchg\_cop service call, the kernel does not initialize DSR in the previous version, but in V.2.01, the kernel initializes it to 0.

## **Related Pages:**

• p. 337: Section 4.13, Using the DSP in Programs (for HI7000/4 and HI7700/4 only)

## I.7 Initial Value of SR in Task Exception Processing Routine (V.2.01 Release 00)

The initial value of SR in the task exception processing routine is changed as follows.

Previous version: Same value as in the task before initiation

V.2.01: H'40001000 when either CFG\_DSP or CFG\_CACLOC is selected, or H'40000000 when neither of them is selected

## I.8 Extension of Maximum Exception Code (CFG\_MAXVCTNO) (V.2.01 Release 00)

The maximum exception code that can be specified for CFG\_MAXVCTNO through the configurator is extended from 0xfe0 to 0x3fe0.

## I.9 Handling of TRAPA #16 to #31 (V.2.01 Release 00)

Trap exception handlers can be defined for these numbers in V.2.01.

## I.10 Release of Restriction concerning Structure Alignment (V.2.01 Release 00)

In the previous version, there is a restriction about the pack option and #pragma pack of the compiler. This restriction is not applied to V.2.01 and the following related note is removed from this user's manual.

The source program which uses the variable of the structure form defined by the kernel should surely specify "pack=4". Moreover, do not declare the variable of the structure form defined by the kernel as "#pragma pack 1". For kernel\_def.c and kernel\_cfg.c, be sure to specify "pack=4" as an option of the compiler.



## I.11 ID Name (V.2.01 Release 00)

In the previous version, ID names can be specified only when ID numbers are automatically assigned.

In V.2, ID names can be specified to all objects.

Table I.1 shows the additional functions in V.2 about ID names.

## Table I.1 Additional Functions about ID Names

	Kernel Side (kernel_id_sys.h)		Kernel Environment Side (kernel_id.h)	
Version	Automatic ID Number Assignment	Specify ID Name	Automatic ID Number Assignment	Specify ID Name
Previous version	Impossible	Impossible	Possible	Possible only for specifying "Auto" as ID Number
V.2.01 or later		Possible	_	Possible

## **Related Pages:**

- p.292: Section 4.1.1(3), Header Files for ID Name
- p. 353: Section 5.4.4(1), kernel\_id.h, kernel\_id\_sys.h

# I.12 [Open the file used last time] Command for the Configurator (V.2.02 Release 00)

A new [Options] menu has been added to the menu bar and contains an [Open the file used last time] item. If you select this item, the configurator will automatically open the last file to be used whenever it starts up.

## Appendix J New Functions of HI7750/4 V.2

## J.1 Support of SH-4A (with Extended Function) (V.2.01 Release 00)

The cache support library (shx2\_cache\_???.lib) for the SH-4A (with extended function) is added.

## J.2 Specifying Address of Task Stack, Fixed-Size Memory Pool, and Variable-Size Memory Pool (V.2.01 Release 00)

In the previous version, it was not possible to specify the addresses of task stacks, fixed-size memory pools, and variable-size memory pools at the time of creation of these objects. These areas were always allocated to respective specific areas managed by the kernel.

In V.2, the user can also allocate each area and can specify the address at each object creation.

Thereby, the user can allocate each stack or memory pool area to an arbitrary memory address according to the purpose of use. For example, only a specific task uses a stack in the high-speed on-chip RAM.

## **Related Pages:**

- p.13: Section 2.6.2, Task Creation
- p. 76: Section 3.4.1, Create Task
- p. 176: Section 3.13.1, Create Fixed-Size Memory Pool (cre\_mpf, icre\_mpf)
- p. 186: Section 3.14.1, Create Variable-Size Memory Pool (cre\_mpl, icre\_mpl)

# J.3 Management Method of Fixed-Size Memory Pool (V.2.01 Release 00)

In the previous version, the kernel management table for each memory block is allocated in the memory pool area.

In V.2, the user can also allocate the management table area and can specify the table area address at creation. In this case, the memory pool area does not include management tables.



By combining this management method with the new function given in appendix J.2, Specifying Address of Task Stack, Fixed-Size Memory Pool, and Variable-Size Memory Pool (V.2.01 Release 00), a memory block can be acquired with a specific offset address as follows for example.

- Parameters for fixed-size memory pool creation
  - Address of fixed-size memory pool = H'0c000000
  - Block size = H'1000 (4 Kbytes)
  - Number of blocks = 4

In this case, one of memory blocks [A], [B], [C], and [D] shown below is acquired. Each memory block is aligned with a 4-Kbyte boundary.

Address	
H'0C000000>	Memory block [A]
H'0C001000>	Memory block [B]
H'0C002000>	Memory block [C]
H'0C003000>	Memory block [D]

In this new management method, member mpfmb is added to the T\_CMPF structure which is used to create fixed-size memory pool. The mpfmb member indicates the address of the management table area.

The conventional or new management method is chosen by CFG\_MPFMANAGE in [Fixed-size Memory Pool] page of the configurator.

Note that both methods cannot be used simultaneously.

- p. 176: Section 3.13.1, Create Fixed-Size Memory Pool (cre\_mpf, icre\_mpf)
- p. 356: Item No. 17.3 in table 5.5 of section 5.4.6, Configurator Settings

## J.4 Improvement of Variable-Size Memory Pool (V.2.01 Release 00)

Selecting CFG\_NEWMPL added to the configurator allows the following improvements.

(1) The performace to aquaire and release memory blocks

In applications that use a large number of memory blocks, the performance to aquaire and release memory blocks are faster than when CFG\_NEWMPL is not selected.

(2) Reduced fragmentation of free space

Selecting CFG\_NEWMPL generally retards the fragmentation of free memory space, but the newly supported VTA\_UNFRAGMENT attribute further reduces fragmentation. Although specifying the VTA\_UNFRAGMENT attribute generally helps in reducing fragmentation, the degree of fragmentation depends on how the memory pools are used.

To support the VTA\_UNFRAGMENT attribute, the following macro has been added.

SIZE mplsz = VTSZ\_MPLMB(UINT sctnum)

Size of the management area for variable-size memory pool with attribute VTA\_UNFRAGMENT (bytes)

When CFG\_NEWMPL is selected, new members mpfmb, minblksz, and sctnum are added to the T\_CMPL structure which is used to create variable-size memory pool. Member mpfmb indicates the address of the management table area, minblksz indicates the minimum block size, and sctnum indicates the number of sectors. These settings are ignored when the VTA\_UNFRAGMENT attribute is not specified.

Note, the use size of stack increases generally when CFG\_NEWMPL is selected.

- p. 40: Section 2.15.2, Controlling Fragmentation of Free Space
- p. 186: Section 3.14.1, Create Variable-Size Memory Pool (cre\_mpl, icre\_mpl)
- p. 363: Item No. 18.3 in table 5.5 of section 5.4.6, Configurator Settings
- p. 405: Appendix C, Calculation of Work Area Size

## J.5 Macros for Calculating Size (V.2.01 Release 00)

The following macros are added.

(1) SIZE mpfsz = TSZ\_MPF(UINT blkcnt, UINT blksz)

The size of fixed-size memory pool area required to store the blkcnt number of blksz-byte memory blocks (bytes)

(2) SIZE size = VTSZ\_MPFMB(UINT blkcnt, UINT blksz)

The size of fixed-size memory pool management area required to hold the blkcnt number of blksz-byte memory blocks (bytes)

(3) SIZE mplsz = TSZ\_MPL(UINT blkcnt, UINT blksz)

The size of variable-size memory pool area required to hold the blkcnt number of blksz-byte memory blocks (target byte size)

(4) SIZE mplsz = VTSZ\_MPLMB(UINT sctnum)

The size of management area for variable-size memory pool with the VTA\_UNFRAGMENT attribute (bytes)

## **Related Pages:**

• p.290: Table 4.1 in section 4.1.1, Header File

## J.6 Initial Value of SR in Task Exception Processing Routine (V.2.01 Release 00 or Later)

The initial value of SR in the task exception processing routine is changed as follows.

Previous version: Same value as in the task before initiation V.2.01: H'40000000

## J.7 Extension of Maximum Exception Code (CFG\_MAXVCTNO) (V.2.01 Release 00)

The maximum exception code that can be specified for CFG\_MAXVCTNO) through the configurator is extended from 0xfe0 to 0x3fe0.

## J.8 Handling of TRAPA #16 to #31 (V.2.01 Release 00)

Trap exception handlers can be defined for these numbers in V.2.01.

## J.9 Release of Restriction concerning Structure Alignment (V.2.01 Release 00)

In the previous version, there is a restriction about the pack option and #pragma pack of the compiler. This restriction is not applied to V.2.01 and the following related note is removed from this user's manual.

The source program which uses the variable of the structure form defined by the kernel should surely specify "pack=4". Moreover, do not declare the variable of the structure form defined by the kernel as "#pragma pack 1". For kernel\_def.c and kernel\_cfg.c, be sure to specify "pack=4" as an option of the compiler.

## J.10 ID Name (V.2.01 Release 00)

In the previous version, ID names can be specified only when ID numbers are automatically assigned.

In V.2, ID names can be specified to all objects.

Table J.1 shows the additional functions in V.2 about ID names.

Kernel Side (kernel_id_sys.h)		Kernel Environment Side (kernel_id.h)		
Version	Automatic ID Number Assignment	Specify ID Name	Automatic ID Number Assignment	Specify ID Name
Previous version	Impossible	Impossible	Possible	Possible only for specifying "Auto" as ID Number
V.2.01 or later		Possible	_	Possible

## Table J.1 Additional Functions about ID Names

## **Related Pages:**

- p.292: Section 4.1.1(3), Header Files for ID Name
- p. 353: Section 5.4.4(1), kernel\_id\_h, kernel\_id\_sys.h

## J.11 [Open the file used last time] Command for the Configurator (V.2.02 Release 00)

A new [Options] menu has been added to the menu bar and contains an [Open the file used last time] item. If you select this item, the configurator will automatically open the last file to be used whenever it starts up.



## Renesas Microcomputer Development Environment System User's Manual HI7000/4 Series (HI7000/4 V.2.02, HI7700/4 V.2.02, and HI7750/4 V.2.02)

Publication Date:	Rev.6.00, January 4, 2006
Published by:	Sales Strategic Planning Div.
	Renesas Technology Corp.
Edited by:	Customer Support Department
	Global Strategic Communication Div.
	Renesas Solutions Corp.

<sup>© 2006.</sup> Renesas Technology Corp., All rights reserved. Printed in Japan.

Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan



http://www.renesas.com

## **BENESAS SALES OFFICES**

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Milliboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit 205, AZIA Center, No. 133 Yincheng Rd (n), Pudong District, Shanghai 200120, China Tei: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, Wolfd Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852-256-6888, Fax: <852-2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 16th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82-(2) 796-3115, Fax: <82- (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603 - 7955-9390, Fax: <603 - 7955-9310

Colophon 5.0

# HI7000/4 Series (HI7000/4 V.2.02, HI7700/4 V.2.02, and HI7750/4 V.2.02) User's Manual



Renesas Electronics Corporation 1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan

REJ10B0060-0600