Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



User's Manual

V850ES/KG1

32-bit Single-Chip Microcontrollers

Hardware

μPD703212
μPD703212(A)
μPD703212(A1)
μPD703212(A2)
μ ΡD703212 Υ
μPD703212Y(A)
μPD703212Y(A1)
μPD703212Y(A2)
μ PD703213
μPD703213(A)
μPD703213(A1)
μPD703213(A2)
μ ΡD703213 Υ
μPD703213Y(A)
μPD703213Y(A1)
μ FD7032131(AI)

μPD703214 μPD703214(A) μPD703214(A1) μPD703214(A2) μPD703214Y μPD703214Y(A) μPD703214Y(A) μPD703214Y(A2) μPD703215 μPD703215Y μPD70F3214 μPD70F3214(A) μPD70F3214Y μPD70F3214Y(A) μPD70F3214H μPD70F3214H μPD70F3215H μPD70F3215H

Document No. U16890EJ2V0UD00 (2nd edition) Date Published July 2006 N CP(K)

© NEC Electronics Corporation 2004 Printed in Japan [MEMO]

1 VOLTAGE APPLICATION WAVEFORM AT INPUT PIN

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (MAX) and V_{IH} (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (MAX) and V_{IH} (MIN).

(2) HANDLING OF UNUSED INPUT PINS

Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.

③ PRECAUTION AGAINST ESD

A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.

④ STATUS BEFORE INITIALIZATION

Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.

5 POWER ON/OFF SEQUENCE

In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current.

The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.

6 INPUT OF SIGNAL DURING POWER OFF STATE

Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

Caution: µPD70F3214H, 70F3214HY, 70F3215H, and 70F3215HY use SuperFlash[®] technology licensed from Silicon Storage Technology, Inc.

IECUBE is a registered trademark of NEC Electronics Corporation in Japan and Germany.

MINICUBE is a registered trademark of NEC Electronics Corporation in Japan and Germany or a trademark in the United States of America.

EEPROM is a trademark of NEC Electronics Corporation.

Windows and Windows NT are either registered trademarks or trademarks of Microsoft Corporation in the United States and/or other countries.

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

PC/AT is a trademark of International Business Machines Corporation.

SPARCstation is a trademark of SPARC International, Inc.

Solaris and SunOS are trademarks of Sun Microsystems, Inc.

These commodities, technology or software, must be exported in accordance with the export administration regulations of the exporting country. Diversion contrary to the law of that country is prohibited.

- The information in this document is current as of January, 2006. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".

The "Specific" quality grade applies only to NEC Electronics products developed based on a customerdesignated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.

- "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
- "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
- "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

(Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).

M8E 02.11-1

PREFACE

Readers		ign application syster	o wish to understand the functions of the ms using these products.
	·	•	2Y, 703213, 703213Y, 703214, 703214Y, 70F3214, 70F3214Y, 70F3214H, 70F3214HY, HY
		703214Y(A), 70F321 703213(A1), 703213	212Y(A), 703213(A), 703213Y(A), 703214(A), 4(A), 70F3214Y(A), 703212(A1), 703212Y(A1), Y(A1), 703214(A1), 703214Y(A1), 703212(A2), 3(A2), 703213Y(A2), 703214(A2), 703214Y(A2)
Purpose	This manual is intende V850ES/KG1 shown in	-	understanding of the hardware functions of the elow.
Organization	This manual is divided Architecture User's I	-	dware (this manual) and Architecture (V850ES
	Hardware		Architecture
	 Pin functions 		Data types
	CPU function		Register set
	On-chip peripheral f	functions	 Instruction format and instruction set

- Flash memory programming
- Electrical specifications
- Instruction format and instruction set
- Interrupts and exceptions
- Pipeline operation

How to Read This Manual It is assumed that the readers of this manual have general knowledge in the fields of electrical engineering, logic circuits, and microcontrollers.

- Cautions 1. The application examples in this manual apply to "standard" quality grade products for general electronic systems. When using an example in this manual for an application that requires a "special" quality grade product, thoroughly evaluate the component and circuit to be actually used to see if they satisfy the special quality grade.
 - 2. When using this manual as a manual for a special grade product, read the part numbers as follows.

μPD703212	\rightarrow	μPD703212(A), 703212(A1), 703212(A2)
μPD703212Y	\rightarrow	μPD703212Y(A), 703212Y(A1), 703212Y(A2)
μPD703213	\rightarrow	μPD703213(A), 703213(A1), 703213(A2)
μPD703213Y	\rightarrow	μPD703213Y(A), 703213Y(A1), 703213Y(A2)
μPD703214	\rightarrow	μPD703214(A), 703214(A1), 703214(A2)
μPD703214Y	\rightarrow	μPD703214Y(A), 703214Y(A1), 703214Y(A2)
μPD70F3214	\rightarrow	μPD70F3214(A)
μPD70F3214Y	\rightarrow	μPD70F3214Y(A)

To find the details of a register where the name is known

\rightarrow Refer to **APPENDIX C REGISTER INDEX**.

To understand the details of an instruction function

 \rightarrow Refer to the V850ES Architecture User's Manual.

Register format

→ The name of the bit whose number is in angle brackets (<>) in the figure of the register format of each register is defined as a reserved word in the device file.

To understand the overall functions of the V850ES/KG1

 \rightarrow Read this manual according to the **CONTENTS**.

To know the electrical specifications of the V850ES/KG1

 \rightarrow Refer to CHAPTER 29 ELECTRICAL SPECIFICATIONS (256 KB MASK ROM VERSION, SINGLE-POWER FLASH MEMORY VERSION), CHAPTER 30 ELECTRICAL SPECIFICATIONS (STANDARD PRODUCTS (MASK ROM VERSION) OF 128 KB OR LESS AND TWO-POWER FLASH MEMORY VERSION), (A) GRADE PRODUCTS), CHAPTER 31 ELECTRICAL SPECIFICATIONS ((A1) GRADE PRODUCTS), and CHAPTER 32 ELECTRICAL SPECIFICATIONS ((A2) GRADE PRODUCTS).

The "yyy bit of the xxx register" is described as the "xxx.yyy bit" in this manual. Note with caution that if "xxx.yyy" is described as is in a program, however, the compiler/assembler cannot recognize it correctly.

The mark <R> shows major revised points. The revised points can be easily searched by copying an "<R>" in the PDF file and specifying it in the "Find what:" field.

Conventions	Data significance:	Higher digits on the left and lower digits on the right
	Active low representation	n: xxx (overscore over pin or signal name)
	Memory map address:	Higher addresses on the top and lower addresses on the bottom
	Note:	Footnote for item marked with Note in the text
	Caution:	Information requiring particular attention
	Remark:	Supplementary information
	Numeric representation:	Binary xxxx or xxxxB
		Decimal xxxx
		Hexadecimal xxxxH
	Prefix indicating power of	f 2 (address space, memory capacity):
		K (kilo): $2^{10} = 1,024$
		M (mega): 2 ²⁰ = 1,024 ²
		G (giga): $2^{30} = 1,024^{3}$

Related Documents

The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

Documents related to V850ES/KG1

Document Name	Document No.
V850ES Architecture User's Manual	U15943E
V850ES/KG1 Hardware User's Manual	This manual

Documents related to development tools (user's manuals)

Document Name	Document No.	
QB-V850MINI (On-Chip Debug Emulator)	U17638E	
QB-V850ESKX1H (In-Circuit Emulator)		U17214E
IE-V850ES-G1 (In-Circuit Emulator)		U16313E
IE-703217-G1-EM1 (In-Circuit Emulator Option	Board)	U16594E
CA850 Ver. 3.00 C Compiler Package	Operation	U17293E
	C Language	U17291E
	Assembly Language	U17292E
	Link Directives	U17294E
PM+ Ver. 6.00 Project Manager		U17178E
ID850 Ver. 3.00 Integrated Debugger	Operation	U17358E
ID850QB Ver. 2.80 Integrated Debugger	Operation	U17435E
SM850 Ver. 2.50 System Simulator	Operation	U16218E
SM850 Ver. 2.00 or Later System Simulator	External Part User Open Interface Specifications	U14873E
RX850 Ver. 3.20 or Later Real-Time OS	Basics	U13430E
	Installation	U13410E
	Technical	U13431E
	Task Debugger	U17420E
RX850 Pro Ver. 3.20 Real-Time OS	Basics	U13773E
	Installation	U13774E
	Technical	U13772E
	Task Debugger	U17422E
AZ850 Ver. 3.30 System Performance Analyze	er	U17423E
PG-FP3 Flash Memory Programmer		U13502E
PG-FP4 Flash Memory Programmer	U15260E	

CONTENTS

CHAPTI	ER 1 INTRODUCTION	19
1.1	K1 Series Product Lineup	19
	1.1.1 V850ES/Kx1+, V850ES/Kx1 products lineup	
	1.1.2 78K0/Kx1+, 78K0/Kx1 products lineup	
1.2	Features	25
1.3	Applications	
1.4	Ordering Information	
1.5	Pin Configuration (Top View)	
1.6	Function Block Configuration	
1.7	Overview of Functions	38
СНАРТІ	ER 2 PIN FUNCTIONS	40
2.1	List of Pin Functions	
2.1	List of Pin Functions Pin Status	
2.2	Pin Status Pin I/O Circuits and Recommended Connection of Unused Pins	
2.3 2.4	Pin I/O Circuits and Recommended Connection of Ondsed Pins	
2.4		
CHAPTI	ER 3 CPU FUNCTIONS	53
3.1	Features	53
3.2	CPU Register Set	54
	3.2.1 Program register set	
	3.2.2 System register set	
3.3	Operating Modes	62
3.4	Address Space	63
	3.4.1 CPU address space	63
	3.4.2 Wraparound of CPU address space	64
	3.4.3 Memory map	65
	3.4.4 Areas	67
	3.4.5 Recommended use of address space	
	3.4.6 Peripheral I/O registers	75
	3.4.7 Special registers	85
	3.4.8 Cautions	88
СНАРТІ	ER 4 PORT FUNCTIONS	92
4.1	Features	
4.2	Basic Port Configuration	
4.3	Port Configuration	
4.0	4.3.1 Port 0	
	4.3.2 Port 1	
	4.3.3 Port 3	-
	4.3.4 Port 4	
	4.3.5 Port 5	
	4.3.6 Port 7	
	4.3.7 Port 9	
	4.3.8 Port CM	

	4.3.9	Port CS	125
	4.3.10	Port CT	127
	4.3.11	Port DH	129
	4.3.12	Port DL	131
4.4	Block	Diagrams	134
4.5	Port R	egister Setting When Alternate Function Is Used	160
4.6	Cautio	ons	166
	4.6.1	Cautions on bit manipulation instruction for port n register (Pn)	166
	4.6.2	Hysteresis characteristics	167
СНАРТІ	ER 5 8	BUS CONTROL FUNCTION	168
5.1	Featu	res	168
5.2	Bus C	ontrol Pins	169
	5.2.1	Pin status when internal ROM, internal RAM, or on-chip peripheral I/O is accessed	169
	5.2.2	Pin status in each operation mode	169
5.3	Memo	ry Block Function	170
	5.3.1	Chip select control function	171
5.4	Exterr	al Bus Interface Mode Control Function	
5.5	Bus A	ccess	172
	5.5.1	Number of clocks for access	172
	5.5.2	Bus size setting function	172
	5.5.3	Access by bus size	173
5.6	Wait F	unction	
	5.6.1	Programmable wait function	180
	5.6.2	External wait function	181
	5.6.3	Relationship between programmable wait and external wait	182
	5.6.4	Programmable address wait function	183
5.7	Idle St	ate Insertion Function	
5.8	Bus H	old Function	185
	5.8.1	Functional outline	185
	5.8.2	Bus hold procedure	186
	5.8.3	Operation in power save mode	186
5.9	Bus P	riority	187
5.10	Bus T	iming	
5.11	Cautio	ons	
		CLOCK GENERATION FUNCTION	105
6.1		iew	
6.2		guration	
6.3	-	ters	
6.4	•	tion	
	6.4.1	Operation of each clock	
	6.4.2	Clock output function	
• -	6.4.3	External clock input function	
6.5		unction	
	6.5.1	Overview	
	6.5.2	Register	
	6.5.3	Usage	204

СНАРТ	ER 7 10	6-BIT TIMER/EVENT COUNTER P (TMP)	205
7.1	Overvi	ew	
7.2	Functio	ons	205
7.3	Config	uration	
7.4	Regist	ers	208
7.5	Operat	ion	219
	7.5.1	Interval timer mode (TP0MD2 to TP0MD0 bits = 000)	
	7.5.2	External event count mode (TP0MD2 to TP0MD0 bits = 001)	230
	7.5.3	External trigger pulse output mode (TP0MD2 to TP0MD0 bits = 010)	238
	7.5.4	One-shot pulse output mode (TP0MD2 to TP0MD0 bits = 011)	250
	7.5.5	PWM output mode (TP0MD2 to TP0MD0 bits = 100)	257
	7.5.6	Free-running timer mode (TP0MD2 to TP0MD0 bits = 101)	
	7.5.7	Pulse width measurement mode (TP0MD2 to TP0MD0 bits = 110)	
	7.5.8	Timer output operations	
7.6	Elimina	ating Noise on Capture Trigger Input Pin (TIP0a)	290
7.7	Cautio	ns	292
CHAPT	ER 8 10	6-BIT TIMER/EVENT COUNTER 0	
8.1		ons	
8.2		uration	
8.3	-	ers	
8.4	•	ion	
••••	8.4.1	Interval timer operation	
	8.4.2	Square wave output operation	
	8.4.3	External event counter operation	
	8.4.4	Operation in clear & start mode entered by TI0n0 pin valid edge input	
	8.4.5	Free-running timer operation	
	8.4.6	PPG output operation	
	8.4.7	One-shot pulse output operation	
	8.4.8	Pulse width measurement operation	
8.5	Specia	I Use of TM0n	355
	8.5.1	Rewriting CR0n1 register during TM0n operation	
	8.5.2	Setting LVS0n and LVR0n bits	
8.6	Cautio	ns	357
CHAPT	ER 9 8-	-BIT TIMER/EVENT COUNTER 5	
9.1		ons	
9.2		uration	
9.3	-	ers	
9.4	-	ion	
-	9.4.1	Operation as interval timer	
	9.4.2	Operation as external event counter	
	9.4.3	Square-wave output operation	
	9.4.4	8-bit PWM output operation	
	9.4.5	Operation as interval timer (16 bits)	
	9.4.6	Operation as external event counter (16 bits)	
	9.4.7	Square-wave output operation (16-bit resolution)	
	9.4.8	Cautions	

CHAPTE	ER 10 8-BIT TIMER H	383
10.1	Functions	383
10.2	Configuration	383
10.3	Registers	
10.4	Operation	390
	10.4.1 Operation as interval timer/square wave output	390
	10.4.2 PWM output mode operation	
	10.4.3 Carrier generator mode operation	
CHAPTE	ER 11 INTERVAL TIMER, WATCH TIMER	406
11.1	Interval Timer BRG	406
	11.1.1 Functions	406
	11.1.2 Configuration	406
	11.1.3 Registers	408
	11.1.4 Operation	410
11.2	Watch Timer	411
	11.2.1 Functions	411
	11.2.2 Configuration	411
	11.2.3 Registers	412
	11.2.4 Operation	414
11.3	Cautions	416
	ER 12 WATCHDOG TIMER FUNCTIONS	
12.1	Watahdag Timar 1	417
12.1	Watchdog Timer 1	
12.1	12.1.1 Functions	417
12.1	12.1.1 Functions 12.1.2 Configuration	417 419
12.1	12.1.1 Functions 12.1.2 Configuration 12.1.3 Registers	417 419 419
	12.1.1 Functions 12.1.2 Configuration 12.1.3 Registers 12.1.4 Operation	417 419 419 421
12.1	12.1.1 Functions 12.1.2 Configuration 12.1.3 Registers 12.1.4 Operation Watchdog Timer 2	417 419 419 421 . 423
	12.1.1 Functions 12.1.2 Configuration 12.1.3 Registers 12.1.4 Operation Watchdog Timer 2 12.2.1 Functions	417 419 419 421 423 423
	12.1.1 Functions 12.1.2 Configuration 12.1.3 Registers 12.1.4 Operation Watchdog Timer 2 12.2.1 Functions 12.2.2 Configuration	417 419 419 421 423 423 424
	12.1.1 Functions 12.1.2 Configuration 12.1.3 Registers 12.1.4 Operation Watchdog Timer 2 12.2.1 Functions 12.2.2 Configuration 12.2.3 Registers	417 419 421 421 423 423 424 424
	12.1.1 Functions 12.1.2 Configuration 12.1.3 Registers 12.1.4 Operation Watchdog Timer 2 12.2.1 Functions 12.2.2 Configuration	417 419 421 421 423 423 424 424
12.2	12.1.1 Functions 12.1.2 Configuration 12.1.3 Registers 12.1.4 Operation Watchdog Timer 2 12.2.1 Functions 12.2.2 Configuration 12.2.3 Registers 12.2.4 Operation	417 419 419 421 423 423 424 424 424
12.2 CHAPTE	12.1.1 Functions 12.1.2 Configuration 12.1.3 Registers 12.1.4 Operation Watchdog Timer 2 12.2.1 Functions 12.2.2 Configuration 12.2.3 Registers 12.2.4 Operation 12.2.5 Registers 12.2.6 Registers 12.2.7 Registers 12.2.8 Registers 12.2.4 Operation	417 419 419 421 423 423 424 424 426 427
12.2 CHAPTE 13.1	12.1.1 Functions 12.1.2 Configuration 12.1.3 Registers 12.1.4 Operation Watchdog Timer 2 12.2.1 Functions 12.2.2 Configuration 12.2.3 Registers 12.2.4 Operation 12.2.5 Registers 12.2.6 Operation 12.2.7 Function 12.2.8 Registers 12.2.4 Operation Function Matching	417 419 419 421 423 423 424 424 424 426 427 427
12.2 CHAPTE 13.1 13.2	12.1.1 Functions 12.1.2 Configuration 12.1.3 Registers 12.1.4 Operation Watchdog Timer 2 12.2.1 Functions 12.2.2 Configuration 12.2.3 Registers 12.2.4 Operation 12.2.4 Operation ER 13 REAL-TIME OUTPUT FUNCTION (RTO) Function Configuration	417 419 421 423 423 424 424 426 427 427 427 428
12.2 CHAPTE 13.1 13.2 13.3	12.1.1 Functions 12.1.2 Configuration 12.1.3 Registers 12.1.4 Operation Watchdog Timer 2 12.2.1 Functions 12.2.2 Configuration 12.2.3 Registers 12.2.4 Operation 12.2.4 Operation ER 13 REAL-TIME OUTPUT FUNCTION (RTO) Function Configuration Registers Registers	417 419 419 421 423 423 424 424 424 426 427 427 428 429
12.2 CHAPTE 13.1 13.2 13.3 13.4	12.1.1 Functions 12.1.2 Configuration 12.1.3 Registers 12.1.4 Operation Watchdog Timer 2	417 419 419 421 423 423 423 424 424 426 427 427 428 429 431
12.2 CHAPTE 13.1 13.2 13.3 13.4 13.5	12.1.1 Functions 12.1.2 Configuration 12.1.3 Registers 12.1.4 Operation Watchdog Timer 2 12.2.1 Functions 12.2.2 Configuration 12.2.3 Registers 12.2.4 Operation 12.2.4 Operation 12.2.4 Operation 12.2.5 Configuration 12.2.6 Operation 12.2.7 Operation 12.2.8 Registers 12.2.4 Operation ER 13 REAL-TIME OUTPUT FUNCTION (RTO) Function Configuration Registers Operation Usage Usage	417 419 419 421 423 423 424 424 426 427 427 427 428 429 431 432
12.2 CHAPTE 13.1 13.2 13.3 13.4 13.5 13.6	12.1.1 Functions 12.1.2 Configuration 12.1.3 Registers 12.1.4 Operation Watchdog Timer 2	417 419 419 421 423 423 424 424 424 426 427 427 427 428 429 432 432
12.2 CHAPTE 13.1 13.2 13.3 13.4 13.5	12.1.1 Functions 12.1.2 Configuration 12.1.3 Registers 12.1.4 Operation Watchdog Timer 2 12.2.1 Functions 12.2.2 Configuration 12.2.3 Registers 12.2.4 Operation 12.2.4 Operation 12.2.4 Operation 12.2.5 Configuration 12.2.6 Operation 12.2.7 Operation 12.2.8 Registers 12.2.4 Operation ER 13 REAL-TIME OUTPUT FUNCTION (RTO) Function Configuration Registers Operation Usage Usage	417 419 419 421 423 423 424 424 424 426 427 427 427 428 429 432 432
12.2 CHAPTE 13.1 13.2 13.3 13.4 13.5 13.6 13.7	12.1.1 Functions 12.1.2 Configuration 12.1.3 Registers 12.1.4 Operation Watchdog Timer 2	417 419 419 421 423 423 423 424 424 426 427 427 427 428 429 431 432 432 433
12.2 CHAPTE 13.1 13.2 13.3 13.4 13.5 13.6 13.7 CHAPTE	12.1.1 Functions 12.1.2 Configuration 12.1.3 Registers 12.1.4 Operation Watchdog Timer 2 12.2.1 Functions 12.2.2 Configuration 12.2.3 Registers 12.2.4 Operation 12.2.4 Operation 12.2.4 Operation 12.2.5 Configuration Registers Operation Configuration Registers Operation Configuration Registers Operation Usage Cautions Security Function Security Function	417 419 419 421 423 423 423 424 424 424 426 427 427 429 429 431 432 433 435
12.2 CHAPTE 13.1 13.2 13.3 13.4 13.5 13.6 13.7	12.1.1 Functions 12.1.2 Configuration 12.1.3 Registers 12.1.4 Operation Watchdog Timer 2 12.2.1 Functions 12.2.2 Configuration 12.2.3 Registers 12.2.4 Operation 12.2.4 Operation ER 13 REAL-TIME OUTPUT FUNCTION (RTO) Function Configuration Registers Operation Usage Cautions Security Function	417 419 419 421 423 423 423 424 424 426 426 427 427 427 428 429 431 432 433 435 435

14.4	Operation	445
	14.4.1 Basic operation	
	14.4.2 A/D conversion operation	
	14.4.3 Power fail monitoring function	
	14.4.4 Setting method	
14.5	Cautions	448
14.6	How to Read A/D Converter Characteristics Table	454
СНАРТІ	ER 15 D/A CONVERTER	458
15.1	Functions	458
15.2	Configuration	459
15.3	Registers	460
15.4	Operation	461
	15.4.1 Operation in normal mode	461
	15.4.2 Operation in real-time output mode	461
	15.4.3 Cautions	462
СНАРТІ	ER 16 ASYNCHRONOUS SERIAL INTERFACE (UART)	463
16.1	Features	463
16.2	Configuration	464
16.3	Registers	466
16.4	Interrupt Requests	471
16.5	Operation	472
	16.5.1 Data format	472
	16.5.2 Transmit operation	473
	16.5.3 Continuous transmission operation	475
	16.5.4 Receive operation	479
	16.5.5 Reception error	481
	16.5.6 Parity types and corresponding operation	
	16.5.7 Receive data noise filter	
16.6	Dedicated Baud Rate Generator n (BRGn)	484
	16.6.1 Baud rate generator n (BRGn) configuration	
	16.6.2 Serial clock generation	
	16.6.3 Baud rate setting example	
	16.6.4 Allowable baud rate range during reception	
	16.6.5 Transfer rate during continuous transmission	491
16.7	Cautions	491
СНАРТІ	ER 17 CLOCKED SERIAL INTERFACE 0 (CSI0)	492
17.1	Features	492
17.2	Configuration	493
17.3	Registers	496
17.4	Operation	505
	17.4.1 Transmission/reception completion interrupt request signal (INTCSI0n)	505
	17.4.2 Single transfer mode	
	17.4.3 Continuous transfer mode	510
17.5	Output Pins	518

СНАРТ	ER 18 CLOCKED SERIAL INTERFACE A (CSIA) WITH AUTOMATIC TRANSMIT/RECEIVE FUNCTION	
18.1	Functions	
18.2	Configuration	
18.3	Registers	
18.4	Operation	
	18.4.1 3-wire serial I/O mode	
	18.4.2 3-wire serial I/O mode with automatic transmit/receive function	535
СНАРТ	ER 19 I ² C BUS	551
19.1	Features	551
19.2	Configuration	554
19.3	Registers	556
19.4	Functions	569
	19.4.1 Pin configuration	569
19.5	I ² C Bus Definitions and Control Methods	570
	19.5.1 Start condition	570
	19.5.2 Addresses	571
	19.5.3 Transfer direction specification	571
	19.5.4 ACK	572
	19.5.5 Stop condition	573
	19.5.6 Wait state	574
>	19.5.7 Wait state cancellation method	576
19.6	I ² C Interrupt Request Signals (INTIIC0)	577
	19.6.1 Master device operation	577
	19.6.2 Slave device operation (when receiving slave address (address match))	580
	19.6.3 Slave device operation (when receiving extension code)	584
	19.6.4 Operation without communication	588
	19.6.5 Arbitration loss operation (operation as slave after arbitration loss)	589
	19.6.6 Operation when arbitration loss occurs (no communication after arbitration loss)	591
19.7	Interrupt Request Signal (INTIIC0) Generation Timing and Wait Control	598
19.8	Address Match Detection Method	599
19.9	Error Detection	599
19.10) Extension Code	599
19.11	Arbitration	600
19.12	2 Wakeup Function	601
19.13	3 Communication Reservation	602
	19.13.1 When communication reservation function is enabled (IICF0.IICRSV0 bit = 0)	602
	19.13.2 When communication reservation function is disabled (IICF0.IICRSV0 bit = 1)	605
	Cautions	
19.1	5 Communication Operations	607
	19.15.1 Master operation in single master system	608
	19.15.2 Master operation in multimaster system	609
	19.15.3 Slave operation	612
19.10	6 Timing of Data Communication	
СНАРТ	ER 20 INTERRUPT/EXCEPTION PROCESSING FUNCTION	622
20.1	Overview	

	20.1.1	Features	622
20.2	Non-N	laskable Interrupts	625
	20.2.1	Operation	628
	20.2.2	Restore	629
	20.2.3	NP flag	630
20.3	Maska	able Interrupts	631
	20.3.1	Operation	631
	20.3.2	Restore	633
	20.3.3	Priorities of maskable interrupts	634
	20.3.4	Interrupt control register (xxICn)	638
	20.3.5	Interrupt mask registers 0 to 3 (IMR0 to IMR3)	640
	20.3.6	In-service priority register (ISPR)	642
	20.3.7	ID flag	643
	20.3.8	Watchdog timer mode register 1 (WDTM1)	
20.4	Exterr	nal Interrupt Request Input Pins (NMI, INTP0 to INTP6)	
	20.4.1	Noise elimination	
	20.4.2	Edge detection	
20.5	Softwa	are Exceptions	
	20.5.1	Operation	
	20.5.2	Restore	
	20.5.3	EP flag	
20.6	•	tion Trap	
	20.6.1	Illegal opcode	
		Debug trap	
20.7	-	le Interrupt Servicing Control	
20.8		upt Response Time	
20.9		Is in Which Interrupts Are Not Acknowledged by CPU	
20.10	Cautic	ons	658
СЦАРТС	D 21	KEY INTERBUPT FUNCTION	650
-			
21.1		ion	
21.2	Regist	ter	660
СНАРТЕ	B 22	STANDBY FUNCTION	661
22.1		iew	
22.1		iew ters	
22.2	-	Mode	
22.5	22.3.1	Setting and operation status	
	22.3.1	Releasing HALT mode	
22.4	-	Node	
	22.4.1	Setting and operation status	
	22.4.1	Releasing IDLE mode	
22.5		Mode	
	22.5.1	Setting and operation status	
	22.5.2	Releasing STOP mode	
	22.5.3	Securing oscillation stabilization time when STOP mode is released	
22.6		ock Operation Mode	
-	22.6.1	Setting and operation status	
		÷ !	

	22.6.2 Releasing subclock operation mode	674
22.7	Sub-IDLE Mode	
	22.7.1 Setting and operation status	676
	22.7.2 Releasing sub-IDLE mode	676
CHAPTE	ER 23 RESET FUNCTION	678
23.1	Overview	678
23.2	Configuration	678
23.3	Operation	
CHAPTE	ER 24 REGULATOR	683
24.1	Overview	683
24.2	Operation	
CHAPTE	ER 25 ROM CORRECTION FUNCTION	685
25.1	Overview	685
25.2	Registers	686
25.3	ROM Correction Operation and Program Flow	687
0		
	ER 26 FLASH MEMORY (SINGLE POWER)	
26.1	Features	
26.2	Memory Configuration	
26.3	Functional Outline	
26.4	Rewriting by Dedicated Flash Programmer	
	26.4.1 Programming environment	
	26.4.2 Communication mode	
	26.4.3 Flash memory control	
	26.4.4 Selection of communication mode	
	26.4.5 Communication commands	
	26.4.6 Pin connection	
26.5	Rewriting by Self Programming	711
	26.5.1 Overview	
	26.5.2 Features	
	26.5.3 Standard self programming flow	713
	26.5.4 Flash functions	
	26.5.5 Pin processing	714
	26.5.6 Internal resources used	
		710
	ER 27 FLASH MEMORY (TWO POWER)	
27.1	Features	
27.2	Writing with Flash Programmer	
27.3	Programming Environment	
27.4	Communication Mode	
27.5	Pin Processing	
	27.5.1 VPP pin	
	27.5.2 Serial interface pins	
	27.5.3 RESET pin	
	27.5.4 Port pins	


		27.5.5	Other signal pins	726
		27.5.6	Power supply	726
	27.6	Progr	amming Method	727
		27.6.1	Controlling flash memory	727
		27.6.2	Flash memory programming mode	728
			Selecting communication mode	
		27.6.4	Communication commands	729
<r></r>	СНАРТ	ER 28	ON-CHIP DEBUG FUNCTION	730
	28.1	ROM	Security Function	730
		28.1.1	Security ID	730
		28.1.2	Setting	731
	28.2	Cautio	ons	732
	СНАРТ	ER 29	ELECTRICAL SPECIFICATIONS (256 KB MASK ROM VERSION, SINGLE-	
			POWER FLASH MEMORY VERSION)	733
	СНАРТ	ER 30	ELECTRICAL SPECIFICATIONS (STANDARD PRODUCTS (MASK ROM	
			VERSION OF 128 KB OR LESS AND TWO-POWER FLASH MEMORY	
			VERSION), (A) GRADE PRODUCTS)	780
	СНАРТ	ER 31	ELECTRICAL SPECIFICATIONS ((A1) GRADE PRODUCTS)	827
	CHAPT	ER 32	ELECTRICAL SPECIFICATIONS ((A2) GRADE PRODUCTS)	848
	СНАРТ	ER 33	PACKAGE DRAWINGS	869
	СНАРТ	ER 34	RECOMMENDED SOLDERING CONDITIONS	871
	APPEN	DIX A	DEVELOPMENT TOOLS	874
	A.1		are Package	
			lage Processing Software	
	A.3	•	ol Software	
	A.4		gging Tools (Hardware)	
		A.4.1	When using in-circuit emulator IE-V850ES-G1	
		A.4.2	When using in-circuit emulator IE-V850ESK1-ET	
		A.4.3	When using IECUBE [®] QB-V850ESKX1H	
<r></r>		A.4.4	When using MINICUBE QB-V850MINI	
	A.5	Debug	gging Tools (Software)	883
	A.6	Embe	dded Software	884
	A.7	Flash	Memory Writing Tools	884
	APPEN	DIX B	INSTRUCTION SET LIST	885
	B.1	Conve	entions	885
	B.2		ction Set (in Alphabetical Order)	
	APPEN	DIX C	REGISTER INDEX	895

17

APPEN	DIX D REVISION HISTORY	. 902
D.1	Major Revisions in This Edition	. 902
D.2	Modifications from Document Number U15862EJ4V1UD00	. 905

1.1 K1 Series Product Lineup

1.1.1 V850ES/Kx1+, V850ES/Kx1 products lineup



The function list of the V850ES/Kx1+ is shown below.

Product Name Number of pins		V850E	V8	50ES/K	=1+	V	350ES/KG	à1+	V850ES/KJ1+					
		64		80 pins			100 pins		144	pins				
Internal	Mask ROM	128	-	-	256	-	_	256	-	-	-			
memory	Flash memory	-	128	128	-	256	128	-	256	128	256			
(KB)	RAM		4	6		12	6	1	6	6	16			
Supply vol	Itage	2.7 to 5.5 V												
Minimum i	instruction execution time	50 ns @20	MHz											
Clock	X1 input	2 to 10 MH	Z											
	Subclock	32.768 kHz												
	Internal oscillator	240 kHz (T	240 kHz (TYP.)											
Port	CMOS input	8		8			8			16				
	CMOS I/O	41 (4) ^{Note 1}		57 (6) ^{Not}	e 1		72 (8) ^{No}	te 1		106 (12) ^{Note 1}				
	N-ch open-drain I/O	2		2			4			6				
Timer	16-bit (TMP)	1 ch		1 ch			1 ch			1 ch				
	16-bit (TM0)	1 ch	2 ch			4 ch			6 ch					
	8-bit (TM5)	2 ch	2 ch			2 ch			2 ch					
	8-bit (TMH)	2 ch	2 ch			2 ch			2 ch					
	Interval timer	1 ch	1 ch			1 ch			1 ch					
	Watch	1 ch	1 ch			1 ch			1 ch					
	WDT1	1 ch	1 ch			1 ch			1 ch					
	WDT2	1 ch	1 ch			1 ch			1 ch					
RTO		6 bits × 1 ch		6 bits ×	1 ch		6 bits \times	1 ch		6 bits × 2 ch				
Serial	CSI	2 ch		2 ch	-		2 ch			3 ch				
interface	Automatic transmit/receive 3-wire CSI		-	1 ch	1 ch					2 ch				
	UART	1 ch		1 ch			2 ch			2 ch				
	UART supporting LIN-bus	1 ch	1 ch	1 ch					1 ch					
	I ² C ^{Note 2}	1 ch		1 ch			1 ch			2 ch				
External	Address space		-	128 KB			3 MB			15 MB				
bus	Address bus		_	16 bits	16 bits					24 bits				
	Mode		_	Multiple	Multiplex only			x/separa	te	•				
DMA cont	roller		_		-		4 ch			4 ch				
10-bit A/D	converter	8 ch		8 ch			8 ch			16 ch				
8-bit D/A c	converter		_		_		2 ch			2 ch				
Interrupt	External	9		9			9			9				
·	Internal	26/27 ^{Note 2}		29/30 ^{Note}	2		41/42 ^{Not}	e 2		46/48 ^{Note 2}				
Key return		8 ch		8 ch			8 ch			8 ch				
Reset	RESET pin	Provided		1						1				
	POC	2.7 V or les	s fixed											
	LVI		±0.15 V or 3.	5 V/3.7 V/3	3.9 V/4.1	V/4.3 V ±	±0.2 V (se	lectable b	oy softwa	re)				
	Clock monitor		nonitor by inte				()-			,				
	WDT1	Provided												
	WDT2	Provided												
ROM corre		4 None												
Regulator		None Provided								1				
Standby fu			/STOP/sub-II											
	ambient temperature	$T_A = -40$ to												
operating	amplentiemperature	1440 10	100 0											

Notes 1. Figures in parentheses indicate the number of pins for which the N-ch open-drain output can be selected by software.


2. Only in products with an I²C bus (Y products). For the product name, refer to each user's manual.

Product Name		V850E		V85	50ES/	KF1			V85	50ES/	KG1		V850ES/KJ1				
Number of pins		64	80 pins						1	00 pii	าร		144 pins				
Internal	Mask ROM	128	_	64/ 128 - 256 -		_	64/	128	-	256	-	96/	_	-			
memory				96					96					128			
(KB)	Flash memory	-	128	-	-	128	-	256	-	-	128	-	256	-	128	256	
	RAM	4	4	4	(6	1	12	4		6	1	6		6	16	
Supply vol	tage	2.7 to 5.5 V															
Minimum i	nstruction execution time	50 ns @20 M	ИHz														
Clock	X1 input	2 to 10 MHz															
	Subclock	32.768 kHz															
	Internal oscillator		_														
Port	CMOS input	8		8					8					16			
	CMOS I/O	41 (4) ^{Note 1}		57 (6) ^{Note 1}				72 ((8) ^{Note 1}				106 (12	2) ^{Note 1}		
	N-ch open-drain I/O	2	2					4					6				
Timer	16-bit (TMP)	1 ch			-		1 ch	ı		-		1 ch	ı	-		1 ch	
	16-bit (TM0)	1 ch	2 ch	1				4 ch	۱				6 ch				
	8-bit (TM5)	2 ch		2 ch	1				2 ch	ı				2 ch			
	8-bit (TMH)	2 ch		2 ch	2 ch									2 ch			
	Interval timer	1 ch		1 ch		1 ch	ı				1 ch						
	Watch	1 ch		1 ch		1 ch					1 ch						
	WDT1	1 ch	1 ch	1			1 ch					1 ch					
	WDT2	1 ch		1 ch	1				1 ch					1 ch			
RTO		6 bits \times 1 ch		6 bi	6 bits \times 1 ch					6 bits \times 1 ch					2 ch		
Serial	CSI	2 ch		2 ch					2 ch					3 ch			
interface	Automatic transmit/receive 3-wire CSI	-	1 ch	1 ch					2 ch								
	UART	2 ch	2 ch	1				2 ch					3 ch				
	UART supporting LIN-bus	-	_	_					-					-			
	I ² C ^{Note 2}	1 ch		1 ch	1 ch					1 ch					2 ch		
External	Address space	-	-	128	KB				3 MB					15 MB			
bus	Address bus	-	_	16 bits					22 bits					24 bits			
	Mode	-	_	Multiplex only					Multiplex/separate								
DMA cont	roller	-	_			-					-				_		
10-bit A/D	converter	8 ch		8 ch	l				8 ch	ı				16 ch			
8-bit D/A c	converter	-	-			-			2 ch	ı				2 ch			
Interrupt	External	8		8					8					8			
	Internal	25/26 ^{Note 2}		25/2	26 ^{Note 2}		28/2	29 ^{Note 2}	30/3	31 ^{Note 2}		33/3	34 ^{Note 2}	38/40 ^{Not}	e 2	41/43 ^{Note2}	
Key return	input	8 ch		8 ch	1				8 ch					8 ch			
Reset	RESET pin	Provided															
	POC	None															
	LVI	None															
	Clock monitor	None															
	WDT1	Provided															
	WDT2	Provided															
ROM corre	ection	4															
Regulator		None Provided															
Standby function		HALT/IDLE/	STOP/sub-ID														
-	ambient temperature	$T_A = -40$ to \cdot															
. 3																	

Notes 1. Figures in parentheses indicate the number of pins for which the N-ch open-drain output can be selected by software.

2. Only in products with an I²C bus (Y products). For the product name, refer to each user's manual.

1.1.2 78K0/Kx1+, 78K0/Kx1 products lineup



The list of functions in the	e 78K0/Kx1	is shown below.
------------------------------	------------	-----------------

Part Number		78	K0/KI	B1	78	K0/KC	21	78K0/KD1				78	3K0/K	E1		78K0/KF1		
		30 pins			44 pins				EQ pi	20			24 pip	0			0 nin	
Number of pins			8 16/ -			8/ 24/ –			52 pins 8/ 24/ –			24/	64 pin	1		80 pins 24/ 48/ -		
Internal memory	Mask ROM	0	24	_	8/ 16	24/ 32		8/ 16			8/ 16		_	48/ 60	_	24/ 32	48/ 60	_
(KB)	Flash memory	_		24	_		32		-	32		-	32	-	60	-	r	6
	RAM	0.5	0.	75	0.5	1		0.5		1	0.5		1		2	1	2	2
Power su	pply voltage							1		.5 to 5.								
Minimum instruction execution time		0.166 μ s (when 12 MHz, V _{DD} = 4.0 to 5.5 V) 0.2 μ s (when 10 MHz, V _{DD} = 3.5 to 5.5 V) 0.238 μ s (when 8.38 MHz, V _{DD} = 3.0 to 5.5 V) 0.4 μ s (when 5 MHz, V _{DD} = 2.5						<pre><connect pin="" regc="" to="" vbb=""> 0.166 μs (when 12 MHz, Vbb = 4.0 to 5.5 V) 0.2 μs (when 10 MHz, Vbb = 3.5 to 5.5 V) 0.238 μs (when 8.38 MHz, Vbb = 3.0 to 5.5 V) 0.4 μs (when 5 MHz, Vbb = 2.5 to 5.5 V)</connect></pre>										
Clock	X1 input	to 5.5 V) 2 to 12 MHz																
	Subclock	– 32.768 kHz																
	Internal oscillator								240	kHz (1	-		-					
Port	CMOS I/O		17			19			26			/	38				54	
	CMOS input		4					1			I	8					0.	
	CMOS output	1																
	N-ch open-drain I/O		_					4										
Timer	16 bits (TM0)					1 0	h						2	ch		1 ch	2	ch
	8 bits (TM5)	1 ch 2 ch																
	8 bits (TMH)									2 ch	-							
	For watch		_								1	ch						
	WDT	1 ch																
Serial	3-wire CSI ^{Note 3}	1 ch								-			2	ch		1 ch	2	ch
interface	Automatic transmit/	-							_			1		-			1 ch	-
	receive 3-wire CSI																	
	UART ^{Note 3}	-								1	ch							
	UART supporting LIN-bus									1 ch								
10-bit A/C) converter		4 ch								8	ch ch						
Interrupt	External		6			7			8				9				9	
	Internal	11	1	2			1	5			16		1	19		17	2	0
Key returi			-			4 ch							8 ch					
Reset	RESET pin								F	Provide	ed							
	POC				2.85	5 V ±0.	.15 V	//3.5	V ±0.2	20 V (s	selec	table b	y ma	sk opt	ion)			
	LVI	2.8	35 V/3	3.1 V/	3.3 V :	±0.15	V/3.5	5 V/3	8.7 V/3	3.9 V/4	.1 V/	4.3 V Ⅎ	0.2 V	' (sele	ctable	e by so	oftwar	e)
	Clock monitor								F	Provide	ed							
	WDT							1	F	Provide	ed							
Clock output/buzzer output			 Clock output Provided only 															
Multiplier/divider												16 bi	ts $ imes$ 1	6 bits,	32 b	its ÷ 1	6 bits	
ROM correction														Prov	vided		_	
Standby function									HALT	/STOF	om o	de						
Operating ambient temperature			Standard and special (A) grade products: -40 to +85°C Special (A1) grade products: -40 to +110°C (mask ROM version), -40 to +105°C (flash memory version) Special (A2) grade products: -40 to +125°C (mask ROM version)															

Notes 1. If the POC circuit detection voltage (VPOC) is used with 2.85 V ±0.15 V, then use the products in the voltage range of 3.0 to 5.5 V.

- If the POC circuit detection voltage (VPOC) is used with 3.5 V ±0.2 V, then use the products in the voltage range of 3.7 to 5.5 V.
- 3. Select either of the functions of these alternate-function pins.

The list of functions in the 78K0/Kx1+ is shown below.

	Part Number	78k	(0/KB1+	78Þ	(0/KC1+	78ŀ	(0/KD1+		78K0/KE	E1+	78K0/KF1+		
Item													
Number of pins			30 pins		44 pins		2 pins		64 pin	s	80 pins		
Internal memory	Flash memory	8	16/24	16	24/32	16	24/32	16	24/32	48/60	60		
(KB)	RAM	0.5	0.75	0.5	1	0.5	1	0.5	1	2	2		
Power sup	oply voltage		Vdd = 2.5 t	to 5.5 \	V (with inte	ernal o	scillation cl	ock or	subclock:	$V_{DD} = 2.0 \text{ to}$	5.5 V ^{Note 1})		
Minimum	instruction execution time	0.125 μ s (when 16 MHz, V _{DD} = 4.0 to 5.5 V), 0.2 μ s (when 10 MHz, V _{DD} = 3.5 to 5.5 V), 0.238 μ s (when 8.38 MHz, V _{DD} = 3.0 to 5.5 V), 0.4 μ s (when 5 MHz, V _{DD} = 2.5 to 5.5 V)											
Clock	Crystal/ceramic		2 to 16 MHz										
	RC		3 to 4	1 MHz					_				
	Subclock		_					32.768	3 kHz				
	Internal oscillator						240 kHz (ΓYΡ.)					
Ports	CMOS I/O		17		19		26		38		54		
	CMOS input		4					8					
	CMOS output		1										
	N-ch open-drain I/O		_					4					
Timer	16 bits (TM0)				1 ch					2 ch			
	8 bits (TM5)		1 ch	2 ch									
	8 bits (TMH)	2 ch											
	For watch		– 1 ch										
	WDT	1 ch											
Serial	3-wire CSI ^{Note 2}				1 ch					2 ch			
nterface	Automatic transmit/				1 011	_				2 011	1 ch		
	receive 3-wire CSI												
		– 1 ch											
	UART supporting LIN-bus	1 ch											
10-bit A/D	converter		4 ch					8 c	h				
nterrupts	External		6		7		8		9		9		
	Internal	11	12		-	15	-	16		9	20		
Key returr			_		4 ch			_	8 ch	-	-		
Reset	RESET pin						Provide	he	0 0.1.				
10001	POC				21V	+0.1 \	/ (detection		ne is fixed)				
	LVI		2 35 V/	2 6 V/2					,	/ /4.1 V/4.3 V	+0.2 V		
			2.00 1/	2.0 1/2			ectable by			/4.1 0/4.0 0	-0.2 V		
	Clock monitor					(00)	Provide						
	WDT						Provide						
Clock outp	put/buzzer output		-	-			ck output only			Provided			
External bus interface						-		1			Provided		
Multiplier/divider					-				16 bits $ imes$ 1	6 bits, 32 bi	ts ÷ 16 bits		
ROM correction						_				Provided	_		
Self-programming function							Provide	ed					
Product with on-chip debug function			μPD78F0114HD, 78F0124HD, 78F0138HD, 78F0148HD										
Standby f	unction	HALT/STOP mode											
Operating ambient temperature			$T_{A} = -40 \text{ to } +85^{\circ}\text{C}$										

Notes 1. Because the POC circuit detection voltage (VPoc) is 2.1 V ±0.1 V, use the products in the voltage range of 2.2 to 5.5 V.

2. Select either of the functions of these alternate-function pins.

1.2 Features

- O Minimum instruction execution time: 50 ns (operation at main clock (fxx) = 20 MHz)
- O General-purpose registers: 32 bits \times 32 registers
- O CPU features: Signed multiplication ($16 \times 16 \rightarrow 32$): 1 to 2 clocks

(Instructions without creating register hazards can be continuously executed in parallel) Saturated operations (overflow and underflow detection functions are included)

- 32-bit shift instruction: 1 clock
- Bit manipulation instructions

Load/store instructions with long/short format

O Memory space: 64 MB of linear address space

Memory block division function: 2 MB, 2 MB (Total of 2 blocks)

Internal memory

μPD703212, 703212Y (Mask ROM: 64 KB/RAM: 4 KB)

μPD703213, 703213Y (Mask ROM: 96 KB/RAM: 4 KB)

μPD703214, 703214Y (Mask ROM: 128 KB/RAM: 6 KB)

- μPD703215, 703215Y (Mask ROM: 256 KB/RAM: 16 KB)
- μPD70F3214, 70F3214Y, 70F3214H, 70F3214HY (Flash memory: 128 KB/RAM: 6 KB)
- μPD70F3215H, 70F3215HY (Flash memory: 256 KB/RAM: 16 KB)
- External bus interface
 - Separate bus/multiplex bus output selectable
 - 8-/16-bit data bus sizing function
 - Wait function
 - Programmable wait function
 - External wait function
 - Idle state function
 - Bus hold function

O Interrupts and exceptions

Non-maskable interrupts:	3 sources
Maskable interrupts:	35 sources (µPD703212, 703213, 703214, 70F3214, 70F3214H)
	36 sources (μPD703212Y, 703213Y, 703214Y, 70F3214Y,
	70F3214HY)
	38 sources (μPD703215, 70F3215H)
	39 sources (µPD703215Y, 70F3215HY)
Software exceptions:	32 sources
Exception trap:	1 source
 T + 1 = 4	

O I/O lines: Total: 84

O Key interrupt function

Timer function
 16-bit timer/event counter P: 1 channel (µPD703215, 703215Y, 70F3215H, 70F3215HY only)
 16-bit timer/event counter 0: 4 channels
 8-bit timer/event counter 5: 2 channels
 8-bit timer H: 2 channels
 8-bit interval timer BRG: 1 channel
 Watch timer/interval timer: 1 channel
 Watchdog timers
 Watchdog timer 1 (also usable as oscillation stabilization timer): 1 channel
 Watchdog timer 2: 1 channel

O Serial interface Asynchronous serial interface (UART):

3-wire serial I/O (CSI0): 2 channels 3-wire serial I/O (with automatic transmit/receive function) (CSIA): 2 channels I^2C bus interface (I^2C): 1 channel (μ PD703212Y, 703213Y, 703214Y, 703215Y, 70F3214Y, 70F3214HY, 70F3215HY)

2 channels

- O A/D converter: 10-bit resolution \times 8 channels
- O D/A converter: 8-bit resolution $\times\,2$ channels
- O Real-time output port: 6 bits \times 1 channel
- O Standby functions: HALT/IDLE/STOP modes, subclock/sub-IDLE modes
- O ROM correction: 4 correction addresses specifiable
- O Clock generator

Main clock oscillation (fx)/subclock oscillation (fxT)

CPU clock (fcPu) 7 steps (fxx, fxx/2, fxx/4, fxx/8, fxx/16, fxx/32, fxt)

Clock-through mode/PLL mode selectable

- O Reset
 - Reset by RESET pin
 - Reset by overflow of watchdog timer 1 (WDTRES1)
 - Reset by overflow of watchdog timer 2 (WDTRES2)
- O Package: 100-pin plastic LQFP (fine pitch) (14×14)
 - 100-pin plastic QFP (14 × 20)

1.3 Applications

- O Automotive
 - System control of body electrical system (power windows, keyless entry reception, etc.)
 - Submicrocontroller of control system
- O Home audio, car audio
- O AV equipment
- O PC peripheral devices (keyboards, etc.)
- O Household appliances
 - Outdoor units of air conditioners
 - Microwave ovens, rice cookers
- O Industrial devices
 - Pumps
 - Vending machines
 - FA

<R> 1.4 Ordering Information

(1) Standard products

Part Number	Package	Quality Grade
μPD703212GC-xxx-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Standard
μPD703212GC-xxx-8EU-A	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Standard
μPD703212YGC-xxx-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Standard
μPD703213GC-xxx-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Standard
μPD703213GC-xxx-8EU-A	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Standard
μPD703213YGC-xxx-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Standard
μPD703214GC-xxx-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Standard
μPD703214GC-xxx-8EU-A	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Standard
μPD703214YGC-xxx-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Standard
μPD703215GC-xxx-8EA-A	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Standard
μ PD703215GF-xxx-JBT-A	100-pin plastic QFP (14 $ imes$ 20)	Standard
μPD703215YGC-xxx-8EA-A	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Standard
μ PD703215YGF-xxx-JBT-A	100-pin plastic QFP (14 $ imes$ 20)	Standard
μPD70F3214GC-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Standard
μPD70F3214GC-8EU-A	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Standard
μPD70F3214YGC-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Standard
μPD70F3214HGC-8EA-A	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Standard
μ PD70F3214HGF-JBT-A	100-pin plastic QFP (14 $ imes$ 20)	Standard
μ PD70F3214HYGC-8EA-A	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Standard
μ PD70F3214HYGF-JBT-A	100-pin plastic QFP (14 $ imes$ 20)	Standard
μPD70F3215HGC-8EA-A	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Standard
μ PD70F3215HGF-JBT-A	100-pin plastic QFP (14 $ imes$ 20)	Standard
μ PD70F3215HYGC-8EA-A	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Standard
μ PD70F3215HYGF-JBT-A	100-pin plastic QFP (14 $ imes$ 20)	Standard

Remarks 1. xxx indicates ROM code suffix.

2. Products with -A at the end of the part number are lead-free products.

Please refer to "Quality Grades on NEC Semiconductor Devices" (Document No. C11531E) published by NEC Electronics Corporation to know the specification of the quality grade on the device and its recommended applications.

(2) (A), (A1), and (A2) grade products

Part Number	Package	Quality Grade
μPD703212GC(A)-xxx-8EU	100-pin plastic LQFP (fine pitch) (14×14)	Special
μPD703212YGC(A)-xxx-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Special
μPD703213GC(A)-xxx-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Special
μPD703213YGC(A)-xxx-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Special
μPD703214GC(A)-xxx-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Special
μPD703214YGC(A)-xxx-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Special
μPD70F3214GC(A)-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Special
μPD70F3214YGC(A)-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Special
μPD703212GC(A1)-xxx-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Special
μPD703212YGC(A1)-xxx-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Special
μPD703213GC(A1)-xxx-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Special
μPD703213YGC(A1)-xxx-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Special
μPD703214GC(A1)-xxx-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Special
μPD703214YGC(A1)-xxx-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Special
μPD703212GC(A2)-xxx-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Special
μPD703212YGC(A2)-xxx-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Special
μPD703213GC(A2)-xxx-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Special
μPD703213YGC(A2)-xxx-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Special
μPD703214GC(A2)-xxx-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Special
μPD703214YGC(A2)-xxx-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Special

Remark xxx indicates ROM code suffix.


Please refer to "Quality Grades on NEC Semiconductor Devices" (Document No. C11531E) published by NEC Electronics Corporation to know the specification of the quality grade on the device and its recommended applications.

1.5 Pin Configuration (Top View)

```
100-pin plastic LQFP (fine pitch) (14 \times 14)
```

μPD703212GC-xxx-8EU μPD703212GC-xxx-8EU-A μPD703212YGC-xxx-8EU μPD703213GC-xxx-8EU μPD703213GC-xxx-8EU-A μPD703213YGC-xxx-8EU μPD703214GC-xxx-8EU μPD703214GC-xxx-8EU μPD703215GC-xxx-8EA-A μPD703215YGC-xxx-8EA-A μPD7053214GC-8EU μPD70F3214GC-8EU-A μPD70F3214YGC-8EU μPD70F3214HGC-8EA-A μPD70F3214HYGC-8EA-A μPD70F3215HGC-8EA-A μPD70F3215HYGC-8EA-A μPD703212GC(A)-xxx-8EU μPD703212YGC(A)-xxx-8EU μPD703213YGC(A)-xxx-8EU μPD703214GC(A)-xxx-8EU μPD703214GC(A)-8EU μPD70F3214YGC(A)-8EU

μPD703212GC(A1)-xxx-8EU μPD703212YGC(A1)-xxx-8EU μPD703213YGC(A1)-xxx-8EU μPD703213YGC(A1)-xxx-8EU μPD703214GC(A1)-xxx-8EU μPD703212GC(A2)-xxx-8EU μPD703213GC(A2)-xxx-8EU μPD703213YGC(A2)-xxx-8EU μPD703214GC(A2)-xxx-8EU μPD703214YGC(A2)-xxx-8EU




Notes 1.	IC pin:	Connect directly to Vss (µPD703212, 703212Y, 703213, 703213Y, 703214, 703214Y, 703215, 703215Y).		
	VPP pin:	Connect to Vss in normal operation mode (μ PD70F3214, 70F3214Y).		
	FLMD0 pin:	Connect to Vss in normal operation mode (μ PD70F3214H, 70F3214HY, 70F3215H, 70F3215HY).		
	FLMD1 pin:	Used only in the μ PD70F3214H, 70F3214HY, 70F3215H, and 70F3215HY.		
2.	. When using a regulator, connect the REGC pin to Vss via a 10 μ F capacitor.			
	When not us	ing a regulator, connect the REGC pin directly to V_{DD} .		
3.		TOP00, TIP01, and TOP01 pins can be used only in the μ PD703215, 703215Y, and 70F3215HY.		
4.		and SDA0 pins can be used only in the μ PD703212Y, 703213Y, 703214Y, 703215Y, 70F3214HY, and 70F3215HY.		
Caution		ne same potential as Vod. used when Vod = EVod ≥ BVod.		

100-pin plastic QFP (14 × 20) μPD703215GF-xxx-JBT-A μPD703215YGF-xxx-JBT-A μPD70F3214HYGF-JBT-A

μPD70F3215HGF-JBT-A μPD70F3215HYGF-JBT-A

(1/2)




Notes 1	I. IC pin:	Connect directly to Vss (μ PD703215, 703215Y).	
10100		Connect to Vss in normal operation mode (µPD70F3214H, 70F3214HY, 70F3215H,	
		70F3215HY).	
	FLMD1 pin:	Used only in the μ PD70F3214H, 70F3214HY, 70F3215H, and 70F3215HY.	
2	. When using a regulator, connect the REGC pin to Vss via a 10 μ F capacitor.		
	When not us	sing a regulator, connect the REGC pin directly to V_{DD} .	
3	B. The TIP00,	TOP00, TIP01, and TOP01 pins can be used only in the $\mu \text{PD703215},$ 703215Y,	
	70F3215H, a	and 70F3215HY.	
2	I. The SCL0 a	nd SDA0 pins can be used only in the μ PD703215Y, 70F3214HY, and 70F3215HY.	
Caution	Make EVpp t	ne same potential as VDD.	
Caution		used when $V_{DD} = EV_{DD} \ge BV_{DD}$.	
	•••••••••••		

Pin identification

A0 to A21:	Address bus	PDL0 to PDL15:	Port DL
AD0 to AD15:	Address/data bus	RD:	Read strobe
ANI0 to ANI7:	Analog input	REGC:	Regulator control
ANO0, ANO1:	Analog output	RESET:	Reset
ASCK0:	Asynchronous serial clock	RTP00 to RTP05:	Real-time output port
ASTB:	Address strobe	RXD0, RXD1:	Receive data
AVREF0, AVREF1:	Analog reference voltage	SCK00, SCK01,	
AVss:	Ground for analog	SCKA0, SCKA1:	Serial clock
BVDD:	Power supply for bus interface	SCL0:	Serial clock
BVss:	Ground for bus interface	SDA0:	Serial data
CLKOUT:	Clock output	SI00, SI01,	
CS0, CS1:	Chip select	SIA0, SIA1:	Serial input
EVDD:	Power supply for port	SO00, SO01,	
EVss:	Ground for port	SOA0, SOA1:	Serial output
FLMD0, FLMD1	Flash programming mode	TI000, TI001,	
HLDAK:	Hold acknowledge	TI010, TI011,	
HLDRQ:	Hold request	TI020, TI021,	
IC:	Internally connected	TI030, TI031,	
INTP0 to INTP6:	External interrupt input	TI50, TI51,	
KR0 to KR7:	Key return	TIP00, TIP01:	Timer input
NMI:	Non-maskable interrupt request	TO00 to TO03,	
P00 to P06:	Port 0	TO50, TO51,	
P10, P11:	Port 1	TOH0, TOH1,	
P30 to P39:	Port 3	TOP00, TOP01:	Timer output
P40 to P42:	Port 4	TXD0, TXD1:	Transmit data
P50 to P55:	Port 5	VDD:	Power supply
P70 to P77:	Port 7	Vpp:	Programming power supply
P90 to P915:	Port 9	Vss:	Ground
PCM0 to PCM3:	Port CM	WAIT:	Wait
PCS0, PCS1:	Port CS	WR0:	Lower byte write strobe
PCT0, PCT1,		WR1:	Upper byte write strobe
PCT4, PCT6:	Port CT	X1, X2:	Crystal for main clock
PDH0 to PDH5:	Port DH	XT1, XT2:	Crystal for subclock

1.6 Function Block Configuration

(1) Internal block diagram



(2) Internal units

(a) CPU

The CPU uses five-stage pipeline control to enable single-clock execution of address calculations, arithmetic logic operations, data transfers, and almost all other types of instruction processing. Other dedicated on-chip hardware, such as a multiplier (16 bits \times 16 bits \rightarrow 32 bits) and a barrel shifter (32 bits) help accelerate complex processing.

(b) Bus control unit (BCU)

The BCU starts a required external bus cycle based on the physical address obtained by the CPU. When an instruction is fetched from external memory space and the CPU does not send a bus cycle start request, the BCU generates a prefetch address and prefetches the instruction code. The prefetched instruction code is stored in an internal instruction queue.

(c) ROM

This consists of a 256 KB, 128 KB, 96 KB, or 64 KB mask ROM or flash memory mapped to the address spaces from 0000000H to 003FFFFH, 0000000H to 001FFFFH, 0000000H to 0017FFFH, or 0000000H to 000FFFFH, respectively.

ROM can be accessed by the CPU in one clock cycle during instruction fetch.

(d) RAM

This consists of a 16 KB, 6 KB, or 4 KB RAM mapped to the address spaces from 3FFB000H to 3FFEFFFH, 3FFD800H to 3FFEFFFH, or 3FFE000H to 3FFEFFFH.

RAM can be accessed by the CPU in one clock cycle during data access.

(e) Interrupt controller (INTC)

This controller handles hardware interrupt requests (NMI, INTP0 to INTP6) from on-chip peripheral hardware and external hardware. Eight levels of interrupt priorities can be specified for these interrupt requests, and multiplexed servicing control can be performed.

(f) Clock generator (CG)

A main clock oscillator and subclock oscillator are provided and generate the main clock oscillation frequency (fx) and subclock frequency (fxT), respectively.

There are two modes: In the clock-through mode, fx is used as the main clock frequency (fxx) as is. In the PLL mode, fx is used multiplied by 4.

The CPU clock frequency (fcPu) can be selected from among fxx, fxx/2, fxx/4, fxx/8, fxx/16, fxx/32, and fxt.

(g) Timer/counter

Four 16-bit timer/event counter 0 channels, one 16-bit timer/event counter P channel^{Note}, and two 8-bit timer/event counter 5 channels are incorporated, enabling measurement of pulse intervals and frequency as well as programmable pulse output.

Two 8-bit timer/event counter 5 channels can be connected in cascade to configure a 16-bit timer.

Two 8-bit timer H channels enabling programmable pulse output are provided on chip.

Note *μ*PD703215, 703215Y, 70F3215H, 70F3215HY only

(h) Watch timer

This timer counts the reference time (0.5 seconds) for counting the clock from the subclock (32.768 kHz) or f_{BRG} (32.768 kHz) from the clock generator. At the same time, the watch timer can be used as an interval timer.

(i) Watchdog timer

Two watchdog timer channels are provided on chip to detect program loops and system abnormalities. Watchdog timer 1 can be used as an interval timer. When used as a watchdog timer, it generates a non-maskable interrupt request signal (INTWDT1) or system reset signal (WDTRES1) after an overflow occurs. When used as an interval timer, it generates a maskable interrupt request signal (INTWDT1) after an overflow occurs.

Watchdog timer 2 operates by default following reset release.

It generates a non-maskable interrupt request signal (INTWDT2) or system reset signal (WDTRES2) after an overflow occurs.

(j) Serial interface (SIO)

The V850ES/KG1 includes four kinds of serial interfaces: an asynchronous serial interface (UARTn), a clocked serial interface (CSI0n), a clocked serial interface with an automatic transmit/receive function (CSIAn), and an l²C bus interface (l²C0). The μ PD703212, 703213, 703214, 703215, 70F3214, 70F3214H, and 70F3215H can simultaneously use up to six channels, and the μ PD703212Y, 703213Y, 703214Y, 7053214Y, 70F3214HY, and 70F3215HY up to seven channels.

For UARTn, data is transferred via the TXDn and RXDn pins.

For CSI0n, data is transferred via the SO0n, SI0n, and SCK0n pins.

For CSIAn, data is transferred via the SOAn, SIAn, and SCKAn pins.

For I²C0, data is transferred via the SDA0 and SCL0 pins.

I²C0 is provided only in the μ PD703212Y, 703213Y, 703214Y, 703215Y, 70F3214Y, 70F3214HY, and 70F3215HY.

Remark n = 0, 1

(k) A/D converter

This high-speed, high-resolution 10-bit A/D converter includes 8 analog input pins. Conversion is performed using the successive approximation method.

(I) D/A converter

Two 8-bit resolution D/A converter channels are included on chip. The D/A converter uses the R-2R ladder method.

(m) ROM correction

This function is used to replace part of a program in the mask ROM with that contained in the internal RAM. Up to four correction addresses can be specified.

(n) Key interrupt function

A key interrupt request signal (INTKR) can be generated by inputting a falling edge to the eight key input pins.

(o) Real-time output function

This function transfers 6-bit data set beforehand to output latches upon occurrence of a timer compare register match signal.

A 1-channel 6-bit data real-time output function is provided on chip.

(p) Ports

As shown below, the following ports have general-purpose port functions and control pin functions.

Port	I/O	Alternate Function
P0	7-bit I/O	NMI, external interrupt, timer output
P1	2-bit I/O	D/A converter analog output
P3	10-bit I/O	Serial interface, timer I/O
P4	3-bit I/O	Serial interface
P5	6-bit I/O	Serial interface, timer I/O, key interrupt function, real-time output function
P7	8-bit input	A/D converter analog input
P9	16-bit I/O	External address bus, serial interface, timer I/O, external interrupt, key interrupt function
РСМ	4-bit I/O	External bus control signal
PCS	2-bit I/O	Chip select output
PCT	4-bit I/O	External bus control signal
PDH	6-bit I/O	External address bus
PDL	16-bit I/O	External address/data bus

1.7 Overview of Functions

(1/2)Part Number μPD703212/ μPD703213/ μPD703214/ μPD70F3214/ μPD70F3214H/ μPD703215/ µPD70F3215H μPD70F3215HΥ μPD703212Y µPD703213Y μPD703214Y μPD70F3214Y μPD70F3214HY μPD703215Y ROM Internal 64 KB 96 KB 128 KB 128 KB 128 KB 256 KB 256 KB (single-power memory (single-power (two-power flash memory) flash memory) flash memory) High-speed RAM 4 KB 6 KB 16 KB Buffer RAM 64 bytes Memory Logical space 64 MB space External memory 3 MB area External bus interface Address bus: 22 bits Data bus: 8/16 bits Multiplex bus mode/separate bus mode General-purpose registers 32 bits \times 32 registers

							(2/2)		
Part Number	μPD70321	2/ <i>μ</i> PD703213	β/ μPD703214/	μPD70F3214/	μPD70F3214H/	μPD703215/	µPD70F3215H/		
	μPD703212	2Y μPD703213	Υ <i>μ</i> PD703214Υ	μPD70F3214Y	μPD70F3214HY	μPD703215Y	μPD70F3215HY		
Main clock	Ceramic/crystal/external clock								
(oscillation frequency)	When PL	When PLL not used 2 to 10 MHz: 2.7 to 5.5 V							
	When	REGC pin	Standard products	, (A) grade produ	cts: 2 to 5 MHz: 4.	.5 to 5.5 V, 2 to 4	4 MHz: 4.0 to 5.5		
	PLL	connected							
	used directly to V_{DD} (A1) grade products: 2 to 5 MHz: 4.5 to 5.5 V, 2 to 4 MHz: 4.0 to						Ι,		
			2 to 3 MHz: 3.5 to 3			1117:25 to 55 \	,		
		10 . 5	(A2) grade product						
		10 µF capacitor connected to	Standard products 4 MHz: 4.0 to 5.5 \		cts, (AT) grade pro	oducts, (A2) grad	de products: 2 to		
		REGC pin							
Subclock		·	С	rystal/external clo	ock				
(oscillation frequency)				(32.768 kHz)					
Minimum instruction			50 ns (When ma	in clock operated	at (fxx) = 20 MHz)	1			
execution time									
DSP function			32 × 32 = 6	64: 200 to 250 ns	(at 20 MHz)				
				32 = 32: 300 ns (
	$16 \times 16 = 32$: 50 to 100 ns (at 20 MHz)								
	16 × 16 + 32 = 32: 150 ns (at 20 MHz)								
I/O ports	84 • Input: 8								
		mong these, N-ch	open-drain output s	electable: 8, fixed	to N-ch open-dra	ain output: 4)			
Timer	16-bit timer/event counter 0: 4 channels					16-bit timer/event counter P:			
	8-bit timer/e	vent counter 5: 2		1 channel					
	(16-bit timer/event counter: usable as 1 channel)								
	8-bit timer H: 2 channels								
	Watch timer: 1 channel 8-bit interval timer: 1 channel								
	Watchdog timer: 2 channels								
Real-time output port			4 bits ×	1, 2 bits $ imes$ 1, or 6	$6 \text{ bits} \times 1$				
A/D converter			10-bit	resolution \times 8 ch	annels				
D/A converter			8-bit	resolution $ imes$ 2 cha	annels				
Serial interface	CSI: 2 channels								
	CSIA (with automatic transmit/receive function): 2 channels								
	UART: 2 channels								
	I ² C bus: 1 channel ^{Note 1}								
	Dedicated baud rate generator: 2 channels								
Interrupt sources	External: 9 (9) ^{Note 2} , internal: 30/31 ^{Note 1} External: 9 (9) ^{Note 2} , internal 33/34 ^{Note 1} 33/34 ^{Note 1}						internal:		
Power save function			STOP/IE	DLE/HALT/sub-ID	LE mode				
Operating supply voltage	Standard pr	oducts, (A) grade	products: 4.5 to 5.5	V (at 20 MHz)/4.0	0 to 5.5 V (at 16 M	IHz)/2.7 to 5.5 V	(at 10 MHz)		
			rsion only): 4.5 to 5.	. ,		,	V (at 12 MHz)		
	(A2) grade p	products (mask ve	rsion only): 4.0 to 5.			MHz)			
Package	100-pin plastic LQFP (fine pitch) (14×14 mm)								
	100-pin plastic QFP (14 × 20 mm)								

Notes 1. Only in products with an I^2C bus (Y products).

2. The figure in parentheses indicates the number of external interrupts for which STOP mode can be released.

CHAPTER 2 PIN FUNCTIONS

The names and functions of the pins of the V850ES/KG1 are described below, divided into port pins and non-port pins.

The pin I/O buffer power supplies are divided into three systems; AVREF0/AVREF1, BVDD, and EVDD. The relationship between these power supplies and the pins is shown below.

Power Supply	Corresponding Pins				
AV _{REF0}	Port 7				
AV _{REF1}	Port 1				
BVDD	Ports CM, CS, CT, DH, DL				
EVDD	RESET, ports 0, 3 to 5, 9				

Table 2-1. Pin I/O Buffer Power Supplies

2.1 List of Pin Functions

(1) Port pins

	1					(1/3)							
Pin Name	Pin		I/O	Pull-up Resistor	Function	Alternate Function							
	GC												
P00	6	8	I/O	I/O	I/O	I/O	Yes	Port 0	ТОНО				
P01	7	9			I/O port Input/output can be specified in 1-bit units.	TOH1							
P02	17	19				NMI							
P03	18	20				INTP0							
P04	19	21				INTP1							
P05	20	22				INTP2							
P06	21	23				INTP3							
P10	3	5	I/O	Yes	Port 1 I/O port	ANO0							
P11	4	6			Input/output can be specified in 1-bit units.	ANO1							
P30	25	27	I/O	Yes	Port 3	TXD0							
P31	26	28							I/O port	RXD0			
P32	27	29			Input/output can be specified in 1-bit units. P36 to P39 are fixed to N-ch open-drain output.	ASCK0							
P33	28	30				TI000/TO00/TIP00 ^{Note 2} / TOP00 ^{Note 2}							
P34	29	31			1						TI001/TIP01 ^{Note 2} /TOP01 ^{Note 2}		
P35	30	32				TI010/TO01							
P36	31	33		No ^{Note 1}		-							
P37	32	34				-							
P38	35	37	l	l					I	l			SDA0 ^{Note 3}
P39	36	38				SCL0 ^{Note 3}							
P40	22	24	I/O	Yes	Port 4	SI00							
P41	23	25			I/O port	SO00							
P42	24	26			Input/output can be specified in 1-bit units. P41 and P42 can be specified as N-ch open- drain output in 1-bit units.	SCK00							
P50	37	39	I/O	Yes	Port 5	TI011/RTP00/KR0							
P51	38	40			I/O port	TI50/RTP01/KR1							
P52	39	41			Input/output can be specified in 1-bit units. P54 and P55 can be specified as N-ch open-	TO50/RTP02/KR2							
P53	40	42			drain output in 1-bit units.	SIA0/RTP03/KR3							
P54	41	43				SOA0/RTP04/KR4							
P55	42	44				SCKA0/RTP05/KR5							

Notes 1. An on-chip pull-up resistor can be provided by a mask option (only in the mask ROM versions).

- **2.** Only in the μPD703215, 703215Y, 70F3215H, 70F3215HY
- **3.** Only in products with an I²C bus (Y products)

Remark GC: 100-pin plastic LQFP (fine pitch) (14×14)

Pin Name	Pin	No.	I/O	Pull-up Resistor	Function	Alternate Function								
	GC	GF												
P70	100	2	Input	No	Port 7	ANIO								
P71	99	1			Input port	ANI1								
P72	98	100				ANI2								
P73	97	99				ANI3								
P74	96	98				ANI4								
P75	95	97				ANI5								
P76	94	96				ANI6								
P77	93	95				ANI7								
P90	43	45	I/O	Yes	Port 9	A0/TXD1/KR6								
P91	44	46			I/O port Input/output can be specified in 1-bit units.	A1/RXD1/KR7								
P92	45	47			P98, P99, P911, and P912 can be specified	A2/TI020/TO02								
P93	46	48			as N-ch open-drain output in 1-bit units.	A3/TI021								
P94	47	49			A4/TI030/TO03									
P95	48	50				A5/TI031								
P96	49	51				A6/TI51/TO51								
P97	50	52				A7/SI01								
P98	51	53				A8/SO01								
P99	52	54					A9/SCK01							
P910	53	55												A10/SIA1
P911	54	56											A11/SOA1	
P912	55	57									A12/SCKA1			
P913	56	58				A13/INTP4								
P914	57	59				A14/INTP5								
P915	58	60				A15/INTP6								
PCM0	61	63	I/O	No	Port CM	WAIT								
PCM1	62	64			I/O port Input/output can be specified in 1-bit units.	CLKOUT								
PCM2	63	65				HLDAK								
PCM3	64	66				HLDRQ								
PCS0	59	61	I/O	No	Port CS	CS0								
PCS1	60	62			I/O port Input/output can be specified in 1-bit units.	CS1								
PCT0	65	67	I/O	No	Port CT	WRO								
PCT1	66	68			I/O port	WR1								
PCT4	67	69			Input/output can be specified in 1-bit units.	RD								
PCT6	68	70				ASTB								

Remark GC: 100-pin plastic LQFP (fine pitch) (14×14)

Pin Name	Pin	No.	I/O	Pull-up Resistor	Function	Alternate Function
	GC	GF				
PDH0	87	89	I/O	No	Port DH	A16
PDH1	88	90			I/O port	A17
PDH2	89	91			Input/output can be specified in 1-bit units.	A18
PDH3	90	92				A19
PDH4	91	93				A20
PDH5	92	94				A21
PDL0	71	73	I/O	No	Port DL	AD0
PDL1	72	74			I/O port	AD1
PDL2	73	75			Input/output can be specified in 1-bit units.	AD2
PDL3	74	76				AD3
PDL4	75	77				AD4
PDL5	76	78				AD5/FLMD1 ^{Note}
PDL6	77	79				AD6
PDL7	78	80				AD7
PDL8	79	81				AD8
PDL9	80	82				AD9
PDL10	81	83				AD10
PDL11	82	84				AD11
PDL12	83	85				AD12
PDL13	84	86				AD13
PDL14	85	87				AD14
PDL15	86	88				AD15

Note Only in the μ PD70F3214H, 70F3214HY, 70F3215H, 70F3215HY

Remark GC: 100-pin plastic LQFP (fine pitch) (14×14)

(2) Non-port pins

Pin Name	Pin	No.	I/O	Pull-up Resistor	Function	Alternate Function			
	GC	GF							
A0	43	45	Output	Output	Yes	Address bus for external memory	P90/TXD1/KR6		
A1	44	46			(when using a separate bus)	P91/RXD1/KR7			
A2	45	47				P92/TI020/TO02			
A3	46	48					P93/TI021		
A4	47	49						P94/TI030/TO03	
A5	48	50				P95/TI031			
A6	49	51				P96/TI51/TO51			
A7	50	52				P97/SI01			
A8	51	53				P98/SO01			
A9	52	54				P99/SCK01			
A10	53	55				P910/SIA1			
A11	54	56				P911/SOA1			
A12	55	57				P912/SCKA1			
A13	56	58				P913/INTP4			
A14	57	59				P914/INTP5			
A15	58	60				P915/INTP6			
A16	87	89	Output	No	Address bus for external memory	PDH0			
A17	88	90				PDH1			
A18	89	91				PDH2			
A19	90	92		-			PDH3		
A20	91	93				-			PDH4
A21	92	94							
AD0	71	73	I/O	No	Address/data bus for external memory	PDL0			
AD1	72	74				PDL1			
AD2	73	75				PDL2			
AD3	74	76				PDL3			
AD4	75	77				PDL4			
AD5	76	78				PDL5/FLMD1 ^{Note}			
AD6	77	79				PDL6			
AD7	78	80				PDL7			
AD8	79	81				PDL8			
AD9	80	82				PDL9			
AD10	81	83				PDL10			
AD11	82	84				PDL11			
AD12	83	85				PDL12			
AD13	84	86				PDL13			
AD14	85	87				PDL14			
AD15	86	88				PDL15			

Note Only in the μ PD70F3214H, 70F3214HY, 70F3215H, 70F3215HY

Remark GC: 100-pin plastic LQFP (fine pitch) (14×14)

Pin Name	Pin	No.	I/O	Pull-up Resistor	Function	Alternate Function
	GC	GF				
ANI0	100	2	Input	No	Analog voltage input for A/D converter	P70
ANI1	99	1				P71
ANI2	98	100				P72
ANI3	97	99				P73
ANI4	96	98				P74
ANI5	95	97				P75
ANI6	94	96				P76
ANI7	93	95				P77
ANO0	3	5	Output	Yes	Analog voltage output for D/A converter	P10
ANO1	4	6				P11
ASCK0	27	29	Input	Yes	UART0 serial clock input	P32
ASTB	68	70	Output	No	Address strobe signal output for external memory	PCT6
AV _{REF0}	1	3	-	-	Reference voltage for A/D converter and alternate-function ports	-
AV _{REF1}	5	7	_	-	Reference voltage for D/A converter	-
AVss	2	4	-	_	Ground potential for A/D and D/A converters	-
BVDD	70	72	-	-	Positive power supply for bus interface and alternate-function ports	-
BVss	69	71	-	-	Ground potential for bus interface and alternate-function ports	-
CLKOUT	62	64	Output	No	Internal system clock output	PCM1
CS0	59	61	Output	No	Chip select output	PCS0
CS1	60	62				PCS1
EVDD	34	36	_	_	Positive power supply for external	-
EVss	33	35	_	-	Ground potential for external	-
FLMD0 ^{Note 1}	8	10	_	-	Flash programming mode setting pin	-
FLMD1 ^{Note 1}	76	78				PDL5/AD5
HLDAK	63	65	Output	No	Bus hold acknowledge output	PCM2
HLDRQ	64	66	Input	No	Bus hold request input	PCM3
IC ^{Note 2}	8	10	_	-	Internally connected	-
INTP0	18	20	Input	Yes	External interrupt request input	P03
INTP1	19	21	1		(maskable, analog noise elimination)	P04
INTP2	20	22				P05
INTP3	21	23	1			P06
INTP4	56	58				P913/A13
INTP5	57	59				P914/A14
INTP6	58	60				P915/A15

Notes 1. Only in the μ PD70F3214H, 70F3214HY, 70F3215H, 70F3215HY

2. Only in the mask ROM versions

Remark GC: 100-pin plastic LQFP (fine pitch) (14×14)

	T				1	(3/4)		
Pin Name	Pin	No.	I/O	Pull-up Resistor	Function	Alternate Function		
	GC	GF						
KR0	37	39	Input	Yes	Key return input	P50/TI011/RTP00		
KR1	38	40				P51/TI50/RTP01		
KR2	39	41				P52/TO50/RTP02		
KR3	40	42				P53/SIA0/RTP03		
KR4	41	43				P54/SOA0/RTP04		
KR5	42	44				P55/SCKA0/RTP05		
KR6	43	45				P90/A0/TXD1		
KR7	44	46				P91/A1/RXD1		
NMI	17	19	Input	Yes	External interrupt input (non-maskable, analog noise elimination)	P02		
RD	67	69	Output	No	Read strobe signal output for external memory	PCT4		
REGC	10	12	-	-	Connecting capacitor for regulator output stabilization	_		
RESET	14	16	Input	-	System reset input	-		
RTP00	37	39	Output	Yes	Real-time output port	P50/TI011/KR0		
RTP01	38	40				P51/TI50/KR1		
RTP02	39	41				P52/TO50/KR2		
RTP03	40	42				P53/SIA0/KR3		
RTP04	41	43				P54/SOA0/KR4		
RTP05	42	44				P55/SCKA0/KR5		
RXD0	26	28	Input	Yes	Serial receive data input for UART0	P31		
RXD1	44	46			Serial receive data input for UART1	P91/A1/KR7		
SCK00	24	26	I/O	Yes	Serial clock I/O for CSI00, CSI01, CSIA0,	P42		
SCK01	52	54			CSIA1	P99/A9		
SCKA0	42	44			N-ch open-drain output can be specified in 1-	P55/RTP05/KR5		
SCKA1	55	57			bit units.	P912/A12		
SCL0 ^{Note 1}	36	38	I/O	No ^{Note 2}	Serial clock I/O for I ² C0 Fixed to N-ch open-drain output	P39		
SDA0 ^{Note 1}	35	37	I/O	No ^{Note 2}	Serial transmit/receive data I/O for I ² C0 Fixed to N-ch open-drain output	P38		
SI00	22	24	Input	Yes	Serial receive data input for CSI00	P40		
SI01	50	52			Serial receive data input for CSI01	P97/A7		
SIA0	40	42			Serial receive data input for CSIA0	P53/RTP03/KR3		
SIA1	53	55			Serial receive data input for CSIA1	P910/A10		
SO00	23	25	Output	Yes	Serial transmit data output for CSI00, CSI01,	P41		
SO01	51	53					CSIA0, CSIA1	P98/A8
SOA0	41	43			N-ch open-drain output can be specified in 1-	P54/RTP04/KR4		
SOA1	54	56			bit units.	P911/A11		

Notes 1. Only in products with an I^2C bus (Y products)

2. An on-chip pull-up resistor can be provided by a mask option (only in the mask ROM versions).

Remark GC: 100-pin plastic LQFP (fine pitch) (14×14)

Pin Name	Pin	No.	I/O	Pull-up Resistor	Function	Alternate Function
	GC	GF				
TI000	28	30	Input	Yes	Capture trigger input/external event input for TM00	P33/TO00/TIP00 ^{Note 1} /TOP00 ^{Note}
TI001	29	31			Capture trigger input for TM00	P34/TIP01 ^{Note 1} /TOP01 ^{Note 1}
TI010	30	32			Capture trigger input/external event input for TM01	P35/TO01
TI011	37	39			Capture trigger input for TM01	P50/RTP00/KR0
TI020	45	47			Capture trigger input/external event input for TM02	P92/A2/TO02
TI021	46	48			Capture trigger input for TM02	P93/A3
TI030	47	49			Capture trigger input/external event input for TM03	P94/A4/TO03
TI031	48	50			Capture trigger input for TM03	P95/A5
TI50	38	40			External event input for TM50	P51/RTP01/KR1
TI51	49	51			External event input for TM51	P96/A6/TO51
TIP00 ^{Note 1}	28	30			Capture trigger input/external event input/ external clock input for TMP0	P33/TI000/TO00/TOP00 ^{Note 1}
TIP01 ^{Note 1}	29	31			Capture trigger input	P34/TI001/TOP01 ^{Note 1}
TO00	28	30	Output	Yes	Timer output for TM00	P33/TI000/TIP00 ^{Note 1} /TOP00 ^{Note}
TO01	30	32			Timer output for TM01	P35/TI010
TO02	45	47			Timer output for TM02	P92/A2/TI020
TO03	47	49			Timer output for TM03	P94/A4/TI030
TO50	39	41			Timer output for TM50	P52/RTP02/KR2
TO51	49	51			Timer output for TM51	P96/A6/TI51
TOH0	6	8			Timer output for TMH0	P00
TOH1	7	9			Timer output for TMH1	P01
TOP00 ^{Note 1}	28	30			Timer output for TMP0	P33/TI000/TO00/TIP00 ^{Note 1}
TOP01 ^{Note 1}	29	31				P34/TI001/TIP01 ^{Note 1}
TXD0	25	27	Output	Yes	Serial transmit data output for UART0	P30
TXD1	43	45			Serial transmit data output for UART1	P90/A0/KR6
VDD	9	11	_	-	Positive power supply pin for internal	_
VPP ^{Note 2}	8	-	_	-	High-voltage application pin for program write/verify	_
Vss	11	13	-	-	Ground potential for internal	_
WAIT	61	63	Input	No	External wait input	PCM0
WR0	65	67	Output	No	Write strobe for external memory (lower 8 bits)	PCT0
WR1	66	68			Write strobe for external memory (higher 8 bits)	PCT1
X1	12	14	Input	No	Connecting resonator for main clock	_
X2	13	15	-	No		_
XT1	15	17	Input	No	Connecting resonator for subclock	_
XT2	16	18	_	No		_

Notes 1. Only in the μ PD703215, 703215Y, 70F3215H, 70F3215HY

2. Only in the *µ*PD70F3214, 70F3214Y

Remark GC: 100-pin plastic LQFP (fine pitch) (14×14)

2.2 Pin Status

The address bus becomes undefined during accesses to the internal RAM and ROM. The data bus goes into the high-impedance state without data output. The external bus control signal becomes inactive.

During peripheral I/O access, the address bus outputs the addresses of the on-chip peripheral I/Os that are accessed. The data bus goes into the high-impedance state without data output. The external bus control signal becomes inactive.

Operating Status Pin	Reset ^{Note 1}	HALT Mode	IDLE Mode/ STOP Mode	Idle State ^{Note 2}	Bus Hold
AD0 to AD15 (PDL0 to PDL15)	Hi-Z	Note 3	Hi-Z	Held	Hi-Z
A0 to A15 (P90 to P915)	Hi-Z	Undefined ^{Note 4}	Hi-Z	Held	Hi-Z
A16 to A21 (PDH0 to PDH5)	Hi-Z	Undefined	Hi-Z	Held	Hi-Z
WAIT (PCM0)	Hi-Z	-	_	_	_
CLKOUT (PCM1)	Hi-Z	Operating	L	Operating	Operating
CS0, CS1 (PCS0, PCS1)	Hi-Z	н	н	Held	Hi-Z
WR0, WR1 (PCT0, PCT1)	Hi-Z	н	Н	н	Hi-Z
RD (PCT4)	Hi-Z	н	Н	н	Hi-Z
ASTB (PCT6)	Hi-Z	н	н	н	Hi-Z
HLDAK (PCM2)	Hi-Z	Operating	Н	н	L
HLDRQ (PCM3)	Hi-Z	Operating	_	_	Operating

 Table 2-2. Pin Operation Status in Operation Modes

Notes 1. Since the bus control pin is also used as a port pin, it is initialized to the port mode (input) after reset.

2. The pin statuses in the idle state inserted after the T3 state in the multiplex bus mode and after the T2 state in the separate bus mode are listed.

- 3. In separate bus mode: Hi-Z In multiplex bus mode: Undefined
- 4. Only in separate bus mode

Remark Hi-Z: High impedance

- H: High-level output
- L: Low-level output
- -: Input without sampling (input acknowledgment not possible)

2.3 Pin I/O Circuits and Recommended Connection of Unused Pins

Pin	Alternate Function	Pin No.		I/O Circuit	Recommended Connection	
		GC	GF	Туре		
P00	ТОН0	6	8	5-A	Input: Independently connect to EVDD or	
P01	TOH1	7	9		EVss via a resistor.	
P02	NMI	17	19	5-W	Output: Leave open.	
P03 to P06	INTP0 to INTP3	18 to 21	20 to 23			
P10	ANO0	3	5	12-B	Input: Independently connect to AVREF1 or	
P11	ANO1	4	6		AV _{ss} via a resistor. Output: Leave open.	
P30	TXD0	25	27	5-A	Input: Independently connect to EVDD or	
P31	RXD0	26	28	5-W	EVss via a resistor.	
P32	ASCK0	27	29		Output: Leave open.	
P33	TI000/TO00/TIP00 ^{Note 1} /TOP00 ^{Note 1}	28	30			
P34	TI001/TIP01 ^{Note 1} /TOP01 ^{Note 1}	29	31			
P35	TI010/TO01	30	32			
P36, P37	-	31, 32	33, 34	13-AH ^{Note 3}		
				13-AB ^{Note 4}		
P38	SDA0 ^{Note 2}	35	37	13-AE ^{Note 3}		
				13-AD ^{Note 4}		
P39	SCL0 ^{Note 2}	36	38	13-AE ^{Note 3}		
				13-AD ^{Note 4}		
P40	SI00	22	24	5-W		
P41	SO00	23	25	10-E		
P42	SCK00	24	26	10-F		
P50	TI011/RTP00/KR0	37	39	8-A		
P51	TI50/RTP01/KR1	38	40			
P52	TO50/RTP02/KR2	39	41			
P53	SIA0/RTP03/KR3	40	42			
P54	SOA0/RTP04/KR4	41	43	10-A		
P55	SCKA0/RTP05/KR5	42	44			
P70 to P77	ANI0 to ANI7	100 to 93	2, 1, 100 to 95	9-C	Connect to AVREFO or AVSS.	
P90	A0/TXD1/KR6	43	45	8-A	Input: Independently connect to EVDD or	
P91	A1/RXD1/KR7	44	46	1	EVss via a resistor.	
P92	A2/TI020/TO02	45	47	1	Output: Leave open.	
P93	A3/TI021	46	48	5-W]	
P94	A4/TI030/TO03	47	49	8-A	1	
P95	A5/TI031	48	50	5-W	1	
P96	A6/TI51/TO51	49	51	8-A	1	

Notes 1. Only in the μ PD703215, 703215Y, 70F3215H, 70F3215HY

- **2.** Only in products with an I²C bus (Y products)
- 3. Mask ROM version
- 4. Flash memory version

Remark GC: 100-pin plastic LQFP (fine pitch) (14×14)

Pin	Alternate Function	Pin	Pin No.		Recommended Connection
		GC	GF	Туре	
P97	A7/SI01	50	52	5-W	Input: Independently connect to EVDD or
P98	A8/SO01	51	53	10-E	EVss via a resistor.
P99	A9/SCK01	52	54	10-F	Output: Leave open.
P910	A10/SIA1	53	55	5-W	
P911	A11/SOA1	54	56	10-E	
P912	A12/SCKA1	55	57	10-F	
P913 to P915	A13/INTP4 to A15/INTP6	56 to 58	58 to 60	5-W	
PCM0	WAIT	61	63	5	Input: Independently connect to BVDD or
PCM1	CLKOUT	62	64		BVss via a resistor.
PCM2	HLDAK	63	65		Output: Leave open.
РСМЗ	HLDRQ	64	66		
PCS0, PCS1	CS0, CS1	59, 60	61, 62	5	
PCT0, PCT1	WR0, WR1	65, 66	67, 68	5	
PCT4	RD	67	69		
PCT6	ASTB	68	70		
PDL0 to PDL4	AD0 to AD4	71 to 75	73 to 77	5	
PDL5	AD5/FLMD1 ^{Note 1}	76	78		
PDL6 to PDL15	AD6 to AD15	77 to 86	79 to 88		
PDH0 to PDH5	A16 to A21	87 to 92	89 to 94	5	
AV _{REF0}	_	1	3	-	Directly connect to VDD.
AV _{REF1}	_	5	7	-	Directly connect to VDD.
AVss	_	2	4	-	_
BVDD	_	70	72	-	_
BVss	_	69	71	-	_
EVDD	-	34	36	-	_
EVss	_	33	35	-	_
FLMD0 ^{Note 1}	_	8	10	-	Connect to Vss in normal operation mode.
IC ^{Note 2}	-	8	10	-	Directly connect to EVss or Vss or pull down with a 10 k Ω resistor.
RESET	_	14	16	2	_
VPP ^{Note 3}	-	8	-	-	Directly connect to EVss or Vss or pull down with a 10 k Ω resistor.
Vdd	_	9	11	_	_
Vss	_	11	13	-	_
X1	_	12	14	-	_
X2	_	13	15	-	-
XT1	_	15	17	16	Directly connect to Vss ^{Note 4} .
XT2	_	16	18	16	Leave open.

Notes 1. Only in the μPD70F3214H, 70F3214HY, 70F3215H, 70F3215HY


2. Only in the μ PD703212, 703212Y, 703213, 703213Y, 703214, 703214Y, 703215, 703215Y


3. Only in the μ PD70F3214, 70F3214Y

4. Be sure to set the PSMR.XTSTP bit to 1 when this pin is not used.

Remark GC: 100-pin plastic LQFP (fine pitch) (14×14)

2.4 Pin I/O Circuits





Remark Read VDD as EVDD or BVDD. Also, read Vss as EVss or BVss.

CHAPTER 3 CPU FUNCTIONS

The CPU of the V850ES/KG1 is based on the RISC architecture and executes most instructions in one clock cycle by using 5-stage pipeline control.

3.1 Features

O Number of instru	ctions:	83				
O Minimum instruction execution time:		50.0 ns (@	20 MHz operation:	4.5 to 5.5 V	/, REGC	= Vdd)
		62.5 ns (@	16 MHz operation:	4.0 to 5.5 V	/, REGC	= 10 <i>µ</i> F)
		100 ns (@	10 MHz operation:	2.7 to 5.5 V	/, REGC	= Vdd)
O Memory space	Program (physical	address) sp	ace: 64 MB linear			
	Data (logical addre	ess) space:	4 GB linear			

<R>

- Memory block division function: 2 MB, 2 MB/Total of 2 blocks
- O General-purpose registers: 32 bits \times 32
- O Internal 32-bit architecture
- O 5-stage pipeline control
- O Multiply/divide instructions
- O Saturated operation instructions
- O 32-bit shift instruction: 1 clock
- O Load/store instruction with long/short format
- O Four types of bit manipulation instructions
 - SET1
 - CLR1
 - NOT1
 - TST1

3.2 CPU Register Set

The CPU registers of the V850ES/KG1 can be classified into two categories: a general-purpose program register set and a dedicated system register set. All the registers have 32-bit width.

For details, refer to the V850ES Architecture User's Manual.

(1) Program register set	(2) System register set
31 (0 31
r0 (Zero register)	EIPC (Interrupt status saving register)
r1 (Assembler-reserved register)	EIPSW (Interrupt status saving register)
r2	
r3 (Stack pointer (SP))	FEPC (NMI status saving register)
r4 (Global pointer (GP))	FEPSW (NMI status saving register)
r5 (Text pointer (TP))	
r6	ECR (Interrupt source register)
r7	
r8	PSW (Program status word)
r9	
r10	CTPC (CALLT execution status saving register)
r11	CTPSW (CALLT execution status saving register)
r12	CITI SW (CALL T EXecution status saving register)
r13	
r14	DBPC (Exception/debug trap status saving register
r15	DBPSW (Exception/debug trap status saving register
r16	
r17	CTBP (CALLT base pointer)
r18	
r19	
r20	
r21	
r22	
r23	
r24	
r25	
r26	
r27	
r28	
r29	
r30 (Element pointer (EP))	
r31 (Link pointer (LP))	J
31 0	
PC (Program counter)]

3.2.1 Program register set

The program register set includes general-purpose registers and a program counter.

(1) General-purpose registers (r0 to r31)

Thirty-two general-purpose registers, r0 to r31, are available. All of these registers can be used as a data variable or address variable.

However, r0 and r30 are implicitly used by instructions and care must be exercised when using these registers. r0 always holds 0 and is used for operations that use 0 and offset 0 addressing. r30 is used as a base pointer when performing memory access with the SLD and SST instructions.


Also, r1, r3 to r5, and r31 are implicitly used by the assembler and C compiler. Therefore, before using these registers, their contents must be saved so that they are not lost, and they must be restored to the registers after the registers have been used. There are cases when r2 is used by the real-time OS. If r2 is not used by the real-time OS, r2 can be used as a variable register.

Name	Usage	Operation	
rO	Zero register	Always holds 0	
r1	Assembler-reserved register	Working register for generating 32-bit immediate	
r2	Address/data variable register (w	hen r2 is not used by the real-time OS to be used)	
r3	Stack pointer	Used to generate stack frame when function is called	
r4	Global pointer	Used to access global variable in data area	
r5	Text pointer	Register to indicate the start of the text area (area for placing program code)	
r6 to r29	Address/data variable register		
r30	Element pointer	Base pointer when memory is accessed	
r31	Link pointer	Used by compiler when calling function	
PC	Program counter	Holds instruction address during program execution	

Table 3-1. Program Registers

(2) Program counter (PC)

This register holds the address of the instruction under execution. The lower 26 bits of this register are valid, and bits 31 to 26 are fixed to 0. If a carry occurs from bit 25 to bit 26, it is ignored. Bit 0 is fixed to 0, and branching to an odd address cannot be performed.



3.2.2 System register set

System registers control the status of the CPU and hold interrupt information.

Read from and write to system registers are performed by setting the system register numbers shown below with the system register load/store instructions (LDSR, STSR instructions).

System	System Register Name	Operand Specif	fication Enabled
Register No.		LDSR Instruction	STSR Instruction
0	Interrupt status saving register (EIPC) ^{Note 1}	Yes	Yes
1	Interrupt status saving register (EIPSW) ^{Note 1}	Yes	Yes
2	NMI status saving register (FEPC) ^{Note 1}	Yes	Yes
3	NMI status saving register (FEPSW) ^{Note 1}	Yes	Yes
4	Interrupt source register (ECR)	No	Yes
5	Program status word (PSW)	Yes	Yes
6 to 15	Reserved numbers for future function expansion (The operation is not guaranteed if accessed.)	No	No
16	CALLT execution status saving register (CTPC)	Yes	Yes
17	CALLT execution status saving register (CTPSW)	Yes	Yes
18	Exception/debug trap status saving register (DBPC)	Yes ^{Note 2}	Yes ^{Note 2}
19	Exception/debug trap status saving register (DBPSW)	Yes ^{Note 2}	Yes ^{Note 2}
20	CALLT base pointer (CTBP)	Yes	Yes
21 to 31	Reserved numbers for future function expansion (The operation is not guaranteed if accessed.)	No	No

Table 3-2.	System	Register	Numbers
------------	--------	----------	---------

Notes 1. Since only one set of these registers is available, the contents of this register must be saved by the program when multiple interrupt servicing is enabled.

- **2.** These registers can be accessed only during the interval between the execution of the DBTRAP instruction or illegal opcode and the DBRET instruction.
- Caution Even if bit 0 of EIPC, FEPC, or CTPC is set (1) by the LDSR instruction, bit 0 is ignored during return with the RETI instruction following interrupt servicing (because bit 0 of PC is fixed to 0). When setting a value to EIPC, FEPC, and CTPC, set an even number (bit 0 = 0).

<R> <R>

(1) Interrupt status saving registers (EIPC, EIPSW)

There are two interrupt status saving registers, EIPC and EIPSW.


Upon occurrence of a software exception or a maskable interrupt, the contents of the program counter (PC) are saved to EIPC and the contents of the program status word (PSW) are saved to EIPSW (upon occurrence of a non-maskable interrupt (NMI), the contents are saved to the NMI status saving registers (FEPC, FEPSW)). The address of the next instruction following the instruction executed when a software exception or maskable interrupt occurs is saved to EIPC, except for some instructions (refer to **20.9 Periods in Which Interrupts Are Not Acknowledged by CPU**).

The current PSW contents are saved to EIPSW.

Since there is only one set of interrupt status saving registers, the contents of these registers must be saved by the program when multiple interrupt servicing is enabled.

Bits 31 to 26 of EIPC and bits 31 to 8 of EIPSW are reserved (fixed to 0) for future function expansion.

When the RETI instruction is executed, the values in EIPC and EIPSW are restored to the PC and PSW, respectively.



(2) NMI status saving registers (FEPC, FEPSW)

There are two NMI status saving registers, FEPC and FEPSW.


Upon occurrence of a non-maskable interrupt (NMI), the contents of the program counter (PC) are saved to FEPC and the contents of the program status word (PSW) are saved to FEPSW.

The address of the next instruction following the instruction executed when a non-maskable interrupt occurs is saved to FEPC, except for some instructions.

The current PSW contents are saved to FEPSW.


Since there is only one set of NMI status saving registers, the contents of these registers must be saved by the program when multiple interrupt servicing is performed.

Bits 31 to 26 of FEPC and bits 31 to 8 of FEPSW are reserved (fixed to 0) for future function expansion.



(3) Interrupt source register (ECR)

Upon occurrence of an interrupt or an exception, the interrupt source register (ECR) holds the source of an interrupt or an exception. The value held by ECR is the exception code coded for each interrupt source. This register is a read-only register, and thus data cannot be written to it using the LDSR instruction.



(4) Program status word (PSW)

The program status word (PSW) is a collection of flags that indicate the program status (instruction execution result) and the CPU status.

When the contents of this register are changed using the LDSR instruction, the new contents become valid immediately following completion of LDSR instruction execution. Interrupt request acknowledgment is held pending while a write to the PSW is being executed by the LDSR instruction.

Bits 31 to 8 are reserved (fixed to 0) for future function expansion.

	31	876543210				
PSW	RFU NP EP ID SAT CY OV S Z After rese					
Bit position	Flag name	Description				
31 to 8	RFU	Reserved field. Fixed to 0.				
7	NP	Indicates that non-maskable interrupt (NMI) servicing is in progress. This flag is set to 1 when an NMI request is acknowledged, and disables multiple interrupts. 0: NMI servicing not in progress 1: NMI servicing in progress				
6	EP	 Indicates that exception processing is in progress. This flag is set to 1 when an exception occurs. Moreover, interrupt requests can be acknowledged even when this bit is set. 0: Exception processing not in progress 1: Exception processing in progress 				
5	ID	Indicates whether maskable interrupt request acknowledgment is enabled. 0: Interrupt enabled 1: Interrupt disabled				
4	SAT ^{Note}	Indicates that the result of executing a saturated operation instruction has overflowed and that the calculation result is saturated. Since this is a cumulative flag, it is set to 1 when the result of a saturated operation instruction becomes saturated, and it is not cleared to 0 even if the operation results of successive instructions do not become saturated. This flag is neither set nor cleared when arithmetic operation instructions are executed. 0: Not saturated 1: Saturated				
3	CY	Indicates whether carry or borrow occurred as the result of an operation. 0: No carry or borrow occurred 1: Carry or borrow occurred				
2	OV ^{Note}	Indicates whether overflow occurred during an operation. 0: No overflow occurred 1: Overflow occurred.				
1	S ^{Note}	Indicates whether the result of an operation is negative. 0: Operation result is positive or 0. 1: Operation result is negative.				
0	Z	Indicates whether operation result is 0. 0: Operation result is not 0. 1: Operation result is 0.				

(2/2)

e During saturated operation, the saturate and S flag. The SAT flag is set (to 1) of	-		•	
Operation result status		Saturated		
	SAT	OV	S	operation result
Maximum positive value exceeded	1	1	0	7FFFFFFH
Maximum negative value exceeded	1	1	1	8000000H
Positive (maximum value not exceeded)	Holds value	0	0	Actual operation
Negative (maximum value not exceeded)	before operation		1	result


(5) CALLT execution status saving registers (CTPC, CTPSW)

There are two CALLT execution status saving registers, CTPC and CTPSW.

When the CALLT instruction is executed, the contents of the program counter (PC) are saved to CTPC, and the program status word (PSW) contents are saved to CTPSW.

The contents saved to CTPC consist of the address of the next instruction after the CALLT instruction. The current PSW contents are saved to CTPSW.

Bits 31 to 26 of CTPC and bits 31 to 8 of CTPSW are reserved (fixed to 0) for future function expansion.



User's Manual U16890EJ2V0UD

(6) Exception/debug trap status saving registers (DBPC, DBPSW)


There are two exception/debug trap status saving registers, DBPC and DBPSW.

Upon occurrence of an exception trap or debug trap, the contents of the program counter (PC) are saved to DBPC, and the program status word (PSW) contents are saved to DBPSW.

The contents saved to DBPC consist of the address of the next instruction after the instruction executed when an exception trap or debug trap occurs.

The current PSW contents are saved to DBPSW.


Bits 31 to 26 of DBPC and bits 31 to 8 of DBPSW are reserved (fixed to 0) for future function expansion.



(7) CALLT base pointer (CTBP)

The CALLT base pointer (CTBP) is used to specify table addresses and generate target addresses (bit 0 is fixed to 0).

Bits 31 to 26 are reserved (fixed to 0) for future function expansion.



3.3 Operating Modes

The V850ES/KG1 has the following operating modes.

(1) Normal operating mode

After the system has been released from the reset state, the pins related to the bus interface are set to the port mode, execution branches to the reset entry address of the internal ROM, and instruction processing is started.

(2) Flash memory programming mode

This mode is valid only in flash memory versions (μ PD70F3214, 70F3214Y, 70F3214H, 70F3214HY, 70F3215H, and 70F3215HY).

When this mode is specified, the internal flash memory can be programmed by using a flash programmer.

(a) Specifying operating mode

(i) *μ*PD70F3214, 70F3214Υ

The internal flash memory can be written or erased when 10 V \pm 0.3 V is applied to the VPP pin.

V _{PP}	Operating Mode		
0	Normal operating mode		
10 V ±0.3 V	Flash memory programming mode		
Vdd	Setting prohibited		

(ii) *µ*PD70F3214H, 70F3214HY, 70F3215H, 70F3215HY

The operating mode is specified according to the status (input level) of the FLMD0 and FLMD1 pins. In the normal operating mode, input a low level to the FLMD0 pin during the reset period.

A high level is input to the FLMD0 pin by the flash programmer in the flash memory programming mode if a flash programmer is connected. In the self-programming mode, input a high level to this pin from an external circuit.

Fix the specification of these pins in the application system and do not change the setting of these pins during operation.

FLMD0	FLMD1	Operating Mode	
L	×	Normal operating mode	
н	L	Flash memory programming mode	
Н	Н	Setting prohibited	

Remark H: High level

L: Low level


×: don't care

3.4 Address Space

3.4.1 CPU address space

For instruction addressing, up to a combined total of 4 MB of external memory area and internal ROM area, plus an internal RAM area, are supported in a linear address space (program space) of up to 64 MB. For operand addressing (data access), up to 4 GB of a linear address space (data space) is supported. The 4 GB address space, however, is viewed as 64 images of a 64 MB physical address space. This means that the same 64 MB physical address space is accessed regardless of the value of bits 31 to 26.

Figure 3-1.	Address	Space	Image
-------------	---------	-------	-------




3.4.2 Wraparound of CPU address space

(1) Program space

Of the 32 bits of the program counter (PC), the higher 6 bits are fixed to 0 and only the lower 26 bits are valid. Even if a carry or borrow occurs from bit 25 to bit 26 as a result of branch address calculation, the higher 6 bits ignore this and remain 0.

Therefore, the lower-limit address of the program space, 00000000H, and the upper-limit address, 03FFFFFFH, are contiguous addresses, and the program space is wrapped around at the boundary of these addresses.


Caution No instructions can be fetched from the 4 KB area of 03FFF000H to 03FFFFFH because this area is an on-chip peripheral I/O area. Therefore, do not execute any branch operation instructions in which the destination address will reside in any part of this area.



(2) Data space


The result of an operand address calculation that exceeds 32 bits is ignored.

Therefore, the lower-limit address of the data space, address 00000000H, and the upper-limit address, FFFFFFFH, are contiguous addresses, and the data space is wrapped around at the boundary of these addresses.



3.4.3 Memory map

The V850ES/KG1 has reserved areas as shown below.








Figure 3-3. Program Memory Map

3.4.4 Areas

(1) Internal ROM area


An area of 1 MB from 0000000H to 00FFFFFH is reserved for the internal ROM area.

(a) Internal ROM (256 KB)

A 256 KB area from 0000000H to 003FFFFH is provided in the following products. Addresses 0040000H to 00FFFFFH are an access-prohibited area.

• μPD703215, 703215Y, 70F3215H, 70F3215HY

Figure 3-4. Internal ROM Area (256 KB)




(b) Internal ROM (128 KB)

A 128 KB area from 0000000H to 001FFFFH is provided in the following products. Addresses 0020000H to 00FFFFFH are an access-prohibited area.

• μPD703214, 703214Y, 70F3214, 70F3214Y, 70F3214H, 70F3214HY


Figure 3-5. Internal ROM Area (128 KB)



(c) Internal ROM (96 KB)

A 96 KB area from 0000000H to 0017FFFH is provided in the following products. Addresses 0018000H to 00FFFFFH are an access-prohibited area.

• μPD703213, 703213Y






(d) Internal ROM (64 KB)

A 64 KB area from 0000000H to 000FFFFH is provided in the following products. Addresses 0010000H to 00FFFFFH are an access-prohibited area.

• *μ*PD703212, 703212Y





(2) Internal RAM area


An area of 60 KB maximum from 3FF0000H to 3FFEFFFH is reserved for the internal RAM area.

(a) Internal RAM (16 KB)

A 16 KB area from 3FFB000H to 3FFEFFFH is provided as physical internal RAM. Addresses 3FF0000H to 3FFAFFFH are an access-prohibited area.

• μPD703215, 703215Y, 70F3215H, 70F3215HY






(b) Internal RAM (6 KB)

A 6 KB area from 3FFD800H to 3FFEFFFH is provided as physical internal RAM. Addresses 3FF0000H to 3FFD7FFH are an access-prohibited area.

• μPD703214, 703214Y, 70F3214, 70F3214Y, 70F3214H, 70F3214HY


Figure 3-9.	Internal	RAM	Area	(6 KB)
-------------	----------	-----	------	--------



(c) Internal RAM (4 KB)

A 4 KB area from 3FFE000H to 3FFEFFFH is provided as physical internal RAM in the following products. Addresses 3FF0000H to 3FFDFFFH are an access-prohibited area.

• μPD703212, 703212Y, 703213, 703213Y





(3) On-chip peripheral I/O area

A 4 KB area from 3FFF000H to 3FFFFFH is reserved as the on-chip peripheral I/O area.

Physical address space		Logical address space
3FFFFFH		FFFFFFH
	On-chip peripheral I/O area (4 KB)	
3FFF000H		FFF000H

Figure 3-11. On-Chip Peripheral I/O Area

Peripheral I/O registers assigned with functions such as on-chip peripheral I/O operation mode specification and state monitoring are mapped to the on-chip peripheral I/O area. Program fetches are not allowed in this area.

- Cautions 1. If word access of a register is attempted, halfword access to the word area is performed twice, first for the lower bits, then for the higher bits, ignoring the lower 2 address bits.
 - 2. If a register that can be accessed in byte units is accessed in halfword units, the higher 8 bits become undefined if the access is a read operation. If a write access is performed, only the data in the lower 8 bits is written to the register.
 - 3. Addresses that are not defined as registers are reserved for future expansion. If these addresses are accessed, the operation is undefined and not guaranteed.

(4) External memory area

3 MB (0100000H to 03FFFFFH) are provided as the external memory area. For details, refer to **CHAPTER 5 BUS CONTROL FUNCTION**.

3.4.5 Recommended use of address space

The architecture of the V850ES/KG1 requires that a register that serves as a pointer be secured for address generation when operand data in the data space is accessed. The address stored in this pointer \pm 32 KB can be directly accessed by an instruction for operand data. Because the number of general-purpose registers that can be used as a pointer is limited, however, by keeping the performance from dropping during address calculation when a pointer value is changed, as many general-purpose registers as possible can be secured for variables, and the program size can be reduced.

(1) Program space

Of the 32 bits of the PC (program counter), the higher 6 bits are fixed to 0, and only the lower 26 bits are valid. Regarding the program space, therefore, a 64 MB space of contiguous addresses starting from 00000000H unconditionally corresponds to the memory map.

To use the internal RAM area as the program space, access following addresses.

RAM Size	Access Address
4 KB	3FFE000H to 3FFEFFFH
6 KB	3FFD800H to 3FFEFFFH
16 KB	3FFB000H to 3FFEFFFH


(2) Data space


With the V850ES/KG1, it seems that there are sixty-four 64 MB address spaces on the 4 GB CPU address space. Therefore, the least significant bit (bit 25) of a 26-bit address is sign-extended to 32 bits and allocated as an address.

(a) Application example of wraparound

If R = r0 (zero register) is specified for the LD/ST disp16 [R] instruction, a range of addresses 00000000H \pm 32 KB can be addressed by sign-extended disp16. All the resources, including the internal hardware, can be addressed by one pointer.

The zero register (r0) is a register fixed to 0 by hardware, and practically eliminates the need for registers dedicated to pointers.








Figure 3-12. Recommended Memory Map

Remarks 1. ‡ indicates the recommended area.

2. This figure is the recommended memory map of the μ PD703214 and 703214Y.

3.4.6 Peripheral I/O registers

Address	Function Register Name	Symbol	R/W	Oper	able B	it Unit	(1/10 After Reset
				1	8	16	
FFFFF004H	Port DL register	PDL	R/W				0000H ^{Note 1}
FFFFF004H	Port DL register L	PDLL	R/W	\checkmark			00H ^{Note 1}
FFFFF005H	Port DL register H	PDLH	R/W	\checkmark	\checkmark		00H ^{Note 1}
FFFFF006H	Port DH register	PDH	R/W	\checkmark	\checkmark		00H ^{Note 1}
FFFFF008H	Port CS register	PCS	R/W	\checkmark			00H ^{Note 1}
FFFFF00AH	Port CT register	PCT	R/W	\checkmark			00H ^{Note 1}
FFFFF00CH	Port CM register	PCM	R/W	\checkmark	\checkmark		00H ^{Note 1}
FFFFF024H	Port DL mode register	PMDL	R/W				FFFFH
FFFFF024H	Port DL mode register L	PMDLL	R/W	\checkmark			FFH
FFFFF025H	Port DL mode register H	PMDLH	R/W				FFH
FFFFF026H	Port DH mode register	PMDH	R/W				FFH
FFFFF028H	Port CS mode register	PMCS	R/W	\checkmark			FFH
FFFFF02AH	Port CT mode register	PMCT	R/W	\checkmark			FFH
FFFFF02CH	Port CM mode register	PMCM	R/W				FFH
FFFFF044H	Port DL mode control register	PMCDL	R/W				0000H
FFFFF044H	Port DL mode control register L	PMCDLL	R/W	\checkmark			00H
FFFFF045H	Port DL mode control register H	PMCDLH	R/W	\checkmark			00H
FFFFF046H	Port DH mode control register	PMCDH	R/W	\checkmark			00H
FFFFF048H	Port CS mode control register	PMCCS	R/W	\checkmark			00H
FFFFF04AH	Port CT mode control register	PMCCT	R/W	\checkmark	\checkmark		00H
FFFFF04CH	Port CM mode control register	PMCCM	R/W	\checkmark	\checkmark		00H
FFFFF066H	Bus size configuration register	BSC	R/W			\checkmark	5555H
FFFFF06EH	System wait control register	VSWC	R/W	\checkmark	\checkmark		77H
FFFFF100H	Interrupt mask register 0	IMR0	R/W			\checkmark	FFFFH
FFFFF100H	Interrupt mask register 0L	IMR0L	R/W	\checkmark	\checkmark		FFH
FFFFF101H	Interrupt mask register 0H	IMR0H	R/W	\checkmark	\checkmark		FFH
FFFFF102H	Interrupt mask register 1	IMR1	R/W			\checkmark	FFFFH
FFFFF102H	Interrupt mask register 1L	IMR1L	R/W	\checkmark	\checkmark		FFH
FFFFF103H	Interrupt mask register 1H	IMR1H	R/W	\checkmark	\checkmark		FFH
FFFFF104H	Interrupt mask register 2	IMR2	R/W			\checkmark	FFFFH
FFFFF104H	Interrupt mask register 2L	IMR2L	R/W	\checkmark	\checkmark		FFH
FFFFF106H	Interrupt mask register 3	IMR3 ^{Note 2}	R/W				FFFFH
FFFFF106H	Interrupt mask register 3L	IMR3L ^{Note 2}	R/W	\checkmark	\checkmark		FFH
FFFFF110H	Interrupt control register	WDT1IC	R/W	\checkmark	\checkmark		47H
FFFFF112H	Interrupt control register	PIC0	R/W	\checkmark			47H
FFFFF114H	Interrupt control register	PIC1	R/W	\checkmark			47H
FFFFF116H	Interrupt control register	PIC2	R/W	\checkmark			47H
FFFFF118H	Interrupt control register	PIC3	R/W	\checkmark			47H
FFFFF11AH	Interrupt control register	PIC4	R/W	\checkmark			47H
FFFFF11CH	Interrupt control register	PIC5	R/W	\checkmark			47H
FFFFF11EH	Interrupt control register	PIC6	R/W	\checkmark	\checkmark		47H

Notes 1. The output latch is 00H or 0000H. When input, the pin status is read.

2. Only in the μPD703215, 703215Y, 70F3215H, 70F3215HY

Address	Function Register Name	Symbol	R/W	Oper	able B	it Unit	After Reset
				1	8	16	
FFFFF120H	Interrupt control register	TM0IC00	R/W	\checkmark	\checkmark		47H
FFFFF122H	Interrupt control register	TM0IC01	R/W	\checkmark			47H
FFFFF124H	Interrupt control register	TM0IC10	R/W	\checkmark			47H
FFFFF126H	Interrupt control register	TM0IC11	R/W	\checkmark			47H
FFFFF128H	Interrupt control register	TM5IC0	R/W				47H
FFFFF12AH	Interrupt control register	TM5IC1	R/W	\checkmark			47H
FFFFF12CH	Interrupt control register	CSI0IC0	R/W	\checkmark			47H
FFFFF12EH	Interrupt control register	CSI0IC1	R/W				47H
FFFFF130H	Interrupt control register	SREIC0	R/W	\checkmark			47H
FFFFF132H	Interrupt control register	SRIC0	R/W	\checkmark			47H
FFFFF134H	Interrupt control register	STIC0	R/W				47H
FFFFF136H	Interrupt control register	SREIC1	R/W				47H
FFFFF138H	Interrupt control register	SRIC1	R/W				47H
FFFFF13AH	Interrupt control register	STIC1	R/W	\checkmark			47H
FFFFF13CH	Interrupt control register	TMHIC0	R/W				47H
FFFFF13EH	Interrupt control register	TMHIC1	R/W				47H
FFFFF140H	Interrupt control register	CSIAIC0	R/W	\checkmark			47H
FFFFF142H	Interrupt control register	IICIC0 ^{Note 1}	R/W	\checkmark			47H
FFFFF144H	Interrupt control register	ADIC	R/W				47H
FFFFF146H	Interrupt control register	KRIC	R/W				47H
FFFFF148H	Interrupt control register	WTIIC	R/W	\checkmark			47H
FFFFF14AH	Interrupt control register	WTIC	R/W	\checkmark			47H
FFFFF14CH	Interrupt control register	BRGIC	R/W				47H
FFFFF14EH	Interrupt control register	TM0IC20	R/W	\checkmark			47H
FFFFF150H	Interrupt control register	TM0IC21	R/W	\checkmark			47H
FFFFF152H	Interrupt control register	TM0IC30	R/W				47H
FFFFF154H	Interrupt control register	TM0IC31	R/W	\checkmark			47H
FFFFF156H	Interrupt control register	CSIAIC1	R/W	\checkmark			47H
FFFFF174H	Interrupt control register	TP00VIC ^{Note 2}	R/W				47H
FFFFF176H	Interrupt control register	TP0CCIC0 ^{Note 2}	R/W	\checkmark			47H
FFFFF178H	Interrupt control register	TP0CCIC1 Note 2	R/W				47H
FFFFF1FAH	In-service priority register	ISPR	R				00H
FFFFF1FCH	Command register	PRCMD	W				Undefined
FFFFF1FEH	Power save control register	PSC	R/W				00H
FFFFF200H	A/D converter mode register	ADM	R/W				00H
FFFFF201H	Analog input channel specification register	ADS	R/W	l			00H
FFFFF202H	Power fail comparison mode register	PFM	R/W				00H
FFFFF203H	Power fail comparison threshold register	PFT	R/W				00H
FFFFF204H	A/D conversion result register	ADCR	R			\checkmark	Undefined
FFFFF205H	A/D conversion result register H	ADCRH	R	1			Undefined

Notes 1. Only in products with an I²C bus (Y products)

2. Only in the μ PD703215, 703215Y, 70F3215H, 70F3215HY

Address	Function Register Name	Symbol	R/W	Oper	able F	it Unit	(3/10 After Reset
, luarooo		Cymbol		1	8	16	
FFFFF280H	D/A conversion value setting register 0	DACS0	R/W		√		00H
FFFF282H	D/A conversion value setting register 1	DACS1	R/W		V		00H
FFFFF284H	D/A converter mode register	DAM	R/W				00H
FFFFF300H	Key return mode register	KRM	R/W	\checkmark			00H
FFFFF400H	Port 0 register	P0	R/W				00H ^{Note}
FFFFF402H	Port 1 register	P1	R/W				00H ^{Note}
FFFFF406H	Port 3 register	P3	R/W				0000H ^{Note}
FFFFF406H	Port 3 register L	P3L	R/W				00H ^{Note}
FFFFF407H	Port 3 register H	P3H	R/W				00H ^{Note}
FFFFF408H	Port 4 register	P4	R/W				00H ^{Note}
FFFFF40AH	Port 5 register	P5	R/W	\checkmark			00H ^{Note}
FFFFF40EH	Port 7 register	P7	R				Undefined
FFFFF412H	Port 9 register	P9	R/W	İ			0000H ^{Note}
FFFFF412H	Port 9 register L	P9L	R/W				00H ^{Note}
FFFFF413H	Port 9 register H	P9H	R/W				00H ^{Note}
FFFFF420H	Port 0 mode register	PM0	R/W	\checkmark			FFH
FFFFF422H	Port 1 mode register	PM1	R/W				FFH
FFFFF426H	Port 3 mode register	PM3	R/W				FFFFH
FFFFF426H	Port 3 mode register L	PM3L	R/W				FFH
FFFFF427H	Port 3 mode register H	РМЗН	R/W	\checkmark			FFH
FFFFF428H	Port 4 mode register	PM4	R/W				FFH
FFFFF42AH	Port 5 mode register	PM5	R/W	\checkmark			FFH
FFFFF432H	Port 9 mode register	PM9	R/W				FFFFH
FFFFF432H	Port 9 mode register L	PM9L	R/W	\checkmark			FFH
FFFFF433H	Port 9 mode register H	PM9H	R/W				FFH
FFFFF440H	Port 0 mode control register	PMC0	R/W	\checkmark			00H
FFFFF446H	Port 3 mode control register	PMC3	R/W				0000H
FFFFF446H	Port 3 mode control register L	PMC3L	R/W	\checkmark			00H
FFFFF447H	Port 3 mode control register H	РМСЗН	R/W	\checkmark	\checkmark		00H
FFFFF448H	Port 4 mode control register	PMC4	R/W	\checkmark	\checkmark		00H
FFFFF44AH	Port 5 mode control register	PMC5	R/W	\checkmark	\checkmark		00H
FFFFF452H	Port 9 mode control register	PMC9	R/W			\checkmark	0000H
FFFFF452H	Port 9 mode control register L	PMC9L	R/W	\checkmark	\checkmark		00H
FFFFF453H	Port 9 mode control register H	PMC9H	R/W				00H
FFFFF466H	Port 3 function control register	PFC3	R/W				00H
FFFFF46AH	Port 5 function control register	PFC5	R/W	\checkmark			00H
FFFFF472H	Port 9 function control register	PFC9	R/W				0000H
FFFFF472H	Port 9 function control register L	PFC9L	R/W	\checkmark			00H
FFFFF473H	Port 9 function control register H	PFC9H	R/W	\checkmark			00H
FFFFF484H	Data wait control register 0	DWC0	R/W				7777H
FFFFF488H	Address wait control register	AWC	R/W				FFFFH
FFFFF48AH	Bus cycle control register	BCC	R/W				AAAAH

Note The output latch is 00H or 0000H. When input, the pin status is read.

Address	Function Register Name	Symbol	R/W	Oper	able B	it Unit	After Reset
				1	8	16	
FFFFF580H	8-bit timer H mode register 0	TMHMD0	R/W	\checkmark			00H
FFFFF581H	8-bit timer H carrier control register 0	TMCYC0	R/W	\checkmark			00H
FFFF582H	8-bit timer H compare register 00	CMP00	R/W				00H
FFFFF583H	8-bit timer H compare register 01	CMP01	R/W				00H
FFFFF590H	8-bit timer H mode register 1	TMHMD1	R/W	\checkmark			00H
FFFFF591H	8-bit timer H carrier control register 1	TMCYC1	R/W	\checkmark	\checkmark		00H
FFFFF592H	8-bit timer H compare register 10	CMP10	R/W		\checkmark		00H
FFFFF593H	8-bit timer H compare register 11	CMP11	R/W		\checkmark		00H
FFFFF5A0H	TMP0 control register 0	TP0CTL0 ^{Note}	R/W	\checkmark			00H
FFFFF5A1H	TMP0 control register 1	TP0CTL1 ^{Note}	R/W				00H
FFFFF5A2H	TMP0 I/O control register 0	TP0IOC0 ^{Note}	R/W	\checkmark			00H
FFFF5A3H	TMP0 I/O control register 1	TP0IOC1 ^{Note}	R/W				00H
FFFF5A4H	TMP0 I/O control register 2	TP0IOC2 ^{Note}	R/W	\checkmark			00H
FFFFF5A5H	TMP0 option register 0	TP0OPT0 ^{Note}	R/W	\checkmark			00H
FFFFF5A6H	TMP0 capture/compare register 0	TP0CCR0 ^{Note}	R/W				0000H
FFFFF5A8H	TMP0 capture/compare register 1	TP0CCR1 ^{Note}	R/W				0000H
FFFFF5AAH	TMP0 counter read buffer register	TP0CNT ^{Note}	R				0000H
FFFF5C0H	16-bit timer counter 5	TM5	R				0000H
FFFF5C0H	8-bit timer counter 50	TM50	R				00H
FFFF5C1H	8-bit timer counter 51	TM51	R				00H
FFFF5C2H	16-bit timer compare register 5	CR5	R/W				0000H
FFFF5C2H	8-bit timer compare register 50	CR50	R/W				00H
FFFF5C3H	8-bit timer compare register 51	CR51	R/W				00H
FFFFF5C4H	Timer clock selection register 5	TCL5	R/W				0000H
FFFF5C4H	Timer clock selection register 50	TCL50	R/W				00H
FFFF5C5H	Timer clock selection register 51	TCL51	R/W				00H
FFFFF5C6H	16-bit timer mode control register 5	TMC5	R/W				0000H
FFFF5C6H	8-bit timer mode control register 50	TMC50	R/W	\checkmark			00H
FFFF5C7H	8-bit timer mode control register 51	TMC51	R/W	\checkmark			00H
FFFFF600H	16-bit timer counter 00	TM00	R			\checkmark	0000H
FFFF602H	16-bit timer capture/compare register 000	CR000	R/W				0000H
FFFF604H	16-bit timer capture/compare register 001	CR001	R/W				0000H
FFFFF606H	16-bit timer mode control register 00	TMC00	R/W				00H
FFFF607H	Prescaler mode register 00	PRM00	R/W				00H
FFFF608H	Capture/compare control register 00	CRC00	R/W				00H
FFFFF609H	16-bit timer output control register 00	TOC00	R/W	\checkmark	\checkmark		00H
FFFF610H	16-bit timer counter 01	TM01	R				0000H
FFFFF612H	16-bit timer capture/compare register 010	CR010	R/W				0000H
FFFF614H	16-bit timer capture/compare register 011	CR011	R/W			\checkmark	0000H
FFFF616H	16-bit timer mode control register 01	TMC01	R/W	\checkmark			00H
FFFFF617H	Prescaler mode register 01	PRM01	R/W			1	00H

Note Only in the μPD703215, 703215Y, 70F3215H, 70F3215HY

Address	Function Register Name	Symbol	R/W	Op	erabl	e Bit I	Unit	After Reset
				1	8	16	32	
FFFFF618H	Capture/compare control register 01	CRC01	R/W					00H
FFFFF619H	16-bit timer output control register 01	TOC01	R/W					00H
FFFFF620H	16-bit timer counter 02	TM02	R			\checkmark		0000H
FFFFF622H	16-bit timer capture/compare register 020	CR020	R/W			\checkmark		0000H
FFFFF624H	16-bit timer capture/compare register 021	CR021	R/W			\checkmark		0000H
FFFFF626H	16-bit timer mode control register 02	TMC02	R/W					00H
FFFFF627H	Prescaler mode register 02	PRM02	R/W					00H
FFFFF628H	Capture/compare control register 02	CRC02	R/W					00H
FFFFF629H	16-bit timer output control register 02	TOC02	R/W					00H
FFFFF630H	16-bit timer counter 03	TM03	R			\checkmark		0000H
FFFFF632H	16-bit timer capture/compare register 030	CR030	R/W			\checkmark		0000H
FFFFF634H	16-bit timer capture/compare register 031	CR031	R/W			\checkmark		0000H
FFFFF636H	16-bit timer mode control register 03	TMC03	R/W					00H
FFFFF637H	Prescaler mode register 03	PRM03	R/W					00H
FFFFF638H	Capture/compare control register 03	CRC03	R/W					00H
FFFFF639H	16-bit timer output control register 03	TOC03	R/W					00H
FFFF680H	Watch timer operation mode register	WTM	R/W					00H
FFFF6C0H	Oscillation stabilization time select register	OSTS	R/W					01H
FFFF6C1H	Watchdog timer clock selection register	WDCS	R/W					00H
FFFF6C2H	Watchdog timer mode register 1	WDTM1	R/W					00H
FFFF6D0H	Watchdog timer mode register 2	WDTM2	R/W					67H
FFFFF6D1H	Watchdog timer enable register	WDTE	R/W					9AH
FFFF6E0H	Real-time output buffer register L0	RTBL0	R/W	\checkmark				00H
FFFFF6E2H	Real-time output buffer register H0	RTBH0	R/W					00H
FFFF6E4H	Real-time output port mode register 0	RTPM0	R/W					00H
FFFFF6E5H	Real-time output port control register 0	RTPC0	R/W					00H
FFFFF706H	Port 3 function control expansion register	PFCE3 ^{Note}	R/W	\checkmark				00H
FFFFF802H	System status register	SYS	R/W	\checkmark				00H
FFFFF806H	PLL control register	PLLCTL	R/W					01H
FFFFF820H	Power save mode register	PSMR	R/W	\checkmark				00H
FFFFF828H	Processor clock control register	PCC	R/W	\checkmark				03H
FFFFF840H	Correction address register 0	CORAD0	R/W				\checkmark	0000000
FFFFF840H	Correction address register 0L	CORADOL	R/W			\checkmark		0000H
FFFFF842H	Correction address register 0H	CORAD0H	R/W			\checkmark		0000H
FFFFF844H	Correction address register 1	CORAD1	R/W				\checkmark	0000000
FFFFF844H	Correction address register 1L	CORAD1L	R/W			\checkmark		0000H
FFFFF846H	Correction address register 1H	CORAD1H	R/W			\checkmark		0000H
FFFFF848H	Correction address register 2	CORAD2	R/W	L		L	\checkmark	0000000
FFFFF848H	Correction address register 2L	CORAD2L	R/W			\checkmark		0000H
FFFFF84AH	Correction address register 2H	CORAD2H	R/W					0000H

Note Only in the μPD703215, 703215Y, 70F3215H, 70F3215HY

				<u> </u>				(6/10)
Address	Function Register Name	Symbol	R/W	Ор 1	erabl	e Bit I 16	Jnit 32	After Reset
FFFFF84CH	Correction address register 3	CORAD3	R/W		0	10	√	00000000H
FFFFF84CH	Correction address register 3L	CORAD3L	R/W				,	0000H
FFFFF84EH	Correction address register 3H	CORAD3H	R/W			V		0000H
FFFFF880H	Correction control register	CORCN	R/W			,		00H
FFFFF8B0H	Interval timer BRG mode register	PRSM	R/W		√			00H
FFFFF8B1H	Interval timer BRG compare register	PRSCM	R/W		√			00H
FFFFFA00H	Asynchronous serial interface mode register 0	ASIMO	R/W					01H
FFFFFA02H	Receive buffer register 0	RXB0	R					FFH
FFFFFA03H	Asynchronous serial interface status register 0	ASISO	R		v			00H
FFFFFA04H	Transmit buffer register 0	ТХВО	R/W		V			FFH
FFFFFA05H	Asynchronous serial interface transmission status register 0	ASIF0	R	V	V			00H
FFFFFA06H	Clock selection register 0	CKSR0	R/W					00H
FFFFFA07H	Baud rate generator control register 0	BRGC0	R/W					FFH
FFFFFA10H	Asynchronous serial interface mode register 1	ASIM1	R/W					01H
FFFFFA12H	Receive buffer register 1	RXB1	R					FFH
FFFFFA13H	Asynchronous serial interface status register 1	ASIS1	R					00H
FFFFFA14H	Transmit buffer register 1	TXB1	R/W					FFH
FFFFFA15H	Asynchronous serial interface transmission status register 1	ASIF1	R	V	V			00H
FFFFFA16H	Clock selection register 1	CKSR1	R/W		\checkmark			00H
FFFFFA17H	Baud rate generator control register 1	BRGC1	R/W					FFH
FFFFFB00H	TIP00 noise elimination control register	P0NFC ^{Note}	R/W					00H
FFFFFB04H	TIP01 noise elimination control register	P1NFC ^{Note}	R/W					00H
FFFFFC00H	External interrupt falling edge specification register 0	INTF0	R/W					00H
FFFFFC13H	External interrupt falling edge specification register 9H	INTF9H	R/W	\checkmark	\checkmark			00H
FFFFFC20H	External interrupt rising edge specification register 0	INTR0	R/W	\checkmark	\checkmark			00H
FFFFFC33H	External interrupt rising edge specification register 9H	INTR9H	R/W					00H
FFFFFC40H	Pull-up resistor option register 0	PU0	R/W					00H
FFFFFC42H	Pull-up resistor option register 1	PU1	R/W					00H
FFFFFC46H	Pull-up resistor option register 3	PU3	R/W					00H
FFFFFC48H	Pull-up resistor option register 4	PU4	R/W	\checkmark	\checkmark			00H
FFFFFC4AH	Pull-up resistor option register 5	PU5	R/W	\checkmark	\checkmark			00H
FFFFFC52H	Pull-up resistor option register 9	PU9	R/W			\checkmark		0000H
FFFFFC52H	Pull-up resistor option register 9L	PU9L	R/W	\checkmark	\checkmark			00H
FFFFFC53H	Pull-up resistor option register 9H	PU9H	R/W	\checkmark	\checkmark			00H
FFFFFC67H	Port 3 function register H	PF3H	R/W	\checkmark	\checkmark			00H
FFFFFC68H	Port 4 function register	PF4	R/W	\checkmark	\checkmark			00H
FFFFFC6AH	Port 5 function register	PF5	R/W					00H

Note Only in the μ PD703215, 703215Y, 70F3215H, 70F3215HY

Address	Function Register Name	Symbol	R/W	Operable Bit Un			After Rese
				1	8	16	
FFFFFC73H	Port 9 function register H	PF9H	R/W				00H
FFFFFD00H	Clocked serial interface mode register 00	CSIM00	R/W				00H
FFFFFD01H	Clocked serial interface clock selection register 0	CSIC0	R/W	\checkmark	\checkmark		00H
FFFFFD02H	Clocked serial interface receive buffer register 0	SIRB0	R				0000H
FFFFFD02H	Clocked serial interface receive buffer register 0L	SIRB0L	R				00H
FFFFFD04H	Clocked serial interface transmit buffer register 0	SOTB0	R/W				0000H
FFFFFD04H	Clocked serial interface transmit buffer register 0L	SOTB0L	R/W		\checkmark		00H
FFFFFD06H	Clocked serial interface read-only receive buffer register 0	SIRBE0	R				0000H
FFFFFD06H	Clocked serial interface read-only receive buffer register 0L	SIRBE0L	R		\checkmark		00H
FFFFFD08H	Clocked serial interface first-stage transmit buffer register 0	SOTBF0	R/W				0000H
FFFFFD08H	Clocked serial interface first-stage transmit buffer register 0L	SOTBF0L	R/W				00H
FFFFFD0AH	Serial I/O shift register 0	SIO00	R/W				00H
FFFFFD0AH	Serial I/O shift register 0L	SIO00L	R/W				0000H
FFFFFD10H	Clocked serial interface mode register 01	CSIM01	R/W		\checkmark		00H
FFFFFD11H	Clocked serial interface clock selection register 1	CSIC1	R/W		\checkmark		00H
FFFFFD12H	Clocked serial interface receive buffer register 1	SIRB1	R				0000H
FFFFFD12H	Clocked serial interface receive buffer register 1L	SIRB1L	R				00H
FFFFFD14H	Clocked serial interface transmit buffer register 1	SOTB1	R/W				0000H
FFFFFD14H	Clocked serial interface transmit buffer register 1L	SOTB1L	R/W				00H
FFFFFD16H	Clocked serial interface read-only receive buffer register 1	SIRBE1	R				0000H
FFFFFD16H	Clocked serial interface read-only receive buffer register 1L	SIRBE1L	R				00H
FFFFFD18H	Clocked serial interface first-stage transmit buffer register 1	SOTBF1	R/W				0000H
FFFFFD18H	Clocked serial interface first-stage transmit buffer register 1L	SOTBF1L	R/W				00H
FFFFFD1AH	Serial I/O shift register 1	SIO01	R/W				00H
FFFFFD1AH	Serial I/O shift register 1L	SIO01L	R/W				0000H
FFFFFD40H	Serial operation mode specification register 0	CSIMA0	R/W				00H
FFFFFD41H	Serial status register 0	CSIS0	R/W				00H
FFFFFD42H	Serial trigger register 0	CSIT0	R/W				00H
FFFFFD43H	Division value selection register 0	BRGCA0	R/W				03H
FFFFFD44H	Automatic data transfer address point specification register 0	ADTP0	R/W				00H
FFFFFD45H	Automatic data transfer interval specification register 0	ADTI0	R/W				00H
FFFFFD46H	Serial I/O shift register A0	SIOA0	R/W				00H
FFFFFD47H	Automatic data transfer address count register 0	ADTC0	R				00H
FFFFFD50H	Serial operation mode specification register 1	CSIMA1	R/W				00H
FFFFFD51H	Serial status register 1	CSIS1	R/W		\checkmark		00H
FFFFFD52H	Serial trigger register 1	CSIT1	R/W			1	00H
FFFFFD53H	Division value selection register 1	BRGCA1	R/W				03H
FFFFFD54H	Automatic data transfer address point specification register 1	ADTP1	R/W				00H
FFFFD55H	Automatic data transfer interval specification register 1	ADTI1	R/W				00H
FFFFD56H	Serial I/O shift register A1	SIOA1	R/W				00H
FFFFFD57H	Automatic data transfer address count register 1	ADTC1	R	V	V		00H

Address	Function Register Name	Symbol	R/W	Oper	able B	lit Unit	After Reset
				1	8	16	
FFFFFD80H	IIC shift register 0	IIC0 ^{Note}	R/W		\checkmark		00H
FFFFFD82H	IIC control register 0	IICC0 ^{Note}	R/W				00H
FFFFFD83H	Slave address register 0	SVA0 ^{Note}	R/W		\checkmark		00H
FFFFFD84H	IIC clock selection register 0	IICCL0 ^{Note}	R/W		\checkmark		00H
FFFFFD85H	IIC function expansion register 0	IICX0 ^{Note}	R/W		\checkmark		00H
FFFFFD86H	IIC status register 0	IICS0 ^{Note}	R		\checkmark		00H
FFFFFD8AH	IIC flag register 0	IICF0 ^{Note}	R/W				00H
FFFFE00H	CSIA0 buffer RAM 0	CSIA0B0	R/W				Undefined
FFFFE00H	CSIA0 buffer RAM 0L	CSIA0B0L	R/W		\checkmark		Undefined
FFFFFE01H	CSIA0 buffer RAM 0H	CSIA0B0H	R/W		\checkmark		Undefined
FFFFFE02H	CSIA0 buffer RAM 1	CSIA0B1	R/W				Undefined
FFFFFE02H	CSIA0 buffer RAM 1L	CSIA0B1L	R/W		\checkmark		Undefined
FFFFE03H	CSIA0 buffer RAM 1H	CSIA0B1H	R/W		\checkmark		Undefined
FFFFFE04H	CSIA0 buffer RAM 2	CSIA0B2	R/W				Undefined
FFFFE04H	CSIA0 buffer RAM 2L	CSIA0B2L	R/W		\checkmark		Undefined
FFFFE05H	CSIA0 buffer RAM 2H	CSIA0B2H	R/W		\checkmark		Undefined
FFFFFE06H	CSIA0 buffer RAM 3	CSIA0B3	R/W				Undefined
FFFFFE06H	CSIA0 buffer RAM 3L	CSIA0B3L	R/W				Undefined
FFFFE07H	CSIA0 buffer RAM 3H	CSIA0B3H	R/W		\checkmark		Undefined
FFFFFE08H	CSIA0 buffer RAM 4	CSIA0B4	R/W				Undefined
FFFFE08H	CSIA0 buffer RAM 4L	CSIA0B4L	R/W		\checkmark		Undefined
FFFFFE09H	CSIA0 buffer RAM 4H	CSIA0B4H	R/W				Undefined
FFFFE0AH	CSIA0 buffer RAM 5	CSIA0B5	R/W				Undefined
FFFFE0AH	CSIA0 buffer RAM 5L	CSIA0B5L	R/W		\checkmark		Undefined
FFFFE0BH	CSIA0 buffer RAM 5H	CSIA0B5H	R/W		\checkmark		Undefined
FFFFFE0CH	CSIA0 buffer RAM 6	CSIA0B6	R/W				Undefined
FFFFFE0CH	CSIA0 buffer RAM 6L	CSIA0B6L	R/W		\checkmark		Undefined
FFFFFE0DH	CSIA0 buffer RAM 6H	CSIA0B6H	R/W				Undefined
FFFFFE0EH	CSIA0 buffer RAM 7	CSIA0B7	R/W				Undefined
FFFFE0EH	CSIA0 buffer RAM 7L	CSIA0B7L	R/W			1	Undefined
FFFFE0FH	CSIA0 buffer RAM 7H	CSIA0B7H	R/W			İ	Undefined
FFFFE10H	CSIA0 buffer RAM 8	CSIA0B8	R/W				Undefined
FFFFE10H	CSIA0 buffer RAM 8L	CSIA0B8L	R/W			l	Undefined
FFFFE11H	CSIA0 buffer RAM 8H	CSIA0B8H	R/W			1	Undefined
FFFFFE12H	CSIA0 buffer RAM 9	CSIA0B9	R/W				Undefined
FFFFFE12H	CSIA0 buffer RAM 9L	CSIA0B9L	R/W	1		l	Undefined
FFFFFE13H	CSIA0 buffer RAM 9H	CSIA0B9H	R/W				Undefined
FFFFFE14H	CSIA0 buffer RAM A	CSIA0BA	R/W			\checkmark	Undefined
FFFFE14H	CSIA0 buffer RAM AL	CSIA0BAL	R/W				Undefined
FFFFE15H	CSIA0 buffer RAM AH	CSIA0BAH	R/W	1	√	1	Undefined

Note Only in products with an l^2C bus (Y products)

Address	Function Register Name	Symbol	R/W	Operable E		it Unit	After Reset
				1	8	16	
FFFFFE16H	CSIA0 buffer RAM B	CSIA0BB	R/W				Undefined
FFFFFE16H	CSIA0 buffer RAM BL	CSIA0BBL	R/W				Undefined
FFFFFE17H	CSIA0 buffer RAM BH	CSIA0BBH	R/W		\checkmark		Undefined
FFFFFE18H	CSIA0 buffer RAM C	CSIA0BC	R/W				Undefined
FFFFFE18H	CSIA0 buffer RAM CL	CSIA0BCL	R/W		\checkmark		Undefined
FFFFFE19H	CSIA0 buffer RAM CH	CSIA0BCH	R/W		\checkmark		Undefined
FFFFFE1AH	CSIA0 buffer RAM D	CSIA0BD	R/W			\checkmark	Undefined
FFFFE1AH	CSIA0 buffer RAM DL	CSIA0BDL	R/W		\checkmark		Undefined
FFFFE1BH	CSIA0 buffer RAM DH	CSIA0BDH	R/W		\checkmark		Undefined
FFFFFE1CH	CSIA0 buffer RAM E	CSIA0BE	R/W			\checkmark	Undefined
FFFFFE1CH	CSIA0 buffer RAM EL	CSIA0BEL	R/W		\checkmark		Undefined
FFFFFE1DH	CSIA0 buffer RAM EH	CSIA0BEH	R/W		\checkmark		Undefined
FFFFFE1EH	CSIA0 buffer RAM F	CSIA0BF	R/W				Undefined
FFFFFE1EH	CSIA0 buffer RAM FL	CSIA0BFL	R/W		\checkmark		Undefined
FFFFFE1FH	CSIA0 buffer RAM FH	CSIA0BFH	R/W		\checkmark		Undefined
FFFFFE20H	CSIA1 buffer RAM 0	CSIA1B0	R/W			\checkmark	Undefined
FFFFFE20H	CSIA1 buffer RAM 0L	CSIA1B0L	R/W		\checkmark		Undefined
FFFFFE21H	CSIA1 buffer RAM 0H	CSIA1B0H	R/W		\checkmark		Undefined
FFFFFE22H	CSIA1 buffer RAM 1	CSIA1B1	R/W			\checkmark	Undefined
FFFFFE22H	CSIA1 buffer RAM 1L	CSIA1B1L	R/W		\checkmark		Undefined
FFFFFE23H	CSIA1 buffer RAM 1H	CSIA1B1H	R/W		\checkmark		Undefined
FFFFFE24H	CSIA1 buffer RAM 2	CSIA1B2	R/W			\checkmark	Undefined
FFFFFE24H	CSIA1 buffer RAM 2L	CSIA1B2L	R/W		\checkmark		Undefined
FFFFFE25H	CSIA1 buffer RAM 2H	CSIA1B2H	R/W		\checkmark		Undefined
FFFFFE26H	CSIA1 buffer RAM 3	CSIA1B3	R/W			\checkmark	Undefined
FFFFE26H	CSIA1 buffer RAM 3L	CSIA1B3L	R/W		\checkmark		Undefined
FFFFFE27H	CSIA1 buffer RAM 3H	CSIA1B3H	R/W		\checkmark		Undefined
FFFFFE28H	CSIA1 buffer RAM 4	CSIA1B4	R/W			\checkmark	Undefined
FFFFFE28H	CSIA1 buffer RAM 4L	CSIA1B4L	R/W		\checkmark		Undefined
FFFFFE29H	CSIA1 buffer RAM 4H	CSIA1B4H	R/W		\checkmark		Undefined
FFFFFE2AH	CSIA1 buffer RAM 5	CSIA1B5	R/W				Undefined
FFFFFE2AH	CSIA1 buffer RAM 5L	CSIA1B5L	R/W		\checkmark		Undefined
FFFFE2BH	CSIA1 buffer RAM 5H	CSIA1B5H	R/W		\checkmark		Undefined
FFFFFE2CH	CSIA1 buffer RAM 6	CSIA1B6	R/W			\checkmark	Undefined
FFFFFE2CH	CSIA1 buffer RAM 6L	CSIA1B6L	R/W		\checkmark		Undefined
FFFFFE2DH	CSIA1 buffer RAM 6H	CSIA1B6H	R/W		\checkmark		Undefined
FFFFFE2EH	CSIA1 buffer RAM 7	CSIA1B7	R/W				Undefined
FFFFFE2EH	CSIA1 buffer RAM 7L	CSIA1B7L	R/W				Undefined
FFFFFE2FH	CSIA1 buffer RAM 7H	CSIA1B7H	R/W				Undefined
FFFFFE30H	CSIA1 buffer RAM 8	CSIA1B8	R/W				Undefined
FFFFE30H	CSIA1 buffer RAM 8L	CSIA1B8L	R/W				Undefined
FFFFFE31H	CSIA1 buffer RAM 8H	CSIA1B8H	R/W				Undefined

							(10/10)
Address	Function Register Name	Symbol	R/W	Oper	able B	it Unit	After Reset
				1	8	16	
FFFFFE32H	CSIA1 buffer RAM 9	CSIA1B9	R/W			\checkmark	Undefined
FFFFE32H	CSIA1 buffer RAM 9L	CSIA1B9L	R/W		\checkmark		Undefined
FFFFE33H	CSIA1 buffer RAM 9H	CSIA1B9H	R/W		\checkmark		Undefined
FFFFFE34H	CSIA1 buffer RAM A	CSIA1BA	R/W			\checkmark	Undefined
FFFFE34H	CSIA1 buffer RAM AL	CSIA1BAL	R/W		\checkmark		Undefined
FFFFE35H	CSIA1 buffer RAM AH	CSIA1BAH	R/W		\checkmark		Undefined
FFFFFE36H	CSIA1 buffer RAM B	CSIA1BB	R/W			\checkmark	Undefined
FFFFE36H	CSIA1 buffer RAM BL	CSIA1BBL	R/W		\checkmark		Undefined
FFFFE37H	CSIA1 buffer RAM BH	CSIA1BBH	R/W				Undefined
FFFFFE38H	CSIA1 buffer RAM C	CSIA1BC	R/W			\checkmark	Undefined
FFFFE38H	CSIA1 buffer RAM CL	CSIA1BCL	R/W		\checkmark		Undefined
FFFFE39H	CSIA1 buffer RAM CH	CSIA1BCH	R/W		\checkmark		Undefined
FFFFFE3AH	CSIA1 buffer RAM D	CSIA1BD	R/W			\checkmark	Undefined
FFFFE3AH	CSIA1 buffer RAM DL	CSIA1BDL	R/W		\checkmark		Undefined
FFFFE3BH	CSIA1 buffer RAM DH	CSIA1BDH	R/W		\checkmark		Undefined
FFFFFE3CH	CSIA1 buffer RAM E	CSIA1BE	R/W			\checkmark	Undefined
FFFFE3CH	CSIA1 buffer RAM EL	CSIA1BEL	R/W		\checkmark		Undefined
FFFFE3DH	CSIA1 buffer RAM EH	CSIA1BEH	R/W		\checkmark		Undefined
FFFFFE3EH	CSIA1 buffer RAM F	CSIA1BF	R/W			\checkmark	Undefined
FFFFFE3EH	CSIA1 buffer RAM FL	CSIA1BFL	R/W				Undefined
FFFFFE3FH	CSIA1 buffer RAM FH	CSIA1BFH	R/W				Undefined
FFFFFBEH	External bus interface mode control register	EXIMC	R/W	\checkmark			00H

3.4.7 Special registers

Special registers are registers that prevent invalid data from being written when an inadvertent program loop occurs.

The V850ES/KG1 has the following three special registers.

- Power save control register (PSC)
- Processor clock control register (PCC)
- Watchdog timer mode register (WDTM1)

Moreover, there is also the PRCMD register, which is a protection register for write operations to the special registers that prevents the application system from unexpectedly stopping due to an inadvertent program loop. Write access to the special registers is performed with a special sequence and illegal store operations are notified to the SYS register.

(1) Setting data to special registers

Setting data to a special registers is done in the following sequence.

<1> Prepare the data to be set to the special register in a general-purpose register.

<2> Write the data prepared in step <1> to the PRCMD register.

- <3> Write the setting data to the special register (using following instructions).
 - Store instruction (ST/SST instruction)
 - Bit manipulation instruction (SET1/CLR1/NOT1 instruction)

<4> to <8> Insert NOP instructions (5 instructions)^{Note}.

[Description Example] When using PSC register (standby mode setting)

```
ST.B r11, PSMR[r0]
                          ; PSMR register setting (IDLE, STOP mode setting)
<1>MOV 0x02,r10
<2>ST.B r10, PRCMD[r0] ; PRCMD register write
<3>ST.B r10, PSC[r0]
                            ; PSC register setting
< 4 > \text{NOP}^{Note}
                            ; Dummy instruction
< 5 > \text{NOP}^{Note}
                            ; Dummy instruction
< 6 > NOP^{Note}
                            ; Dummy instruction
< 7 > \text{NOP}^{Note}
                            ; Dummy instruction
< 8 > \text{NOP}^{Note}
                            ; Dummy instruction
(next instruction)
```

No special sequence is required to read special registers.

- **Note** When switching to the IDLE mode or the STOP mode (PSC.STP bit = 1), 5 NOP instructions must be inserted immediately after switching is performed.
- Cautions 1. Interrupts are not acknowledged for the store instruction for the PRCMD register. This is because continuous execution of store instructions by the program in steps <2> and <3> above is assumed. If another instruction is placed between step <2> and <3>, the above sequence may not be realized when an interrupt is acknowledged for that instruction, which may cause malfunction.
 - 2. The data written to the PRCMD register is dummy data, but use the same register as the general-purpose register used for setting data to the special register (step <3>) when writing to the PRCMD register (step <2>). The same applies to when using a general-purpose register for addressing.

(2) Command register (PRCMD)

The PRCMD register is an 8-bit register used to prevent data from being written to registers that may have a large influence on the system, possibly causing the application system to unexpectedly stop, when an inadvertent program loop occurs. Only the first write operation to the special register following the execution of a previously executed write operation to the PRCMD register, is valid.

As a result, register values can be overwritten only using a preset sequence, preventing invalid write operations.

This register can only be written in 8-bit units (if it is read, an undefined value is returned).

After reset: Undefined	W Addres	s: FFFFF1	FCH			
7	6 5	4	3	2	1	0
PRCMD REG7 RI	EG6 REG5	REG4	REG3	REG2	REG1	REG0

(3) System status register (SYS)

This register is allocated with status flags showing the operating state of the entire system. This register can be read or written in 8-bit or 1-bit units.

7 6 5 4 3 2 1 <0> SYS 0 0 0 0 0 0 0 PRERF
SYS 0 0 0 0 0 0 0 PRER
PRERR Detection of protection error
0 Protection error has not occurred
1 Protection error has occurred

The operation conditions of the PRERR flag are described below.

(a) Set conditions (PRERR = 1)

- (i) When a write operation to the special register takes place without write operation being performed to the PRCMD register (when step <3> is performed without performing step <2> as described in 3.4.7
 (1) Setting data to special registers).
- (ii) When a write operation (including bit manipulation instruction) to an on-chip peripheral I/O register other than a special register is performed following write to the PRCMD register (when <3> in 3.4.7
 (1) Setting data to special registers is not a special register).
- **Remark** Regarding the special registers other than the WDTM register (PCC and PSC registers), even if on-chip peripheral I/O register read (except bit manipulation instruction) (internal RAM access, etc.) is performed in between write to the PRCMD register and write to a special register, the PRERR flag is not set and setting data can be written to the special register.

(b) Clear conditions (PRERR = 0)

- (i) When 0 is written to the PRERR flag
- (ii) When system reset is performed
- Cautions 1. If 0 is written to the PRERR bit of the SYS register that is not a special register immediately following write to the PRCMD register, the PRERR bit becomes 0 (write priority).
 - 2. If data is written to the PRCMD register that is not a special register immediately following write to the PRCMD register, the PRERR bit becomes 1.

3.4.8 Cautions

<R>

(1) Wait when accessing register

Be sure to set the following register before using the V850ES/KG1.

• System wait control register (VSWC)

After setting the VSWC register, set the other registers as required.

When using an external bus, set the VSWC register and then set the various pins to the control mode by setting the port-related registers.

(a) System wait control register (VSWC)

The VSWC register controls the bus access wait time for the on-chip peripheral I/O registers.

Access to the on-chip peripheral I/O register lasts 3 clocks (during no wait), but in the V850ES/KG1, waits are required according to the internal system clock frequency. Set the values shown below to the VSWC register according to the internal system clock frequency that is used.

Operation Conditions	Internal System Clock Frequency (fcLK)	VSWC Register Setting	Number of Waits
$4.5 \text{ V} \leq \text{REGC} = \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	$32 \text{ kHz} \le f_{CLK} < 16.6 \text{ MHz}$	00H	0 (no waits)
	16.6 MHz \leq fclk \leq 20 MHz	01H	1
$4.0~V \leq REGC = V_{DD} \leq 4.5~V$	$32 \text{ kHz} \le f_{\text{CPU}} \le 16 \text{ MHz}$	00H	0 (no waits)
REGC = 10 <i>µ</i> F	$32 \text{ kHz} \le f_{\text{CLK}} < 8.3 \text{ MHz}$	00H	0 (no waits)
$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	$8.3 \text{ MHz} \leq f_{CLK} \leq 16 \text{ MHz}$	01H	1
$2.7 \text{ V} \le \text{REGC} = \text{V}_{\text{DD}} < 4.0 \text{ V}$ $32 \text{ kHz} \le f_{\text{CLK}} < 8.3 \text{ MHz}$		00H	0 (no waits)
	8.3 MHz \leq fclk \leq 10 MHz	01H	1

This register can be read or written in 8-bit units (address: FFFFF06EH; after reset: 77H).

(b) Access to special on-chip peripheral I/O register

This product has two types of internal system buses.

One type is for the CPU bus and the other is for the peripheral bus to interface with low-speed peripheral hardware.

Since the CPU bus clock and peripheral bus clock are asynchronous, if a conflict occurs during access between the CPU and peripheral hardware, illegal data may be passed unexpectedly. Therefore, when accessing peripheral hardware that may cause a conflict, the number of access cycles is changed so that the data is received/passed correctly in the CPU. As a result, the CPU does not shift to the next instruction processing and enters the wait status. When this wait status occurs, the number of execution clocks of the instruction is increased by the number of wait clocks.

Note this with caution when performing real-time processing.

When accessing a special on-chip peripheral I/O register, additional waits may be required further to the waits set by the VSWC register.

The access conditions at that time and the method to calculate the number of waits to be inserted (number of CPU clocks) are shown below.

Number of waits to be inserted = $(2 + m) \times k$ [clocks] Number of accesses to special on-chip peripheral I/O register = $3 + m + (2 + m) \times k$ [clocks]

Peripheral Function	Register Name	Access	k	
Watchdog timer 1 (WDT1)	WDTM1	Write	1 to 5	
	<pre><calculation number="" of="" waits<sup="">Note 1> k = {(1/fx) × 2/((2 + m)/f_{CPU})} + 1 fx: Main clock oscillation frequency</calculation></pre>			
Watchdog timer 2 (WDT2)	WDTM2	Write	3 (fixed)	
16-bit timer/event counter P0 (TMP0) ^{Note 2}	TP0CCR0, TP0CCR1, Read 1 TP0CNT		1	
	<calculation number="" of="" wa<br="">k = {(1/fxx)/((2 + m)/fcPU)} + 1</calculation>	iits ^{Note 1} >		
	TP0CCR0, TP0CCR1	Write	0 to 2	
		its ^{Note 1} >	ne register	
16-bit timer/event counters 00 to 03 (TM00 to TM03)	TMC00 to TMC03	Read-modify-write	1 (fixed) A wait occurs during write	
Clocked serial interfaces 0 and 1 with automatic transmit/receive function (CSIA0, CSIA1)	CSIA1B0 to CSIA1BF c		0 to 18 (when performing continuous write via write instruction)	
	<calculation number="" of="" wa<br="">k = {(1/fsска) × 5 – (4 + m)/fcр However, 1 wait if fcрu = fscка: CSIA selection clo</calculation>	u)}/{((2 + m)/fcpu)} = fxx if the CSISn.CKSAn1 and 0	CSISn.CKSAn0 bits are 00.	
	CSIA0B0 to CSIA0BF, CSIA1B0 to CSIA1BF	Write	0 to 20 (when conflict occurs between write instruction and write via receive operation)	
	<calculation number="" of="" wa<br="">k = {((1/fsска) × 5)/((2 + m)/fcr fsска: CSIA selection clo</calculation>	PU)}		
I ² CO ^{Note 3}	IICS0	Read	1 (fixed)	
Asynchronous serial interfaces 0, 1 (UART0, UART1)	ASIS0, ASIS1	Read	1 (fixed)	
Real-time output function 0 (RTO0)	RTBL0, RTBH0	Write (when RTPC0.RTPOE0 bit = 0)	1	
A/D converter	ADM, ADS, PFM, PFT	Write	1 to 5 (1 or 2) ^{Note 4}	
	ADCR, ADCRH	Read	1 to 5 (1 or 2) ^{Note 4}	
		+ 1 ^{Note 5}		

<R>

- **Notes 1.** In the calculation of number of waits, the fractional part of its result must be multiplied by (1/fcPu) and rounded down if (1/fcPu)/(2 + m) or lower, and rounded up if (1/fcPu)/(2 + m) is exceeded.
 - 2. Only in the µPD703215, 703215Y, 70F3215H, 70F3215HY
 - **3.** I²C0 is available only in products with an I²C bus (Y products).
 - 4. Values in parentheses are available only in the μ PD703215, 703215Y, 70F3214H, 70F3214HY, 70F3215H, and 70F3215HY.
 - 5. In the μ PD703215, 703215Y, 70F3214H, 70F3214HY, 70F3215H, and 70F3215HY, the calculation is shown below.

 ${(1/fxx) \times 2/[(2 + m)/f_{CPU}]} + 1$

Cautions 1. If fetched from the internal ROM or internal RAM, the number of waits is as shown above. If fetched from the external memory, the number of waits may be fewer than the number shown above.

The effect of the external memory access cycle differs depending on the wait settings, etc. However, the number of waits above is the maximum value.

- 2. When the CPU operates on the subclock and no clock is input to the X1 pin, do not access a register in which a wait occurs using an access method that causes a wait. If a wait occurs, it can only be released by a reset.
- Remarks 1. In the calculation for the number of waits:
 - fCPU: CPU clock frequency
 - m: Set value of bits 2 to 0 of the VSWC register
 - fxx: Main clock frequency

When VSWC register = 00H: m = 0When VSWC register = 01H: m = 1

2. n = 0, 1

(2) Restriction on conflict between sld instruction and interrupt request

(a) Description

If a conflict occurs between the decode operation of an instruction in <2> immediately before the sld instruction following an instruction in <1> and an interrupt request before the instruction in <1> is complete, the execution result of the instruction in <1> may not be stored in a register.

Instruction <1>

- Id instruction: Id.b, Id.h, Id.w, Id.bu, Id.hu
- sld instruction: sld.b, sld.h, sld.w, sld.bu, sld.hu
- Multiplication instruction: mul, mulh, mulhi, mulu

Instruction <2>

mov reg1, reg2	not reg1, reg2	satsubr reg1, reg2	satsub reg1, reg2
satadd reg1, reg2	satadd imm5, reg2	or reg1, reg2	xor reg1, reg2
and reg1, reg2	tst reg1, reg2	subr reg1, reg2	sub reg1, reg2
add reg1, reg2	add imm5, reg2	cmp reg1, reg2	cmp imm5, reg2
mulh reg1, reg2	shr imm5, reg2	sar imm5, reg2	shl imm5, reg2

<Example>

<i></i>	ld.w	[r11], r10
		•
		•
~ii>	mov	r10 r28

If the decode operation of the mov instruction <ii> immediately before the sld instruction <ii> and an interrupt request conflict before execution of the ld instruction <i> is complete, the execution result of instruction <i> may not be stored in a register.

<II> mov r10, r28 <III> sld.w 0x28, r10

(b) Countermeasure

<R>

<1> When compiler (CA850) is used

Use CA850 Ver. 2.61 or later because generation of the corresponding instruction sequence can be automatically suppressed.

<2> Countermeasure by assembler

When executing the sld instruction immediately after instruction <ii>, avoid the above operation using either of the following methods.

- · Insert a nop instruction immediately before the sld instruction.
- Do not use the same register as the sld instruction destination register in the above instruction <ii> executed immediately before the sld instruction.

CHAPTER 4 PORT FUNCTIONS

4.1 Features

- O Input-only ports: 8 pins
- O I/O ports: 76 pins
 - Fixed to N-ch open-drain output: 4 (medium: 2)
 - Switchable to N-ch open-drain output: 8
- O Input/output can be specified in 1-bit units

4.2 Basic Port Configuration

The V850ES/KG1 incorporates a total of 84 I/O port pins consisting of ports 0, 1, 3 to 5, 7, 9, CM, CS, CT, DH, and DL (including 8 input-only port pins). The port configuration is shown below.




Table 4-1.	Pin I/O	Buffer	Power	Supplies
------------	---------	--------	-------	----------

Power Supply	Corresponding Pins
AV _{REF0}	Port 7
AV _{REF1}	Port 1
BVDD	Ports CM, CS, CT, DH, DL
EVDD	RESET, ports 0, 3 to 5, 9


4.3 Port Configuration

Table 4-2.	Port Configuration
------------	--------------------

Item	Configuration				
Control registers	Port n register (Pn: n = 0, 1, 3 to 5, 7, 9, CM, CS, CT, DL, DH)				
	Port n mode register (PMn: n = 0, 1, 3 to 5, 9, CM, CS, CT, DL, DH)				
	Port n mode control register (PMCn: n = 0, 3 to 5, 9, CM, CS, CT, DL, DH)				
	Port n function control register (PFCn: $n = 3, 5, 9$)				
	Port 3 function control expansion register (PFCE3)	Port 3 function control expansion register (PFCE3)			
	Port n function register (PFn: $n = 3$ to 5, 9)				
	Pull-up resistor option register (PUn: $n = 0, 1, 3$ to 5, 9)				
Ports	Input only: 8				
	I/O: 76				
Pull-up resistors	Software control: 40				

(1) Port n register (Pn)

Data I/O with external devices is performed by writing to and reading from the Pn register. The Pn register is configured of a port latch that retains the output data and a circuit that reads the pin status. Each bit of the Pn register corresponds to one pin of port n and can be read or written in 1-bit units.



Writing to and reading from the Pn register are executed as follows depending on the setting of each register.

<R>

Table 4-3.	Reading	to/Writing	from Pn	Register
------------	---------	------------	---------	----------


Setting of PMCn Register	Setting of PMn Register	Writing to Pn Register	Reading from Pn Register
Port mode (PMCnm bit = 0)	Output mode (PMnm bit = 0)	Write to the output latch ^{Note} . The contents of the output latch are output from the pin.	The value of the output latch is read.
	Input mode (PMnm bit = 1)	Write to the output latch ^{№te} . The status of the pin is not affected.	The pin status is read.
Alternate-function mode (PMCnm bit = 1)	Output mode (PMnm bit = 0)	Write to the output latch ^{Note} . The status of the pin is not affected. The pin operates as an alternate- function pin.	 When alternate function is output The output status of the alternate function is read. When alternate function is input The output latch value is read.
	Input mode (PMnm bit = 1)	Write to the output latch ^{Note} . The status of the pin is not affected. The pin operates as an alternate- function pin.	The pin status is read.

Note The value written to the output latch is retained until a new value is written to the output latch.

(2) Port n mode register (PMn)

PMn specifies the input mode/output mode of the port.

Each bit of the PMn register corresponds to one pin of port n and can be specified in 1-bit units.



(3) Port n mode control register (PMCn)

PMCn specifies the port mode/alternate function.

Each bit of the PMCn register corresponds to one pin of port n and can be specified in 1-bit units.

After res	et: 00H	R/W							
	7	6	5	4	3	2	1	0	
PMCn	PMCn7	PMCn6	PMCn5	PMCn4	PMCn3	PMCn2	PMCn1	PMCn0	
	PMCnm		Specification of operation mode						
	0	Port mode	²ort mode						
	1	Alternate f	unction mo	ode					

(4) Port n function control register (PFCn)

PFCn is a register that specifies the alternate function to be used when one pin has two or more alternate functions.


Each bit of the PFCn register corresponds to one pin of port n and can be specified in 1-bit units.

7 6 5 4 3 2 1 0 PFCn PFCn7 PFCn6 PFCn5 PFCn4 PFCn3 PFCn2 PFCn1 PFCn0
PFCn PFCn7 PFCn6 PFCn5 PFCn4 PFCn3 PFCn2 PFCn1 PFCn0
PFCnm Specification of alternate function
0 Alternate function 1
1 Alternate function 2

(5) Port n function control expansion register (PFCEn)

PFCEn is a register that specifies the alternate function to be used when one pin has three or more alternate functions.


Each bit of the PFCEn register corresponds to one pin of port n and can be specified in 1-bit units.



(6) Port n function register (PFn)

PFn is a register that specifies normal output/N-ch open-drain output.

Each bit of the PFn register corresponds to one pin of port n and can be specified in 1-bit units.



(7) Pull-up resistor option register (PUn)

PUn is a register that specifies the connection of an on-chip pull-up resistor.

Each bit of the PUn register corresponds to one pin of port n and can be specified in 1-bit units.

After reso	et: 00H	R/W								
	7	6	5	4	3	2	1	0		
PUn	PUn7	PUn6	PUn5	PUn4	PUn3	PUn2	PUn1	PUn0		
[PUnm		Control of on-chip pull-up resistor connection							
	0	Not conne	Not connected							
	1	Connected	d							

(8) Port settings

Set the ports as follows.




Figure 4-1. Register Settings and Pin Functions

If the PMCn register is set first, an unintended function may be set while the PFCn and PFCEn registers are being set.

4.3.1 Port 0

Port 0 is a 7-bit I/O port for which I/O settings can be controlled in 1-bit units. Port 0 includes the following alternate functions.

Pin Name	Pin	No.	Alternate Function	I/O	PULL ^{Note}	Remark	Block Type
	GC	GF					
P00	6	8	ТОНО	Output	Yes	-	D-2
P01	7	9	TOH1	Output			D-2
P02	17	19	NMI	Input		Analog noise elimination	H-1
P03	18	20	INTP0	Input			H-1
P04	19	21	INTP1	Input			H-1
P05	20	22	INTP2	Input			H-1
P06	21	23	INTP3	Input			H-1

Table 4-4. Allemale-I unclion Fins of Ford	Table 4-4.	Alternate-Function	Pins	of Port 0
--	------------	---------------------------	------	-----------

Note Software pull-up function

Caution P02 to P06 have hysteresis characteristics when the alternate function is input, but not in the port mode.

(1) Port 0 register (P0)

	fter reset: 00H (output latch)		R/W	Address:	FFFFF400	ЭН		
	7	6	5	4	3	2	1	0
P0	0	P06	P05	P04	P03	P02	P01	P00
	P0n		Control o	of output da	ta (in outpu	ut mode) (r	n = 0 to 6)	
	0	0 is output	:					
	1	1 is output						

(2) Port 0 mode register (PM0)

After res	et: FFH	R/W	Address: Fl	FFF420H					
	7	6	5	4	3	2	1	0	
PM0	1	PM06	PM05	PM04	PM03	PM02	PM01	PM00	
	PM0n		Control of I/O mode (n = 0 to 6)						
	0	Output mo	Dutput mode						
	1	Input mod	Input mode						

(3) Port 0 mode control register (PMC0)

			_					
DMCO	7	6	5	4	3	2		0
PMC0	0	PMC06	PMC05	PMC04	PMC03	PMC02	PMC01	PMC00
	PMC06		Spe	ecification c	f P06 pin c	peration m	node	
	0	I/O port						
	1	INTP3 inp	ut					
	PMC05		Spe	ecification c	f P05 pin c	peration m	node	
	0	I/O port				-		
	1	INTP2 inp	ut					
	PMC04		Spe	ecification c	f P04 pin c	peration m	node	
	0	I/O port						
	1	INTP1 inp	ut					
	PMC03		Spe	ecification c	f P03 pin c	peration m	node	
	0	I/O port						
	1	INTP0 inp	ut					
	PMC02		Spe	ecification c	f P02 pin c	peration m	node	
	0	I/O port						
	1	NMI input						
	PMC01		Spe	ecification c	f P01 pin c	peration m	node	
	0	I/O port						
	1	TOH1 out	put					
	PMC00		Spe	ecification c	f P00 pin c	peration m	node	
	0	I/O port						
	1	TOH0 out	put					

(4) Pull-up resistor option register 0 (PU0)

After res	set: 00H	R/W A	Address: FF	FFFC40H					
	7	6	5	4	3	2	1	0	
PU0	0	PU06	PU05	PU04	PU03	PU02	PU01	PU00	
	PU0n	0	Control of on-chip pull-up resistor connection $(n = 0 \text{ to } 6)$						
	0	Not conne	Not connected						
	1	Connecte	Connected						

4.3.2 Port 1


Port 1 is a 2-bit I/O port for which I/O settings can be controlled in 1-bit units. Port 1 includes the following alternate functions.

Table 4-5. Alternate-Function Pins of Port 1

Pin Name	Pin	No.	Alternate Function	I/O	PULL ^{Note}	Remark	Block Type
	GC	GF					
P10	3	5	ANO0	Output	Yes	-	A-2
P11	4	6	ANO1	Output			A-2

Note Software pull-up function

(1) Port 1 register (P1)



(2) Port 1 mode register (PM1)

Caution When used as the ANO0 and ANO1 pins, set PM1 = FFH all together.

After res	set: FFH	R/W	Address: F	FFFF422H				
	7	6	5	4	3	2	1	0
PM1	1	1	1	1	1	1	PM11	PM10
	PM1n			Control o	f I/O mode	(n = 0, 1)		
	0	Output r	node					
	1	Input mo	ode					

(3) Pull-up resistor option register 1 (PU1)

After re	set: 00H	R/W	Address: FF	FFFC42H						
	7	6	5	4	3	2	1	0		
PU1	0	0	0	0	0	0	PU11	PU10		
	PU1n		Control of on-chip pull-up resistor connection $(n = 0, 1)$							
	0	Not con	Not connected							
	1	Connec	Connected							

4.3.3 Port 3

Port 3 is a 10-bit I/O port for which I/O settings can be controlled in 1-bit units. Port 3 includes the following alternate functions.

Pin Name	Pin	No.	Alternate Function	I/O	PULL ^{Note 1}	Remark	Block Type
	GC	GF					
P30	25	27	TXD0	Output	Yes	-	D-2
P31	26	28	RXD0	Input			D-1-1
P32	27	29	ASCK0	Input			D-1-2
P33	28	30	TI000/TO00/TIP00 ^{Note 2} / TOP00 ^{Note 2}	I/O			E-6 ^{Note 3} / G-7-1 ^{Note 2}
P34	29	31	TI001/TIP01 ^{Note 2} / TOP01 ^{Note 2}	I/O			D-1-2 ^{Note 3} / G-7-2 ^{Note 2}
P35	30	32	TI010/TO01	I/O	-		E-6
P36	31	33	_	-	No ^{Note 4}	N-ch open-drain output	J
P37	32	34	-	-			J
P38	35	37	SDA0 ^{Note 5}	I/O	1		К
P39	36	38	SCL0 ^{Note 5}	I/O			К

Table 4-6. Alternate-Function Pins of Port 3

Notes 1. Software pull-up function

- 2. Only in the μPD703215, 703215Y, 70F3215H, 70F3215HY
- **3.** Only in the μPD703212, 703212Y, 703213, 703213Y, 703214, 703214Y, 70F3214Y, 70F3214H, 70F3214HY
- 4. An on-chip pull-up resistor can be provided by a mask option (only in the mask ROM versions).
- 5. Only in products with an I²C bus (Y products)

Caution P31 to P35, P38, and P39 have hysteresis characteristics when the alternate function is input, but not in the port mode.

Remark GC: 100-pin plastic LQFP (fine pitch) (14×14)

GF: 100-pin plastic QFP (14 × 20)

(1) Port 3 register (P3)

After res	et: 00H (o	utput latch)	R/W	Address	P3 FFFF	,		40711				
				P3L FFFFF406H, P3H FFFFF407H								
	15	14	13	12	11	10	9	8				
P3 (P3H ^{Note})	0	0	0	0	0	0	P39	P38				
	7	6	5	4	3	2	1	0				
(P3L)	P37	P36	P35	P34	P33	P32	P31	P30				
		11		1								
	P3n Control of output data (in output mode) (n = 0 to 9)											
	0	0 is output	t									
	1	1 is output	t									
		ing from c se bits as b	-				egister in	8-bit or 1-t	oit units			
Remark	Howeve the P3F		e higher and as th	8 bits and ne P3L re	d the lowe	er 8 bits o		register are ister can be				

(2) Port 3 mode register (PM3)

After re	set: FFFFH	I R/W	Address	PM3 FFF PM3L FFF	FF426H, FF426H, I	PM3H FFF	FF427H			
	15	14	13	12	11	10	9	8		
PM3 (PM3H ^{Note})	1	1	1	1	1	1	PM39	PM38		
	7	6	5	4	3	2	1	0		
(PM3L)	PM37	PM36	PM35	PM34	PM33	PM32	PM31	PM30		
	PM3n	//3n Control of I/O mode (n = 0 to 9)								
	0	0 Output mode								
	1	1 Input mode								
Note Wh spe		g from or bits as bit	-				egister in	8-bit or 1		
Remark		register ca				: units. e PM3 re	gister are			

(3) Port 3 mode control register (PMC3)

After res	set: 0000H	R/W	Address:	PMC3 FFF PMC3L FF		PMC3H F	FFFF447H					
	15	14	13	12	11	10	9	8				
PMC3 (PMC3H ^{Note 1})	0	0	0	0	0	0	PMC39Note 2	PMC38 ^{Note 2}				
	7	6	5	4	3	2	1	0				
(PMC3L)	0	0	PMC35	PMC34	PMC33	PMC32	PMC31	PMC30				
	PMC39		Specification of P39 pin operation mode									
	0	I/O port										
	1	SCL0 I/O										
	PMC38											
	0	I/O port										
	1											
	PMC35											
	0	I/O port	Specification of P35 pin operation mode I/O port									
	1	TI010 input/TO01 output										
	PMC34	Specification of P34 pin operation mode										
	0	I/O port										
	1	TI001 inpu	ut/TIP01 in	put ^{Note 3} /TO	P01 output	Note 3						
	PMC33		Spe	ecification o	of P33 pin o	peration n	node					
	0	I/O port			Note 2		Note 2					
	1	TI000 inpu	TI000 input/TO00 output/TIP00 input ^{Note 3} /TOP00 output ^{Note 3}									
	PMC32		Spe	ecification o	of P32 pin o	peration n	node					
	0	I/O port	~t									
	PMC31	ASCK0 in	-		of P31 pin o	peration	node					
	0	I/O port	Ope	cilication		peration	noue					
	1	RXD0 inp	ut									
	PMC30		Spe	ecification o	of P30 pin o	peration n	node					
	0	I/O port										
	1	TXD0 out	out									
s 2. V 0	pecify the alid only i	se bits as n products	bits 0 to 7 s with an 1	′ of the PN ²C bus (Y	//C3H regi products)	ster.). In all o	ther produ	3-bit or 1-bit units, acts, set this bit to				
PI	hen the h	higher 8 b ister and	its and th as the PN	ne lower	8 bits of t	the PMC	-	are used as the er can be read or				

(4) Port 3 function register H (PF3H)

After res	et: 00H	R/W	Address: FF	FFFC67H					
	7	6	5	4	3	2	1	0	
PF3H	0	0	0	0	0	0	PF39	PF38	
	PF3n		Specificatio	on of norma	l port/alter	nate functi	on (n = 8, 9)	
	0	When use	ed as norma	al port (N-cl	n open-dra	in output)			
	1	When use	ed as alterna	ate-functior	n (N-ch ope	en-drain o	utput)		
Cautio	the fe Be s	ollowing ure to set	sequence	atch to 1	before s	etting th			on pins, set in drain output.

(5) Port 3 function control register (PFC3)

(a) <i>μ</i> PD703212, 70321	2Y, 7032	213, 7032	13Y, 7032	14, 70321	4Y, 70F32	214, 70F3	214Y, 70	F3214H, 7	0F3214HY
After res	set: 00H	R/W	Address: Ff	FFF466H					
	7	6	5	4	3	2	1	0	
PFC3	0	0	PFC35	0	PFC33	0	0	0	
	PFC35		Specific	cation of all	ernate-fund	ction pin of	P35 pin		
	0	TI010 in	put						
	1	ΤΟ01 οι	ıtput						
	PFC33			cation of all	ernate-fund	ction pin of	P33 pin		
	0	TI000 in							
	1	ΤΟ00 οι	ıtput						
Cautio	on Alwa	vs clear	bits 0 to 2	. 4. 6. and	d 7 of the	PFC3 red	nister to (D.	
		, · · · · · ·		, , , , ,			,		
(b) <i>µ</i> PD703215, 70321	5Y, 70F3	8215H, 70	0F3215HY						
After res	set: 00H	R/W	Address: Fl	FFFF466H					
	7	6	5	4	3	2	1	0	
PFC3	0	0	PFC35	PFC34	PFC33	0	0	0	
Cautic	on Alwa	ys clear	bits 0 to 2	, 6, and 7	of the PF	-C3 regis	ter to 0.		
Rema			specificati ction pins			ction pins	s, refer to	9 4.3.3 (8)	Specifying

(6) Port 3 function control expansion register (PFCE3)^{Note}

Note Only in the *μ*PD703215, 703215Y, 70F3215H, 70F3215HY

After res	et: 00H	R/W	Address: Fl	FFFF706H					
	7	6	5	4	3	2	1	0	
PFCE3	0	0	0	PFCE34	PFCE33	0	0	0	
Remark			specification ion pins of		rnate-func	tion pins	, refer to	4.3.3 (8)	Specifying

(7) Pull-up resistor option register 3 (PU3)

After res	set: 00H	R/W	Address: FF	FFFC46H						
	7	6	5	4	3	2	1	0		
PU3	0	0	PU35	PU34	PU33	PU32	PU31	PU30		
	PU3n	Control of on-chip pull-up resistor connection (n = 0 to 5)								
	0	Not conn	Not connected							
	1	Connecte	ed							
Cautio			oull-up res bask ROM		-	vided for	P36 to I	P39 by a		

(8) Specifying alternate-function pins of port 3^{Note}

Note Only in the *µ*PD703215, 703215Y, 70F3215H, 70F3215HY

PFC35	Specification of Alternate-Function Pin of P35 Pin
0	TI010 input
1	TO01 output

PFCE34	PFC34	Specification of Alternate-Function Pin of P34 Pin
0	0	TI001 input
0	1	Setting prohibited
1	0	TIP01 input
1	1	TOP01 output

PFCE33	PFC33	Specification of Alternate-Function Pin of P33 Pin
0	0	TI000 input
0	1	TO00 output
1	0	TIP00 input
1	1	TOP00 output

4.3.4 Port 4

Port 4 is a 3-bit I/O port for which I/O settings can be controlled in 1-bit units. Port 4 includes the following alternate functions.

Table 4-7. Alternate-Function Pins of Port 4	Table 4-7.	Alternate-Function	Pins e	of Port 4	ŀ
--	------------	---------------------------	--------	-----------	---

Pin Name	Pin	No.	Alternate Function	I/O	PULL ^{Note}	Remark	Block Type
	GC	GF					
P40	22	24	SI00	Input	Yes	-	D-1-2
P41	23	25	SO00	Output		N-ch open-drain output can	F-1
P42	24	26	SCK00	I/O		be selected.	F-2

Note Software pull-up function

Caution P40 and P42 have hysteresis characteristics when the alternate function is input, but not in the port mode.

(1) Port 4 register (P4)

After res	fter reset: 00H (output latch)		R/W	Address:	FFFFF40	8H		
	7	6	5	4	3	2	1	0
P4	0	0	0	0	0	P42	P41	P40
	P4n		Control c	of output da	ta (in outp	out mode) (r	n = 0 to 2)	
	P4n 0	0 is output		of output da	ta (in outp	out mode) (r	n = 0 to 2)	


(2) Port 4 mode register (PM4)

7 6 5 4 3								
	2	1	0					
PM4 1 1 1 1 1 P	PM42	PM41	PM40					
PM4n Control of I/O mode (n = 0	Control of I/O mode (n = 0 to 2)							
0 Output mode	Jutput mode							
1 Input mode	,							


After res	set: 00H	R/W A	Address: FF	FFF448H							
	7	6	5	4	3	2	1	0			
PMC4	0	0	0	0	0	PMC42	PMC41	PMC40			
	PMC42	Specification of P42 pin operation mode									
	0	I/O port	O port								
	1	SCK00 I/C	SCK00 I/O								
	PMC41		Specification of P41 pin operation mode								
	0	I/O port									
	1	SO00 output									
	PMC40		Spe	cification of	P40 pin	operation m	ode				
	0	I/O port									
	1	SI00 input	t								

(3) Port 4 mode control register (PMC4)

(4) Port 4 function register (PF4)



(5) Pull-up resistor option register 4 (PU4)



4.3.5 Port 5

Port 5 is a 6-bit I/O port for which I/O settings can be controlled in 1-bit units. Port 5 includes the following alternate functions.


Pin Name	Pin	No.	Alternate Function	I/O	PULL ^{Note}	Remark	Block Type
	GC	GF					
P50	37	39	TI011/RTP00/KR0	I/O	Yes	-	E-5
P51	38	40	TI50/RTP01/KR1	I/O			E-5
P52	39	41	TO50/RTP02/KR2	I/O			E-4
P53	40	42	SIA0/RTP03/KR3	I/O			E-5
P54	41	43	SOA0/RTP04/KR4	I/O		N-ch open-drain output can	G-1
P55	42	44	SCKA0/RTP05/KR5	I/O		be selected.	G-2

Table 4-8. Alternate-Function Pins of Port 5

Note Software pull-up function

Remark GC: 100-pin plastic LQFP (fine pitch) (14×14) GF: 100-pin plastic QFP (14×20)

(1) Port 5 register (P5)




(2) Port 5 mode register (PM5)

7 6 5 4 3 2 1 0 PM5 1 1 PM55 PM54 PM53 PM52 PM51 PM50 PM5n Control of I/O mode (n = 0 to 5) 0 Output mode 1 1 Input mode 1	After res	et: FFH	R/W	Address: FF	FFF42AH							
PM5n Control of I/O mode (n = 0 to 5) 0 Output mode		7	6	5	4	3	2	1	0			
0 Output mode	PM5	1	1	PM55	PM54	PM53	PM52	PM51	PM50			
0 Output mode												
		PM5n	Control of I/O mode (n = 0 to 5)									
1 Input mode		0	Output m	Dutput mode								
		1	1 Input mode									

After re	set: 00H	R/W	Address: Fl	-FFF44AH										
	7	6	5	4	3	2	1	0						
PMC5	0	0	PMC55	PMC54	PMC53	PMC52	PMC51	PMC50						
		1												
	PMC55			ecification c	of P55 pin c	peration m	node							
	0		KR5 input											
	1	SCKA0 I	/O/RTP05 o	utput										
	PMC54		Spe	ecification c	of P54 pin c	peration m	node							
	0	I/O port/I	D port/KR4 input											
	1	SOA0 ou	SOA0 output/RTP04 output											
	PMC53		Specification of P53 pin operation mode											
	0	I/O port/I	KR3 input											
ŀ	1	SIA0 inp	SIA0 input/RTP03 output											
	PMC52	Specification of P52 pin operation mode												
	0	I/O port/I	I/O port/KR2 input											
	1	TO50 ou	tput/RTP02	output										
	PMC51		Spe	ecification c	of P51 pin c	peration m	node							
	0	I/O port/I	<r1 input<="" td=""><td></td><td></td><td></td><td></td><td></td></r1>											
	1	TI50 inpu	ut/RTP01 ou	ıtput										
	PMC50		Spe	ecification c	of P50 pin c	peration m	node							
	0	I/O port/I	KR0 input											
	1	TI011 inp	out/RTP00 c	output										

(3) Port 5 mode control register (PMC5)


(4) Port 5 function register 5 (PF5)



(5) Port 5 function control register (PFC5)

After res	set: 00H	R/W	Address: Fl	FFFF46AH									
	7	6	5	4	3	2	1	0					
PFC5	0	0	PFC55	PFC54	PFC53	PFC52	PFC51	PFC50					
					-	-							
	PFC55		Specifi	cation of al	ternate-fun	ction pin of	P55 pin						
	0	SCKA0 I	•				1.00 pm						
	1		RTP05 output										
			· · · · · · · · · · · · · · · · · · ·										
	PFC54		Specification of alternate-function pin of P54 pin										
	0	SOA0 ou	DA0 output										
	1	RTP04 o	TP04 output										
		1	Specification of alternate-function pin of P53 pin										
-	PFC53		Specification of alternate-function pin of P53 pin										
	0	SIA0 inp	·										
	1	RTP03 output											
	PFC52	Specification of alternate-function pin of P52 pin											
	0	TO50 ou	TO50 output										
	1	RTP02 o	RTP02 output										
		1											
	PFC51			cation of al	ternate-fun	ction pin of	P51 pin						
	0	TI50 inpu											
	1	RTP01 o	utput										
	PFC50		Specifi	cation of al	ternate-fun	ction pin of	P50 pin						
	0	TI011 inp	out										
	1	RTP00 o	utput										

(6) Pull-up resistor option register 5 (PU5)



4.3.6 Port 7


Port 7 is an 8-bit input-only port for which all the pins are fixed to input. Port 7 includes the following alternate functions.

Pin Name	Pin	No.	Alternate Function	I/O	PULL ^{Note}	Remark	Block Type
	GC	GF					
P70	100	2	ANIO	Input	No	-	A-1
P71	99	1	ANI1	Input			A-1
P72	98	100	ANI2	Input			A-1
P73	97	99	ANI3	Input			A-1
P74	96	98	ANI4	Input			A-1
P77	95	97	ANI5	Input			A-1
P76	94	96	ANI6	Input			A-1
P77	93	95	ANI7	Input			A-1

Table 4-9. Alternate-Function Pins of Port 7

Note Software pull-up function

(1) Port 7 register (P7)



4.3.7 Port 9

Port 9 is a 16-bit I/O port for which I/O settings can be controlled in 1-bit units. Port 9 includes the following alternate functions.

Pin Name	Pin	No.	Alternate Function	I/O	PULL ^{Note}	Remark	Block Type
	GC	GF					
P90	43	45	A0/TXD1/KR6	I/O	Yes	-	E-3
P91	44	46	A1/RXD1/KR7	I/O			E-1
P92	45	47	A2/TI020/TO02	I/O			E-3
P93	46	48	A3/TI021	I/O			E-2
P94	47	49	A4/TI030/TO03	I/O			E-3
P95	48	50	A5/TI031	I/O			E-2
P96	49	51	A6/TI51/TO51	I/O			E-3
P97	50	52	A7/SI01	I/O			E-2
P98	51	53	A8/SO01	Output		N-ch open-drain output can	G-4
P99	52	54	A9/SCK01	I/O		be specified.	G-3
P910	53	55	A10/SIA1	I/O		-	E-2
P911	54	56	A11/SOA1	Output		N-ch open-drain output can	G-4
P912	55	57	A12/SCKA1	I/O		be specified.	G-3
P913	56	58	A13/INTP4	I/O		Analog noise elimination	H-2
P914	57	59	A14/INTP5	I/O			H-2
P915	58	60	A15/INTP6	I/O			H-2

Table 4-10. Alternate-Function Pins of Port 9

Note Software pull-up function

Caution P93, P95, P97, P99, P910, and P912 to P915 have hysteresis characteristics when the alternate function is input, but not in the port mode.

Remark GC: 100-pin plastic LQFP (fine pitch) (14×14) GF: 100-pin plastic QFP (14×20)

(1) Port 9 register (P9)

After res	set: 00H (o	utput latch)	R/W	Address:	P9H FFFI P9L FFFF	FF412H, FF412H, P9)H FFFF4	13H	
	15	14	13	12	11	10	9	8	
P9 (P9H ^{Note})	P915	P914	P913	P912	P911	P910	P99	P98	
	7	6	5	4	3	2	1	0	
(P9L)	P97	P96	P95	P94	P93	P92	P91	P90	
	P9n 0	0 is output		f output dat	a (in outpu	ıt mode) (n	= 0 to 15)		
	1	1 is output	t						
	ecify thes The P9 Howeve	register ca register ca	oits 0 to 7 an be read ne higher	of the P9H d or writter 8 bits and	H register n in 16-bit d the lowe	units. er 8 bits o	f the P9 r	egister ar	1-bit units, re used as
		l register a n 8-bit or 1		Ũ	ster, resp	ectively, t	nese regis	sters can	be read or

(2) Port 9 mode register (PM9)

After rea	set: FFFFH	R/W	Address	PM9 FFF		PM9H FFF	FF433H		
	15	14	13	12	11	10	9	8	
PM9 (PM9H ^{Note})	PM915	PM914	PM913	PM912	PM911	PM910	PM99	PM98	
	7	6	5	4	3	2	1	0	
(PM9L)	PM97	PM96	PM95	PM94	PM93	PM92	PM91	PM90	
								·	
	PM9n			Control of	I/O mode	(n = 0 to 5)			
	0	Output mo	ode						
	1	Input mod	е						
Remark	cify these The PM9 However,	bits as bit register ca when the I register a	s 0 to 7 of an be read higher 8 and as the	f the PM9 d or writte bits and ti	H register n in 16-bit ne lower {	: units. 3 bits of th	ne PM9 re	8-bit or 1-b egister are ster can be	used a

(3) Port 9 mode control register (PMC9)

Caution When using port 9 as the A0 to A15 pins, set the PMC9 register to FFFFH in 16-bit units.

Atter re	set: 0000H	R/W		PMC9 FFF PMC9L FF		PMC9H F	FFFF453H				
	15	14	13	12	11	10	9	8			
PMC9 (PMC9H ^{Note})	PMC915	PMC914	PMC913	PMC912	PMC911	PMC910	PMC99	PMC98			
	7	6	5	4	3	2	1	0			
(PMC9L)	PMC97	PMC96	PMC95	PMC94	PMC93	PMC92	PMC91	PMC90			
	PMC915		Creat	.: <i>6</i> :			u o d o				
		1/0	Spec	cification of	P915 pin 0	operation r	node				
	0	I/O port A15 outpu	t/INTP6 inr	out							
	PMC914				P914 nin	operation n	node				
	0	I/O port	Oper	Sincation of	1 914 pint		loue				
	1	A14 outpu	t/INTP5 inp	out							
	PMC913		Spee	cification of	P913 pin (operation n	node				
	0	I/O port									
	1	A13 outpu	t/INTP4 inp	out							
	PMC912		Spee	cification of	P912 pin	operation n	node				
	0	I/O port									
	1	A12 output	t/SCKA1 I/	0							
	PMC911		Spee	cification of	P911 pin	operation n	node				
	0	I/O port									
	1	A11 outpu	t/SOA1 out	tput							
	PMC910		Spee	cification of	P910 pin	operation n	node				
	0	I/O port									
	1	A10 outpu	t/SIA1 inpu	ıt							
	PMC99		Spe	cification o	f P99 pin c	peration m	ode				
	0	I/O port									
	1	A9 output/	SCK01 I/O								
	PMC98		Spe	ecification o	f P98 pin c	peration m	ode				
	0	I/O port									
	1	A8 output/	SO01 outp	out							
Note Whe	n reading t ify these bi						ister in 8-	bit or 1-bi			

However, when the higher 8 bits and the lower 8 bits of the PMC9 register are used as the PMC9H register and as the PMC9L register, respectively, these registers can be read or written in 8-bit or 1-bit units.

D14007	
PMC97	Specification of P97 pin operation mode
0	I/O port
1	A7 output/SI01 input
PMC96	Specification of P96 pin operation mode
0	I/O port/TI51 input
1	A6 output/TO51 output
PMC95	Specification of P95 pin operation mode
0	I/O port
1	A5 output/TI031 input
PMC94	Specification of P94 pin operation mode
0	I/O port/TI030 input
1	A4 output/TO03 output
PMC93	Specification of P93 pin operation mode
0	I/O port
1	A3 output/TI021 input
PMC92	Specification of P92 pin operation mode
0	I/O port/TI020 input
1	A2 output/TO02 output
PMC91	Specification of P91 pin operation mode
0	I/O port/KR7 input
0 1	I/O port/KR7 input A1 output/RXD1 input
1	A1 output/RXD1 input

(2/2)

(4) Port 9 function register H (PF9H)

After res	et: 00H	R/W	Address: Fl	FFFC73H					
	7	6	5	4	3	2	1	0	
PF9H	0	0	0	PF912	PF911	0	PF99	PF98	
	PF9n	Con	trol of norma	al output/N-	-ch open-di	rain output	(n = 8, 9, 1	1, 12)	
	0	Normal c	output						
	1	N-ch ope	en-drain out	out					
Cautio	funct Be s outp	tion pins sure to s ut.	, set in the	e followin ort latch t	g sequer to 1 befo	ice. ore settir	ig the pir	n to N-ch	ut alternate- n open-drain

(5) Port 9 function control register (PFC9)

Caution When using port 9 as the A0 to A15 pins, set the PFC9 register to 0000H in 16-bit units.

Aller re	eset: 0000H	R/W	Address:	PFC9 FFF PFC9L FF		PFC9H FF	FFF473H					
	15	14	13	12	11	10	9	8				
PFC9 (PFC9H ^{Note})	PFC915	PFC914	PFC913	PFC912	PFC911	PFC910	PFC99	PFC98				
	7	6	5	4	3	2	1	0				
(PFC9L)	PFC97	PFC96	PFC95	PFC94	PFC93	PFC92	PFC91	PFC90				
	PFC915		Specification of alternate-function pin of P915 pin									
	0	A15 outpu	A15 output									
	1		INTP6 input									
	PFC914		Specification of alternate-function pin of P914 pin									
	0	A14 outpu	A14 output									
	1		NTP5 input									
	PFC913		Specification of alternate-function pin of P913 pin									
	0	A13 outpu	-									
	1	INTP4 inp										
	PFC912		Specific	ation of alte	ernate-fund	tion pin of	P912 pin					
	0	A12 outp	A12 output									
	1	SCKA1 I/0	C									
	PFC911	Specification of alternate-function pin of P911 pin										
	0	A11 output										
	1	SOA1 output										
	PFC910		Specific	ation of alte	ernate-fund	tion pin of	P910 pin					
	0	A10 outpu	· ·									
	1	SIA1 inpu	t									
	PFC99		Specific	cation of alt	ernate-fun	ction pin of	P99 pin					
	0	A9 output										
	1	SCK01 I/C)									
	PFC98		Specific	cation of alt	ernate-fun	ction pin of	P98 pin					
	0	A8 output										
	1	SO01 out	out									

Remark The PFC9 register can be read or written in 16-bit units.

However, when the higher 8 bits and the lower 8 bits of the PFC9 register are used as the PFC9H register and as the PFC9L register, respectively, these registers can be read or written in 8-bit or 1-bit units.

10	/ ハ
(2)	(2)

PFC97	Specification of alternate-function pin of P97 pin
0	A7 output
1	SI01 input
PFC96	Specification of alternate-function pin of P96 pin
0	A6 output
1	TO51 output
PFC95	Specification of alternate-function pin of P95 pin
0	A5 output
1	TI031 input
PFC94	Specification of alternate-function pin of P94 pin
0	A4 output
1	TO03 output
PFC93	Specification of alternate-function pin of P93 pin
0	A3 output
1	TI021 input
PFC92	Specification of alternate-function pin of P92 pin
0	A2 output
1	TO02 output
PFC91	Specification of alternate-function pin of P91 pin
0	A1 output
1	RXD1 input
PFC90	Specification of alternate-function pin of P90 pin
0	A0 output
1	TXD1 output

(6) Pull-up resistor option register 9 (PU9)

	set: 0000H	R/W	Address:	PU9 FFFF PU9L FFF	,	PU9H FFFF	FC53H			
	15	14	13	12	11	10	9	8		
PU9 (PU9H ^{Note})	PU915	PU914	PU913	PU912	PU911	PU910	PU99	PU98		
	7	6	5	4	3	2	1	0		
(PU9L)	PU97	PU96	PU95	PU94	PU93	PU92	PU91	PU90		
	1 Connected									
Note Whe		g from or bits as bit	-				gister in 8	8-bit or 1-l		
690										

4.3.8 Port CM

Port CM is a 4-bit I/O port for which I/O settings can be controlled in 1-bit units. Port CM includes the following alternate functions.

Table 4-11.	Alternate-Function	Pins of Port CM
-------------	---------------------------	-----------------

Pin Name	Pin	No.	Alternate Function	I/O	PULL ^{Note}	Remark	Block Type
	GC	GF					
PCM0	61	63	WAIT	Input	No	_	C-1
PCM1	62	64	CLKOUT	Output			C-2
PCM2	63	65	HLDAK	Output			C-2
PCM3	64	66	HLDRQ	Input			C-1

Note Software pull-up function

Remark	GC:	100-pin plastic LQFP (fine pitch) (14 \times 14)
	GF:	100-pin plastic QFP (14 $ imes$ 20)

(1) Port CM register (PCM)

After res	set: 00H (o	utput latch)	R/W	Address	: FFFFF000	СН			
	7	6	5	4	3	2	1	0	
PCM	0	0	0	0	PCM3	PCM2	PCM1	PCM0	
	PCMn		Control of output data (in output mode) (n = 0 to 3)						
	0	0 is output							
	1	1 is output							

(2) Port CM mode register (PMCM)

After res	et: FFH	R/W	Address: F	FFFF02CH					
	7	6	5	4	3	2	1	0	
PMCM	1	1	1	1	PMCM3	PMCM2	PMCM1	PMCM0	
	PMCMn		Control of I/O mode (n = 0 to 3)						
	0	Output me	Output mode						
	1	Input mod	le						

After re	set: 00H	R/W	Address: FF	FFF04CH									
	7	6	5	4	3	2	1	0					
PMCCM	0	0	0 0 0 PMCCM3 PMCCM2 PMCCM1 PMCCM0										
	РМССМЗ		Specification of PCM3 pin operation mode										
			Spec	Sincation of		operation	noue						
	0	I/O port											
	1	HLDRQ ir	iput										
	PMCCM2		Specification of PCM2 pin operation mode										
	0	I/O port	/O port										
	1	HLDAK o	HLDAK output										
	PMCCM1		Spec	cification of	PCM1 pin	operation r	node						
	0	I/O port											
	1	CLKOUT	output										
	PMCCM0		Spec	cification of	PCM0 pin	operation r	node						
	0	I/O port											
	1	WAIT inp	ut										

(3) Port CM mode control register (PMCCM)

4.3.9 Port CS

Port CS is a 2-bit I/O port for which I/O settings can be controlled in 1-bit units. Port CS includes the following alternate functions.

Table 4-12. Alternate-Function Pins of Port CS

Pin Name	Pin	No.	Alternate Function	I/O	PULL ^{Note}	Remark	Block Type
	GC	GF					
PCS0	59	61	CS0	Output	No	-	C-3
PCS1	60	62	CS1	Output			C-3

Note Software pull-up function

(1) Port CS register (PCS)

After res	et: 00H (o	utput latch)	R/W	Address	: FFFFF008	βH		
	7	6	5	4	3	2	1	0
PCS	0	0	0	0	0	0	PCS1	PCS0
	PCSn		Control	of output d	ut mode)	(n = 0, 1)		
	0	0 is output						
	1	1 is output						

(2) Port CS mode register (PMCS)

After res	set: FFH	R/W	Address: F	FFFF028H						
	7	6	5	4	3	2	1	0		
PMCS	1	1	1	1	1	1	PMCS1	PMCS0		
	PMCSn		Control of I/O mode (n = 0, 1)							
	0	0 Output mode								
	1	1 Input mode								

(3)	Port CS	mode o	control	register	(PMCCS)
-----	---------	--------	---------	----------	---------

After res	set: 00H	R/W A	Address: Ff	FFF048H				
	7	6	5	4	3	2	1	0
PMCCS	0	0	0	0	0	0	PMCCS1	PMCCS0
	PMCCSn		Specifica	tion of PCS	n pin oper	ation mod	de (n = 0, 1)	
	0	I/O port						
	1	CSn outpu	ut					

4.3.10 Port CT

Port CT is a 4-bit I/O port for which I/O settings can be controlled in 1-bit units. Port CT includes the following alternate functions.


	Table 4-13.	Alternate-Function	Pins of Port CT
--	-------------	---------------------------	-----------------

Pin Name	Pin	No.	Alternate Function	I/O	PULL ^{Note}	Remark	Block Type
	GC	GF					
PCT0	65	67	WR0	Output	No	_	C-3
PCT1	66	68	WR1	Output			C-3
PCT4	67	69	RD	Output			C-3
PCT6	68	70	ASTB	Output			C-3

Note Software pull-up function

RemarkGC:100-pin plastic LQFP (fine pitch) (14×14)GF:100-pin plastic QFP (14×20)

(1) Port CT register (PCT)



(2) Port CT mode register (PMCT)

After res	et: FFH	R/W A	ddress: F	FFFF02AH				
	7	6	5	4	3	2	1	0
PMCT	1	PMCT6	1	PMCT4	1	1	PMCT1	PMCT0
	PMCTn			Control of I/0	O mode (n	= 0, 1, 4,	6)	
	0	Output mo	de					
	1	Input mode	е					

After re	set: 00H	R/W Add	dress: I	FFFF04AH						
	7	6	5	4	3	2	1	0		
PMCCT	0	PMCCT6	0	PMCCT4	0	0	PMCCT1	PMCCT0		
	PMCCT6		Sp	ecification of	PCT6 pin	operatior	n mode			
	0	I/O port	O port							
	1	ASTB outpu	STB output							
	PMCCT4	4 Specification of PCT4 pin operation mode								
	0	I/O port								
	1	RD output								
	PMCCT1		Sp	ecification of	PCT1 pin	operatior	n mode			
	0	I/O port								
	1	$\overline{\text{WR1}}$ output								
	PMCCT0		Sp	ecification of	PCT0 pin	operatio	n mode			
	0	I/O port								
	1	WR0 output								

(3) Port CT mode control register (PMCCT)

4.3.11 Port DH

Port DH is a 6-bit I/O port for which I/O settings can be controlled in 1-bit units. Port DH includes the following alternate functions.


Pin Name	Pin	No.	Alternate Function	I/O	PULL ^{Note}	Remark	Block Type
	GC	GF					
PDH0	87	89	A16	Output	No	_	C-3
PDH1	88	90	A17	Output			C-3
PDH2	89	91	A18	Output			C-3
PDH3	90	92	A19	Output			C-3
PDH4	91	93	A20	Output			C-3
PDH5	92	94	A21	Output			C-3

Table 4-14. Alternate-Function Pins of Port DH

Note Software pull-up function

Remark GC: 100-pin plastic LQFP (fine pitch) (14×14) GF: 100-pin plastic QFP (14×20)

(1) Port DH register (PDH)



(2) Port DH mode register (PMDH)

7 6 5 4 3 2 1 0 PMDH 1 1 PMDH5 PMDH4 PMDH3 PMDH2 PMDH1 PMDH0 PMDHn Control of I/O mode (n = 0 to 5) 0 Output mode Control of I/O mode (n = 0 to 5) Control of I/O	After res	et: FFH	7 6 5 4 1 1 PMDH5 PMDH4 PMDHn Control of 0 Output mode						
PMDHn Control of I/O mode (n = 0 to 5)		7	6	5	4	3	2	1	0
	PMDH	1	1	PMDH5	PMDH4	PMDH3	PMDH2	PMDH1	PMDH0
0 Output mode		PMDHn	DHn Control of I/O mode (n = 0 to 5)						
		0	Output m	ode					
1 Input mode		1	Input mo	de					

(3) Port DH mode control register (PMCDH)

After res	et: 00H	R/W	Address: FF	FFF046H						
	7	6	5	4	3	2	1	0		
PMCDH	0	0	PMCDH5	PMCDH4	PMCDH3	PMCDH2	PMCDH1	PMCDH0		
	PMCDHn		Specificati	on of PDH	n pin opera	tion mode	(n = 0 to 5)			
	0	I/O port								
	1	Am output (address bus output) (m = 16 to 21)								
Cautior		• •	ng the por of the alter			n for eac	h bit, pay	/ careful a		

4.3.12 Port DL

Port DL is a 16-bit I/O port for which I/O settings can be controlled in 1-bit units. Port DL includes the following alternate functions.

Pin Name	Pin	No.	Alternate Function	I/O	PULL ^{Note}	Remark	Block Type
	GC	GF					
PDL0	71	73	AD0	I/O	No	-	C-4
PDL1	72	74	AD1	I/O			C-4
PDL2	73	75	AD2	I/O			C-4
PDL3	74	76	AD3	I/O			C-4
PDL4	75	77	AD4	I/O			C-4
PDL5	76	78	AD5	I/O			C-4
PDL6	77	79	AD6	I/O			C-4
PDL7	78	80	AD7	I/O			C-4
PDL8	79	81	AD8	I/O			C-4
PDL9	80	82	AD9	I/O			C-4
PDL10	81	83	AD10	I/O			C-4
PDL11	82	84	AD11	I/O			C-4
PDL12	83	85	AD12	I/O]		C-4
PDL13	84	86	AD13	I/O]		C-4
PDL14	85	87	AD14	I/O]		C-4
PDL15	86	88	AD15	I/O			C-4

Note Software pull-up function

Remark GC: 100-pin plastic LQFP (fine pitch) (14×14)

GF: 100-pin plastic QFP (14 × 20)

(1) Port DL register (PDL)

After re	set: 00H (o	utput latch)	R/W	FF005H							
	15	14	13	12	11	10	9	8			
PDL (PDLH ^{Note})	PDL15	PDL14	PDL13	PDL12	PDL11	PDL10	PDL9	PDL8			
	7	6	5	4	3	2	1	0			
(PDLL)	PDL7	PDL6	PDL5	PDL4	PDL3	PDL2	PDL1	PDL0			
	PDLn Control of output data (in output mode) (n = 0 to 15)										
	0	0 is outpu	t								
	1	1 1 is output									
Note Wh spe		g from or bits as bit	-				gister in 8	B-bit or 1-	bit units,		
	However, the PDLH		higher 8 and as the	bits and t PDLL re	he lower	8 bits of tl		egister are gisters can			

(2) Port DL mode register (PMDL)

After res	et: FFFFH	R/W	Address:	PMDL FF PMDLL F	- ,	, PMDLH F	FFFF025F	1	
	15	14	13	12	11	10	9	8	
PMDL (PMDLH ^{Note})	PMDL15	PMDL14	PMDL13	PMDL12	PMDL11	PMDL10	PMDL9	PMDL8	
	7	6	5	4	3	2	1	0	
(PMDLL)	PMDL7	PMDL6	PMDL5	PMDL4	PMDL3	PMDL2	PMDL1	PMDL0	
_									
	PMDLn	Control of I/O mode (n = 0 to 15)							
	0	Output mode Input mode							
	1								
specify Remark Th Ho as	y these bi ne PMDL owever, w the PME	ts as bits register ca rhen the h DLH regist	0 to 7 of t an be read higher 8 b	he PMDL d or writte its and th s the PMD	H register n in 16-bit e lower 8	t units. bits of th	e PMDL i	bit or 1-bit ur register are us ese registers o	

(3) Port DL mode control register (PMCDL)

After re	eset: 0000H	R/W	Address:	PMCDL FI PMCDLL F		,	H FFFF04	I5H			
	15	14	13	12	11	10	9	8			
PMCDL (PMCDLH ^{Note})	PMCDL15	PMCDL14	PMCDL13	PMCDL12	PMCDL11	PMCDL10	PMCDL9	PMCDL8			
	7	6	5	4	3	2	1	0			
(PMCDLL)	PMCDL7	PMCDL6	PMCDL5	PMCDL4	PMCDL3	PMCDL2	PMCDL1	PMCDL0			
	PMCDLn Specification of PDLn pin operation mode (n = 0 to 15)										
	0	I/O port	address/da								
Caution W	y these bit	s as bits 0 fying the	to 7 of th	e PMCDL	H register	r.		bit or 1-bit u ful attentic			
H	The PMCDL register can be read or written in 16-bit units. However, when the higher 8 bits and the lower 8 bits of the PMCDL register are used as the PMCDLH register and as the PMCDLL register, respectively, these registers can be read or written in 8-bit or 1-bit units.										

4.4 Block Diagrams

Figure 4-2. Block Diagram of Type A-1





Figure 4-3. Block Diagram of Type A-2






Figure 4-4. Block Diagram of Type C-1




Figure 4-5. Block Diagram of Type C-2




Figure 4-6. Block Diagram of Type C-3




Figure 4-7. Block Diagram of Type C-4




Figure 4-8. Block Diagram of Type D-1-1




Figure 4-9. Block Diagram of Type D-1-2




Figure 4-10. Block Diagram of Type D-2




Figure 4-11. Block Diagram of Type E-1




Figure 4-12. Block Diagram of Type E-2





Figure 4-13. Block Diagram of Type E-3








Figure 4-15. Block Diagram of Type E-5




Figure 4-16. Block Diagram of Type E-6




Figure 4-17. Block Diagram of Type F-1




Figure 4-18. Block Diagram of Type F-2







Figure 4-19. Block Diagram of Type G-1
















Figure 4-23. Block Diagram of Type G-7-1





Figure 4-24. Block Diagram of Type G-7-2








Figure 4-26. Block Diagram of Type H-2

2. There are no hysteresis characteristics in the port mode.




Figure 4-27. Block Diagram of Type J




Figure 4-28. Block Diagram of Type K

4.5 Port Register Setting When Alternate Function Is Used

Table 4-16 shows the port register settings when each port is used for an alternate function. When using a port pin as an alternate-function pin, refer to description of each pin.

Pin Name	Alternat	e Function	Pnx Bit of Pn Register	PMnx Bit of PMn Register	PMCnx Bit of	PFCnx Bit of	Other Bits (Registers)
	Function Name	I/O			PMCn Register	PFCn Register	
P00	ТОН0	Output	P00 = Setting not required	PM00 = Setting not required	PMC00 = 1	-	_
P01	TOH1	Output	P01 = Setting not required	PM01 = Setting not required	PMC01 = 1	-	_
P02	NMI	Input	P02 = Setting not required	PM02 = Setting not required	PMC02 = 1	-	_
P03	INTP0	Input	P03 = Setting not required	PM03 = Setting not required	PMC03 = 1	-	_
P04	INTP1	Input	P04 = Setting not required	PM04 = Setting not required	PMC04 = 1	Ι	_
P05	INTP2	Input	P05 = Setting not required	PM05 = Setting not required	PMC05 = 1	Ι	_
P06	INTP3	Input	P06 = Setting not required	PM06 = Setting not required	PMC06 = 1	Ι	_
P10	ANO0	Output	P10 = Setting not required	PM1 register = FFH ^{Note 1}	-	Ι	_
P11	ANO1	Output	P11 = Setting not required	PM1 register = FFH ^{Note 1}	-	Ι	_
P30	TXD0	Output	P30 = Setting not required	PM30 = Setting not required	PMC30 = 1	Ι	_
P31	RXD0	Input	P31 = Setting not required	PM31 = Setting not required	PMC31 = 1	-	_
P32	ASCK0	Input	P32 = Setting not required	PM32 = Setting not required	PMC32 = 1	-	_
P33	Т1000	Input	P33 = Setting not required	PM33 = Setting not required	PMC33 = 1	PFC33 = 0	$PFCE33 \; (PFCE3) = 0^{Note 2}$
	ТО00	Output	P33 = Setting not required	PM33 = Setting not required	PMC33 = 1	PFC33 = 1	$PFCE33 \; (PFCE3) = 0^{Note 2}$
	TIP00 ^{Note 2}	Input	P33 = Setting not required	PM33 = Setting not required	PMC33 = 1	PFC33 = 0	PFCE33 (PFCE3) = 1
	TOP00 ^{Note 2}	Output	P33 = Setting not required	PM33 = Setting not required	PMC33 = 1	PFC33 = 1	PFCE33 (PFCE3) = 1
P34	TI001	Input	P34 = Setting not required	PM34 = Setting not required	PMC34 = 1	$PFC34 = 0^{Note 2}$	$PFCE34 \ (PFCE3) = 0^{Note 2}$
	TIP01 ^{Note 2}	Input	P34 = Setting not required	PM34 = Setting not required	PMC34 = 1	PFC34 = 0	PFCE34 (PFCE3) = 1
	TOP01 ^{Note 2}	Output	P34 = Setting not required	PM34 = Setting not required	PMC34 = 1	PFC34 = 1	PFCE34 (PFCE3) = 1
P35	TI010	Input	P35 = Setting not required	PM35 = Setting not required	PMC35 = 1	PFC35 = 0	_
	TO01	Output	P35 = Setting not required	PM35 = Setting not required	PMC35 = 1	PFC35 = 1	-
P38	SDA0 ^{Note 3}	I/O	P38 = 1	PM38 = Setting not required	PMC38 = 1	-	PF38 (PF3H) = 1
P39	SCL0 ^{Note 3}	I/O	P39 = 1	PM39 = Setting not required	PMC39 = 1	-	PF39 (PF3H) = 1

CHAPTER 4 PORT FUNCTIONS

Table 4-16. Settings When Port Pins Are Used for Alternate Functions (1/5)

Notes 1. When setting the ANO0 and ANO1 pins, set PM1 register = FFH all together.

2. Only in the μ PD703215, 703215Y, 70F3215H, 70F3215HY

3. Only in products with an I²C bus (Y products)

Pin Name	Alternate	e Function	Pnx Bit of Pn Register	PMnx Bit of PMn Register	PMCnx Bit of	PFCnx Bit of PFCn Register	Other Bits (Registers)
	Function Name	I/O			PMCn register		
P40	SI00	Input	P40 = Setting not required	PM40 = Setting not required	PMC40 = 1	-	-
P41	SO00	Output	P41 = Setting not required	PM41 = Setting not required	PMC41 = 1	_	PF41 (PF4) = Don't care
P42	SCK00	I/O	P42 = Setting not required	PM42 = Setting not required	PMC42 = 1	_	PF42 (PF4) = Don't care
P50	TI011	Input	P50 = Setting not required	PM50 = Setting not required	PMC50 = 1	PFC50 = 0	-
	RTP00	Output	P50 = Setting not required	PM50 = Setting not required	PMC50 = 1	PFC50 = 1	-
	KR0	Input	P50 = Setting not required	PM50 = 1	PMC50 = 0	PFC50 = Setting not required	KRM0 (KRM) = 1
P51	TI50	Input	P51 = Setting not required	PM51 = Setting not required	PMC51 = 1	PFC51 = 0	_
	RTP01	Output	P51 = Setting not required	PM51 = Setting not required	PMC51 = 1	PFC51 = 1	-
	KR1	Input	P51 = Setting not required	PM51 = 1	PMC51 = 0	PFC51 = Setting not required	KRM1 (KRM) = 1
P52	TO50	Output	P52 = Setting not required	PM52 = Setting not required	PMC52 = 1	PFC52 = 0	_
	RTP02	Output	P52 = Setting not required	PM52 = Setting not required	PMC52 = 1	PFC52 = 1	-
	KR2	Input	P52 = Setting not required	PM52 = 1	PMC52 = 0	PFC52 = Setting not required	KRM2 (KRM) = 1
P53	SIA0	Input	P53 = Setting not required	PM53 = Setting not required	PMC53 = 1	PFC53 = 0	_
	RTP03	Output	P53 = Setting not required	PM53 = Setting not required	PMC53 = 1	PFC53 = 1	_
	KR3	Input	P53 = Setting not required	PM53 = 1	PMC53 = 0	PFC53 = Setting not required	KRM3 (KRM) = 1
P54	SOA0	Output	P54 = Setting not required	PM54 = Setting not required	PMC54 = 1	PFC54 = 0	PF54 (PF5) = Don't care
	RTP04	Output	P54 = Setting not required	PM54 = Setting not required	PMC54 = 1	PFC54 = 1	PF54 (PF5) = 0
	KR4	Input	P54 = Setting not required	PM54 = 1	PMC54 = 0	PFC54 = Setting not required	PF54 (PF5) = 0, KRM4 (KRM) = 1
P55	SCKA0	I/O	P55 = Setting not required	PM55 = Setting not required	PMC55 = 1	PFC55 = 0	PF55 (PF5) = Don't care
	RTP05	Output	P55 = Setting not required	PM55 = Setting not required	PMC55 = 1	PFC55 = 1	PF55 (PF5) = 0
	KR5	Input	P55 = Setting not required	PM55 = 1	PMC55 = 0	PFC55 = Setting not required	PF55 (PF5) = 0, KRM5 (KRM) = 1
P70	ANI0	Input	P70 = Setting not required	-	-	-	-
P71	ANI1	Input	P71 = Setting not required	-	-	_	_
P72	ANI2	Input	P72 = Setting not required	-	-	_	_
P73	ANI3	Input	P73 = Setting not required	-	_	-	-

 Table 4-16. Settings When Port Pins Are Used for Alternate Functions (2/5)

Pin Name	Alternat	e Function	Pnx Bit of Pn Register	PMnx Bit of PMn Register	PMCnx Bit of	PFCnx Bit of PFCn Register	Other Bits (Registers)
	Function Name	I/O			PMCn register		
P74	ANI4	Input	P74 = Setting not required	-	-	_	_
P75	ANI5	Input	P75 = Setting not required	_	-	_	_
P76	ANI6	Input	P76 = Setting not required	_	-	_	_
P77	ANI7	Input	P77 = Setting not required	-	-	_	_
P90	A0	Output	P90 = Setting not required	PM90 = Setting not required	PMC90 = 1	PFC90 = 0	Note
	TXD1	Output	P90 = Setting not required	PM90 = Setting not required	PMC90 = 1	PFC90 = 1	-
	KR6	Input	P90 = Setting not required	PM90 = 1	PMC90 = 0	PFC90 = Setting not required	KRM6 (KRM) = 1
P91	A1	Output	P91 = Setting not required	PM91 = Setting not required	PMC91 = 1	PFC91 = 0	Note
	RXD1	Input	P91 = Setting not required	PM91 = Setting not required	PMC91 = 1	PFC91 = 1	-
	KR7	Input	P91 = Setting not required	PM91 = 1	PMC91 = 0	PFC91 = Setting not required	KRM7 (KRM) = 1
P92	A2	Output	P92 = Setting not required	PM92 = Setting not required	PMC92 = 1	PFC92 = 0	Note
	TI020	Input	P92 = Setting not required	PM92 = 1	PMC92 = 0	PFC92 = Setting not required	-
	TO02	Output	P92 = Setting not required	PM92 = Setting not required	PMC92 = 1	PFC92 = 1	-
P93	A3	Output	P93 = Setting not required	PM93 = Setting not required	PMC93 = 1	PFC93 = 0	Note
	TI021	Input	P93 = Setting not required	PM93 = Setting not required	PMC93 = 1	PFC93 = 1	-
P94	A4	Output	P94 = Setting not required	PM94 = Setting not required	PMC94 = 1	PFC94 = 0	Note
	TI030	Input	P94 = Setting not required	PM94 = 1	PMC94 = 0	PFC94 = Setting not required	-
	ТО03	Output	P94 = Setting not required	PM94 = Setting not required	PMC94 = 1	PFC94 = 1	-
P95	A5	Output	P95 = Setting not required	PM95 = Setting not required	PMC95 = 1	PFC95 = 0	Note
	TI031	Input	P95 = Setting not required	PM95 = Setting not required	PMC95 = 1	PFC95 = 1	-
P96	A6	Output	P96 = Setting not required	PM96 = Setting not required	PMC96 = 1	PFC96 = 0	Note
	TI51	Input	P96 = Setting not required	PM96 = 1	PMC96 = 0	PFC96 = Setting not required	-
	TO51	Output	P96 = Setting not required	PM96 = Setting not required	PMC96 = 1	PFC96 = 1	-
P97	A7	Output	P97 = Setting not required	PM97 = Setting not required	PMC97 = 1	PFC97 = 0	Note
	SI01	Input	P97 = Setting not required	PM97 = Setting not required	PMC97 = 1	PFC97 = 1	-

CHAPTER 4 PORT FUNCTIONS

Table 4-16. Settings When Port Pins Are Used for Alternate Functions (3/5)

Note When setting the A0 to A15 pins, set the PFC9 register to 0000H and the PMC9 register to FFFFH in 16-bit units.

Pin Name	Alternate	e Function	Pnx Bit of Pn Register	PMnx Bit of PMn Register	PMCnx Bit of	PFCnx Bit of	Other Bits (Registers)
	Function Name	I/O			PMCn Register	PFCn Register	
P98	A8	Output	P98 = Setting not required	PM98 = Setting not required	PMC98 = 1	PFC98 = 0	Note , PF98 (PF9) = 0
	SO01	Output	P98 = Setting not required	PM98 = Setting not required	PMC98 = 1	PFC98 = 1	PF98 (PF9) = Don't care
P99	A9	Output	P99 = Setting not required	PM99 = Setting not required	PMC99 = 1	PFC99 = 0	Note , PF98 (PF9) = 0
	SCK01	I/O	P99 = Setting not required	PM99 = Setting not required	PMC99 = 1	PFC99 = 1	PF98 (PF9) = Don't care
P910	A10	Output	P910 = Setting not required	PM910 = Setting not required	PMC910 = 1	PFC910 = 0	Note
	SIA1	Input	P910 = Setting not required	PM910 = Setting not required	PMC910 = 1	PFC910 = 1	-
P911	A11	Output	P911 = Setting not required	PM911 = Setting not required	PMC911 = 1	PFC911 = 0	Note , PF911 (PF9) = 0
	SOA1	Output	P911 = Setting not required	PM911 = Setting not required	PMC911 = 1	PFC911 = 1	PF911 (PF9) = Don't care
P912	A12	Output	P912 = Setting not required	PM912 = Setting not required	PMC912 = 1	PFC912 = 0	Note , PF912 (PF9) = 0
	SCKA1	I/O	P912 = Setting not required	PM912 = Setting not required	PMC912 = 1	PFC912 = 1	PF912 (PF9) = Don't care
P913	A13	Output	P913 = Setting not required	PM913 = Setting not required	PMC913 = 1	PFC913 = 0	Note
	INTP4	Input	P913 = Setting not required	PM913 = Setting not required	PMC913 = 1	PFC913 = 1	_
P914	A14	Output	P914 = Setting not required	PM914 = Setting not required	PMC914 = 1	PFC914 = 0	Note
	INTP5	Input	P914 = Setting not required	PM914 = Setting not required	PMC914 = 1	PFC914 = 1	_
P915	A15	Output	P915 = Setting not required	PM915 = Setting not required	PMC915 = 1	PFC915 = 0	Note
	INTP6	Input	P915 = Setting not required	PM915 = Setting not required	PMC915 = 1	PFC915 = 1	_
PCM0	WAIT	Input	PCM0 = Setting not required	PMCM0 = Setting not required	PMCCM0 = 1	-	_
PCM1	CLKOUT	Output	PCM1 = Setting not required	PMCM1 = Setting not required	PMCCM1 = 1	-	-
PCM2	HLDAK	Output	PCM2 = Setting not required	PMCM2 = Setting not required	PMCCM2 = 1	-	_
PCM3	HLDRQ	Input	PCM3 = Setting not required	PMCM3 = Setting not required	PMCCM3 = 1	_	-
PCS0	CS0	Output	PCS0 = Setting not required	PMCS0 = Setting not required	PMCCS0 = 1	_	_
PCS1	CS1	Output	PCS1 = Setting not required	PMCS1 = Setting not required	PMCCS1 = 1	-	_

Table 4-16. Settings When Port Pins Are Used for Alternate Functions (4/5)

Note When setting the A0 to A15 pins, set the PFC9 register to 0000H and the PMC9 register to FFFFH in 16-bit units.

User's Manual U16890EJ2V0UD

CHAPTER 4 PORT FUNCTIONS

Pin Name	e Alternate Function		Pnx Bit of Pn Register	PMnx Bit of PMn Register	PMCnx Bit of	PFCnx Bit of	Other Bits (Registers)
	Function Name	I/O			PMCn Register	PFCn Register	
PCT0	WR0	Output	PCT0 = Setting not required	PMCT0 = Setting not required	PMCCT0 = 1	-	_
PCT1	WR1	Output	PCT1 = Setting not required	PMCT1 = Setting not required	PMCCT1 = 1	_	_
PCT4	RD	Output	PCT4 = Setting not required	PMCT4 = Setting not required	PMCCT4 = 1	_	_
PCT6	ASTB	Output	PCT6 = Setting not required	PMCT6 = Setting not required	PMCCT6 = 1	_	_
PDH0	A16	Output	PDH0 = Setting not required	PMDH0 = Setting not required	PMCDH0 = 1	_	_
PDH1	A17	Output	PDH1 = Setting not required	PMDH1 = Setting not required	PMCDH1 = 1	_	_
PDH2	A18	Output	PDH2 = Setting not required	PMDH2 = Setting not required	PMCDH2 = 1	_	_
PDH3	A19	Output	PDH3 = Setting not required	PMDH3 = Setting not required	PMCDH3 = 1	_	-
PDH4	A20	Output	PDH4 = Setting not required	PMDH4 = Setting not required	PMCDH4 = 1	-	_
PDH5	A21	Output	PDH5 = Setting not required	PMDH5 = Setting not required	PMCDH5 = 1	-	_
PDL0	AD0	I/O	PDL0 = Setting not required	PMDL0 = Setting not required	PMCDL0 = 1	-	_
PDL1	AD1	I/O	PDL1 = Setting not required	PMDL1 = Setting not required	PMCDL1 = 1	-	_
PDL2	AD2	I/O	PDL2 = Setting not required	PMDL2 = Setting not required	PMCDL2 = 1	-	_
PDL3	AD3	I/O	PDL3 = Setting not required	PMDL3 = Setting not required	PMCDL3 = 1	-	_
PDL4	AD4	I/O	PDL4 = Setting not required	PMDL4 = Setting not required	PMCDL4 = 1	-	_
PDL5	AD5	I/O	PDL5 = Setting not required	PMDL5 = Setting not required	PMCDL5 = 1	-	_
PDL6	AD6	I/O	PDL6 = Setting not required	PMDL6 = Setting not required	PMCDL6 = 1	-	_
PDL7	AD7	I/O	PDL7 = Setting not required	PMDL7 = Setting not required	PMCDL7 = 1	-	_
PDL8	AD8	I/O	PDL8 = Setting not required	PMDL8 = Setting not required	PMCDL8 = 1	-	_
PDL9	AD9	I/O	PDL9 = Setting not required	PMDL9 = Setting not required	PMCDL9 = 1	-	-
PDL10	AD10	I/O	PDL10 = Setting not required	PMDL10 = Setting not required	PMCDL10 = 1	-	_
PDL11	AD11	I/O	PDL11 = Setting not required	PMDL11 = Setting not required	PMCDL11 = 1	-	_
PDL12	AD12	I/O	PDL12 = Setting not required	PMDL12 = Setting not required	PMCDL12 = 1	_	_
PDL13	AD13	I/O	PDL13 = Setting not required	PMDL13 = Setting not required	PMCDL13 = 1	_	_
PDL14	AD14	I/O	PDL14 = Setting not required	PMDL14 = Setting not required	PMCDL14 = 1	_	_
PDL15	AD15	I/O	PDL15 = Setting not required	PMDL15 = Setting not required	PMCDL15 = 1	_	_

Table 4-16. Settings When Port Pins Are Used for Alternate Functions (5/5)

4.6 Cautions

4.6.1 Cautions on bit manipulation instruction for port n register (Pn)

When a 1-bit manipulation instruction is executed on a port that provides both input and output functions, the value of the output latch of an input port that is not subject to manipulation may be written in addition to the targeted bit.

Therefore, it is recommended to rewrite the output latch when switching a port from input mode to output mode.

<Example> When P90 is an output port, P91 to P97 are input ports (all pin statuses are high level), and the value of the port latch is 00H, if the output of output port P90 is changed from low level to high level via a bit manipulation instruction, the value of the port latch is FFH. Explanation: The targets of writing to and reading from the Pn register of a port whose PMnm bit is 1 are the output latch and pin status, respectively.

A bit manipulation instruction is executed in the following order in the V850ES/KG1.


- <1> The Pn register is read in 8-bit units.
- <2> The targeted one bit is manipulated.
- <3> The Pn register is written in 8-bit units.

In step <1>, the value of the output latch (0) of P90, which is an output port, is read, while the pin statuses of P91 to P97, which are input ports, are read. If the pin statuses of P91 to P97 are high level at this time, the read value is FEH.

The value is changed to FFH by the manipulation in <2>.

FFH is written to the output latch by the manipulation in <3>.





4.6.2 Hysteresis characteristics

In port mode, the following ports do not have hysteresis characteristics.

P02 to P06 P31 to P35, P38, P39 P40, P42 P93, P95, P97, P99, P910, P912 to P915

CHAPTER 5 BUS CONTROL FUNCTION

The V850ES/KG1 is provided with an external bus interface function by which external memories such as ROM and RAM, and I/O can be connected.

5.1 Features

- O 16-bit data bus
- O Output is selectable from a multiplex bus with a minimum of 3 bus cycles and a separate bus with a minimum of 2 bus cycles
- O Chip select function for up to 2 spaces
- O 8-bit/16-bit data bus selectable (for each area selected by chip select function)
- O Wait function
 - Programmable wait function of up to 7 states (selectable for each area selected by chip select function)
 - External wait function using WAIT pin
- O Idle state function
- O Bus hold function
- O The bus can be controlled using a different voltage from the operating voltage by setting $BV_{DD} \le V_{DD} = EV_{DD}$ (however, only in multiplex bus mode).
- O Can be connected to external devices with port alternate-function pins.
- O Misalign access possible

5.2 Bus Control Pins

The pins used to connect an external device are listed in the table below.

Bus Control Pin	Alternate-Function Pin	I/O	Function	Register to Switch Between Port Mode/ Alternate-Function Mode
AD0 to AD15	PDL0 to PDL15	I/O	Address/data bus	PMCDL register
A16 to A21	PDH0 to PDH5	Output	Address bus	PMCDH register
WAIT	PCM0	Input	External wait control	PMCCM register
CLKOUT	PCM1	Output	Internal system clock output	PMCCM register
CS0, CS1	PCS0, PCS1	Output	Chip select	PMCCS register
$\overline{WR0}, \overline{WR1}$	PCT0, PCT1	Output	Write strobe signal	PMCCT register
RD	PCT4	Output	Read strobe signal	PMCCT register
ASTB	PCT6	Output	Address strobe signal	PMCCT register
HLDRQ	PCM3	Input	Bus hold control	PMCCM register
HLDAK	PCM2	Output		

Table 5-1. Bus Control Pins (When Multiplex Bus Selected)

Table 5-2. Bus Control Pins (When Separate Bus Selected)

Bus Control Pin	Alternate-Function Pin	I/O	Function	Register to Switch Between Port Mode/ Alternate-Function Mode
AD0 to AD15	PDL0 to PDL15	I/O	Data bus	PMCDL register
A0 to A15	P90 to P915	Output	Address bus	PMC9 register
A16 to A21	PDH0 to PDH5	Output	Address bus	PMCDH register
WAIT	PCM0	Input	External wait control	PMCCM register
CLKOUT	PCM1	Output	Internal system clock output	PMCCM register
$\overline{\text{CS0}}, \overline{\text{CS1}}$	PCS0, PCS1	Output	Chip select	PMCCS register
$\overline{\text{WR0}}, \overline{\text{WR1}}$	PCT0, PCT1	Output	Write strobe signal	PMCCT register
RD	PCT4	Output	Read strobe signal	PMCCT register
HLDRQ	PCM3	Input	Bus hold control	PMCCM register
HLDAK	PCM2	Output		

5.2.1 Pin status when internal ROM, internal RAM, or on-chip peripheral I/O is accessed

When the internal ROM, internal RAM, or on-chip peripheral I/O is accessed, the status of each pin is as follows.

Separate Bus M	lode	Multiplex Bus Mode				
Address bus (A21 to A0)	Undefined	Address bus (A21 to A16)	Undefined			
Data bus (AD15 to AD0)	Hi-Z	Address/data bus (AD15 to AD0)	Undefined			
Control signal	Inactive	Control signal	Inactive			

Caution When a write access is performed to the internal ROM area, address, data, and control signals are activated in the same way as access to the external memory area.

5.2.2 Pin status in each operation mode

For the pin status of the V850ES/KG1 in each operation mode, refer to 2.2 Pin Status.

5.3 Memory Block Function

The 64 MB memory space is divided into memory blocks of (lower) 2 MB and 2 MB. The programmable wait function and bus cycle operation mode for each of these blocks can be independently controlled in one-block units.




Figure 5-1. Data Memory Map: Physical Address

5.3.1 Chip select control function

Of the 64 MB (linear) address space, the lower 4 MB (0000000H to 03FFFFH) include two chip select control functions, $\overline{CS0}$ and $\overline{CS1}$. The areas that can be selected by $\overline{CS0}$ and $\overline{CS1}$ are fixed.

By using these chip select control functions, the memory space can be used effectively. The allocation of the chip select areas is shown in the table below.

CS0	0000000H to 01FFFFFH (2 MB)
CS1	0200000H to 03FFFFFH (2 MB)

5.4 External Bus Interface Mode Control Function

The V850ES/KG1 includes the following two external bus interface modes.

- Multiplex bus mode
- Separate bus mode

These two modes can be selected by using the EXIMC register.

(1) External bus interface mode control register (EXIMC)

This register can be read or written in 8-bit or 1-bit units. Reset sets this register to 00H.

After res	set: 00H	R/W	Address: F	FFFFFBEI	4			
	7	6	5	4	3	2	1	0
EXIMC	0	0	0	0	0	0	0	SMSEL
	SMSEL			Μ	ode select	ion		
	0	Multiplex	bus mode					
	1	Separate	bus mode					
	Caution	area be	EXIMC re fore exte	rnal acce	SS.			

5.5 Bus Access

5.5.1 Number of clocks for access

The following table shows the number of basic clocks required for accessing each resource.

Area (Bus Width) Bus Cycle Type	Internal ROM (32 Bits)	Internal RAM (32 Bits)	External Memory (16 Bits)	On-Chip Peripheral I/O (16 Bits)
Instruction fetch (normal access)	1	1 ^{Note 1}	3 + n ^{Note 2}	-
Instruction fetch (branch)	2	2 ^{Note 1}	3+ n ^{Note 2}	-
Operand data access	3	1	3 +n ^{Note 2}	3 ^{Note 3}

Notes 1. If the access conflicts with a data access, the number of clock is increased by 1.

- 2. Value when the multiplexed bus is selected. 2 + n clocks (n: Number of wait states) when the separate bus mode is selected.
- 3. This value varies depending on the setting of the VSWC register.

Remark Unit: Clocks/access

5.5.2 Bus size setting function

The bus size of each external memory area selected by $\overline{\text{CSn}}$ can be set (to 8 bits or 16 bits) by using the BSC register.

The external memory area of the V850ES/KG1 is selected by $\overline{\text{CS0}}$ and $\overline{\text{CS1}}$.

(1) Bus size configuration register (BSC)

This register can be read or written in 16-bit units. Reset sets this register to 5555H.

Caution Write to the BSC register after reset, and then do not change the set values. Also, do not access an external memory area until the initial settings of the BSC register are complete.

After reset: 555	5H R/W	Addre	ss: FFFFC	66H				
15	14	13	12	11	10	9	8	
BSC 0	1	0	1	0	1	0	1	
7	6	5	4	3	2	1	0	
0	0/1 ^{Note}	0	0/1 ^{Note}	0	BS10	0	BS00	
CSn signal					CS1		CS0	
BSn0		Data bus width of CSn space $(n = 0, 1)$						
0	8 bits							
1	16 bits							
	peration no Be sure 13, 11, 9,	to set b		10, and	C	and clea	ar bits 15	

5.5.3 Access by bus size

The V850ES/KG1 accesses the on-chip peripheral I/O and external memory in 8-bit, 16-bit, or 32-bit units. The bus size is as follows.

- The bus size of the on-chip peripheral I/O is fixed to 16 bits.
- The bus size of the external memory is selectable from 8 bits or 16 bits (by using the BSC register).

The operation when each of the above is accessed is described below. All data is accessed starting from the lower side.

The V850ES/KG1 supports only the little endian format.

Figure 5-2. Little Endian Address in Word

31	24	23 16	15 8	7 0
000	вн	000AH	0009H	0008H
000	7H	0006H	0005H	0004H
000	зн	0002H	0001H	0000H

(1) Data space

The V850ES/KG1 has an address misalign function.

With this function, data can be placed at all addresses, regardless of the format of the data (word data or halfword data). However, if the word data or halfword data is not aligned at the boundary, a bus cycle is generated at least twice, causing the bus efficiency to drop.

(a) Halfword-length data access


A byte-length bus cycle is generated twice if the least significant bit of the address is 1.

(b) Word-length data access


- (i) A byte-length bus cycle, halfword-length bus cycle, and byte-length bus cycle are generated in that order if the least significant bit of the address is 1.
- (ii) A halfword-length bus cycle is generated twice if the lower 2 bits of the address are 10.

(2) Byte access (8 bits)

(a) 16-bit data bus width




(b) 8-bit data bus width




(3) Halfword access (16 bits)

(a) With 16-bit data bus width




(b) 8-bit data bus width




(4) Word access (32 bits)


(a) 16-bit data bus width (1/2)




(a) 16-bit data bus width (2/2)



(b) 8-bit data bus width (1/2)





(b) 8-bit data bus width (2/2)

5.6 Wait Function

5.6.1 Programmable wait function

(1) Data wait control register 0 (DWC0)

To realize interfacing with a low-speed memory or I/O, up to seven data wait states can be inserted in the bus cycle that is executed for each CS space.

The number of wait states can be programmed by using the DWC0 register. Immediately after system reset, 7 data wait states are inserted for all the chip select areas.

The DWC0 register can be read or written in 16-bit units.

Reset sets this register to 7777H.

- Cautions 1. The internal ROM and internal RAM areas are not subject to programmable wait, and are always accessed without a wait state. The on-chip peripheral I/O area is also not subject to programmable wait, and only wait control from each peripheral function is performed.
 - 2. Write to the DWC0 register after reset, and then do not change the set values. Also, do not access an external memory area until the initial settings of the DWC0 register are complete.

	15	14	13	12	11	10	9	8
DWC0	0	0/1 ^{Note}	0/1 ^{Note}	0/1 ^{Note}	0	0/1 ^{Note}	0/1 ^{Note}	0/1 ^{Note}
	7	6	5	4	3	2	1	0
	0	DW12	DW11	DW10	0	DW02	DW01	DW00
CSn s	ignal		CS1				CS0	
	DWn2	DWn1	DWn0	Number of	wait states	s inserted ir	CSn space	e (n = 0, 1)
	0	0	0	None				
	0	0	1	1				
	0	1	0	2				
	0	1	1	3				
	1	0	0	4				
	1	0	1	5				
	1	1	0	6				
	1	1	1	7				

5.6.2 External wait function


To synchronize an extremely slow memory, I/O, or asynchronous system, any number of wait states can be inserted in the bus cycle by using the external wait pin (\overline{WAIT}).

Access to each area of the internal ROM, internal RAM, and on-chip peripheral I/O is not subject to control by the external wait function, in the same manner as the programmable wait function.

The WAIT signal can be input asynchronously to CLKOUT, and is sampled at the falling edge of the clock in the T2 and TW states of the bus cycle in the multiplex bus mode. In the separate bus mode, it is sampled at the rising edge of the clock immediately after the T1 and TW states of the bus cycle. If the setup/hold time of the sampling timing is not satisfied, a wait state is inserted in the next state, or not inserted at all.

5.6.3 Relationship between programmable wait and external wait

Wait cycles are inserted as the result of an OR operation between the wait cycles specified by the set value of the programmable wait and the wait cycles controlled by the \overline{WAIT} pin.



For example, if the timing of the programmable wait and the \overline{WAIT} pin signal is as illustrated below, three wait states will be inserted in the bus cycle.




Figure 5-3. Example of Inserting Wait States

5.6.4 Programmable address wait function

Address-setup or address-hold waits to be inserted in each bus cycle can be set by using the AWC register. Address wait insertion is set for each chip select area ($\overline{CS0}$, $\overline{CS1}$).

If an address setup wait is inserted, it seems that the high-clock period of T1 state is extended by 1 clock. If an address hold wait is inserted, it seems that the low-clock period of T1 state is extended by 1 clock.

(1) Address wait control register (AWC)

This register can be read or written in 16-bit units. Reset sets this register to FFFFH.

- Cautions 1. The internal ROM, internal RAM, and on-chip peripheral I/O areas are not subject to address setup wait or address hold wait insertion.
 - Write the AWC register after reset, and then do not change the set values. Also, do not access an external memory area until the initial settings of the AWC register are complete.

After reset: FFFI	=H R/W	Addres	ss: FFFFF	488H			
15	14	13	12	11	10	9	8
AWC 1	1	1	1	1	1	1	1
7	6	5	4	3	2	1	0
0/1 ^{Note}	0/1 ^{Note}	0/1 ^{Note}	0/1 ^{Note}	AHW1	ASW1	AHW0	ASW0
CSn signal	nal CS1 CS0						
AHWn	Spe	ecifies inse	rtion of add	ress hold v	vait (n = 0 ,	1)	
0	Not inser	ted					
1	Inserted						
ASWn	Spe	cifies inser	tion of add	ress setup	wait (n = 0,	, 1)	
0	Not inser	ted					
1	Inserted						
	nanging the Be sure				peration.		

5.7 Idle State Insertion Function

To facilitate interfacing with low-speed memories, one idle state (TI) can be inserted after the T3 state in the bus cycle that is executed for each space selected by \overline{CSn} in the multiplex address/data bus mode. In the separate bus mode, one idle state (TI) can be inserted after the T2 state. By inserting idle states, the data output float delay time of the memory can be secured during read access (an idle state cannot be inserted during write access).

Whether the idle state is to be inserted can be programmed by using the BCC register.

An idle state is inserted for all the areas immediately after system reset.

(1) Bus cycle control register (BCC)

This register can be read or written in 16-bit units. Reset sets this register to AAAAH.

- Cautions 1. The internal ROM, internal RAM, and on-chip peripheral I/O areas are not subject to idle state insertion.
 - 2. Write to the BCC register after reset, and then do not change the set values. Also, do not access an external memory area until the initial settings of the BCC register are complete.

	15	14	13	12	11	10	9	8
BCC	1	0	1	0	1	0	1	0
	7	6	5	4	3	2	1	0
	0/1 ^{Note}	0	0/1 ^{Note}	0	BC11	0	BC01	0
CSn signal	1				CS1		CS0	
	BCn1		Specifies i	nsertion of	idle state (n = 0, 1)		
	0	Not inser	ted					
	1	Inserted						
	Note Changing the value does not affect the operation. Caution Be sure to set bits 15, 13, 11, and 9 to "1", and clear bits 14, 12, 10, 8, 6, 4, 2, and 0 to "0".							

5.8 Bus Hold Function

5.8.1 Functional outline

The HLDRQ and HLDAK functions are valid if the PCM2 and PCM3 pins are set to their alternate functions.

When the HLDRQ pin is asserted (low level), indicating that another bus master has requested bus mastership, the external address/data bus goes into a high-impedance state and is released (bus hold status). If the request for the bus mastership is cleared and the HLDRQ pin is deasserted (high level), driving these pins is started again.

During the bus hold period, execution of the program in the internal ROM and internal RAM is continued until a peripheral I/O register or the external memory is accessed.


The bus hold status is indicated by assertion (low level) of the HLDAK pin. The bus hold function enables the configuration of multi-processor type systems in which two or more bus masters exist.

Note that the bus hold request is not acknowledged during a multiple-access cycle initiated by the bus sizing function or a bit manipulation instruction.

Status	Data Bus Width	Access Type	Timing in Which Bus Hold Request Not Acknowledged		
CPU bus lock	16 bits Word access to even address		Between first and second access		
		Word access to odd address	Between first and second access		
			Between second and third access		
		Halfword access to odd address	Between first and second access		
	8 bits	Word access	Between first and second access		
			Between second and third access		
			Between third and fourth access		
		Halfword access	Between first and second access		
Read-modify-write access of bit manipulation instruction	_	_	Between read access and write access		

5.8.2 Bus hold procedure

The bus hold status transition procedure is shown below.



5.8.3 Operation in power save mode

Because the internal system clock is stopped in the STOP and IDLE modes, the bus hold status is not entered even if the HLDRQ pin is asserted.

In the HALT mode, the $\overline{\text{HLDAK}}$ pin is asserted as soon as the $\overline{\text{HLDRQ}}$ pin has been asserted, and the bus hold status is entered. When the $\overline{\text{HLDRQ}}$ pin is later deasserted, the $\overline{\text{HLDAK}}$ pin is also deasserted, and the bus hold status is cleared.

5.9 Bus Priority

Bus hold, instruction fetch (branch), instruction fetch (successive), and operand data accesses are executed in the external bus cycle.

Bus hold has the highest priority, followed by operand data access, instruction fetch (branch), and instruction fetch (successive).

An instruction fetch may be inserted between the read access and write access in a read-modify-write access.

If an instruction is executed for two or more accesses, an instruction fetch and bus hold are not inserted between accesses due to bus size limitations.

Priority	External Bus Cycle	Bus Master
High	Bus hold	External device
1	Operand data access	CPU
↓ ↓	Instruction fetch (branch)	CPU
Low	Instruction fetch (successive)	CPU

Table 5-4. Bus Priority

5.10 Bus Timing





Figure 5-4. Multiplex Bus Read Timing (Bus Size: 16 Bits, 16-bit Access)









Figure 5-6. Multiplex Bus Write Timing (Bus Size: 16 Bits, 16-bit Access)

Figure 5-7. Multiplex Bus Write Timing (Bus Size: 8 Bits)






Figure 5-8. Multiplex Bus Hold Timing (Bus Size: 16 Bits, 16-bit Access)





Figure 5-9. Separate Bus Read Timing (Bus Size: 16 Bits, 16-bit Access)









Figure 5-11. Separate Bus Write Timing (Bus Size: 16 Bits, 16-bit Access)









Figure 5-13. Separate Bus Hold Timing (Bus Size: 8 Bits, Write)

Figure 5-14. Address Wait Timing (Separate Bus Read, Bus Size: 16 Bits, 16-bit Access)



5.11 Cautions

With the external bus function, signals may not be output at the correct timing under the following conditions.

<Operating conditions>

- O Multiplex bus mode
 - <1> CLKOUT asynchronous (2.7 V \leq VDD = EVDD = AVREF0 < 4.0 V, 2.7 V \leq BVDD < 4.0 V) When 1/fcpu < 84 ns
- O Separate bus mode
 - <1> Read cycle, CLKOUT asynchronous (4.0 V \leq VDD = BVDD = EVDD = AVREF0 \leq 5.5 V) When 1/fcpu < 100 ns
 - <2> Write cycle, CLKOUT asynchronous (4.0 V \leq VDD = BVDD = EVDD = AVREF0 \leq 5.5 V) When 1/fcpu < 60 ns
 - <3> Read cycle, CLKOUT asynchronous (2.7 V \leq VDD = BVDD = EVDD = AVREF0 < 4.0 V) When 1/fcpu < 200 ns
 - <4> Write cycle, CLKOUT asynchronous (2.7 V \leq VDD = BVDD = EVDD = AVREF0 < 4.0 V) When $1/f_{CPU} < 100 \text{ ns}$

<Countermeasure>

When used under the above conditions, be sure to insert an address setup/hold wait using the AWC register (n = 0, 1).

- O When used in multiplex bus mode and under condition <1>
 - 70 ns < 1/fcpu < 84 ns
 - Set an address setup wait (ASWn bit = 1).
 - 62.5 ns < 1/fcpu < 70 ns

Set an address setup wait (ASWn bit = 1) and address hold wait (AHWn bit = 1).

O When used in separate bus mode and under conditions <1> to <4>

Set an address setup wait (ASWn bit =1).

CHAPTER 6 CLOCK GENERATION FUNCTION

6.1 Overview

<R>

The following clock generation functions are available.

O Main clock oscillator

<In PLL (×4) mode>

- fx = 2 to 5 MHz (fxx = 8 to 20 MHz: 4.5 V \leq VDD \leq 5.5 V, REGC = VDD)
- fx = 2 to 4 MHz (fxx = 8 to 16 MHz: $4.0 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$, REGC = VDD)
- fx = 2 to 4 MHz (fxx = 8 to 16 MHz: 4.0 V \leq VDD \leq 5.5 V, REGC = 10 μ F)
- fx = 2 to 2.5 MHz (fxx = 8 to 10 MHz: $2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$, REGC = V_{DD})

<In clock-through mode>

- fx = 2 to 10 MHz (fxx = 2 to 10 MHz: 2.7 V \leq VDD \leq 5.5 V, REGC = VDD)
- fx = 2 to 10 MHz (fxx = 2 to 10 MHz: 4.0 V \leq VDD \leq 5.5 V, REGC = 10 μ F)

O Subclock oscillator

- fxt = 32.768 kHz
- O Multiplication (×4) function by PLL (Phase Locked Loop)
 - Clock-through mode/PLL mode selectable
 - Usable voltage: VDD = 2.7 to 5.5 V
- O Internal system clock generation
 - 7 steps (fxx, fxx/2, fxx/4, fxx/8, fxx/16, fxx/32, fxt)
- O Peripheral clock generation
- O Clock output function

Remark fx: Main clock oscillation frequency

- fxx: Main clock frequency
- fxT: Subclock frequency

6.2 Configuration




Figure 6-1. Clock Generator

(1) Main clock oscillator

The main clock oscillator oscillates the following frequencies (fx):

- fx = 2 to 5 MHz (REGC = V_{DD} = 4.5 to 5.5 V, in PLL mode)
- fx = 2 to 4 MHz (REGC = 10 μ F, V_{DD} = 4.0 to 5.5 V, in PLL mode)
- fx = 2 to 4 MHz (REGC = V_{DD} = 4.0 to 5.5 V, in PLL mode)
- fx = 2 to 2.5 MHz (REGC = VDD = 2.7 to 5.5 V, in PLL mode)
- fx = 2 to 10 MHz (REGC = VDD = 2.7 to 5.5 V, in clock-through mode)
- fx = 2 to 10 MHz (REGC = 10 μ F, V_{DD} = 4.0 to 5.5 V, in clock-through mode)

(2) Subclock oscillator

The subclock oscillator oscillates a frequency of 32.768 kHz (fxr).

(3) Main clock oscillator stop control

This circuit generates a control signal that stops oscillation of the main clock oscillator. Oscillation of the main clock oscillator is stopped in the STOP mode or when the PCC.MCK bit = 1 (valid only when the PCC.CLS bit = 1).

(4) Prescaler 1

This prescaler generates the clock (fxx to fxx/1024) to be supplied to the following on-chip peripheral functions: TMP0^{Note 1}, TM00 to TM03, TM50, TM51, TMH0, TMH1, CSI00, CSI01, CSIA0, CSIA1, UART0, UART1, I²C0^{Note 2}, ADC, DAC, and WDT2

Notes 1. Only in the μPD703215, 703215Y, 70F3215H, 70F3215HY

2. Only in products with an I²C bus (Y products)

(5) Prescaler 2

This circuit divides the main clock (fxx).

The clock generated by prescaler 2 (fxx to fxx/32) is supplied to the selector that generates the CPU clock (fcPu) and internal system clock (fcLK).

fcLK is the clock supplied to the INTC, ROM correction, ROM, and RAM blocks, and can be output from the CLKOUT pin.

(6) Interval timer BRG

This circuit divides the clock (fx) generated by the main clock oscillator to a specific frequency (32.768 kHz) and supplies that clock to the watch timer block.

For details, refer to CHAPTER 11 INTERVAL TIMER, WATCH TIMER.

(7) PLL

This circuit multiplies the clock (fx) generated by the main clock oscillator. It operates in two modes: clock-through mode in which fx is output as is, and PLL mode in which a multiplied clock is output. These modes can be selected by using the PLLCTL.SELPLL bit. Operation of the PLL can be started or stopped by the PLLCTL.PLLON bit.

6.3 Registers

(1) Processor clock control register (PCC)

The PCC register is a special register. Data can be written to this register only in combination of specific sequences (refer to **3.4.7 Special registers**).

This register can be read or written in 8-bit or 1-bit units.

Reset sets this register to 03H.

	7	<6>	5	<4>	<3>	2	1	0		
PCC	FRC	MCK	MFRC	CLS ^{Note}	CK3	CK2	CK1	CK0		
	FRC		Use of subclock on-chip feedback resistor							
	0	Used	Used							
	1	Not used								
		1								
	MCK			Control of	main cloc	k oscillator				
	0	0 Oscillation enabled								
	1	Oscillatio	Oscillation stopped							
	CPU clo • When the the MCI	ock has bee he main clo K bit to 0 a	en changed ock is stopp nd wait unti	of the main I to the sub- ed and the I the oscilla back to the	clock. device is c tion stabili:	perating o zation time	n the subc	lock, clear		
	MFRC		Use	of main cloc	k on-chip	feedback r	esistor			
	0	Used								
	1	Not used								
	CLS ^{Note}		Status of CPU clock (fcPu)							
		Main clock operation								
	0		•		Subclock operation					

(2/2)

СКЗ	CK2	CK1	СК0	Clock selection (fclk/fcpu)
0	0	0	0	fxx
0	0	0	1	fxx/2
0	0	1	0	fxx/4
0	0	1	1	fxx/8 (default value)
0	1	0	0	fxx/16
0	1	0	1	fxx/32
0	1	1	×	Setting prohibited
1	×	×	×	fхт

- Cautions 1. Do not change the CPU clock (by using the CK3 to CK0 bits) while CLKOUT is being output.
 - 2. Use a bit manipulation instruction to manipulate the CK3 bit. When using an 8-bit manipulation instruction, do not change the set values of the CK2 to CK0 bits.
 - When the CPU operates on the subclock and no clock is input to the X1 pin, do not access a register in which a wait occurs using an access method that causes a wait (refer to 3.4.8 (1) (b) Access to special on-chip peripheral I/O register for details of the access methods). If a wait occurs, it can only be released by a reset.

Remark ×: don't care

- (a) Example of setting main clock operation \rightarrow subclock operation
 - <1> CK3 bit \leftarrow 1: Use of a bit manipulation instruction is recommended. Do not change the CK2 to CK0 bits.
 - <2> Subclock operation: Read the CLS bit to check if subclock operation has started. It takes the following time after the CK3 bit is set until subclock operation is started.

Max.: 1/fxT (1/subclock frequency)

<3> MCK bit \leftarrow 1: Set the MCK bit to 1 only when stopping the main clock.

Cautions 1. When stopping the main clock, stop the PLL.

2. If the following conditions are not satisfied, change the CK2 to CK0 bits so that the conditions are satisfied, then change to the subclock operation mode.

Internal system clock (fcLK) > Subclock (fxT: 32.768 kHz) × 4

Remark Internal system clock (fcLK): Clock generated from the main clock (fxx) by setting the CK2 to CK0 bits

[Description example]

-		-	
<1>	_SET_SUB_RU	UN :	
	st.b	r0, PRCMD[r0]	
	set1	3, PCC[r0]	CK3 bit ← 1
<2>	_CHECK_CLS	:	
	tst1	4, PCC[r0]	Wait until subclock operation starts.
	bz	_CHECK_CLS	
<3>	_STOP_MAIN	CLOCK :	
	st.b	r0, PRCMD[r0]	
	set1	6, PCC[r0]	MCK bit \leftarrow 1, main clock is stopped

Remark The above description is an example. Note with caution that the CLS bit is read in a closed loop in <2>.

(b) Example of setting subclock operation \rightarrow main clock operation

- <1> MCK bit \leftarrow 0: Main clock starts oscillating
- <2> Insert waits by the program and wait until the oscillation stabilization time of the main clock elapses.
- <3> CK3 bit \leftarrow 0: Use of a bit manipulation instruction is recommended. Do not change the CK2 to CK0 bits.
- <4> Main clock operation: It takes the following time after the CK3 bit is set until main clock operation is started.

Max.: 1/fxT (1/subclock frequency)

Therefore, insert one NOP instruction immediately after setting the CK3 bit to 0 or read the CLS bit to check if main clock operation has started.

[Description example]

<1>	_START_MAIN	N_OSC :	
	st.b	r0, PRCMD[r0]	Release of protection of special registers
	clr1	6, PCC[r0]	Main clock starts oscillating
<2>	movea	0x55, r0, r11	Wait for oscillation stabilization time
	_WAIT_OST	:	
	nop		
	nop		
	nop		
	addi	-1, r11, r11	
	mp	r0, r11	
	bne	_PROGRAM_WAIT	
<3>	st.b	r0, PRCMD[r0]	
	clr1	3, PCC[r0]	CK3 ← 0
<4>	_CHECK_CLS	:	
	tst1	4, PCC[r0]	Wait until main clock operation starts
	bnz	_CHECK_CLS	

Remark The above description is an example. Note with caution that the CLS bit is read in a closed loop in <4>.

6.4 Operation

6.4.1 Operation of each clock

The following table shows the operation status of each clock.

Register Setting and				Р	CC Regist	er			
Operation Status	CLS bit = MCK bit =					CLS bit = MCK bit =		CLS bit = 1, MCK bit = 1	
Target Clock	During reset	During oscillation stabilization time count	HALT mode	IDLE mode	STOP mode	Subclock mode	Sub-IDLE mode	Subclock mode	Sub-IDLE mode
Main clock oscillator (fx)	×	0	0	0	×	0	0	×	×
Subclock oscillator (fxT)	0	0	0	0	0	0	0	0	0
CPU clock (fcpu)	×	×	×	×	×	0	×	0	×
Internal system clock (fclk)	×	×	0	×	×	0	×	0	×
Peripheral clock (fxx to fxx/1024)	×	×	0	×	×	0	×	×	×
WT clock (main)	×	0	0	0	×	0	0	×	×
WT clock (sub)	0	0	0	0	0	0	0	0	0
WDT1 clock (fxw)	×	0	0	0	×	0	0	×	×
WDT2 clock (main)	×	×	0	×	×	0	×	×	×
WDT2 clock (sub)	0	0	0	0	0	0	0	0	0

Table 6-1. Operation Status of Each Clock

Remark O: Operable

×: Stopped

6.4.2 Clock output function

The clock output function is used to output the internal system clock (fcLK) from the CLKOUT pin.

The internal system clock (fcLK) is selected by using the PCC.CK3 to PCC.CK0 bits.

The CLKOUT pin functions alternately as the PCM1 pin and functions as a clock output pin if so specified by the control register of port CM.

The status of the CLKOUT pin is the same as the internal system clock in Table 6-1 and the pin can output the clock when it is in the operable status. It outputs a low level in the stopped status. However, the port mode (PCM1: input mode) is selected until the CLKOUT pin output is set after reset. Consequently, the CLKOUT pin goes into a high-impedance state.

6.4.3 External clock input function

An external clock can be directly input to the oscillator. Input the clock to the X1 pin and its inverse signal to the X2 pin. Set the PCC.MFRC bit to 1 (on-chip feedback resistor not used). Note, however, that oscillation stabilization time is inserted even in the external clock mode. Connect V_{DD} directly to the REGC pin.

6.5 PLL Function

6.5.1 Overview

The PLL function is used to output the operating clock of the CPU and on-chip peripheral functions at a frequency 4 times higher than the oscillation frequency, and select the clock-through mode.

When PLL function is used:Input clock = 2 to 5 MHz (fxx: 8 to 20 MHz)Clock-through mode:Input clock = 2 to 10 MHz (fxx: 2 to 10 MHz)

6.5.2 Register

(1) PLL control register (PLLCTL)

The PLLCTL register is an 8-bit register that controls the security function of PLL and RTO. This register can be read or written in 8-bit or 1-bit units. Reset sets this register to 01H.

After res	7	R/W 6	5	FFFF806H	3	<2>	<1>	<0>
PLLCTL	0	0	0	0	0	RTOST0 ^{Note}	SELPLL	PLLON
	PLLON			PLL o	peration	control		
	0	PLL stopp	PLL stopped					
	1	PLL opera	ating					
	SELPLL			PLL	clock se	lection		
	0	Clock-thro	ough opera	tion				
	1	PLL operation	ation					
Note For the RTOST	0 bit, refe	r to CHAF	PTER 13	REAL-TIM	E OUT	PUT FUNC	TION (RT	O) .

6.5.3 Usage

(1) When PLL is used

- After reset has been released, the PLL operates (PLLCTL.PLLON bit = 1), but because the default mode is the clock-through mode (PLLCTL.SELPLL bit = 0), select the PLL mode (SELPLL bit = 1).
- To set the STOP mode in which the main clock is stopped, or to set the IDLE mode, first select the clockthrough mode and then stop the PLL. To return from the IDLE or STOP mode, first enable PLL operation (PLLON bit = 1), and then select the PLL mode (SELPLL bit = 1).
- To enable the PLL operation, first set the PLLON bit to 1, wait for 200 μs, and then set the SELPLL bit to 1.
 To stop the PLL, first select the clock-through mode (SELPLL bit = 0), wait for 8 clocks or more, and then stop the PLL (PLLON bit = 0).

(2) When PLL is not used

- The clock-through mode (SELPLL bit = 0) is selected after reset has been released, but the PLL is operating (PLLON bit = 1) and must therefore be stopped (PLLON bit = 0).
- **Remark** The PLL is operable in the IDLE mode. To realize low power consumption, stop the PLL. Be sure to stop the PLL when shifting to the STOP mode.

CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)

Timer P (TMP) is a 16-bit timer/event counter. The following products have TMP0 of the V850ES/KG1.

μPD703215, 703215Y, 70F3215H, 70F3215HY

7.1 Overview

An outline of TMP0 is shown below.

- Clock selection: 8 ways
- Capture trigger input pins: 2
- External event count input pins: 1
- External trigger input pins: 1
- Timer/counters: 1
- Capture/compare registers: 2
- Capture/compare match interrupt request signals: 2
- Timer output pins: 2

7.2 Functions

TMP0 has the following functions.

- Interval timer
- External event counter
- External trigger pulse output
- One-shot pulse output
- PWM output
- Free-running timer
- Pulse width measurement

7.3 Configuration

TMP0 includes the following hardware.

Table 7-1.	Configuration of TMP0
------------	-----------------------

Item	Configuration
Timer register	16-bit counter
Registers	TMP0 capture/compare registers 0, 1 (TP0CCR0, TP0CCR1) TMP0 counter read buffer register (TP0CNT) CCR0, CCR1 buffer registers
Timer inputs	2 (TIP00 ^{Note} , TIP01 pins)
Timer outputs	2 (TOP00, TOP01 pins)
Control registers	TMP0 control registers 0, 1 (TP0CTL0, TP0CTL1) TMP0 I/O control registers 0 to 2 (TP0IOC0 to TP0IOC2) TMP0 option register 0 (TP0OPT0)

Note The TIP00 pin functions alternately as a capture trigger input signal, external event count input signal, and external trigger input signal.




Figure 7-1. Block Diagram of TMP0

(1) 16-bit counter

This 16-bit counter can count internal clocks or external events. The count value of this counter can be read by using the TP0CNT register. When the TP0CTL0.TP0CE bit = 0, the value of the 16-bit counter is FFFFH. If the TP0CNT register is read at this time, 0000H is read.

Reset sets the TP0CE bit to 0. Therefore, the 16-bit counter is set to FFFFH.

(2) CCR0 buffer register

This is a 16-bit compare register that compares the count value of the 16-bit counter.

When the TP0CCR0 register is used as a compare register, the value written to the TP0CCR0 register is transferred to the CCR0 buffer register. When the count value of the 16-bit counter matches the value of the CCR0 buffer register, a compare match interrupt request signal (INTTP0CC0) is generated.

The CCR0 buffer register cannot be read or written directly.

The CCR0 buffer register is cleared to 0000H after reset, as the TP0CCR0 register is cleared to 0000H.

(3) CCR1 buffer register

This is a 16-bit compare register that compares the count value of the 16-bit counter.

When the TP0CCR1 register is used as a compare register, the value written to the TP0CCR1 register is transferred to the CCR1 buffer register. When the count value of the 16-bit counter matches the value of the CCR1 buffer register, a compare match interrupt request signal (INTTP0CC1) is generated.

The CCR1 buffer register cannot be read or written directly.

The CCR1 buffer register is cleared to 0000H after reset, as the TP0CCR1 register is cleared to 0000H.

(4) Edge detector

This circuit detects the valid edges input to the TIP00 and TIP01 pins. No edge, rising edge, falling edge, or both the rising and falling edges can be selected as the valid edge by using the TP0IOC1 and TP0IOC2 registers.

(5) Output controller

This circuit controls the output of the TOP00 and TOP01 pins. The output controller is controlled by the TP0IOC0 register.

(6) Selector

This selector selects the count clock for the 16-bit counter. Eight types of internal clocks or an external event can be selected as the count clock.

(7) Digital noise eliminator

This circuit is valid only when the TIP0a pin is used as a capture trigger input pin. This circuit is controlled by the TIP0a noise elimination register (PaNFC).

Remark a = 0, 1

7.4 Registers

(1) TMP0 control register 0 (TP0CTL0)

The TP0CTL0 register is an 8-bit register that controls the operation of TMP0. This register can be read or written in 8-bit or 1-bit units.

Reset sets this register to 00H.

The same value can always be written to the TP0CTL0 register by software.

	<7>	6	5	4	3	2	1	0				
TP0CTL0	TP0CE	0	0	0	0	TP0CKS2	TP0CKS1	TP0CKS0				
	TP0CE			n control								
	0	TMP0 ope	TMP0 operation disabled (TMP0 reset asynchronously ^{Note}).									
	1	TMP0 ope	ration enab	led. TMP0	operatio	on started.						
	TP0CKS2	TP0CKS1	TP0CKS0		Interna	l count clock	selection					
	0	0	0	fxx								
	0	0	1	fxx/2								
	0	1	0	fxx/4								
	0	1	1	fxx/8								
	1	0	0	fxx/16								
	1	0	1	fxx/32								
	1	1	0	fxx/64								
	1	1	1	fxx/128								
		1. Set t Whe TP00	he TP0CK n the va CKS2 to T	S2 to TP0 lue of the	CKS0 e TP0 its car	imer output bits when CE bit is h be set sir	the TP0C changed	E bit = 0. I from 0				

(2) TMP0 control register 1 (TP0CTL1)

The TP0CTL1 register is an 8-bit register that controls the operation of TMP0. This register can be read or written in 8-bit or 1-bit units. Reset sets this register to 00H.

After res	set: 00H	R/W	Address: F	FFFF5A1H	l										
	7	<6>	<5>	4	3	2	1	0							
TP0CTL1	0	TP0EST	TP0EEE	0	0	TP0MD2	TP0MD1	TP0MD0							
	TP0EST			Softwa	ire trigger	control									
	0				-										
	1	 Generate a valid signal for external trigger input. In one-shot pulse output mode: A one-shot pulse is output with writing 1 to the TP0EST bit as the trigger. In external trigger pulse output mode: A PWM waveform is output with writing 1 to the TP0EST bit as the trigger. 													
	TP0EEE	E Count clock selection													
	0	Disable operation with external event count input. (Perform counting with the count clock selected by the TP0CTL0.TP0CK0 to TP0CTL0.TP0CK2 bits.)													
	1		Enable operation with external event count input. Perform counting at the valid edge of the external event count input												
			ects whethe he external			ned with the	internal co	ount clock							
	TP0MD2	TP0MD1	TP0MD0		Tim	er mode se	lection								
	0	0	0	Interval timer mode											
	0	0 1 External event count mode													
	0	1 0 External trigger pulse output mode													
	0	1													
	1	0													
	1	0	1	Free-run	ning time	r mode									
	1	1	0	Pulse wie	oth measu	urement mo	de								
	1	1	1	Setting p	rohibited										
	Cautions	mod to th 2. Exte mod 3. Set TP00 perfe	e or one- is bit is ig rnal even e regardle the TP(CTL0.TP0 CE bit = 1 ormed wi ormed, cle	shot puls inored. it count ess of the DEEE ai DEEE ai CE bit = CE bit = I.) The c th the T ear the TF	e output input is value o nd TP(0. (The peratio P0CE b	selected of the TP0 MD2 to same va n is not g bit = 1.	In any ot in the e EEE bit. TP0MD lue can b juarantee If rewriti	rigger pulse o ther mode, wri xternal event 0 bits when be written whe d when rewrit ng was mista the bits again.							

(3) TMP0 I/O control register 0 (TP0IOC0)

The TP0IOC0 register is an 8-bit register that controls the timer output (TOP00, TOP01 pins). This register can be read or written in 8-bit or 1-bit units. Reset sets this register to 00H.

After reset: 00H R/W Address: FFFFF5A2H 6 5 4 3 <2> <0> 1 7 TP0IOC0 TP0OL0 0 0 0 0 TP0OL1 TP0OE1 TP0OE0 TP0OL1 TOP01 pin output level setting 0 TOP01 pin output inversion disabled 1 TOP01 pin output inversion enabled TP0OE1 TOP01 pin output setting 0 Timer output disabled • When TP0OL1 bit = 0: Low level is output from the TOP01 pin • When TP0OL1 bit = 1: High level is output from the TOP01 pin 1 Timer output enabled (a square wave is output from the TOP01 pin). TP0OL0 TOP00 pin output level setting 0 TOP00 pin output inversion disabled 1 TOP00 pin output inversion enabled TP0OE0 TOP00 pin output setting 0 Timer output disabled • When TP0OL0 bit = 0: Low level is output from the TOP00 pin • When TP0OL0 bit = 1: High level is output from the TOP00 pin 1 Timer output enabled (a square wave is output from the TOP00 pin). Cautions 1. Rewrite the TP0OL1, TP0OE1, TP0OL0, and TP0OE0 bits when the TP0CTL0.TP0CE bit = 0. (The same value can be written when the TP0CE bit = 1.) If rewriting was mistakenly performed, clear the TP0CE bit to 0 and then set the bits again. 2. Even if the TP0OLa bit is manipulated when the TP0CE and TP0OEa bits are 0, the TOP0a pin output level varies (a = 0, 1).

(4) TMP0 I/O control register 1 (TP0IOC1)

The TP0IOC1 register is an 8-bit register that controls the valid edge of the capture trigger input signals (TIP00, TIP01 pins).

This register can be read or written in 8-bit or 1-bit units.

Reset sets this register to 00H.

Alterite	set: 00H		Address: F												
	7	6	5	4	3	2	1	0							
TP0IOC1	0	0	0	0	TP0IS3	TP0IS2	TP0IS1	TP0IS0							
	TP0IS3	TP0IS2	Capture trigger input signal (TIP01 pin) valid edge setting												
	0	0	No edge detection (capture operation invalid)												
	0	1		Detection of rising edge											
	1	0		Detection of falling edge											
	1	1	Detection	Detection of both edges											
	TP0IS1	TP0IS0	Capture trigger input signal (TIP00 pin) valid edge setting												
	0	0	No edge detection (capture operation invalid)												
	0	1	Detection of rising edge												
	1	0		ction of falling edge											
	1	1	Detection	of both ed	lges										
	Cautions	TP0 whe perf agai	CTL0.TP(n the TF ormed, cl n.	OCE bit = POCE bit lear the	3 to 0. (The = 1.) If TP0CE bit 60 bits a	rewritin t to 0 and	lue can l g was n d then se	nistakenl et the bit							

(5) TMP0 I/O control register 2 (TP0IOC2)

The TP0IOC2 register is an 8-bit register that controls the valid edge of the external event count input signal (TIP00 pin) and external trigger input signal (TIP00 pin).

This register can be read or written in 8-bit or 1-bit units.

Reset sets this register to 00H.

	7	6	5	4	3	2	1	0						
TP0IOC2	0	0	0	0	TP0EES1	TP0EES0	TP0ETS1	TP0ETS0						
	TP0EES1	TP0EES0	External e	event count	input signa	al (TIP00 p	in) valid ed	lge setting						
	0	0	No edge	detection (external ev	ent count i	nvalid)							
	0	1	1 Detection of rising edge											
	1	0	Detection of falling edge											
	1	1	Detection	of both ec	lges									
		1												
	TP0ETS1	TP0ETS0	Externa	al trigger in	put signal (TIP00 pin)	valid edge	esetting						
	0	0	No edge	No edge detection (external trigger invalid)										
	0	1	1 Detection of rising edge											
	1	0	Detection	of falling e	edge									
	1	1	Detection	of both ec	lges	60, TP0E ⁻	۲S1, and	TP0ETS0						
	1	1 s 1. Rew bits can mist set 1 2. The TPO mod has 3. The exte	Detection rite the T when the be writte akenly p the bits a TP0EES CTL1.TP(le (TP0CT been set TP0ETS ⁻ rnal trigg	TPOEES1 e TPOCT en when gain. 1 and TP DEEE bit TL1.TPON 1 and TP ger pulse	, TPOEES LO.TPOCE the TPOC I, clear th POEESO bi = 1 or wh MD2 to TF POETSO bi e output i	E bit = 0. E bit = 1 he TP0CE its are va en the ex P0CTL1.T its are va mode (TH	(The sa .) If rewr E bit to 0 alid only tternal ev POMD0 b alid only POMD2 to	TPOETSO ame value riting was and then when the rent count bits = 001) when the p TPOMDO POMD2 to						

(6) TMP0 option register 0 (TP0OPT0)

The TP0OPT0 register is an 8-bit register used to set the capture/compare operation and detect an overflow. This register can be read or written in 8-bit or 1-bit units. Reset sets this register to 00H.

After reset: 00H Address: FFFFF5A5H R/W 6 5 4 3 2 <0> 7 1 **TP0OPT0** 0 0 TP0CCS1 TP0CCS0 0 0 0 **TP00VF** TP0CCS1 TP0CCR1 register capture/compare selection 0 Compare register selected 1 Capture register selected The TP0CCS1 bit setting is valid only in the free-running timer mode. TP0CCS0 TP0CCR0 register capture/compare selection 0 Compare register selected 1 Capture register selected The TP0CCS0 bit setting is valid only in the free-running timer mode. **TP00VF** TMP0 overflow detection flag Set (1) Overflow occurred Reset (0) TP0OVF bit 0 written or TP0CTL0.TP0CE bit = 0 • The TP0OVF bit is set when the 16-bit counter count value overflows from FFFFH to 0000H in the free-running timer mode or the pulse width measurement mode • An interrupt request signal (INTTPOOV) is generated at the same time that the TP0OVF bit is set to 1. The INTTP0OV signal is not generated in modes other than the free-running timer mode and the pulse width measurement mode. • The TP0OVF bit is not cleared even when the TP0OVF bit or the TP0OPT0 register are read when the TP0OVF bit = 1. • The TP0OVF bit can be both read and written, but the TP0OVF bit cannot be set to 1 by software. Writing 1 has no influence on the operation of TMP0. Cautions 1. Rewrite the TP0CCS1 and TP0CCS0 bits when the TP0CE bit = 0. (The same value can be written when the TP0CE bit = 1.) If rewriting was mistakenly performed, clear the TP0CE bit to 0 and then set the bits again. 2. Be sure to clear bits 1 to 3, 6, and 7 to "0".

(7) TMP0 capture/compare register 0 (TP0CCR0)

The TPOCCR0 register can be used as a capture register or a compare register depending on the mode. This register can be used as a capture register or a compare register only in the free-running timer mode, depending on the setting of the TPOOPT0.TPOCCS0 bit. In the pulse width measurement mode, the TPOCCR0 register can be used only as a capture register. In any other mode, this register can be used only as a compare register.

The TP0CCR0 register can be read or written during operation.

This register can be read or written in 16-bit units.

Reset sets this register to 0000H.

Caution Accessing the TP0CCR0 register is disabled during subclock operation with the main clock stopped. For details, refer to 3.4.8 (1) (b).

	After res	set: 0	000H	F	R/W	Ad	dress	: FFF	FF5A	A6H							
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TPOCCR0	TP0CCR0																

(a) Function as compare register

The TP0CCR0 register can be rewritten even when the TP0CTL0.TP0CE bit = 1.

The set value of the TP0CCR0 register is transferred to the CCR0 buffer register. When the value of the 16-bit counter matches the value of the CCR0 buffer register, a compare match interrupt request signal (INTTP0CC0) is generated. If TOP00 pin output is enabled at this time, the output of the TOP00 pin is inverted.

When the TPOCCR0 register is used as a cycle register in the interval timer mode, external event count mode, external trigger pulse output mode, one-shot pulse output mode, or PWM output mode, the value of the 16-bit counter is cleared (0000H) if its count value matches the value of the CCR0 buffer register.

(b) Function as capture register

When the TP0CCR0 register is used as a capture register in the free-running timer mode, the count value of the 16-bit counter is stored in the TP0CCR0 register if the valid edge of the capture trigger input pin (TIP00 pin) is detected. In the pulse width measurement mode, the count value of the 16-bit counter is stored in the TP0CCR0 register and the 16-bit counter is cleared (0000H) if the valid edge of the capture trigger input pin (TIP00 pin) is detected.

Even if the capture operation and reading the TP0CCR0 register conflict, the correct value of the TP0CCR0 register can be read.

The following table shows the functions of the capture/compare register in each mode, and how to write data to the compare register.

Operation Mode	Capture/Compare Register	How to Write Compare Register
Interval timer	Compare register	Anytime write
External event counter	Compare register	Anytime write
External trigger pulse output	Compare register	Batch write
One-shot pulse output	Compare register	Anytime write
PWM output	Compare register	Batch write
Free-running timer	Capture/compare register	Anytime write
Pulse width measurement	Capture register	-

Table 7-2. Function of Capture/Compare Register in Each Mode and How to Write Compare Register

(8) TMP0 capture/compare register 1 (TP0CCR1)

The TP0CCR1 register can be used as a capture register or a compare register depending on the mode. This register can be used as a capture register or a compare register only in the free-running timer mode, depending on the setting of the TP0OPT0.TP0CCS1 bit. In the pulse width measurement mode, the TP0CCR1 register can be used only as a capture register. In any other mode, this register can be used only as a compare register.

The TP0CCR1 register can be read or written during operation.

This register can be read or written in 16-bit units.

Reset sets this register to 0000H.

Caution Accessing the TP0CCR1 register is disabled during subclock operation with the main clock stopped. For details, refer to 3.4.8 (1) (b).

	After res	set: 0	000H	F	₹/W	Ad	dress	: FFF	FF5A	\8H							
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TP0CCR1	TP0CCR1																

(a) Function as compare register

The TP0CCR1 register can be rewritten even when the TP0CTL0.TP0CE bit = 1.

The set value of the TP0CCR1 register is transferred to the CCR1 buffer register. When the value of the 16-bit counter matches the value of the CCR1 buffer register, a compare match interrupt request signal (INTTP0CC1) is generated. If TOP01 pin output is enabled at this time, the output of the TOP01 pin is inverted.

(b) Function as capture register

When the TP0CCR1 register is used as a capture register in the free-running timer mode, the count value of the 16-bit counter is stored in the TP0CCR1 register if the valid edge of the capture trigger input pin (TIP01 pin) is detected. In the pulse width measurement mode, the count value of the 16-bit counter is stored in the TP0CCR1 register and the 16-bit counter is cleared (0000H) if the valid edge of the capture trigger input pin (TIP01 pin) is detected.

Even if the capture operation and reading the TP0CCR1 register conflict, the correct value of the TP0CCR1 register can be read.

The following table shows the functions of the capture/compare register in each mode, and how to write data to the compare register.

Operation Mode	Capture/Compare Register	How to Write Compare Register
Interval timer	Compare register	Anytime write
External event counter	Compare register	Anytime write
External trigger pulse output	Compare register	Batch write
One-shot pulse output	Compare register	Anytime write
PWM output	Compare register	Batch write
Free-running timer	Capture/compare register	Anytime write
Pulse width measurement	Capture register	_

Table 7-3. Function of Capture/Compare Register in Each Mode and How to Write Compare Register

(9) TMP0 counter read buffer register (TP0CNT)

The TPOCNT register is a read buffer register that can read the count value of the 16-bit counter. If this register is read when the TPOCTL0.TPOCE bit = 1, the count value of the 16-bit timer can be read. This register is read-only, in 16-bit units.

The value of the TP0CNT register is cleared to 0000H when the TP0CE bit = 0. If the TP0CNT register is read at this time, the value of the 16-bit counter (FFFFH) is not read, but 0000H is read.

The value of the TP0CNT register is cleared to 0000H after reset, as the TP0CE bit is cleared to 0.

Caution Accessing the TP0CNT register is disabled during subclock operation with the main clock stopped. For details, refer to 3.4.8 (1) (b).

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 TPOCNT	After res	set: 0	000H	F	{	Addre	ss: F	FFFF	-5AAł	4							
TPOCNT		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TP0CNT																

7.5 Operation

TMP0 can perform the following operations.

Operation	TP0CTL1.TP0EST Bit (Software Trigger Bit)	TIP00 Pin (External Trigger Input)	Capture/Compare Register Setting	Compare Register Write
Interval timer mode	Invalid	Invalid	Compare only	Anytime write
External event count mode ^{Note 1}	Invalid	Invalid	Compare only	Anytime write
External trigger pulse output modeNote 2	Valid	Valid	Compare only	Batch write
One-shot pulse output mode ^{Note 2}	Valid	Valid	Compare only	Anytime write
PWM output mode	Invalid	Invalid	Compare only	Batch write
Free-running timer mode	Invalid	Invalid	Switching enabled	Anytime write
Pulse width measurement mode ^{Note 2}	Invalid	Invalid	Capture only	Not applicable

Notes 1. To use the external event count mode, specify that the valid edge of the TIP00 pin capture trigger input is not detected (by clearing the TP0IOC1.TP0IS1 and TP0IOC1.TP0IS0 bits to "00").

 When using the external trigger pulse output mode, one-shot pulse output mode, and pulse width measurement mode, select the internal clock as the count clock (by clearing the TP0CTL1.TP0EEE bit to 0).

7.5.1 Interval timer mode (TP0MD2 to TP0MD0 bits = 000)

In the interval timer mode, an interrupt request signal (INTTPOCC0) is generated at the specified interval if the TP0CTL0.TP0CE bit is set to 1. A square wave whose half cycle is equal to the interval can be output from the TOP00 pin.

Usually, the TP0CCR1 register is not used in the interval timer mode.







Figure 7-3. Basic Timing of Operation in Interval Timer Mode




When the TP0CE bit is set to 1, the value of the 16-bit counter is cleared from FFFFH to 0000H in synchronization with the count clock, and the counter starts counting. At this time, the output of the TOP00 pin is inverted. Additionally, the set value of the TP0CCR0 register is transferred to the CCR0 buffer register.

When the count value of the 16-bit counter matches the value of the CCR0 buffer register, the 16-bit counter is cleared to 0000H, the output of the TOP00 pin is inverted, and a compare match interrupt request signal (INTTP0CC0) is generated.

The interval can be calculated by the following expression.

Interval = (Set value of TP0CCR0 register + 1) × Count clock cycle

Figure 7-4. Register Setting for Interval Timer Mode Operation (1/2)



<R>

Figure 7-4. Register Setting for Interval Timer Mode Operation (2/2)

(d)		unter read buffer register (TP0CNT) g the TP0CNT register, the count value of the 16-bit counter can be read.
(e)	•	oture/compare register 0 (TP0CCR0) CCR0 register is set to D ₀ , the interval is as follows.
	Interval =	$(D_0 + 1) \times Count clock cycle$
(f)	Usually, tl TP0CCR1 (INTTP0C buffer regi	bure/compare register 1 (TP0CCR1) the TP0CCR1 register is not used in the interval timer mode. However, the set value of the register is transferred to the CCR1 buffer register. A compare match interrupt request signal icC1) is generated when the count value of the 16-bit counter matches the value of the CCR1 ister. , mask the interrupt request by using the corresponding interrupt mask flag (TP0CCMK1).
	Remark	TMP0 I/O control register 1 (TP0IOC1), TMP0 I/O control register 2 (TP0IOC2), and TMP0 option register 0 (TP0OPT0) are usually not used in the interval timer mode. However, set the TP0IOC2 register to use the external event count input.

(1) Interval timer mode operation flow




Figure 7-5. Software Processing Flow in Interval Timer Mode

(2) Interval timer mode operation timing

(a) Operation if TP0CCR0 register is cleared to 0000H


If the TP0CCR0 register is cleared to 0000H, the INTTP0CC0 signal is generated at each count clock, and the output of the TOP00 pin is inverted.

The value of the 16-bit counter is always 0000H.

Count clock					
16-bit counter	FFFFH	оооон	оооон	Оооон	0000Н
TP0CE bit					
TP0CCR0 register			0000H		
TOP00 pin output					
INTTP0CC0 signal					
		Interval time Count clock cycle	Interval time Count clock cycle	Interval time Count clock cycle	•

(b) Operation if TP0CCR0 register is set to FFFFH


If the TPOCCR0 register is set to FFFFH, the 16-bit counter counts up to FFFFH. The counter is cleared to 0000H in synchronization with the next count-up timing. The INTTPOCC0 signal is generated and the output of the TOP00 pin is inverted. At this time, an overflow interrupt request signal (INTTPOOV) is not generated, nor is the overflow flag (TP0OPT0.TP0OVF bit) set to 1.



(c) Notes on rewriting TP0CCR0 register

To change the value of the TP0CCR0 register to a smaller value, stop counting once and then change the set value.

If the value of the TP0CCR0 register is rewritten to a smaller value during counting, the 16-bit counter may overflow.




If the value of the TP0CCR0 register is changed from D_1 to D_2 while the count value is greater than D_2 but less than D_1 , the count value is transferred to the CCR0 buffer register as soon as the TP0CCR0 register has been rewritten. Consequently, the value of the 16-bit counter that is compared is D_2 .

Because the count value has already exceeded D₂, however, the 16-bit counter counts up to FFFFH, overflows, and then counts up again from 0000H. When the count value matches D₂, the INTTPOCCO signal is generated and the output of the TOP00 pin is inverted.

Therefore, the INTTP0CC0 signal may not be generated at the interval time " $(D_1 + 1) \times Count clock cycle$ " or " $(D_2 + 1) \times Count clock cycle$ " originally expected, but may be generated at an interval of " $(10000H + D_2 + 1) \times Count clock cycle$ ".

(d) Operation of TP0CCR1 register





If the set value of the TP0CCR1 register is less than the set value of the TP0CCR0 register, the INTTP0CC1 signal is generated once per cycle. At the same time, the output of the TOP01 pin is inverted. The TOP01 pin outputs a square wave with the same cycle as that output by the TOP00 pin.




Figure 7-7. Timing Chart When $D_{01} \ge D_{11}$

If the set value of the TP0CCR1 register is greater than the set value of the TP0CCR0 register, the count value of the 16-bit counter does not match the value of the TP0CCR1 register. Consequently, the INTTP0CC1 signal is not generated, nor is the output of the TOP01 pin changed.





Figure 7-8. Timing Chart When Do1 < D11

7.5.2 External event count mode (TP0MD2 to TP0MD0 bits = 001)

In the external event count mode, the valid edge of the external event count input is counted when the TP0CTL0.TP0CE bit is set to 1, and an interrupt request signal (INTTP0CC0) is generated each time the specified number of edges have been counted. The timer output (TOP00, TOP01 pins) cannot be used.


Usually, the TP0CCR1 register is not used in the external event count mode.





<R>

Figure 7-10. Basic Timing in External Event Count Mode



When the TP0CE bit is set to 1, the value of the 16-bit counter is cleared from FFFFH to 0000H. The counter counts each time the valid edge of external event count input is detected. Additionally, the set value of the TP0CCR0 register is transferred to the CCR0 buffer register.

When the count value of the 16-bit counter matches the value of the CCR0 buffer register, the 16-bit counter is cleared to 0000H, and a compare match interrupt request signal (INTTP0CC0) is generated.

The INTTP0CC0 signal is generated each time the valid edge of the external event count input has been detected (set value of TP0CCR0 register + 1) times.




Figure 7-11. Register Setting for Operation in External Event Count Mode (1/2)

Figure 7-11. Register Setting for Operation in External Event Count Mode (2/2)

(e) TMP0 counter read buffer register (TP0CNT) The count value of the 16-bit counter can be read by reading the TP0CNT register. (f) TMP0 capture/compare register 0 (TP0CCR0) If Do is set to the TP0CCR0 register, the counter is cleared and a compare match interrupt request signal (INTTP0CC0) is generated when the number of external event counts reaches (Do + 1). (g) TMP0 capture/compare register 1 (TP0CCR1) Usually, the TP0CCR1 register is not used in the external event count mode. However, the set value of the TP0CCR1 register is transferred to the CCR1 buffer register. When the count value of the 16-bit counter matches the value of the CCR1 buffer register, a compare match interrupt request signal (INTTP0CC1) is generated. Therefore, mask the interrupt signal by using the interrupt mask flag (TP0CCMK1). Remark TMP0 I/O control register 1 (TP0IOC1) and TMP0 option register 0 (TP0OPT0) are not used in the external event count mode.

(1) External event count mode operation flow




Figure 7-12. Flow of Software Processing in External Event Count Mode


(2) Operation timing in external event count mode

<R> <R> Cautions 1. In the external event count mode, do not set the TP0CCR0 register to 0000H.

2. In the external event count mode, use of the timer output is disabled. If performing timer output using external event count input, set the interval timer mode, and select the operation enabled by the external event count input for the count clock (TP0CTL1.TP0MD2 to TP0CTL1.TP0MD0 bits = 000, TP0CTL1.TP0EEE bit = 1).

(a) Operation if TP0CCR0 register is set to FFFFH


If the TP0CCR0 register is set to FFFFH, the 16-bit counter counts to FFFFH each time the valid edge of the external event count signal has been detected. The 16-bit counter is cleared to 0000H in synchronization with the next count-up timing, and the INTTP0CC0 signal is generated. At this time, the TP0OPT0.TP0OVF bit is not set.



(b) Notes on rewriting the TP0CCR0 register

To change the value of the TP0CCR0 register to a smaller value, stop counting once and then change the set value.

If the value of the TP0CCR0 register is rewritten to a smaller value during counting, the 16-bit counter may overflow.



If the value of the TP0CCR0 register is changed from D_1 to D_2 while the count value is greater than D_2 but less than D_1 , the count value is transferred to the CCR0 buffer register as soon as the TP0CCR0 register has been rewritten. Consequently, the value that is compared with the 16-bit counter is D_2 .

Because the count value has already exceeded D₂, however, the 16-bit counter counts up to FFFFH, overflows, and then counts up again from 0000H. When the count value matches D₂, the INTTPOCCO signal is generated.

Therefore, the INTTP0CC0 signal may not be generated at the valid edge count of " $(D_1 + 1)$ times" or " $(D_2 + 1)$ times" originally expected, but may be generated at the valid edge count of " $(10000H + D_2 + 1)$ times".

(c) Operation of TP0CCR1 register





Figure 7-13. Configuration of TP0CCR1 Register

If the set value of the TP0CCR1 register is smaller than the set value of the TP0CCR0 register, the INTTP0CC1 signal is generated once per cycle.

Figure 7-14. Timing Chart When $D_{01} \ge D_{11}$



If the set value of the TP0CCR1 register is greater than the set value of the TP0CCR0 register, the INTTP0CC1 signal is not generated because the count value of the 16-bit counter and the value of the TP0CCR1 register do not match.






Figure 7-15. Timing Chart When Do1 < D11

7.5.3 External trigger pulse output mode (TP0MD2 to TP0MD0 bits = 010)

In the external trigger pulse output mode, 16-bit timer/event counter P waits for a trigger when the TP0CTL0.TP0CE bit is set to 1. When the valid edge of an external trigger input signal is detected, 16-bit timer/event counter P starts counting, and outputs a PWM waveform from the TOP01 pin.

Pulses can also be output by generating a software trigger instead of using the external trigger. When using a software trigger, a square wave that has one cycle of the PWM waveform as half its cycle can also be output from the TOP00 pin.








Figure 7-17. Basic Timing in External Trigger Pulse Output Mode

16-bit timer/event counter P waits for a trigger when the TPOCE bit is set to 1. When the trigger is generated, the 16-bit counter is cleared from FFFFH to 0000H, starts counting at the same time, and outputs a PWM waveform from the TOP01 pin. If the trigger is generated again while the counter is operating, the counter is cleared to 0000H and restarted. (The output of the TOP00 pin is inverted. The TOP01 pin outputs a high level regardless of the status (high/low) when a trigger occurs.)

<R>

The active level width, cycle, and duty factor of the PWM waveform can be calculated as follows.

Active level width = (Set value of TP0CCR1 register) × Count clock cycle Cycle = (Set value of TP0CCR0 register + 1) × Count clock cycle Duty factor = (Set value of TP0CCR1 register)/(Set value of TP0CCR0 register + 1)

The compare match interrupt request signal INTTP0CC0 is generated when the 16-bit counter counts next time after its count value matches the value of the CCR0 buffer register, and the 16-bit counter is cleared to 0000H. The compare match interrupt request signal INTTP0CC1 is generated when the count value of the 16-bit counter matches the value of the CCR1 buffer register.

The value set to the TP0CCRa register is transferred to the CCRa buffer register when the count value of the 16-bit counter matches the value of the CCRa buffer register and the 16-bit counter is cleared to 0000H.

The valid edge of an external trigger input signal, or setting the software trigger (TP0CTL1.TP0EST bit) to 1 is used as the trigger.

Remark a = 0, 1




Figure 7-18. Setting of Registers in External Trigger Pulse Output Mode (1/2)

(d)	ТМР0 I/O	control r	egister 2	(TP0IOC	2)				
					TP0EES1	TP0EES0) TP0ETS1	TP0ETS0	0
TP0IOC2	0	0	0	0	0/1	0/1	0/1	0/1	
									-
									Select valid edge of external trigger input
									_ Select valid edge of
									external event count input
	The value		bit counte	er can be	TPOCNT) read by re and 1 (TP(Ū		0	
	lf D₀ is se	et to the T	P0CCR0	register a	and D1 to	the TP0C	CR1 regi	ster, the o	cycle and active level of the
	PWM wav	eform are	as follows	S.					
	,	(D₀ + 1) × evel width		,					
	Remark				(TP0IOC ⁻ output mo		1P0 optior	n register	0 (TP0OPT0) are not used

Figure 7-18. Setting of Registers in External Trigger Pulse Output Mode (2/2)

(1) Operation flow in external trigger pulse output mode

FFFFH	
16-bit counter	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
0000H	
TP0CE bit	
External trigger input (TIP00 pin input)	
TP0CCR0 register	X Doo X Do1 X Do0
CCR0 buffer register	Doo Doo Doo
INTTP0CC0 signal	
TOP00 pin output (software trigger)	
TP0CCR1 register	X D ₁₀ D ₁₀ D ₁₁ X D ₁₀
CCR1 buffer register	D10 D10 D11 D10
INTTP0CC1 signal	
TOP01 pin output	
	<1><2><3><4><5>

Figure 7-19. Software Processing Flow in External Trigger Pulse Output Mode (1/2)





Figure 7-19. Software Processing Flow in External Trigger Pulse Output Mode (2/2)

(2) External trigger pulse output mode operation timing

(a) Note on changing pulse width during operation

To change the PWM waveform while the counter is operating, write the TP0CCR1 register last. Rewrite the TP0CCRa register after writing the TP0CCR1 register after the INTTP0CC0 signal is detected.



In order to transfer data from the TP0CCRa register to the CCRa buffer register, the TP0CCR1 register must be written.

To change both the cycle and active level width of the PWM waveform at this time, first set the cycle to the TP0CCR0 register and then set the active level width to the TP0CCR1 register.

To change only the cycle of the PWM waveform, first set the cycle to the TP0CCR0 register, and then write the same value to the TP0CCR1 register.

To change only the active level width (duty factor) of the PWM waveform, only the TP0CCR1 register has to be set.


After data is written to the TP0CCR1 register, the value written to the TP0CCRa register is transferred to the CCRa buffer register in synchronization with clearing of the 16-bit counter, and is used as the value compared with the 16-bit counter.

To write the TP0CCR0 or TP0CCR1 register again after writing the TP0CCR1 register once, do so after the INTTP0CC0 signal is generated. Otherwise, the value of the CCRa buffer register may become undefined because the timing of transferring data from the TP0CCRa register to the CCRa buffer register conflicts with writing the TP0CCRa register.

Remark a = 0, 1

(b) 0%/100% output of PWM waveform

To output a 0% waveform, clear the TP0CCR1 register to 0000H. If the set value of the TP0CCR0 register is FFFFH, the INTTP0CC1 signal is generated periodically.




To output a 100% waveform, set a value of (set value of TP0CCR0 register + 1) to the TP0CCR1 register. If the set value of the TP0CCR0 register is FFFFH, 100% output cannot be produced.


	Count clock		
	16-bit counter	$D_0 - 1 D_0 0000 0001 $	$D_0 - 1$ D_0 0000
	TP0CE bit		<u> </u>
	TP0CCR0 register		Do
	TP0CCR1 register	 Do + 1	Do + 1
	INTTP0CC0 signal	 ,,	,
	INTTP0CC1 signal	 <u>+</u>	<u>}</u>
<r></r>	TOP01 pin output	 , , ,	1

(c) Conflict between trigger detection and match with TP0CCR1 register

If the trigger is detected immediately after the INTTPOCC1 signal is generated, the 16-bit counter is immediately cleared to 0000H, the output signal of the TOP01 pin is asserted, and the counter continues counting. Consequently, the inactive period of the PWM waveform is shortened.




If the trigger is detected immediately before the INTTPOCC1 signal is generated, the INTTPOCC1 signal is not generated, and the 16-bit counter is cleared to 0000H and continues counting. The output signal of the TOP01 pin remains active. Consequently, the active period of the PWM waveform is extended.




(d) Conflict between trigger detection and match with TP0CCR0 register

If the trigger is detected immediately after the INTTPOCC0 signal is generated, the 16-bit counter is cleared to 0000H and continues counting up. Therefore, the active period of the TOP01 pin is extended by time from generation of the INTTPOCC0 signal to trigger detection.



If the trigger is detected immediately before the INTTP0CC0 signal is generated, the INTTP0CC0 signal is not generated. The 16-bit counter is cleared to 0000H, the TOP01 pin is asserted, and the counter continues counting. Consequently, the inactive period of the PWM waveform is shortened.



(e) Generation timing of compare match interrupt request signal (INTTP0CC1)

The timing of generation of the INTTP0CC1 signal in the external trigger pulse output mode differs from the timing of other INTTP0CC1 signals; the INTTP0CC1 signal is generated when the count value of the 16-bit counter matches the value of the TP0CCR1 register.

Count clock		
16-bit counter	D1 - 2 D1 - 1 D1 D1 D1 + 1 D1 + 2	
TP0CCR1 register	D1	
TOP01 pin output		
INTTP0CC1 signal		


Usually, the INTTP0CC1 signal is generated in synchronization with the next count up, after the count value of the 16-bit counter matches the value of the TP0CCR1 register.

In the external trigger pulse output mode, however, it is generated one clock earlier. This is because the timing is changed to match the timing of changing the output signal of the TOP01 pin.

7.5.4 One-shot pulse output mode (TP0MD2 to TP0MD0 bits = 011)

In the one-shot pulse output mode, 16-bit timer/event counter P waits for a trigger when the TP0CTL0.TP0CE bit is set to 1. When the valid edge of an external trigger input is detected, 16-bit timer/event counter P starts counting, and outputs a one-shot pulse from the TOP01 pin.

Instead of the external trigger, a software trigger can also be generated to output the pulse. When the software trigger is used, the TOP00 pin outputs the active level while the 16-bit counter is counting, and the inactive level when the counter is stopped (waiting for a trigger).








Figure 7-21. Basic Timing in One-Shot Pulse Output Mode

When the TPOCE bit is set to 1, 16-bit timer/event counter P waits for a trigger. When the trigger is generated, the 16-bit counter is cleared from FFFFH to 0000H, starts counting, and outputs a one-shot pulse from the TOP01 pin. After the one-shot pulse is output, the 16-bit counter is set to FFFFH, stops counting, and waits for a trigger. If a trigger is generated again while the one-shot pulse is being output, it is ignored.

The output delay period and active level width of the one-shot pulse can be calculated as follows.

Output delay period = (Set value of TP0CCR1 register) \times Count clock cycle Active level width = (Set value of TP0CCR0 register – Set value of TP0CCR1 register + 1) \times Count clock cycle

The compare match interrupt request signal INTTPOCC0 is generated when the 16-bit counter counts after its count value matches the value of the CCR0 buffer register. The compare match interrupt request signal INTTPOCC1 is generated when the count value of the 16-bit counter matches the value of the CCR1 buffer register.

The valid edge of an external trigger input or setting the software trigger (TP0CTL1.TP0EST bit) to 1 is used as the trigger.




Figure 7-22. Setting of Registers in One-Shot Pulse Output Mode (1/2)

(d) TMP0 I/O control register 2 (TP0IOC2)											
	TP0EES1 TP0EES0 TP0ETS1 TP0ETS0										
TP0IOC2	0	0	0	0	0/1	0/1	0/1	0/1]		
									- Coloct valid adap of		
									Select valid edge of external trigger input		
									Select valid edge of external event count input		
(e)	TMP0 co			•		odina the		ragiatar			
	The value	of the 16		er can be	read by re	ading the	PUCINI	register.			
(f)	TMP0 ca	oture/com	pare reg	isters 0 a	nd 1 (TP	OCCR0 ai	nd TP0CC	;R1)			
	If D ₀ is se	et to the T	P0CCR0	register a	ind D1 to t	the TP0C	CR1 regis	ster, the a	active level width and output		
	• •	od of the									
		el width = elay period	•			sycle					
	Output de	ay period			Cycle						
	Remark	TMP0 I/C) control i	register 1	(TP0IOC	1) and TM	IP0 optior	n register	0 (TP0OPT0) are not used		
		in the on	e-shot pul	se output	t mode.						

Figure 7-22. Setting of Registers in One-Shot Pulse Output Mode (2/2)

(1) Operation flow in one-shot pulse output mode

<R>





Figure 7-23. Software Processing Flow in One-Shot Pulse Output Mode

(2) Operation timing in one-shot pulse output mode

(a) Note on rewriting TP0CCRa register

To change the set value of the TP0CCRa register to a smaller value, stop counting once, and then change the set value.

If the value of the TP0CCRa register is rewritten to a smaller value during counting, the 16-bit counter may overflow.




When the TP0CCR0 register is rewritten from D_{00} to D_{01} and the TP0CCR1 register from D_{10} to D_{11} where $D_{00} > D_{01}$ and $D_{10} > D_{11}$, if the TP0CCR1 register is rewritten when the count value of the 16-bit counter is greater than D_{11} and less than D_{10} and if the TP0CCR0 register is rewritten when the count value is greater than D_{01} and less than D_{00} , each set value is reflected as soon as the register has been rewritten and compared with the count value. The counter counts up to FFFFH and then counts up again from 0000H. When the count value matches D_{11} , the counter generates the INTTP0CC1 signal and asserts the TOP01 pin. When the count value matches D_{01} , the counter generates the INTTP0CC0 signal, deasserts the TOP01 pin, and stops counting.

Therefore, the counter may output a pulse with a delay period or active period different from that of the one-shot pulse that is originally expected.

(b) Generation timing of compare match interrupt request signal (INTTP0CC1)

The generation timing of the INTTPOCC1 signal in the one-shot pulse output mode is different from other INTTPOCC1 signals; the INTTPOCC1 signal is generated when the count value of the 16-bit counter matches the value of the TPOCCR1 register.



Usually, the INTTP0CC1 signal is generated when the 16-bit counter counts up next time after its count value matches the value of the TP0CCR1 register.

In the one-shot pulse output mode, however, it is generated one clock earlier. This is because the timing is changed to match the change timing of the TOP01 pin.

7.5.5 PWM output mode (TP0MD2 to TP0MD0 bits = 100)

In the PWM output mode, a PWM waveform is output from the TOP01 pin when the TP0CTL0.TP0CE bit is set to 1. In addition, a pulse with one cycle of the PWM waveform as half its cycle is output from the TOP00 pin.




Figure 7-24. Configuration in PWM Output Mode




Figure 7-25. Basic Timing in PWM Output Mode

When the TP0CE bit is set to 1, the 16-bit counter is cleared from FFFFH to 0000H, starts counting, and outputs a PWM waveform from the TOP01 pin.

The active level width, cycle, and duty factor of the PWM waveform can be calculated as follows.

Active level width = (Set value of TP0CCR1 register) \times Count clock cycle Cycle = (Set value of TP0CCR0 register + 1) \times Count clock cycle Duty factor = (Set value of TP0CCR1 register)/(Set value of TP0CCR0 register + 1)

The PWM waveform can be changed by rewriting the TP0CCRa register while the counter is operating. The newly written value is reflected when the count value of the 16-bit counter matches the value of the CCR0 buffer register and the 16-bit counter is cleared to 0000H.

The compare match interrupt request signal INTTP0CC0 is generated when the 16-bit counter counts next time after its count value matches the value of the CCR0 buffer register, and the 16-bit counter is cleared to 0000H. The compare match interrupt request signal INTTP0CC1 is generated when the count value of the 16-bit counter matches the value of the CCR1 buffer register.

The value set to the TP0CCRa register is transferred to the CCRa buffer register when the count value of the 16-bit counter matches the value of the CCRa buffer register and the 16-bit counter is cleared to 0000H.




Figure 7-26. Register Setting in PWM Output Mode (1/2)

Figure 7-26. Register Setting in PWM Output Mode (2/2)

(d) TMP0 I/O control register 2 (TP0IOC2)										
	TP0EES1 TP0EES0 TP0ETS1 TP0ETS0									
TP0IOC2	0	0	0	0	0/1	0/1	0	0]	
									.	
									Select valid edge of external event count input.	
	(e) TMP0 counter read buffer register (TP0CNT) The value of the 16-bit counter can be read by reading the TP0CNT register.									
	-	oture/com			-			-		
	If D_0 is set to the TP0CCR0 register and D_1 to the TP0CCR1 register, the cycle and active level of the PWM waveform are as follows.									
	Cycle =	(D0 + 1) ×	Count cl	ock cycle						
	Active level width = $D_1 \times Count clock cycle$									
Remark TMP0 I/O control register 1 (TP0IOC1) and TMP0 option register 0 (TP0OPT0) are not used in the PWM output mode.										

(1) Operation flow in PWM output mode





Figure 7-27. Software Processing Flow in PWM Output Mode (1/2)






(2) PWM output mode operation timing

(a) Changing pulse width during operation

To change the PWM waveform while the counter is operating, write the TP0CCR1 register last. Rewrite the TP0CCRa register after writing the TP0CCR1 register after the INTTP0CC1 signal is detected.



To transfer data from the TP0CCRa register to the CCRa buffer register, the TP0CCR1 register must be written.

To change both the cycle and active level of the PWM waveform at this time, first set the cycle to the TP0CCR0 register and then set the active level to the TP0CCR1 register.

To change only the cycle of the PWM waveform, first set the cycle to the TP0CCR0 register, and then write the same value to the TP0CCR1 register.


To change only the active level width (duty factor) of the PWM waveform, only the TP0CCR1 register has to be set.

After data is written to the TP0CCR1 register, the value written to the TP0CCRa register is transferred to the CCRa buffer register in synchronization with clearing of the 16-bit counter, and is used as the value compared with the 16-bit counter.

To write the TP0CCR0 or TP0CCR1 register again after writing the TP0CCR1 register once, do so after the INTTP0CC0 signal is generated. Otherwise, the value of the CCRa buffer register may become undefined because the timing of transferring data from the TP0CCRa register to the CCRa buffer register conflicts with writing the TP0CCRa register.

(b) 0%/100% output of PWM waveform

To output a 0% waveform, set the TP0CCR1 register to 0000H. If the set value of the TP0CCR0 register is FFFFH, the INTTP0CC1 signal is generated periodically.



To output a 100% waveform, set a value of (set value of TP0CCR0 register + 1) to the TP0CCR1 register. If the set value of the TP0CCR0 register is FFFFH, 100% output cannot be produced.

	Count clock					
	16-bit counter		$\int D_{00} - 1 D_{00} 00$	000 1 0001	$D_{00} - 1$ D_{00}	0000
	TP0CE bit		}		,	
	TP0CCR0 register		Doo		D00	
	TP0CCR1 register	D ₀₀ + 1	D00	+ 1	D ₀₀ + 1	
	INTTP0CC0 signal		,		<u>}</u>	
	INTTP0CC1 signal	- <u></u> }	<u>}</u>	<u>`</u>	(
<r></r>	TOP01 pin output	,	· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·)	

(c) Generation timing of compare match interrupt request signal (INTTP0CC1)

The timing of generation of the INTTPOCC1 signal in the PWM output mode differs from the timing of other INTTPOCC1 signals; the INTTPOCC1 signal is generated when the count value of the 16-bit counter matches the value of the TPOCCR1 register.


Count clock		
16-bit counter	D1 - 2 D1 - 1 D1 D1 D1 + 1 D1 + 2	
TP0CCR1 register	D1	
TOP01 pin output		
INTTP0CC1 signal		


Usually, the INTTPOCC1 signal is generated in synchronization with the next counting up after the count value of the 16-bit counter matches the value of the TPOCCR1 register.

In the PWM output mode, however, it is generated one clock earlier. This is because the timing is changed to match the change timing of the output signal of the TOP01 pin.

7.5.6 Free-running timer mode (TP0MD2 to TP0MD0 bits = 101)

In the free-running timer mode, 16-bit timer/event counter P starts counting when the TP0CTL0.TP0CE bit is set to 1. At this time, the TP0CCRa register can be used as a compare register or a capture register, depending on the setting of the TP0OPT0.TP0CCS0 and TP0OPT0.TP0CCS1 bits.





When the TP0CE bit is set to 1, 16-bit timer/event counter P starts counting, and the output signals of the TOP00 and TOP01 pins are inverted. When the count value of the 16-bit counter later matches the set value of the TP0CCRa register, a compare match interrupt request signal (INTTP0CCa) is generated, and the output signal of the TOP0a pin is inverted.

The 16-bit counter continues counting in synchronization with the count clock. When it counts up to FFFH, it generates an overflow interrupt request signal (INTTPOOV) at the next clock, is cleared to 0000H, and continues counting. At this time, the overflow flag (TP0OPT0.TP0OVF bit) is also set to 1. Clear the overflow flag to 0 by executing the CLR instruction by software.

The TP0CCRa register can be rewritten while the counter is operating. If it is rewritten, the new value is reflected at that time, and compared with the count value.




Figure 7-29. Basic Timing in Free-Running Timer Mode (Compare Function)

When the TPOCE bit is set to 1, the 16-bit counter starts counting. When the valid edge input to the TIPOa pin is detected, the count value of the 16-bit counter is stored in the TPOCCRa register, and a capture interrupt request signal (INTTPOCCa) is generated.

The 16-bit counter continues counting in synchronization with the count clock. When it counts up to FFFFH, it generates an overflow interrupt request signal (INTTPOOV) at the next clock, is cleared to 0000H, and continues counting. At this time, the overflow flag (TP0OPT0.TP0OVF bit) is also set to 1. Clear the overflow flag to 0 by executing the CLR instruction by software.




Figure 7-30. Basic Timing in Free-Running Timer Mode (Capture Function)




Figure 7-31. Register Setting in Free-Running Timer Mode (1/2)




Figure 7-31. Register Setting in Free-Running Timer Mode (2/2)

- (1) Operation flow in free-running timer mode
 - (a) When using capture/compare register as compare register






Figure 7-32. Software Processing Flow in Free-Running Timer Mode (Compare Function) (1/2)





(b) When using capture/compare register as capture register





Figure 7-33. Software Processing Flow in Free-Running Timer Mode (Capture Function) (1/2)






(2) Operation timing in free-running timer mode

(a) Interval operation with compare register

When 16-bit timer/event counter P is used as an interval timer with the TP0CCRa register used as a compare register, software processing is necessary for setting a comparison value to generate the next interrupt request signal each time the INTTP0CCa signal has been detected.



When performing an interval operation in the free-running timer mode, two intervals can be set with one channel.

To perform the interval operation, the value of the corresponding TP0CCRa register must be re-set in the interrupt servicing that is executed when the INTTP0CCa signal is detected.

The set value for re-setting the TP0CCRa register can be calculated by the following expression, where "Da" is the interval period.


Compare register default value: Da - 1

Value set to compare register second and subsequent time: Previous set value + Da

(If the calculation result is greater than FFFFH, subtract 10000H from the result and set this value to the register.)

(b) Pulse width measurement with capture register

When pulse width measurement is performed with the TP0CCRa register used as a capture register, software processing is necessary for reading the capture register each time the INTTP0CCa signal has been detected and for calculating an interval.




When executing pulse width measurement in the free-running timer mode, two pulse widths can be measured with one channel.

To measure a pulse width, the pulse width can be calculated by reading the value of the TP0CCRa register in synchronization with the INTTP0CCa signal, and calculating the difference between the read value and the previously read value.


(c) Processing of overflow when two capture registers are used


Care must be exercised in processing the overflow flag when two capture registers are used. First, an example of incorrect processing is shown below.



When two capture registers are used, and if the overflow flag is cleared to 0 by one capture register, the other capture register may not obtain the correct pulse width.


Use software when using two capture registers. An example of how to use software is shown below.






(d) Processing of overflow if capture trigger interval is long

If the pulse width is greater than one cycle of the 16-bit counter, care must be exercised because an overflow may occur more than once from the first capture trigger to the next. First, an example of incorrect processing is shown below.



If an overflow occurs twice or more when the capture trigger interval is long, the correct pulse width may not be obtained.

If the capture trigger interval is long, slow the count clock to lengthen one cycle of the 16-bit counter, or use software. An example of how to use software is shown next.



In this example, the pulse width is $(20000H + D_{a1} - D_{a0})$ because an overflow occurs twice. Clear the overflow counter (0H).

(e) Clearing overflow flag

The overflow flag can be cleared to 0 by clearing the TP0OVF bit to 0 with the CLR instruction and by writing 8-bit data (bit 0 is 0) to the TP0OPT0 register. To accurately detect an overflow, read the TP0OVF bit when it is 1, and then clear the overflow flag by using a bit manipulation instruction.

(i) Operation to write 0 (without conflict with setting)	(iii) Operation to clear to 0 (without conflict with setting)
Overflow set signal 0 write signal Overflow flag (TP0OVF bit)	Overflow set signal 0 write signal Register access signal Read Write Overflow flag (TPOOVF bit)
(ii) Operation to write 0 (conflict with setting)	(iv) Operation to clear to 0 (conflict with setting)
Overflow set signal 0 write signal Overflow flag (TP0OVF bit)	Overflow set signal 0 write signal Register access signal Overflow flag (TPOOVF bit)

To clear the overflow flag to 0, read the overflow flag to check if it is set to 1, and clear it with the CLR instruction. If 0 is written to the overflow flag without checking if the flag is 1, the set information of overflow may be erased by writing 0 ((ii) in the above chart). Therefore, software may judge that no overflow has occurred even when an overflow actually has occurred.

If execution of the CLR instruction conflicts with occurrence of an overflow when the overflow flag is cleared to 0 with the CLR instruction, the overflow flag remains set even after execution of the clear instruction.

7.5.7 Pulse width measurement mode (TP0MD2 to TP0MD0 bits = 110)

In the pulse width measurement mode, 16-bit timer/event counter P starts counting when the TP0CTL0.TP0CE bit is set to 1. Each time the valid edge input to the TIP0a pin has been detected, the count value of the 16-bit counter is stored in the TP0CCRa register, and the 16-bit counter is cleared to 0000H.

The interval of the valid edge can be measured by reading the TP0CCRa register after a capture interrupt request signal (INTTP0CCa) occurs.

Select either the TIP00 or TIP01 pin as the capture trigger input pin. Specify "No edge detected" by using the TP0IOC1 register for the unused pins.

When an external clock is used as the count clock, measure the pulse width of the TIP01 pin because the external clock is fixed to the TIP00 pin. At this time, clear the TP0IOC1.TP0IS1 and TP0IOC1.TP0IS0 bits to 00 (capture trigger input (TIP00 pin): No edge detected).




Figure 7-34. Configuration in Pulse Width Measurement Mode




Figure 7-35. Basic Timing in Pulse Width Measurement Mode

When the TP0CE bit is set to 1, the 16-bit counter starts counting. When the valid edge input to the TIP0a pin is later detected, the count value of the 16-bit counter is stored in the TP0CCRa register, the 16-bit counter is cleared to 0000H, and a capture interrupt request signal (INTTP0CCa) is generated.

The pulse width is calculated as follows.

<R> Pulse width = Captured value × Count clock cycle

If the valid edge is not input to the TIP0a pin even when the 16-bit counter counted up to FFFFH, an overflow interrupt request signal (INTTPOOV) is generated at the next count clock, and the counter is cleared to 0000H and continues counting. At this time, the overflow flag (TP0OPT0.TP0OVF bit) is also set to 1. Clear the overflow flag to 0 by executing the CLR instruction via software.

If the overflow flag is set to 1, the pulse width can be calculated as follows.

<R> Pulse width = (10000H × TP0OVF bit set (1) count + Captured value) × Count clock cycle




Figure 7-36. Register Setting in Pulse Width Measurement Mode (1/2)

Figure 7-36. Register Setting in Pulse Width Measurement Mode (2/2)

(e) TMP0 option register 0 (TP0OPT0)									
	TP0CCS1 TP0CCS0							TP0OVF	
TP0OPT0	0	0	0	0	0	0	0	0/1	
								Overflow flag	
(f) TMP0 counter read buffer register (TP0CNT) The value of the 16-bit counter can be read by reading the TP0CNT register.									
(g) TMP0 capture/compare registers 0 and 1 (TP0CCR0 and TP0CCR1) These registers store the count value of the 16-bit counter when the valid edge input to the TIP0a pin is detected.									
Remarks 1. TMP0 I/O control register 0 (TP0IOC0) is not used in the pulse width measurement mode.2. a = 0, 1									

(1) Operation flow in pulse width measurement mode




Figure 7-37. Software Processing Flow in Pulse Width Measurement Mode

(2) Operation timing in pulse width measurement mode

(a) Clearing overflow flag

The overflow flag can be cleared to 0 by clearing the TP0OVF bit to 0 with the CLR instruction and by writing 8-bit data (bit 0 is 0) to the TP0OPT0 register. To accurately detect an overflow, read the TP0OVF bit when it is 1, and then clear the overflow flag by using a bit manipulation instruction.

(i) Operation to write 0 (without conflict with setting)	(iii) Operation to clear to 0 (without conflict with setting)
Overflow set signal 0 write signal Overflow flag (TP0OVF bit)	Overflow set signal 0 write signal Register access signal Read Write Overflow flag (TP0OVF bit)
(ii) Operation to write 0 (conflict with setting)	(iv) Operation to clear to 0 (conflict with setting)
Overflow set signal 0 write signal Overflow flag (TP0OVF bit)	Overflow set signal

To clear the overflow flag to 0, read the overflow flag to check if it is set to 1, and clear it with the CLR instruction. If 0 is written to the overflow flag without checking if the flag is 1, the set information of overflow may be erased by writing 0 ((ii) in the above chart). Therefore, software may judge that no overflow has occurred even when an overflow actually has occurred.

If execution of the CLR instruction conflicts with occurrence of an overflow when the overflow flag is cleared to 0 with the CLR instruction, the overflow flag remains set even after execution of the clear instruction.

7.5.8 Timer output operations

The following table shows the operations and output levels of the TOP00 and TOP01 pins.

Operation Mode	TOP01 Pin	TOP00 Pin
Interval timer mode	Square wave output	
External event count mode	Square wave output	_
External trigger pulse output mode	External trigger pulse output	Square wave output
One-shot pulse output mode	One-shot pulse output	
PWM output mode	PWM output	
Free-running timer mode	Square wave output (only when con	npare function is used)
Pulse width measurement mode		_

Table 7-4. Timer Output Control in Each Mode

Table 7-5. Truth Table of TOP00 and TOP01 Pins Under Control of Timer Output Control Bits

TP0IOC0.TP0OLa Bit	TP0IOC0.TP0OEa Bit	TP0CTL0.TP0CE Bit	Level of TOP0a Pin
0	0	×	Low-level output
	1	0	Low-level output
		1	Low level immediately before counting, high level after counting is started
1	0	×	High-level output
	1	0	High-level output
		1	High level immediately before counting, low level after counting is started

Remark a = 0, 1

7.6 Eliminating Noise on Capture Trigger Input Pin (TIP0a)

The TIP0a pin has a digital noise eliminator.

However, this circuit is valid only when the pin is used as a capture trigger input pin; it is invalid when the pin is used as an external event count input pin or external trigger input pin.

Digital noise can be eliminated by specifying the alternate function of the TIP0a pin using the PMC3, PFC3, and PFCE3 registers.

The number of times of sampling can be selected from three or two by using the PaNFC.PaNFSTS bit. The sampling clock can be selected from fxx, fxx/2, fxx/4, fxx/16, fxx/32, or fxx/64, by using the PaNFC.PaNFC2 to PaNFC.PaNFC0 bits.

(1) TIP0a noise elimination control register (PaNFC)

This register is used to select the sampling clock and the number of times of sampling for eliminating digital noise.

This register can be read or written in 8-bit or 1-bit units.

Reset sets this register to 00H.

	7	6	5	4	3	2	1	0
PaNFC	0	PaNFSTS	0	0	0	PaNFC2	PaNFC1	PaNFC0
(a = 0, 1)								
	PaNFSTS	Settin	g of numbe	r of times o	of sampling	g for elimina	ting digital	noise
	0	Number o	f times of s	ampling =	3			
	1	Number o	of times of s	ampling =	2			
	PaNFC2	PaNFC1	PaNFC0		Samplin	g clock sele	ction	
	0	0	0	fxx				
	0	0	1	fxx/2				
	0	1	0	fxx/4				
	0	1	1	fxx/16				
	1	0	0	fxx/32				
	1	0	1	fxx/64				
	Othe	er than abo	ve		Se	tting prohib	ited	
	L							
1 Enchla	otorting	tha 16 hi	it counto				bit _ 1)	after the l

<Setting procedure>

- <1> Select the number of times of sampling and the sampling clock by using the PaNFC register.
- <2> Select the alternate function (of the TIP0a pin) by using the PMC3, PFC3, and PFCE3 registers.
- <3> Set the operating mode of TMP0 (such as the capture mode or the valid edge of the capture trigger).
- <4> Enable the TMP0 count operation.

<Noise elimination width>

The digital noise elimination width (tw_{TIPa}) is as follows, where T is the sampling clock period and M is the number of times of sampling.


- twTIPa < (M 1)T: Accurately eliminated as noise
- $(M 1)T \le t_{WTIPa} < MT$: Eliminated as noise or detected as valid edge
- twTIPa ≥ MT: Accurately detected as valid edge

Therefore, a pulse width of MT or longer must be input so that the valid edge of the capture trigger input can be accurately detected.

7.7 Cautions

(1) Capture operation

When the capture operation is used and fxx/8, fxx/16, fxx/32, fxx/64, fxx/128, or the external event count clock (TP0CTL1.TP0EEE bit = 1) is selected as the count clock, FFFFH, not 0000H, may be captured in the TP0CCRn register if the capture trigger is input immediately after the TP0CE bit is set to 1.



CHAPTER 8 16-BIT TIMER/EVENT COUNTER 0

In the V850ES/KG1, four channels of 16-bit timer/event counter 0 are provided.

8.1 Functions

16-bit timer/event counter 0n has the following functions (n = 0 to 3).

(1) Interval timer

16-bit timer/event counter On generates an interrupt request at the preset time interval.

(2) Square-wave output

16-bit timer/event counter 0n can output a square wave with any selected frequency.

(3) External event counter

16-bit timer/event counter 0n can measure the number of pulses of an externally input signal.

(4) One-shot pulse output (16-bit timer/event counters 00 and 01 only)

16-bit timer/event counter 0n can output a one-shot pulse whose output pulse width can be set freely.

(5) PPG output

16-bit timer/event counter 0n can output a rectangular wave whose frequency and output pulse width can be set freely.

(6) Pulse width measurement

16-bit timer/event counter 0n can measure the pulse width of an externally input signal.

<R>

8.2 Configuration

16-bit timer/event counter 0n includes the following hardware.

	5
Item	Configuration
Timer/counter	16-bit timer counter 0n (TM0n)
Register	16-bit timer capture/compare registers: 16-bit × 2 (CR0n0, CR0n1)
Timer input	2 (TI0n0, TI0n1 pins)
Timer output	1 (TO0n pin), output controller
Control registers ^{Note}	16-bit timer mode control register 0n (TMC0n)
	Capture/compare control register 0n (CRC0n)
	16-bit timer output control register 0n (TOC0n)
	Prescaler mode register 0n (PRM0n)

Table 8-1. Configuration of 16-bit Timer/Event Counter 0n

Note To use the TI0n0, TI0n1, and TO0n pin functions, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.

The block diagram is shown below.





Figure 8-1. Block Diagram of 16-bit Timer/Event Counter 0n

(1) 16-bit timer counter 0n (TM0n)

The TM0n register is a 16-bit read-only register that counts count pulses.

The counter is incremented in synchronization with the rising edge of the count clock.



The count value of the TM0n register can be read by reading the TM0n register when the values of the TMC0n.TMC0n3 and TMC0n.TMC0n2 bits are other than 00. The value of the TM0n register is 0000H if it is read when the TMC0n3 and TMC0n2 bits are 00.

The count value is reset to 0000H in the following cases.

- At reset signal generation
- If the TMC0n3 and TMC0n2 bits are cleared to 00
- If the valid edge of the TI0n0 pin is input in the mode in which the clear & start occurs when inputting the valid edge to the TI0n0 pin
- If the TM0n register and the CR0n0 register match in the mode in which the clear & start occurs when the TM0n register and the CR0n0 register match
- The TOC0n.OSPT0m bit is set to 1 in one-shot pulse output mode

Remark n = 0 to 3m = 0, 1 (2) 16-bit timer capture/compare register 0n0 (CR0n0), 16-bit timer capture/compare register 0n1 (CR0n1)

The CR0n0 and CR0n1 registers are 16-bit registers that are used with a capture function or comparison function selected by using the CRC0n register.


Change of the value of the CR0n0 register while the timer is operating (TMC0n.TMC0n3 and TMC0n.TMC0n2 bits = other than 00) is prohibited.

The value of the CR0n1 register can be changed during operation if the value has been set in a specific way. For details, see **8.5.1 Rewriting CR0n1 register during TM0n operation**.

These registers can be read or written in 16-bit units.

Reset sets these registers to 0000H.

(a) 16-bit timer capture/compare register 0n0 (CR0n0)



(i) When the CR0n0 register is used as a compare register

The value set in the CR0n0 register is constantly compared with the TM0n register count value, and an interrupt request signal (INTTM0n0) is generated if they match. The value is held until the CR0n0 register is rewritten.

(ii) When the CR0n0 register is used as a capture register

The count value of the TM0n register is captured to the CR0n0 register when a capture trigger is input. As the capture trigger, an edge of a phase reverse to that of the TI0n0 pin or the valid edge of the TI0n1 pin can be selected by using the CRC0n or PRM0n register.

(b) 16-bit timer capture/compare register 0n1 (CR0n1)

After res	set: 0	000H	F	R/W	Ad	dress	001 F		,		,	
CR0n1	15	14	13	12	11	10			,			0
(n = 0 to 3)		•		•	•	•					•	

(i) When using the CR0n1 register as a compare register

The value set to the CR0n1 register and the count value of the TM0n register are always compared and when these values match, an interrupt request signal (INTTM0n1) is generated.

(ii) When using the CR0n1 register as a capture register

The TM0n register count value is captured to the CR0n1 register by inputting a capture trigger. The valid edge of the TI0n0 pin can be selected as the capture trigger. The valid edge of the TI0n0 pin is set with the PRM0n register.

- Cautions 1. When the P33, P35, P92, and P94 pins are used as the valid edges of TI000, TI010, TI020, and TI030, they cannot be used as timer outputs (TO00 to TO03). Moreover, when these pins are used as TO00 to TO03, they cannot be used as the valid edges of TI000, TI010, TI020, and TI030.
 - 2. If clearing of the TMC0n3 and TMC0n2 bits to 00 and input of the capture trigger conflict, then the captured data is undefined.
 - 3. To change the mode from the capture mode to the comparison mode, first clear the TMC0n3 and TMC0n2 bits to 00, and then change the setting.


A value that has been once captured remains stored in the CR0n0 and CR0n1 registers unless the device is reset. If the mode has been changed to the comparison mode, be sure to set a comparison value.

(c) Setting range when used as compare register

When the CR0n0 or CR0n1 register is used as a compare register, set it as shown below.

Operation	CR0n0 Register	CR0n1 Register
 Operation as interval timer Operation as square-wave output Operation as external event counter 	0000H < N ≤ FFFFH	$0000H^{Note} \le M \le FFFFH$ Normally, this setting is not used. Mask the match interrupt signal (INTTM0n1).
 Operation in the clear & start mode entered by TI0n0 pin valid edge input Operation as free-running timer 	$0000H^{Note} \le N \le FFFFH$	$0000H^{Note} \le M \le FFFFH$
Operation as PPG output	$M < N \le FFFFH$	$0000 H^{\text{Note}} \leq M < N$
Operation as one-shot pulse output	$0000H^{\text{Note}} \leq N \leq \text{FFFFH} \text{ (N} \neq \text{M)}$	$0000H^{\text{Note}} \leq M \leq \text{FFFH} \ (M \neq N)$

- **Note** When 0000H is set, a match interrupt immediately after the timer operation does not occur and timer output is not changed, and the first match timing is as follows. A match interrupt occurs at the timing when the timer counter (TM0n register) is changed from 0000H to 0001H.
 - When the timer counter is cleared due to overflow
 - When the timer counter is cleared due to TI0n0 pin valid edge (when clear & start mode is entered by TI0n0 pin valid edge input)
 - When the timer counter is cleared due to compare match (when clear & start mode is entered by match between TM0n and CR0n0 (CR0n0 = other than 0000H, CR0n1 = 0000H))



Remarks 1. N: CR0n0 register set value

- M: CR0n1 register set value
- 2. For details of operation enable bits (TMC0n.TMC0n3, TMC0n.TMC0n2 bits), refer to 8.3 (1) 16-bit timer mode control register 0n (TMC0n).




Table 8-2. Capture Operation of CR0n0 and CR0n1 Registers

Note The capture operation of the CR0n1 register is not affected by the setting of the CRC0n1 bit.

Caution To capture the count value of the TM0n register to the CR0n0 register by using the phase reverse to that input to the Tl0n0 pin, the interrupt request signal (INTTM0n0) is not generated after the value has been captured. If the valid edge is detected on the Tl0n1 pin during this operation, the capture operation is not performed but the INTTM0n0 signal is generated as an external interrupt signal. To not use the external interrupt, mask the INTTM0n0 signal.

Remarks 1. CRC0n1: See 8.3 (2) Capture/compare control register 0n (CRC0n). ESn11, ESn10, ESn01, ESn00: See 8.3 (4) Prescaler mode register 0n (PRM0n).

2. n = 0 to 3

8.3 Registers

Registers used to control 16-bit timer/event counter 0n are shown below.

- 16-bit timer mode control register 0n (TMC0n)
- Capture/compare control register 0n (CRC0n)
- 16-bit timer output control register 0n (TOC0n)
- Prescaler mode register 0n (PRM0n)

Remark To use the TI0n0, TI0n1, and TO0n pin functions, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.

(1) 16-bit timer mode control register 0n (TMC0n)

TMC0n is an 8-bit register that sets the 16-bit timer/event counter 0n operation mode, the TM0n register clear mode, and output timing, and detects an overflow.

Rewriting TMCOn is prohibited during operation (when the TMCOn3 and TMCOn2 bits = other than 00). However, it can be changed when the TMCOn3 and TMCOn2 bits are cleared to 00 (stopping operation) and when the OVFOn bit is cleared to 0.

This register can be read or written in 8-bit or 1-bit units.

Reset sets this register to 00H.

- Cautions 1. 16-bit timer/event counter 0n starts operation at the moment the TMC0n3 and TMC0n2 bits are set to values other than 00 (operation stop mode), respectively. Set the TMC0n3 and TMC0n2 bits to 00 to stop the operation.
 - When the main clock is stopped and the CPU is operating on the subclock, do not access the TMC0n register using an access method that causes a wait.
 For details, refer to 3.4.8 (1) (b).
 - 3. Be sure to clear bits 7 to 4 and 1 to "0".

Remark n = 0 to 3

	7	6	5	4	3	2	1	<0>
TMC0n	0	0	0	0	TMC0n3	TMC0n2	0	OVF0n
(n = 0 to 3)	r	1						
	TMC0n3	TMC0n2		Enable ope	eration of 16-b	oit timer/event	counter 0n	
	0	0	Disables TN timer counte	•	Stops supply	ing operating	clock. Clear	rs 16-bit
	0	1	Free-running	g timer mode				
	1	0	Clear & star	t mode entere	d by Tl0n0 pi	n valid edge ir	iput ^{Note}	
	1	1	Clear & star	t mode entere	d upon a mate	ch between TI	M0n and CR0)n0
	OVF0n			TM0n	register overfle	ow flag		
	Clear (0)	Clears OVF	On to 0 or TM	C0n.TMC0n3	and TMC0n.T	MC0n2 = 00		
	Set (1)	Overflow oc	curs.					
	(free-running entered upo	et to 1 when th g timer mode, n a match bet ve set to 1 by v	clear & start r ween TM0n a	mode entered nd CR0n0).			•	

(2) Capture/compare control register 0n (CRC0n)

The CRC0n register is the register that controls the operation of the CR0n0 and CR0n1 registers.

Changing the value of the CRC0n register is prohibited during operation (when the TMC0n.TMC0n3 and TMC0n.TMC0n2 bits = other than 00).

This register can be read or written in 8-bit or 1-bit units.

Reset sets this register to 00H.

	7	6	5	4	3	2	1	0
CRC0n	0	0	0	0	0	CRC0n2	CRC0n1	CRC0n0
(n = 0 to 3)								
	CRC0n2			CR0n1 regist	er operating	mode selectior	ı	
	0	Operates as	compare reg	ister				
	1	Operates as	capture regis	ter				
	CRC0n1			CR0n0 regis	ter capture ti	igger selection	l	
	0	Captures on	valid edge of	Tl0n1 pin				
	1	Captures on	valid edge of	TI0n0 pin by	reverse pha	Se ^{Note}		
		Sn01 and PRM annot be detect		e set to 11 (b	oth edges) w	/hen CRC0n1 i	s 1, the valid	edge of the
	CRC0n0			CR0n0 regist	er operating	mode selectior	า	
	0	Operates as	compare reg	ister				
	1	Operates as	capture regis	ter				
		and TMC0n2 a sure to set the	•		node entered	l upon a match	between TM0	On and
		dge is deteo is generated		•		ure operatior	n is not per	formed bu

(3) 16-bit timer output control register 0n (TOC0n)

The TOC0n register is an 8-bit register that controls the TO0n pin output.

The TOC0n register can be rewritten while only the OSPT0n bit is operating (when the TMC0n.TMC0n3 and TMC0n.TMC0n2 bits = other than 00). Rewriting the other bits is prohibited during operation.

However, TOC0n4 can be rewritten during timer operation as a means to rewrite the CR0n1 register (see **8.5.1 Rewriting CR0n1 register during TM0n operation**).

This register can be read or written in 8-bit or 1-bit units.

Reset sets this register to 00H.

Cautions 1. Be sure to set the TOC0n register using the following procedure.

- <1> Set the TOC0n4 and TOC0n1 bits to 1.
- <2> Set only the TOE0n bit to 1.
- <3> Set either the LVS0n bit or LVR0n bit to 1.
- 2. Restrictions are applied to the channels (TM00 to TM03) in which the timer input and output share the same pin. For details, refer to 8.6 (1) Alternate functions of TI0n0/TO0n pins.

	7	<6>	<5>	4	<3>	<2>	1	<0>
TOC0n	0	OSPT0n	OSPE0n	TOC0n4	LVS0n	LVR0n	TOC0n1	TOE0n
(n = 0 to 3)								
	OSPT0n ^{№te}		(One-shot pulse	e output trigge	er via softwar	9	
	0				-			
	1	One-shot pu	Ilse output					
	The value of	this bit is alw	ays "0" when	it is read.				
	OSPE0n ^{Note}			One-shot puls	se output ope	ration control		
	0	Successive	pulse output					
	1	One-shot pu	•					
	1	•	•	is cleared and	d started.			
	One-shot pu	If this bit is s lse output ope	et to 1, TM0n erates correct	is cleared and ly in the free-re		node or clear	& start mode	entered by
	One-shot pu Tl0n0 pin va	If this bit is s lse output op lid edge input	et to 1, TM0n erates correct	ly in the free-r	unning timer r			-
	One-shot pu Tl0n0 pin va	If this bit is s lse output op lid edge input t pulse canno	et to 1, TM0n erates correct		unning timer r			-
	One-shot pu TI0n0 pin va The one-sho	If this bit is s lse output op lid edge input t pulse canno	et to 1, TM0n erates correct	ly in the free-r	unning timer r			-
	One-shot pu TI0n0 pin va The one-sho	If this bit is s lse output op lid edge input t pulse canno registers.	et to 1, TM0n erates correct	ly in the free-r	unning timer r art mode ente	red upon a m	atch between	the TM0n
	One-shot pu TI0n0 pin va The one-sho and CR0n0	If this bit is s lse output ope lid edge input t pulse canno registers.	et to 1, TM0n erates correct	ly in the free-ri the clear & sta ut control on m	unning timer r art mode ente	red upon a m	atch between	the TM0n
	One-shot pu TI0n0 pin va The one-sho and CR0n0 TOC0n4	If this bit is a lse output opd lid edge input t pulse canno registers. T Disables inv	et to 1, TM0n erates correct to be output in TO0n pin output	ly in the free-ri the clear & sta ut control on m	unning timer r art mode ente	red upon a m	atch between	the TM0n
	One-shot pu TI0n0 pin va The one-sho and CR0n0 TOC0n4 0 1	If this bit is s lse output ope lid edge input t pulse canno registers. T Disables inve Enables inve	et to 1, TM0n erates correct to be output in TO0n pin output ersion operation	ly in the free-ri the clear & sta ut control on m on	unning timer r art mode ente natch betweer	red upon a m	atch between	the TM0n
	One-shot pu TI0n0 pin va The one-sho and CR0n0 TOC0n4 0 1	If this bit is s lse output ope lid edge input t pulse canno registers. T Disables inve Enables inve	et to 1, TM0n erates correct to be output in TO0n pin output ersion operation	ly in the free-ri the clear & sta ut control on m	unning timer r art mode ente natch betweer	red upon a m	atch between	the TM0n
l ote Be su	One-shot pu TI0n0 pin va The one-sho and CR0n0 TOC0n4 0 1 The interrup	If this bit is s lse output ope lid edge input t pulse canno registers. T Disables inve Enables inve t signal (INTT	et to 1, TM0n erates correct to be output in TO0n pin output ersion operation mon1) is gene	ly in the free-ri the clear & sta ut control on m on on erated even wi	unning timer r art mode ente hatch betweer hen the TOCC	n CR0n1 and	atch between	the TM0n s
	One-shot pu TI0n0 pin va The one-sho and CR0n0 TOC0n4 0 1	If this bit is a lse output opd lid edge input of pulse canno registers. Disables inve Enables inve t signal (INTT he OSPE02	et to 1, TM0n erates correct of be output in OOn pin output ersion operation M0n1) is generation 2, OSPE03,	ly in the free-rit the clear & sta ut control on m ion on erated even wi OSPT02, at	unning timer r art mode ente hatch betweer hen the TOCC	n CR0n1 and	atch between	the TM0n s

(1/2)

(2/2)

LVS0n	LVR0n	Setting of TO0n pin output status
0	0	No change
0	1	Initial value of TO0n pin output is low level (TO0n pin output is cleared to 0)
1	0	Initial value of TO0n pin output is high level (TO0n pin output is set to 1).
1	1	Setting prohibited
 the initial Be sure to The LVS0 The LVS0 level of th affected. The value 	value does no o set the LVS(On, LVR0n, an On and LVR0n e TO0n pin ca es of the LVSC	bits can be used to set the initial value of the output level of the TOOn pin. I ot have to be set, leave the LVSOn and LVROn bits as 00. On and LVROn bits when TOEOn = 1. Id TOEOn bits being simultaneously set to 1 is prohibited. Ibits are trigger bits. By setting these bits to 1, the initial value of the output an be set. Even if these bits are cleared to 0, output of the TOOn pin is not On and LVROn bits are always 0 when they are read. On and LVROn bits, see 8.5.2 Setting LVSOn and LVROn bits .
TOC0n1	Т	Oon pin output control on match between CR0n0 and TM0n registers
0	Disables inv	ersion operation
1	Enables inve	ersion operation
The interrup	t signal (INTT	M0n0) is generated even when the TOC0n1 bit = 0.
TOE0n		TO0n pin output control
0	Disables out	tput (TO0n pin output fixed to low level)
		put

(4) Prescaler mode register 0n (PRM0n)

The PRM0n register is the register that sets the TM0n register count clock and TI0n0 and TI0n1 pin input valid edges.

Rewriting the PRM0n register is prohibited during operation (when the TMC0n.TMC0n3 and TMC0n.TMC0n2 bits = other than 00).

This register can be read or written in 8-bit or 1-bit units.

Reset sets this register to 00H.

- Cautions 1. Do not apply the following setting when setting the PRM0n1 and PRM0n0 bits to 11 (to specify the valid edge of the TI0n0 pin as a count clock).
 - Clear & start mode entered by the TI0n0 pin valid edge
 - Setting the TI0n0 pin as a capture trigger
 - 2. If the operation of the 16-bit timer/event counter 0n is enabled when the TI0n0 or TI0n1 pin is at high level and when the valid edge of the TI0n0 or TI0n1 pin is specified to be the rising edge or both edges, the high level of the TI0n0 or TI0n1 pin is detected as a rising edge. Note this when the TI0n0 or TI0n1 pin is pulled up. However, the rising edge is not detected when the timer operation has been once stopped and is then enabled again.
 - 3. When the P33, P35, P92, and P94 pins are used as the valid edges of TI000, TI010, TI020, and TI030, they cannot be used as timer outputs (TO00 to TO03). Moreover, when these pins are used as TO00 to TO03, they cannot be used as the valid edges of TI000, TI010, TI020, and TI030.

	7	6	5	4	3	2	1	0
PRM0n	ESn11	ESn10	ESn01	ESn00	0	0	PRM0n1	PRM0n0
n = 0 to 3)		I						
	ESn11	ESn10		Т	10n1 pin valio	d edge select	tion	
	0	0	Falling edge					
	0	1	Rising edge					
	1	0	Setting prohi	bited				
	1	1	Both falling a	and rising edge	es			
		•						
	ESn01	ESn00		Т	10n0 pin valio	d edge select	tion	
	0	0	Falling edge					
	0	1	Rising edge					
	1	0	Setting prohi	bited				
	1	1	Both falling a	and rising edg	es			

(5) Count clock setting for 16-bit timer/event counter 0n

(a) Count clock for 16-bit timer/event counters 00 and 02

PRM0n1 Bit	PRM0n0 Bit	Selection of Count Clock ^{Note 1}				
		Count Clock	fxx = 20 MHz	fxx = 16 MHz	fxx = 10 MHz	
0	0	fxx/2	100 ns	125 ns	200 ns	
0	1	fxx/4	200 ns	250 ns	400 ns	
1	0	fxx/8	400 ns	500 ns	800 ns	
1	1	Valid edge of TI0n0 ^{Note 2}	-	_	_	

Notes 1. When the internal clock is selected, set so as to satisfy the following conditions:

 V_{DD} = REGC = 4.0 to 5.5 V: Count clock \leq 10 MHz

 V_{DD} = 4.0 to 5.5 V, REGC = 10 $\mu\text{F}\text{:}$ Count clock \leq 5 MHz

 V_{DD} = REGC = 2.7 to 4.0 V: Count clock \leq 5 MHz

2. The external clock requires a pulse longer than two cycles of the internal clock (fxx/4).

Remark n = 0, 2

(b) Count clock for 16-bit timer/event counter 01

PRM011 Bit	PRM010 Bit	Selection of Count Clock ^{Note 1}				
		Count Clock	fxx = 20 MHz	fxx = 16 MHz	fxx = 10 MHz	
0	0	fxx	Setting prohibited	Setting prohibited	100 ns	
0	1	fxx/4	200 ns	250 ns	400 ns	
1	0	INTWT	-	-	-	
1	1	Valid edge of TI010 ^{Note 2}	_	_	_	

Notes 1. When the internal clock is selected, set so as to satisfy the following conditions:

 $V_{DD} = REGC = 4.0$ to 5.5 V: Count clock \leq 10 MHz

VDD = 4.0 to 5.5 V, REGC = 10 μ F: Count clock \leq 5 MHz

 $V_{DD} = REGC = 2.7$ to 4.0 V: Count clock ≤ 5 MHz

2. The external clock requires a pulse longer than two cycles of the internal clock (fxx/4).

(c) Count clock for 16-bit timer/event counter 03

PRM031 Bit	PRM030 Bit	Selection of Count Clock ^{Note 1}				
		Count Clock	fxx = 20 MHz	fxx = 16 MHz	fxx = 10 MHz	
0	0	fxx/4	200 ns	250 ns	400 ns	
0	1	fxx/16	800 ns	1.0 <i>μ</i> s	1.6 <i>μ</i> s	
1	0	fxx/512	25.6 <i>µ</i> s	32.0 <i>µ</i> s	51.2 <i>μ</i> s	
1	1	Valid edge of TI030 ^{Note 2}	_	_	_	

Notes 1. When the internal clock is selected, set so as to satisfy the following conditions:

 V_{DD} = REGC = 4.0 to 5.5 V: Count clock \leq 10 MHz

VDD = 4.0 to 5.5 V, REGC = 10 μ F: Count clock \leq 5 MHz

 $V_{DD} = REGC = 2.7$ to 4.0 V: Count clock ≤ 5 MHz

2. The external clock requires a pulse longer than two cycles of the internal clock (fxx/4).

8.4 Operation

8.4.1 Interval timer operation

If the TMC0n.TMC0n3 and TMC0n.TMC0n2 bits are set to 11 (clear & start mode entered upon a match between the TM0n register and the CR0n0 register), the count operation is started in synchronization with the count clock.

When the value of the TM0n register later matches the value of the CR0n0 register, the TM0n register is cleared to 0000H and a match interrupt signal (INTTM0n0) is generated. This INTTM0n0 signal enables the TM0n register to operate as an interval timer.

Remarks 1. For the alternate-function pin settings, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.

2. For enabling the INTTM0n0 interrupt, refer to CHAPTER 20 INTERRUPT/EXCEPTION PROCESSING FUNCTION.




Figure 8-2. Block Diagram of Interval Timer Operation






Figure 8-4. Example of Register Settings for Interval Timer Operation

<u> </u>					TMC0n3	TMC0n2		OVF0n	
	0	0	0	0	1	1	0	0	
				I					
									Clears and starts on match between TM0n and CR0n0.
									between Twion and Chono.
(b)	Capt	ure/com	oare cont	rol regist	er 0n (C	RC0n)			
						CRC0n2	CBC0n1	CBC0n0	
	0	0	0	0	0	0	0	0	
						I			CR0n0 used as
									compare register
(c)	16-h	t timer o	utput cor	trol regio	tor On ("				
(0)			aiput ooi	literregit					
		OSPT0n	OSPE0n	TOC0n4	LVS0n	LVR0n	TOC0n	1 TOE0	n
	0	0	0	0	0	0	0	0	
	_								
(d)	Pres	caler mo	de registe	er 0n (PR	M0n)				
E	Sn11	ESn10	ESn01	ESn00			PRM0n	1 PRM0	n0
	0	0	0	0	0	0	0/1	0/1	
					-				—
									Selects count clock.
(e)	16-bi	t timer c	ounter On	(TM0n)					— Selects count clock.
(e)			ounter 0 n TM0n reg		count va	alue can b	e read.		— Selects count clock.
(e)	By re	ading the	TM0n ree	gister, the			e read.		— Selects count clock.
(e) (f)	By re 16-b i	ading the	e TM0n ree e/compare	gister, the e register	0n0 (CF	R0n0)			— Selects count clock.
	By re 16-b i	ading the	e TM0n ree e/compare	gister, the e register	0n0 (CF			5.	— Selects count clock.
	By re 16-b i If M i	ading the t capture s set to th	e TM0n reg e/compare ne CR0n0	gister, the e register register, t	0n0 (CF he interv	R0n0) val time is		5.	— Selects count clock.
	By re 16-b i If M i	ading the t capture s set to th	e TM0n ree e/compare	gister, the e register register, t	0n0 (CF he interv	R0n0) val time is		5.	— Selects count clock.
	By re 16-b i If M i Inte	ading the t capture s set to th rval time	e TM0n reg e/compare ne CR0n0	gister, the e register register, t × Count c	0n0 (CF he interv lock cycl	R0n0) ral time is e		5.	— Selects count clock.
(f)	By re 16-b i If M i Inte Settin	ading the t capture s set to th rval time ng the CF	e TM0n reg e/compare ne CR0n0 = (M + 1) 00n0 regis	gister, the e register register, t × Count c ter to 000	0n0 (CF he interv lock cycl 0H is prc	R0n0) ral time is e phibited.		5.	— Selects count clock.
(f)	By re 16-bi If M i Inte Settin 16-bi	ading the t capture s set to th rval time ng the CF t capture	e TM0n reg e/compare ne CR0n0 = (M + 1) 0n0 regis e/compare	gister, the register, t × Count c ter to 000	On0 (CF he interv lock cycl OH is pro	RONO) val time is e ohibited. RON1)	as follows		
(f)	By re 16-b If M i Inte Settin 16-b Usua	ading the t capture s set to th rval time ng the CF t capture Illy, the C	• TM0n reg •/compare •e CR0n0 = (M + 1) 80n0 regis •/compare R0n1 regi	gister, the register, t × Count c ter to 000 e register ster is not	f 0n0 (CF he interv lock cycl 0H is pro 0H is pro 0n1 (CF used for	RONO) val time is e ohibited. RON1) r the interv	as follows val timer f	unction.	— Selects count clock. However, a compare match interrup atches the value of the TM0n registe
(f)	By re 16-b If M i Inte Settin 16-b Usua (INT	ading the t capture s set to th rval time ng the CF t capture Illy, the C FM0n1) is	e TM0n reg e/compare ne CR0n0 = (M + 1) 00n0 regis e/compare R0n1 regi generate	gister, the register, t × Count c ter to 000 e register ster is not d when th	0n0 (CF he interv lock cycl 0H is pro 0H is pro 0n1 (CF used for e set val	RONO) ral time is e phibited. RON1) r the interv lue of the	as follows val timer f CR0n1 re	unction.	However, a compare match interrup




Figure 8-5. Example of Software Processing for Interval Timer Function

8.4.2 Square wave output operation

When 16-bit timer/event counter 0n operates as an interval timer (see **8.4.1**), a square wave can be output from the TO0n pin by setting the TOC0n register to 03H.

When the TMC0n.TMC0n3 and TMC0n.TMC0n2 bits are set to 11 (count clear & start mode entered upon a match between the TM0n register and the CR0n0 register), the counting operation is started in synchronization with the count clock.

When the value of the TM0n register later matches the value of the CR0n0 register, the TM0n register is cleared to 0000H, an interrupt signal (INTTM0n0) is generated, and output of the TO0n pin is inverted. This TO0n pin output that is inverted at fixed intervals enables TO0n to output a square wave.

- Remarks 1. For the alternate-function pin settings, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.
 - 2. For enabling the INTTM0n0 interrupt, refer to CHAPTER 20 INTERRUPT/EXCEPTION PROCESSING FUNCTION.
 - 3. Restrictions are applied to the channels (TM00 to TM03) in which the timer input and output share the same pin. For details, refer to 8.6 (1) Alternate functions of TI0n0/TO0n pins.





Figure 8-6. Block Diagram of Square Wave Output Operation









Figure 8-8. Example of Register Settings for Square Wave Output Operation





8.4.3 External event counter operation

When the PRM0n.PRM0n1 and PRM0n.PRM0n0 bits are set to 11 (for counting up with the valid edge of the TI0n0 pin) and the TMC0n.TMC0n3 and TMC0n.TMC0n2 bits are set to 11, the valid edge of an external event input is counted, and a match interrupt signal indicating matching between the TM0n register and the CR0n0 register (INTTM0n0) is generated.

To input the external event, the TI0n0 pin is used. Therefore, the timer/event counter cannot be used as an external event counter in the clear & start mode entered by the TI0n0 pin valid edge input (when the TMC0n3 and TMC0n2 bits = 10).

The INTTM0n0 signal is generated with the following timing.

- Timing of generation of INTTM0n0 signal (second time or later)
 - = Number of times of detection of valid edge of external event input × (Set value of the CR0n0 register + 1)

However, the first match interrupt immediately after the timer/event counter has started operating is generated with the following timing.

• Number of times of detection of valid edge of external event input × (Set value of the CR0n0 register + 2)

To detect the valid edge, the signal input to the TI0n0 pin is sampled during the clock cycle of fxx/4. The valid edge is not detected until it is detected two times in a row. Therefore, a noise with a short pulse width can be eliminated.

- Remarks 1. For the alternate-function pin (TI0n0) settings, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.
 - 2. For enabling the INTTM0n0 interrupts, refer to CHAPTER 20 INTERRUPT/EXCEPTION PROCESSING FUNCTION.
 - **3.** Restrictions are applied to the channels (TM00 to TM03) in which the timer input and output share the same pin. For details, refer to **8.6 (1) Alternate functions of TI0n0/TO0n pins.**







Figure 8-10. Block Diagram of External Event Counter Operation

Figure 8-11. Example of Register Settings in External Event Counter Mode







8.4.4 Operation in clear & start mode entered by TI0n0 pin valid edge input

When the TMC0n.TMC0n3 and TMC0n.TMC0n2 bits are set to 10 (clear & start mode entered by the TI0n0 pin valid edge input) and the count clock (set by the PRM0n register) is supplied to the timer/event counter, the TM0n register starts counting up. When the valid edge of the TI0n0 pin is detected during the counting operation, the TM0n register is cleared to 0000H and starts counting up again. If the valid edge of the TI0n0 pin is not detected, the TM0n register overflows and continues counting.

The valid edge of the TI0n0 pin is a cause to clear the TM0n register. Starting the counter is not controlled immediately after the start of the operation.

The CR0n0 and CR0n1 registers are used as compare registers and capture registers.

(a) When the CR0n0 and CR0n1 registers are used as compare registers

Signals INTTM0n0 and INTTM0n1 are generated when the value of the TM0n register matches the value of the CR0n0 and CR0n1 registers.

(b) When the CR0n0 and CR0n1 registers are used as capture registers

The count value of the TM0n register is captured to the CR0n0 register and the INTTM0n0 signal is generated when the valid edge is input to the TI0n1 pin (or when the phase reverse to that of the valid edge is input to the TI0n0 pin).

When the valid edge is input to the TI0n0 pin, the count value of the TM0n register is captured to the CR0n1 register and the INTTM0n1 signal is generated. As soon as the count value has been captured, the counter is cleared to 0000H.

- Cautions 1. Do not set the count clock as the valid edge of the TI0n0 pin (RPM0n.PRM0n1 and RPM0n.PRM0n0 bits = 11). When the PRM0n1 and PRM0n0 bits = 11, the TM0n register is cleared.
 - 2. Restrictions are applied to the channels (TM00 to TM03) in which the timer input and output share the same pin. For details, refer to 8.6 (1) Alternate functions of TI0n0/TO0n pins.
- Remarks 1. For the alternate-function pin (TI0n0) settings, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.
 - 2. For enabling the INTTM0n0 interrupt, refer to CHAPTER 20 INTERRUPT/EXCEPTION PROCESSING FUNCTION.

(1) Operation in clear & start mode entered by Tl0n0 pin valid edge input (CR0n0 register: compare register, CR0n1 register: compare register)








Figure 8-14. Timing Example of Clear & Start Mode Entered by TI0n0 Pin Valid Edge Input (CR0n0 Register: Compare Register, CR0n1 Register: Compare Register)



(2) Operation in clear & start mode entered by TI0n0 pin valid edge input (CR0n0 register: compare register, CR0n1 register: capture register)

> Figure 8-15. Block Diagram of Clear & Start Mode Entered by TI0n0 Pin Valid Edge Input (CR0n0 Register: Compare Register, CR0n1 Register: Capture Register)







Figure 8-16. Timing Example of Clear & Start Mode Entered by TI0n0 Pin Valid Edge Input (CR0n0 Register: Compare Register, CR0n1 Register: Capture Register)

Remark n = 0 to 3

(3) Operation in clear & start mode entered by TI0n0 pin valid edge input (CR0n0 register: capture register, CR0n1 register: compare register)

Figure 8-17. Block Diagram of Clear & Start Mode Entered by Tl0n0 Pin Valid Edge Input (CR0n0 Register: Capture Register, CR0n1 Register: Compare Register)






Figure 8-18. Timing Example of Clear & Start Mode Entered by TI0n0 Pin Valid Edge Input (CR0n0 Register: Capture Register, CR0n1 Register: Compare Register)


The TM0n register is cleared at the rising edge detection of the TI0n0 pin and it is captured to the CR0n0 register at the falling edge detection of the TI0n0 pin.

When the CRC0n.CRC0n1 bit is set to 1, the count value of the TM0n register is captured to CR0n0 in the phase reverse to that of the signal input to the TI0n0 pin, but the capture interrupt signal (INTTM0n0) is not generated. However, the INTTM0n0 signal is generated when the valid edge of the TI0n1 pin is detected. Mask the INTTM0n0 signal when it is not used.

Remark n = 0 to 3

(4) Operation in clear & start mode entered by TI0n0 pin valid edge input (CR0n0 register: capture register, CR0n1 register: capture register)

Figure 8-19. Block Diagram of Clear & Start Mode Entered by Tl0n0 Pin Valid Edge Input (CR0n0 Register: Capture Register, CR0n1 Register: Capture Register)









Figure 8-20. Timing Example of Clear & Start Mode Entered by TI0n0 Pin Valid Edge Input (CR0n0 Register: Capture Register, CR0n1 Register: Capture Register) (1/3)









This is an application example where the pulse width of the signal input to the TI0n0 pin is measured. By setting the CRC0n register, the count value can be captured to the CR0n0 register in the phase reverse to the falling edge of the TI0n0 pin (i.e., rising edge) and to the CR0n1 register at the falling edge of the TI0n0 pin. The high- and low-level widths of the input pulse can be calculated by the following expressions.

• High-level width = [CR0n1 register value] – [CR0n0 register value] × [Count clock cycle]

• Low-level width = [CR0n0 register value] × [Count clock cycle]

If the reverse phase of the TI0n0 pin is selected as a trigger to capture the count value to the CR0n0 register, the INTTM0n0 signal is not generated. Read the values of the CR0n0 and CR0n1 registers to measure the pulse width immediately after the INTTM0n1 signal is generated.

However, if the valid edge specified by the PRM0n.ESn11 and PRM0n.ESn10 bits is input to the TI0n1 pin, the count value is not captured but the INTTM0n0 signal is generated. To measure the pulse width of the TI0n0 pin, mask the INTTM0n0 signal when it is not used.

Figure 8-21. Example of Register Settings in Clear & Start Mode Entered by TI0n0 Pin Valid Edge Input (1/2)




Figure 8-21. Example of Register Settings in Clear & Start Mode Entered by TI0n0 Pin Valid Edge Input (2/2)

(e) 16-bit timer counter 0n (TM0n)


By reading the TM0n register, the count value can be read.


(f) 16-bit capture/compare register 0n0 (CR0n0)

When this register is used as a compare register and when its value matches the count value of the TM0n register, an interrupt signal (INTTM0n0) is generated. The count value of the TM0n register is not cleared. To use this register as a capture register, select either the TI0n0 or TI0n1 pin input as a capture trigger. When the valid edge of the capture trigger is detected, the count value of the TM0n register is stored in the CR0n0 register.

(g) 16-bit capture/compare register 0n1 (CR0n1)

When this register is used as a compare register and when its value matches the count value of the TM0n register, an interrupt signal (INTTM0n1) is generated. The count value of the TM0n register is not cleared. When this register is used as a capture register, the TI0n0 pin input is used as a capture trigger. When the valid edge of the capture trigger is detected, the count value of the TM0n register is stored in the CR0n1 register.





8.4.5 Free-running timer operation

When the TMC0n.TMC0n3 and TMC0n.TMC0n2 bits are set to 01 (free-running timer mode), 16-bit timer/event counter 0n continues counting up in synchronization with the count clock. When it has counted up to FFFFH, the overflow flag (TMC0n.OVF0n bit) is set to 1 at the next clock, and the TM0n register is cleared (to 0000H) and continues counting. Clear the OVF0n bit to 0 by executing the CLR instruction via software.

The following three types of free-running timer operations are available.


- Both the CR0n0 and CR0n1 registers are used as compare registers.
- Either the CR0n0 register or CR0n1 register is used as a compare register and the other is used as a capture register.
- Both the CR0n0 and CR0n1 registers are used as capture registers.
- Remarks 1. For the alternate-function pin (TO0n) settings, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.
 - 2. For enabling the INTTM0n0 and INTTM0n1 interrupts, refer to CHAPTER 20 INTERRUPT/EXCEPTION PROCESSING FUNCTION.
 - **3.** Restrictions are applied to the channels (TM00 to TM03) in which the timer input and output share the same pin. For details, refer to **8.6 (1) Alternate functions of TI0n0/TO0n pins.**

(1) Free-running timer mode operation

(CR0n0 register: compare register, CR0n1 register: compare register)

Figure 8-23. Block Diagram of Free-Running Timer Mode

(CR0n0 Register: Compare Register, CR0n1 Register: Compare Register)








Figure 8-24. Timing Example of Free-Running Timer Mode (CR0n0 Register: Compare Register, CR0n1 Register: Compare Register)

Remark n = 0 to 3

(2) Free-running timer mode operation

(CR0n0 register: compare register, CR0n1 register: capture register)









Figure 8-26. Timing Example of Free-Running Timer Mode (CR0n0 Register: Compare Register, CR0n1 Register: Capture Register)


This is an application example where a compare register and a capture register are used at the same time in the free-running timer mode.

In this example, the INTTM0n0 signal is generated each time the count value of the TM0n register matches the set value of the CR0n0 register (compare register). (Because the TI0n0 and TO0n pins are alternate functions, the timer output (TO0n) cannot be used.) In addition, the INTTM0n1 signal is generated and the count value of the TM0n register is captured to the CR0n1 register each time the valid edge of the TI0n0 pin is detected.

(3) Free-running timer mode operation

(CR0n0 register: capture register, CR0n1 register: capture register)








Figure 8-28. Timing Example of Free-Running Timer Mode (CR0n0 Register: Capture Register, CR0n1 Register: Capture Register) (1/2)




Figure 8-28. Timing Example of Free-Running Timer Mode (CR0n0 Register: Capture Register, CR0n1 Register: Capture Register) (2/2)

When both the CR0n0 and CR0n1 registers are used as capture registers and when the valid edge of only the TI0n1 pin is to be detected, the count value cannot be captured to the CR0n1 register.






Figure 8-29. Example of Register Settings in Free-Running Timer Mode (1/2)

Figure 8-29. Example of Register Settings in Free-Running Timer Mode (2/2)







8.4.6 PPG output operation

A rectangular wave having a pulse width set in advance by the CR0n1 register is output from the TO0n pin as a PPG (Programmable Pulse Generator) signal during a cycle set by the CR0n0 register when the TMC0n.TMC0n3 and TMC0n.TMC0n2 bits are set to 11 (clear & start upon a match between the TM0n register and the CR0n0 register).

The pulse cycle and duty factor of the pulse generated as the PPG output are as follows.

- Pulse cycle = (Set value of the CR0n0 register + 1) × Count clock cycle
- Duty = (Set value of the CR0n1 register + 1) / (Set value of the CR0n0 register + 1)
- Caution To change the duty factor (value of the CR0n1 register) during operation, see 8.5.1 Rewriting CR0n1 register during TM0n operation.
- Remarks 1. For the alternate-function pin (TO0n) settings, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.
 - 2. For enabling the INTTM0n0 and INTTM0n1 interrupts, refer to CHAPTER 20 INTERRUPT/EXCEPTION PROCESSING FUNCTION.
 - **3.** Restrictions are applied to the channels (TM00 to TM03) in which the timer input and output share the same pin. For details, refer to **8.6 (1) Alternate functions of TI0n0/TO0n pins.**




Figure 8-31. Block Diagram of PPG Output Operation




Figure 8-32. Example of Register Settings for PPG Output Operation




Figure 8-33. Example of Software Processing for PPG Output Operation

8.4.7 One-shot pulse output operation

The one-shot pulse output is valid only for 16-bit timer/event counters 00 and 01.

A one-shot pulse can be output by setting the TMC0n.TMC0n3 and TMC0n.TMC0n2 bits to 01 (free-running timer mode) or to 10 (clear & start mode entered by the TI0n0 pin valid edge) and setting the TOC0n.OSPE0n bit to 1.

When the TOC0n.OSPT0n is set to 1 during timer operation, clearing & starting of the TM0n register is triggered, and a pulse of the difference between the values of the CR0n0 and CR0n1 registers is output only once from the TO0n pin.

- Cautions 1. Do not input the trigger again (setting OSPT0n to 1) while the one-shot pulse is output. To output the one-shot pulse again, generate the trigger after the current one-shot pulse output has completed.
 - 2. Restrictions are applied to the channels (TM00, TM01) in which the timer input and output share the same pin. For details, refer to 8.6 (1) Alternate functions of TI0n0/TO0n pins.
- Remarks 1. For the alternate-function pin (TI0n) settings, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.
 - 2. For enabling the INTTM0n0 and INTTM0n1 interrupts, refer to CHAPTER 20 INTERRUPT/EXCEPTION PROCESSING FUNCTION.




Figure 8-34. Block Diagram of One-Shot Pulse Output Operation

Figure 8-35. Example of Register Settings for One-Shot Pulse Output Operation (1/2)




Figure 8-35. Example of Register Settings for One-Shot Pulse Output Operation (2/2)

(e) 16-bit timer counter 0n (TM0n)

By reading the TM0n register, the count value can be read.

(f) 16-bit capture/compare register 0n0 (CR0n0)

This register is used as a compare register when a one-shot pulse is output. When the value of the TM0n register matches that of the CR0n0 register, an interrupt signal (INTTM0n0) is generated and the output level of the TO0n pin is inverted.

(g) 16-bit capture/compare register 0n1 (CR0n1)

This register is used as a compare register when a one-shot pulse is output. When the value of the TM0n register matches that of the CR0n1 register, an interrupt signal (INTTM0n1) is generated and the output level of the TO0n pin is inverted.

Remark n = 0, 1




Figure 8-36. Example of Software Processing for One-Shot Pulse Output Operation (1/2)





Figure 8-36. Example of Software Processing for One-Shot Pulse Output Operation (2/2)


8.4.8 Pulse width measurement operation


The TM0n register can be used to measure the pulse width of the signal input to the TI0n0 and TI0n1 pins.


Measurement can be accomplished by operating the 16-bit timer/event counter 0n in the free-running timer mode or by restarting the timer in synchronization with the signal input to the TI0n0 pin.

When an interrupt is generated, read the value of the valid capture register and measure the pulse width. Check the TMC0n.OVF0n flag. If it is set (to 1), clear it to 0 by software.










- A pulse width can be measured in the following three ways.
- Measuring the pulse width by using two input signals of the TI0n0 and TI0n1 pins (free-running timer mode)
- Measuring the pulse width by using one input signal of the TI0n0 pin (free-running timer mode)
- Measuring the pulse width by using one input signal of the TI0n0 pin (clear & start mode entered by the TI0n0 pin valid edge input)
- Remarks 1. For the alternate-function pin (TO0n) settings, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.
 - 2. For enabling the INTTM0n0 and INTTM0n1 interrupts, refer to CHAPTER 20 INTERRUPT/EXCEPTION PROCESSING FUNCTION.
 - 3. Restrictions are applied to the channels (TM00 to TM03) in which the timer input and output share the same pin. For details, refer to 8.6 (1) Alternate functions of TI0n0/TO0n pins.


(1) Measuring the pulse width by using two input signals of the TI0n0 and TI0n1 pins (free-running timer mode)

Set the free-running timer mode (the TMC0n.TMC0n3 and TMC0n.TMC0n2 bits = 01). When the valid edge of the TI0n0 pin is detected, the count value of the TM0n register is captured to the CR0n1 register. When the valid edge of the TI0n1 pin is detected, the count value of the TM0n register is captured to the CR0n0 register. Specify detection of both the edges of the TI0n0 and TI0n1 pins.

By this measurement method, the previous count value is subtracted from the count value captured by the edge of each input signal. Therefore, save the previously captured value to a separate register in advance.

If an overflow occurs, the value becomes negative if the previously captured value is simply subtracted from the current captured value and, therefore, a borrow occurs (the PSW.CY bit is set to 1). If this happens, ignore CY and take the calculated value as the pulse width. In addition, clear the TMC0n.OVF0n bit to 0.





(2) Measuring the pulse width by using one input signal of the TI0n0 pin (free-running timer mode)

Set the free-running timer mode (the TMC0n.TMC0n3 and TMC0n.TMC0n2 bits = 01). The count value of the TM0n register is captured to the CR0n0 register in the phase reverse to the valid edge detected on the Tl0n0 pin. When the valid edge of the Tl0n0 pin is detected, the count value of the TM0n register is captured to the CR0n1 register.

By this measurement method, values are stored in separate capture registers when a width from one edge to another is measured. Therefore, the capture values do not have to be saved. By subtracting the value of one capture register from that of another, a high-level width, low-level width, and cycle are calculated.

If an overflow occurs, the value becomes negative if one captured value is simply subtracted from another and, therefore, a borrow occurs (the PSW.CY bit is set to 1). If this happens, ignore CY and take the calculated value as the pulse width. In addition, clear the TMC0n.OVF0n bit to 0.




Figure 8-40. Timing Example of Pulse Width Measurement (2)

(3) Measuring the pulse width by using one input signal of the TI0n0 pin (clear & start mode entered by the TI0n0 pin valid edge input)

Set the clear & start mode entered by the TI0n0 pin valid edge (the TMC0n.TMC0n3 and TMC0n.TMC0n2 bits = 10). The count value of the TM0n register is captured to the CR0n0 register in the phase reverse to the valid edge of the TI0n0 pin, and the count value of the TM0n register is captured to the CR0n1 register and the TM0n register is cleared (0000H) when the valid edge of the TI0n0 pin is detected. Therefore, a cycle is stored in the CR0n1 register if the TM0n register does not overflow.

If an overflow occurs, take the value that results from adding 10000H to the value stored in the CR0n1 register as a cycle. Clear the TMC0n.OVF0n bit to 0.




Figure 8-41. Timing Example of Pulse Width Measurement (3)




Figure 8-42. Example of Register Settings for Pulse Width Measurement Operation (1/2)

Figure 8-42. Example of Register Settings for Pulse Width Measurement Operation (2/2)

(e) 16-bit timer counter 0n (TM0n)


By reading the TM0n register, the count value can be read.

(f) 16-bit capture/compare register 0n0 (CR0n0)

This register is used as a capture register. Either the TI0n0 or TI0n1 pin is selected as a capture trigger. When a specified edge of the capture trigger is detected, the count value of the TM0n register is stored in the CR0n0 register.

(g) 16-bit capture/compare register 0n1 (CR0n1)

This register is used as a capture register. The signal input to the TI0n0 pin is used as a capture trigger. When the capture trigger is detected, the count value of the TM0n register is stored in the CR0n1 register.








Figure 8-43. Example of Software Processing for Pulse Width Measurement (2/2)

Note The capture interrupt signal (INTTM0n0) is not generated when the reverse-phase edge of the TI0n0 pin input is selected to the valid edge of the CR0n0 register.

8.5 Special Use of TM0n

8.5.1 Rewriting CR0n1 register during TM0n operation

In principle, rewriting the CR0n0 and CR0n1 registers of the V850ES/KG1 when they are used as compare registers is prohibited while the TM0n register is operating (TMC0n.TMC0n3 and TMC0n.TMC0n2 bits = other than 00).

However, the value of the CR0n1 register can be changed, even while the TM0n register is operating, using the following procedure if the CR0n1 register is used for PPG output and the duty factor is changed (change the value of the CR0n1 register immediately after its value matches the value of the TM0n register. If the value of the CR0n1 register is changed immediately before its value matches the TM0n register, an unexpected operation may be performed).

Procedure for changing value of the CR0n1 register

- <1> Disable interrupt INTTM0n1 (TM0ICn0.TM0MKn1 bit = 1).
- <2> Disable reversal of the timer output when the value of the TM0n register matches that of the CR0n1 register (TOC0n.TOC0n4 bit = 0).
- <3> Change the value of the CR0n1 register.
- <4> Wait for one cycle of the count clock of the TM0n register.
- <5> Enable reversal of the timer output when the value of the TM0n register matches that of the CR0n1 register (TOC0n.TOC0n4 bit = 1).
- <6> Clear the interrupt flag of INTTM0n1 to 0 (TM0ICn0.TM0IFn1 bit = 0).
- <7> Enable interrupt INTTM0n1 (TM0ICn0.TM0MKn1 bit = 0).

Remark For the TM0ICn0 register, see CHAPTER 20 INTERRUPT/EXCEPTION PROCESSING FUNCTION.

8.5.2 Setting LVS0n and LVR0n bits


(1) Usage of the LVS0n and LVR0n bits

The TOC0n.LVS0n and TOC0n.LVR0n bits are used to set the default value of the TO0n pin output and to invert the timer output without enabling the timer operation (TMC0n.TMC0n3 and TMC0n.TMC0n2 bits = 00). Clear the LVS0n and LVR0n bits to 00 (default value: low-level output) when software control is unnecessary.

LVS0n Bit	LVR0n Bit	Timer Output Status
0	0	Not changed (low-level output)
0	1	Cleared (low-level output)
1	0	Set (high-level output)
1	1	Setting prohibited


(2) Setting the LVS0n and LVR0n bits

Set the LVS0n and LVR0n bits using the following procedure.









8.6 Cautions

(1) Alternate functions of TI0n0/TO0n pins

In the V850ES/KG1, the timer input and output share the same pins shown in Table 8-4. Restrictions are applied to each channel, as shown in Table 8-5.

Channel	Pin	Alternate Function	Remarks
ТМ00	T1000	P33/TO00/TIP00 ^{Note} /TOP00 ^{Note}	Shares the pin with TO00.
	TI001	P34/TIP01/TOP01 ^{Note}	_
	ТО00	P33/TI000/TIP00 ^{Note} /TOP00 ^{Note}	Shares the pin with TI000.
TM01	TI010	P35/TO01	Shares the pin with TO01.
	TI011	P50/KR0/RTP00	_
	TO01	P35/TI010	Shares the pin with TI010.
TM02	TI020	P92/A2/TO02	Shares the pin with TO02.
	TI021	P93/A3	_
	TO02	P92/TI020/A2	Shares the pin with TI020.
ТМ03	T1030	P94/A4/TO03	Shares the pin with TO03.
	TI031	P95/A5	_
	TO03	P94/TI030/A4	Shares the pin with TI030.

Table 8-4.	Timer I/O	Pins
------------	-----------	------


Note *µ*PD703215, 703215Y, 70F3215H, 70F3215HY only

Operation	Restriction		
Operation as interval timer	_		
Operation as square-wave output	Setting the TI0n0 valid edge (PRM0n.PRM0n1, PRM0n.PRM0n0 bits = 11) for the count clock is prohibited since the TI0n0 and TO0n share the same pin (only the internal clock can be used).		
Operation as external event counter	Use of the timer output (TO0n) is prohibited since the TI0n0 and TO0n share the same pin. Set the TOC0n register to 00H.		
Operation as clear & start mode by valid edge input of TI0n0 pin	Use of the timer output (TO0n) is prohibited since the TI0n0 and TO0n share the same pin. Set the TOC0n register to 00H.		
Operation as free-running timer	Use of the timer output (TO0n) is prohibited when TI0n0 valid edge (PRM0n.PRM0n1, PRM0n.PRM0n0 bits = 11) is set for the count clock, since the TI0n0 and TO0n share the same pin. When the timer output (TO0n) is used, setting the TI0n0 valid edge (PRM0n.PRM0n1, PRM0n.PRM0n0 bits = 11) for the count clock is prohibited (only the internal clock can be used).		
Operation as PPG output	Setting the TI0n0 valid edge (PRM0n.PRM0n1, PRM0n.PRM0n0 bits = 11) for the count clock is prohibited since the TI0n0 and TO0n share the same pin (only the internal clock can be used).		
Operation as one-shot pulse	Restrictions differ depending on the channel.		
output	TM00, TM01Use of the hardware trigger by the TI0n0 pin valid edge is prohibited. The software trigger (TOC0n.OSPT0n bit) can be used.		
	TM02, TM03 Operation as one-shot pulse output is prohibited.		
Operation as pulse width measurement	Use of the timer output (TO0n) is prohibited since the TI0n0 and TO0n share the same pin. Set the TOC0n register to 00H.		

(2) Error on starting timer

An error of up to 1 clock occurs before the match signal is generated after the timer has been started. This is because the count of the TM0n register is started asynchronously to the count pulse.






(3) Setting CR0n0 and CR0n1 registers (in the mode in which clear & start occurs upon match between TM0n register and CR0n0 register)

Set the CR0n0 and CR0n1 registers to a value other than 0000H (when using these registers as external event counters, one-pulse count operation is not possible).

Remark n = 0 to 3

(4) Data hold timing of capture register

(a) If the valid edge of the TI0n1/TI0n0 pin is input while the CR0n0/CR0n1 register is read, the CR0n0/CR0n1 register performs capture operation, but the read value at this time is not guaranteed. However, the interrupt request signal (INTTM0n0/INTTM0n1) is generated as a result of detection of the valid edge.





(b) The values of the CR0n0 and CR0n1 registers are not guaranteed after 16-bit timer/event counter 0n has stopped.

(5) Setting valid edge

Set the valid edge of the TI0n0 pin while the timer operation is stopped (TMC0n.TMC0n3 and TMC0n.TMC0n2 bits = 00). Set the valid edge by using the PRM0n.ESn00 and PRM0n.ESn01 bits.

(6) Re-triggering one-shot pulse

Make sure that the trigger is not generated while an active level is being output in the one-shot pulse output mode. Be sure to input the next trigger after the current active level is output.

(7) Operation of OVF0n flag

(a) Setting of OVF0n flag

The TMC0n.OVF0n flag is set to 1 in the following case in addition to when the TM0n register overflows.

Select the mode in which clear & start occurs upon match between the TM0n register and the CR0n0 register. \downarrow

Set the CR0n0 register to FFFFH

When the TM0n register is cleared from FFFFH to 0000H upon match with the CR0n0 register




Figure 8-48. Operation Timing of OVF0n Flag

(b) Clearing of OVF0n flag

After the TM0n register overflows, clearing OVF0n flag is invalid and set (1) again even if the OVF0n flag is cleared (0) before the next count clock is counted (before TM0n register becomes 0001H).

Remark n = 0 to 3

(8) One-shot pulse output

One-shot pulse output operates normally in either the free-running timer mode or the mode in which clear & start occurs on the valid edge of the TI0n0 pin. In the mode in which clear & start occurs upon match between the TM0n register and the CR0n0 register, one-shot pulse output is not possible.

Remark n = 0 to 3

(9) Capture operation

(a) If valid edge of TI0n0 pin is specified for count clock

If the valid edge of the TI0n0 pin is specified for the count clock, the capture register that specified the TI0n0 pin as the trigger does not operate normally.

(b) To ensure that signals input from TI0n1 and TI0n0 pins are correctly captured

To accurately capture the count value, the pulse input to the TI0n0 and TI0n1 pins as a capture trigger must be wider than two count clocks selected by the PRM0n register.

(c) Interrupt signal generation

Although a capture operation is performed at the falling edge of the count clock, an interrupt request signal (INTTM0n0, INTTM0n1) is generated at the rising edge of the next count clock.

(d) Caution when CRC0n.CRC0n1 bit is set to 1

When the count value of the TM0n register is captured to the CR0n0 register in the phase reverse to the signal input to the TI0n0 pin, the interrupt request signal (INTTM0n0) is not generated after the count value is captured. If the valid edge is detected on the TI0n1 pin during this operation, the capture operation is not performed but the INTTM0n0 signal is generated as an external interrupt signal. Mask the INTTM0n0 signal when the external interrupt is not used.

Remark n = 0 to 3

(10) Edge detection

(a) Specifying valid edge after reset

If the operation of the 16-bit timer/event counter 0n is enabled after reset and while the TI0n0 or TI0n1 pin is at high level and when the rising edge or both the edges are specified as the valid edge of the TI0n0 or TI0n1 pin, then the high level of the TI0n0 or TI0n1 pin is detected as the rising edge. Note this when the TI0n0 or TI0n1 pin is pulled up. However, the rising edge is not detected when the operation is once stopped and then enabled again.

(b) Sampling clock for noise elimination

The sampling clock for noise elimination differs depending on whether the valid edge of Tl0n0 is used for the count clock or as a capture trigger. In the former case, sampling is performed using fxx/4, and in the latter case, sampling is performed using the count clock selected by the PRM0n register.

When the signal input to the TI0n0 pin is sampled and the valid level is detected two times in a row, the valid edge is detected. Therefore, noise having a short pulse width can be eliminated.

Remarks 1. fxx: Main clock frequency **2.** n = 0 to 3

CHAPTER 9 8-BIT TIMER/EVENT COUNTER 5

In the V850ES/KG1, two channels of 8-bit timer/event counter 5 are provided.

9.1 Functions

8-bit timer/event counter 5n has the following two modes (n = 0, 1).

- Mode using 8-bit timer/event counter alone (individual mode)
- Mode using cascade connection (16-bit resolution: cascade connection mode)

These two modes are described below.

(1) Mode using 8-bit timer/event counter alone (individual mode) 8-bit timer/event counter 5n operates as an 8-bit timer/event counter.

The following functions can be used.


- Interval timer
- External event counter
- Square-wave output
- PWM output


(2) Mode using cascade connection (16-bit resolution: cascade connection mode)

8-bit timer/event counter 5n operates as a 16-bit timer/event counter by connecting the TM5n register in cascade. The following functions can be used.

- Interval timer with 16-bit resolution
- External event counter with 16-bit resolution
- Square-wave output with 16-bit resolution

The block diagram of 8-bit timer/event counter 5n is shown next.





9.2 Configuration

8-bit timer/event counter 5n consists of the following hardware.

Item	Configuration
Timer registers	8-bit timer counter 5n (TM5n) 16-bit timer counter 5 (TM5): Only when using cascade connection
Registers	8-bit timer compare register 5n (CR5n) 16-bit timer compare register 5 (CR5): Only when using cascade connection
Timer output	1 (TO5n pin)
Control registers ^{Note}	Timer clock selection register 5n (TCL5n) 8-bit timer mode control register 5n (TMC5n) 16-bit timer mode control register 5 (TMC5): Only when using cascade connection

Note When using the functions of the TI5n and TO5n pins, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.

(1) 8-bit timer counter 5n (TM5n)

The TM5n register is an 8-bit read-only register that counts the count pulses.

The counter is incremented in synchronization with the rising edge of the count clock.

Through cascade connection, the TM5n registers can be used as a 16-bit timer.

When using the TM50 register and the TM51 register in cascade as a 16-bit timer, these registers are readonly, in 16-bit units. Therefore, read these registers twice and compare the values, taking into consideration that the reading occurs during a count change.

After res	et: 00H	R Ad	dress: TM	50 FFFFF	5C0H, TM5	51 FFFF5	C1H	
	7	6	5	4	3	2	1	0
TM5n								
(n = 0, 1)								

The count value is reset to 00H in the following cases.

- <1> Reset
- <2> When the TMC5n.TCE5n bit is cleared (0)
- <3> The TM5n register and CR5n register match in the mode in which clear & start occurs on a match between the TM5n register and the CR5n register
- Caution When connected in cascade, these registers become 0000H even when the TCE50 bit in the lowest timer (TM50) is cleared.

(2) 8-bit timer compare register 5n (CR5n)


level.

The CR5n register can be read or written in 8-bit units.

In a mode other than the PWM mode, the value set to the CR5n register is always compared to the count value of the TM5n register, and if the two values match, an interrupt request signal (INTTM5n) is generated. In the PWM mode, TM5n register overflow causes the TO5n pin output to change to the active level, and when the values of the TM5n register and the CR5n register match, the TO5n pin output changes to the inactive

The value of the CR5n register can be set in the range of 00H to FFH.

When using the TM50 register and TM51 register in cascade as a 16-bit timer, the CR50 register and CR51 register operate as 16-bit timer compare register 5 (CR5). The counter value and register value are compared in 16-bit lengths, and if they match, an interrupt request signal (INTTM50) is generated.



- Cautions 1. In the mode in which clear & start occurs upon a match of the TM5n register and CR5n register (TMC5n.TMC5n6 bit = 0), do not write a different value to the CR5n register during the count operation.
 - 2. In the PWM mode, set the CR5n register rewrite interval to three or more count clocks (clock selected with the TCL5n register).
 - 3. Before changing the value of the CR5n register when using a cascade connection, be sure to stop the timer operation.

9.3 Registers

The following two registers are used to control 8-bit timer/event counter 5n.

- Timer clock selection register 5n (TCL5n)
- 8-bit timer mode control register 5n (TMC5n)

Remark To use the functions of the TI5n and TO5n pins, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.

(1) Timer clock selection register 5n (TCL5n)

The TCL5n register sets the count clock of 8-bit timer/event counter 5n and the valid edge of the TI5n pin input. The TCL5n register can be read or written in 8-bit units. Reset sets this register to 00H.

_	7	6	5	4	3	2	1	0
TCL5n	0	0	0	0	0	TCL5n2	TCL5n1	TCL5n0
(n = 0, 1)								
	TCL5n2	TCL5n1	TCL5n0	Count		clock selection ^{Note}		
						fxx		
						20 MHz	10	MHz
	0	0	0	Falling edge	of TI5n	_		-
	0	0	1	Rising edge	of TI5n	_		-
	0	1	0	fxx		Setting prohib	ited 100 n	s
	0	1	1	fxx/2		100 ns	200 n	S
	1	0	0	fxx/4		200 ns	0.4 μ	S
	1	0	1	fxx/64		3.2 µs	6.4 μ	s
	1	1	0	fxx/256		12.8 μs	25.6	μs
	1	1	1	INTTM010		-		-
Note When the in REGC = V					-	e following	condition	S.
REGC = 10	μ F, Vdd :	= 4.0 to 5	5.5 V: Co	unt clock \leq	5 MHz			
REGC = V	op = 2.7 to	4.0 V: C	Count clo	ck ≤ 5 MHz				
Caution Before	overwriti	ng the T	CL5n re	gister with	differe	nt data, sto	op the tir	ner operatio

(2) 8-bit timer mode control register 5n (TMC5n)

The TMC5n register performs the following six settings.

- Controls counting by the TM5n register
- Selects the operation mode of the TM5n register
- Selects the individual mode or cascade connection mode
- Sets the status of the timer output flip-flop
- Controls the timer output flip-flop or selects the active level in the PWM (free-running timer) mode
- Controls timer output

The TMC5n register can be read or written in 8-bit or 1-bit units. Reset sets this register to 00H.

After rese	et: 00H	R/W Address: TMC50 FFFF	F5C6H, TMC51 FFFF5C7H
	<7>	6 5 4 <	3> <2> 1 <0>
TMC5n	TCE5n	TMC5n6 0 TMC514 ^{Note} LV	S5n LVR5n TMC5n1 TOE5n
(n = 0, 1)			
Γ	TCE5n	Control of count operation of	8-bit timer/event counter 5n
	0	Counting is disabled after the counter	r is cleared to 0 (counter disabled)
	1	Start count operation	
-			
Γ	TMC5n6	Selection of operation mode	of 8-bit timer/event counter 5n
Γ	0	Mode in which clear & start occurs on mate	h between TM5n register and CR5n register
	1	PWM (free-running timer) mode	
	TMC514	Selection of individual mode or cascade cor	nection mode for 8-bit timer/event counter 51
	0	Individual mode	
L	1	Cascade connection mode (connected	ed with 8-bit timer/event counter 50)
-			
	LVS5n	LVR5n Setting of st	atus of timer output F/F
	0	0 Unchanged	
	0	1 Reset timer output F/F to	0
_	1	0 Set timer output F/F to 1	
L	1	1 Setting prohibited	
г			
	TMC5n1	Other than PWM (free-running timer)	PWM (free-running timer) mode
		mode (TMC5n6 bit = 0)	(TMC5n6 bit = 1)
Ļ		Controls timer F/F	Selects active level
-	0	Disable inversion operation	High active
L	1	Enable inversion operation	Low active
г			
[TOE5n		put control
-	0	Disable output (TO5n pin is low leve	·
-			·
Note Bit 4 of the T	0	Disable output (TO5n pin is low leve Enable output	·
	0 1 TMC50 re	Disable output (TO5n pin is low leve Enable output egister is fixed to 0.)
Cautions 1. Beca	0 1 TMC50 re	Disable output (TO5n pin is low level Enable output egister is fixed to 0. • TO51 and TI51 pins are alterna)
Cautions 1. Beca be u	0 1 TMC50 re ause the	Disable output (TO5n pin is low level Enable output egister is fixed to 0. • TO51 and TI51 pins are alterna ine time.	tte functions of the same pin, only one ca
Cautions 1. Beca be u 2. The	0 1 TMC50 re ause the used at or LVS5n a	Disable output (TO5n pin is low level Enable output egister is fixed to 0. • TO51 and TI51 pins are alterna ine time.	in modes other than the PWM mode.
Cautions 1. Beca be u 2. The 3. Do n	0 1 TMC50 re ause the used at or LVS5n a not set <	Disable output (TO5n pin is low leve Enable output egister is fixed to 0. • TO51 and TI51 pins are alterna ine time. • and LVR5n bit settings are valid 1> to <4> below at the same time	in modes other than the PWM mode.
Cautions 1. Beca be u 2. The 3. Do n <1>	0 1 TMC50 re ause the aused at or LVS5n a not set < ⁻ Set the 1	Disable output (TO5n pin is low leve Enable output egister is fixed to 0. • TO51 and TI51 pins are alterna ine time. • and LVR5n bit settings are valid 1> to <4> below at the same time	in modes other than the PWM mode. Set as follows.
Cautions 1. Beca be u 2. The 3. Do n <1> 3 <2>	0 1 TMC50 re ause the used at or LVS5n a not set < ⁻ Set the T Set the T	Disable output (TO5n pin is low level Enable output egister is fixed to 0. TO51 and TI51 pins are alternation one time. and LVR5n bit settings are valid 1> to <4> below at the same tim TMC5n1, TMC5n6, and TMC514 ^h	in modes other than the PWM mode. Ne. Set as follows. Note: Setting of operation mode Ne: Timer output enable
Cautions 1. Beca be u 2. The 3. Do n <1> <2> <3>	0 1 TMC50 re ause the sed at or LVS5n a not set < Set the T Set the T Set the L	Disable output (TO5n pin is low leve Enable output egister is fixed to 0. TO51 and TI51 pins are alternative and LVR5n bit settings are valid 1> to <4> below at the same tim TMC5n1, TMC5n6, and TMC514 th TOE5n bit for timer output enab	in modes other than the PWM mode. Ne. Set as follows. Note: Setting of operation mode Ne: Timer output enable
Cautions 1. Beca be u 2. The 3. Do n <1> <2> <3> <4>	0 1 TMC50 re ause the sed at or LVS5n a not set < ⁻ Set the 1 Set the 1 Set the 1 Set the 1	Disable output (TO5n pin is low leve Enable output egister is fixed to 0. TO51 and TI51 pins are alternation one time. and LVR5n bit settings are valid 1> to <4> below at the same tim TMC5n1, TMC5n6, and TMC514 th TOE5n bit for timer output enab LVS5n and LVR5n bits (Caution TCE5n bit	in modes other than the PWM mode. Ne. Set as follows. Note: Setting of operation mode Ne: Timer output enable
Cautions 1. Beca be u 2. The 3. Do n <1> <2> <3> <4> 5 <4> 5 Remarks 1. In the	0 1 TMC50 re ause the used at or LVS5n a not set < ² Set the 1 Set the 1 Set the 1 Set the 1 Set the 1	Disable output (TO5n pin is low leve Enable output egister is fixed to 0. TO51 and TI51 pins are alternation one time. and LVR5n bit settings are valid 1> to <4> below at the same tim TMC5n1, TMC5n6, and TMC514 th TOE5n bit for timer output enab LVS5n and LVR5n bits (Caution TCE5n bit	te functions of the same pin, only one ca in modes other than the PWM mode. e. Set as follows. ^{tote} bits: Setting of operation mode le: Timer output enable 2): Setting of timer output F/F e inactive level by the TCE5n bit = 0.
Cautions 1. Beca be u 2. The 3. Do n <1> 3 <2> 3 <3> 3 <4> 3 <4> 3 <2> 4 <3> 3 <4> 3 <2> 4 <3> 3 <2> 4 <3> 3 <2> 4 <3> 3 <2> 4 <3> 3 <2> 4 <3> 3 <2> 4 <2> r><2 <2 <2 <2 <2 <2 <2 <2 <2 <2 <2 <2	0 1 TMC50 ref ause the used at of LVS5n a not set < Set the 1 Set the 1	Disable output (TO5n pin is low level Enable output egister is fixed to 0. TO51 and TI51 pins are alternative and LVR5n bit settings are valid 1> to <4> below at the same tim TMC5n1, TMC5n6, and TMC514 th TOE5n bit for timer output enab LVS5n and LVR5n bits (Caution TCE5n bit mode, the PWM output is set to th 'S5n and LVR5n bits are read, 0 is	te functions of the same pin, only one ca in modes other than the PWM mode. e. Set as follows. ^{tote} bits: Setting of operation mode le: Timer output enable 2): Setting of timer output F/F e inactive level by the TCE5n bit = 0.

9.4 Operation

9.4.1 Operation as interval timer

8-bit timer/event counter 5n operates as an interval timer that repeatedly generates interrupts at the interval of the count value preset in the CR5n register. If the count value in the TM5n register matches the value set in the CR5n register, the value of the TM5n register is cleared to 00H and counting is continued, and at the same time, an interrupt request signal (INTTM5n) is generated.


Setting method


- <1> Set each register.
 - TCL5n register: Selects the count clock (t).
 - CR5n register: Compare value (N)
 - TMC5n register: Stops count operation and selects the mode in which clear & start occurs on a match between the TM5n register and CR5n register (TMC5n register = 0000xx00B, ×: don't care).
- <2> When the TMC5n.TCE5n bit is set to 1, the count operation starts.
- <3> When the values of the TM5n register and CR5n register match, the INTTM5n signal is generated (TM5n register is cleared to 00H).
- <4> Then, the INTTM5n signal is repeatedly generated at the same interval. To stop counting, set the TCE5n bit = 0.

Interval time = $(N + 1) \times t$: N = 00H to FFH

Caution During interval timer operation, do not rewrite the value of the CR5n register.









9.4.2 Operation as external event counter

The external event counter counts the number of clock pulses input to the TI5n pin from an external source by using the TM5n register.

Each time the valid edge specified by the TCL5n register is input to the TI5n pin, the TM5n register is incremented. Either the rising edge or the falling edge can be specified as the valid edge.

When the count value of the TM5n register matches the value of the CR5n register, the TM5n register is cleared to 00H and an interrupt request signal (INTTM5n) is generated.

Setting method

<1> Set each register.

TCL5n register: Selects the TI5n pin input edge.

Falling edge of TI5n pin \rightarrow TLC5n register = 00H

Rising edge of TI5n pin \rightarrow TCL5n register = 01H

- CR5n register: Compare value (N)
- TMC5n register: Stops count operation, selects the mode in which clear & start occurs on a match between the TM5n register and CR5n register, disables timer output F/F inversion operation, and disables timer output.

(TMC5n register = 0000xx00B, x: don't care)

- For the alternate-function pin settings, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.
- <2> When the TMC5n.TCE5n bit is set to 1, the counter counts the number of pulses input from the TI5n pin.
- <3> When the values of the TM5n register and CR5n register match, the INTTM5n signal is generated (TM5n register is cleared to 00H).
- <4> Then, the INTTM5n signal is generated each time the values of the TM5n register and CR5n register match.

INTTM5n signal is generated when the valid edge of TI5n pin is input N + 1 times: N = 00H to FFH

Caution During external event counter operation, do not rewrite the value of the CR5n register.

Remark n = 0, 1

Figure 9-3. Timing of External Event Counter Operation (with Rising Edge Specified)

TI5n	
TM5n count value	оонХо1нХо2нХознХо4нХо5нХ 🖔 Хү – 1Х ү ХоонХо1нХо2нХознХ
	Count start
CR5n	55 N
TCE5n	
INTTM5n	
Remark n :	= 0, 1

9.4.3 Square-wave output operation

A square wave with any frequency can be output at an interval determined by the value preset in the CR5n register. By setting the TMC5n.TOE5n bit to 1, the output status of the TO5n pin is inverted at an interval determined by the count value preset in the CR5n register. In this way, a square wave of any frequency can be output (duty = 50%) (n = 0, 1).

Setting method

<1> Set each register.

- TCL5n register: Selects the count clock (t).
- CR5n register: Compare value (N)
- TMC5n register: Stops count operation, selects the mode in which clear & start occurs on a match between the TM5n register and CR5n register, sets initial value of timer output, enables timer output F/F inversion operation, and enables timer output. (TMC5n register = 00001011B or 00000111B)
- For the alternate-function pin settings, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.
- <2> When the TMC5n.TCE5n bit is set to 1, counting starts.
- <3> When the values of the TM5n register and CR5n register match, the timer output F/F is inverted. Moreover, the INTTM5n signal is generated and the TM5n register is cleared to 00H.
- <4> Then, the timer output F/F is inverted during the same interval and a square wave is output from the TO5n pin.

Frequency = 1/2t(N + 1): N = 00H to FFH

Caution Do not rewrite the value of the CR5n register during square-wave output.




Figure 9-4. Timing of Square-Wave Output Operation

9.4.4 8-bit PWM output operation

By setting the TMC5n.TMC5n6 bit to 1, 8-bit timer/event counter 5n performs PWM output.

Pulses with a duty factor determined by the value set in the CR5n register are output from the TO5n pin.

Set the width of the active level of the PWM pulse in the CR5n register. The active level can be selected using the TMC5n.TMC5n1 bit.

The count clock can be selected using the TCL5n register.

PWM output can be enabled/disabled by the TMC5n.TOE5n bit.

Caution The CR5n register rewrite interval must be three or more operation clocks (set by the TCL5n register).

Use method

<1> Set each register.

- TCL5n register: Selects the count clock (t).
- CR5n register: Compare value (N)
- TMC5n register: Stops count operation, selects PWM mode, and leave timer output F/F unchanged, sets active level, and enables timer output. (TMC5n register = 01000001B or 01000011B)
- For the alternate-function pin settings, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.
- <2> When the TMC5n.TCE5n bit is set to 1, counting starts.

PWM output operation

- <1> When counting starts, PWM output (output from the TO5n pin) outputs the inactive level until an overflow occurs.
- <2> When an overflow occurs, the active level set by setting method <1> is output. The active level is output until the value of the CR5n register and the count value of the TM5n register match. An interrupt request signal (INTTM5n) is generated.
- <3> When the value of the CR5n register and the count value of the TM5n register match, the inactive level is output and continues to be output until an overflow occurs again.
- <4> Then, steps <2> and <3> are repeated until counting is stopped.
- <5> When counting is stopped by clearing TCE5n bit to 0, PWM output becomes inactive.


Cycle = 256t, active level width = Nt, duty = N/256: N = 00H to FFH

Remarks 1. n = 0, 1

2. For the detailed timing, refer to Figure 9-5 Timing of PWM Output Operation and Figure 9-6 Timing of Operation Based on CR5n Register Transitions.


(a) Basic operation of PWM output





(b) Operation based on CR5n register transitions





9.4.5 Operation as interval timer (16 bits)

The 16-bit resolution timer/event counter mode is selected by setting the TMC51.TMC514 bit to 1.

8-bit timer/event counter 5n operates as an interval timer by repeatedly generating interrupts using the count value preset in 16-bit timer compare register 5 (CR5) as the interval.

Setting method

<1> Set each register.

TCL50 register:	Selects the count clock (t)
	(The TCL51 register does not need to be set in cascade connection)
CR50 register:	Compare value (N) Lower 8 bits (settable from 00H to FFH)
CR51 register:	Compare value (N) Higher 8 bits (settable from 00H to FFH)
• TMC50, TMC51 register:	Selects the mode in which clear & start occurs on a match between TM5
	register and CR5 register (x: don't care)
	TMC50 register = 0000xx00B
	TMC51 register = 0001xx00B

- <2> Set the TMC51.TCE51 bit to 1. Then set the TMC50.TCE50 bit to 1 to start the count operation.
- <3> When the values of the TM5 register and CR5 register connected in cascade match, the INTTM50 signal is generated (the TM5 register is cleared to 0000H).
- <4> The INTTM50 signal is then generated repeatedly at the same interval.

Interval time = $(N + 1) \times t$: N = 0000H to FFFFH

- Cautions 1. To write using 8-bit access during cascade connection, set the TCE51 bit to 1 at operation start and then set the TCE50 bit to 1. When operation is stopped, clear the TCE50 bit to 0 and then clear the TCE51 bit to 0.
 - During cascade connection, TI50 input, TO50 output, and the INTTM50 signal are used. Do not use TI51 input, TO51 output, and the INTTM51 signal; mask them instead (for details, refer to CHAPTER 20 INTERRUPT/EXCEPTION PROCESSING FUNCTION). Clear the LVS51, LVR51, TMC511, and TOE51 bits to 0.
 - 3. Do not change the value of the CR5 register during timer operation.

Figure 9-7 shows a timing example of the cascade connection mode with 16-bit resolution.




Figure 9-7. Cascade Connection Mode with 16-bit Resolution

9.4.6 Operation as external event counter (16 bits)

The 16-bit resolution timer/event counter mode is selected by setting the TMC51.TMC514 bit to 1.

The external event counter counts the number of clock pulses input to the TI50 pin from an external source using 16-bit timer counter 5 (TM5).

<1> Set each register.

TCL50 register:	Selects the TI50 pin input edge.
	(The TCL51 register does not have to be set during cascade connection.)
	Falling edge of TI50 pin \rightarrow TCL50 register = 00H
	Rising edge of TI50 pin \rightarrow TCL50 register = 01H
CR50 register:	Compare value (N) Lower 8 bits (settable from 00H to FFH)
CR51 register:	Compare value (N) Higher 8 bits (settable from 00H to FFH)
TMC50, TMC51 registers:	Stops count operation, selects the clear & stop mode entered on a match
	between the TM5 register and CR5 register, disables timer output F/F
	inversion, and disables timer output.
	(×: don't care)
	TMC50 register = 0000xx00B
	TMC51 register = 0001xx00B

- For the alternate-function pin settings, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.
- <2> Set the TMC51.TCE51 bit to 1. Then set the TMC50.TCE50 bit to 1 and count the number of pulses input from the TI50 pin.
- <3> When the values of the TM5 register and CR5 register connected in cascade match, the INTTM50 signal is generated (the TM5 register is cleared to 0000H).
- <4> The INTTM50 signal is then generated each time the values of the TM5 register and CR5 register match.

INTTM50 signal is generated when the valid edge of TI50 pin is input N + 1 times: N = 0000H to FFFFH

- Cautions 1. During external event counter operation, do not rewrite the value of the CR5n register.
 - 2. To write using 8-bit access during cascade connection, set the TCE51 bit to 1 and then set the TCE50 bit to 1. When operation is stopped, clear the TCE50 bit to 0 and then clear the TCE51 bit to 0 (n = 0, 1).
 - 3. During cascade connection, TI50 input and the INTTM50 signal are used. Do not use TI51 input, TO51 output, and the INTTM51 signal; mask them instead (for details, refer to CHAPTER 20 INTERRUPT/EXCEPTION PROCESSING FUNCTION). Clear the LVS51, LVR51, TMC511, and TOE51 bits to 0.
 - 4. Do not change the value of the CR5 register during external event counter operation.

9.4.7 Square-wave output operation (16-bit resolution)

The 16-bit resolution timer/event counter mode is selected by setting the TMC51.TMC514 bit to 1.

8-bit timer/event counter 5n outputs a square wave of any frequency using the interval preset in 16-bit timer compare register 5 (CR5).

Setting method

<1> Set each register.

TCL50 register:

Selects the count clock (t)

(The TCL51 register does not have to be set in cascade connection)

- CR50 register: Compare value (N) ... Lower 8 bits (settable from 00H to FFH)
- CR51 register: Compare value (N) ... Higher 8 bits (settable from 00H to FFH)
- TMC50, TCM51 registers: Stops count operation, selects the mode in which clear & start occurs on a match between the TM5 register and CR5 register.

LVS50	LVR50	Timer Output F/F Status Settings
1	0	High-level output
0	1	Low-level output

Enables timer output F/F inversion, and enables timer output.

TMC50 register = 00001011B or 00000111B

- TMC51 register = 00010000B
- For the alternate-function pin settings, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.
- <2> Set the TMC51.TCE51 bit to 1. Then set the TMC50.TCE50 bit to 1 to start the count operation.
- <3> When the values of the TM5 register and the CR5 register connected in cascade match, the TO50 timer output F/F is inverted. Moreover, the INTTM50 signal is generated and the TM5 register is cleared to 0000H.
- <4> Then, the timer output F/F is inverted during the same interval and a square wave is output from the TO50 pin.


Frequency = 1/2t(N + 1): N = 0000H to FFFFH


Caution Do not write a different value to the CR5 register during operation.

9.4.8 Cautions

(1) Error on starting timer

An error of up to 1 clock occurs before the match signal is generated after the timer has been started. This is because the TM5n register is started asynchronously to the count pulse.





CHAPTER 10 8-BIT TIMER H

In the V850ES/KG1, two channels of 8-bit timer H are provided.

10.1 Functions

8-bit timer Hn has the following functions (n = 0, 1).

- Interval timer
- Square wave output
- PWM output
- Carrier generator

10.2 Configuration

8-bit timer Hn consists of the following hardware.

Item	Configuration
Timer registers	8-bit timer counter Hn: 1 each
Registers	8-bit timer H compare register n0 (CMPn0): 1 each 8-bit timer H compare register n1 (CMPn1): 1 each
Timer outputs	TOHn, output controller
Control registers ^{Note}	8-bit timer H mode register n (TMHMDn) 8-bit timer H carrier control register n (TMCYCn)

Note To use the TOHn pin function, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.

The block diagram is shown below.




Figure 10-1. Block Diagram of 8-bit Timer Hn


(1) 8-bit timer H compare register n0 (CMPn0)

<R>

The CMPn0 register can be read or written in 8-bit units. This register is used in all of the timer operation modes.

This register constantly compares the value set to the CMPn0 register with the count value of 8-bit timer counter Hn and, when the two values match, generates an interrupt request signal (INTTMHn) and inverts the output level of the TOHn pin.

Rewrite the value of the CMPn0 register while the timer is stopped (TMHMDn.TMHEn bit = 0). Reset sets this register to 00H.



Caution Rewriting the CMPn0 register during timer count operation is prohibited.

(2) 8-bit timer H compare register n1 (CMPn1)

The CMPn1 register can be read or written in 8-bit units.

This register is used in the PWM output mode and carrier generator mode.


In the PWM output mode, this register constantly compares the value set to the CMPn1 register with the count value of 8-bit timer counter Hn and, when the two values match, inverts the output level of the TOHn pin. No interrupt request signal is generated.

In the carrier generator mode, the CMPn1 register always compares the value set to the CMPn1 register with the count value of 8-bit timer counter Hn and, when the two values match, generates an interrupt request signal (INTTMHn). At the same time, the count value is cleared.

The CMPn1 register can be rewritten during timer count operation.

If the value of the CMPn1 register is rewritten while the timer is operating, the new value is latched and transferred to the CMPn1 register when the count value of the timer matches the old value of the CMPn1 register, and then the value of the CMPn1 register is changed to the new value. If matching of the count value and the CMPn1 register value and writing a value to the CMPn1 register conflict, the value of the CMPn1 register is not changed.

Reset sets this register to 00H.



The CMPn1 register can be rewritten during timer count operation.

In the carrier generator mode, after the CMPn1 register is set, if the count value of 8-bit timer counter Hn and the set value of the CMPn1 register match, an interrupt request signal (INTTMHn) is generated. At the same time, the value of 8-bit timer counter Hn is cleared to 00H.

If the set value of the CMPn1 register is rewritten during timer operation, the reload timing is when the count value of 8-bit timer counter Hn and the set value of the CMPn1 register match. If the transfer timing and write to the CMPn1 register from the CPU conflict, transfer is not performed.

Caution In the PWM output mode and carrier generator mode, be sure to set the CMPn1 register when starting the timer count operation (TMHMDn.TMHEn bit = 1) after the timer count operation was stopped (TMHEn bit = 0) (be sure to set again even if setting the same value to the CMPn1 register).

<R>

10.3 Registers

The registers that control 8-bit timer Hn are as follows.

- 8-bit timer H mode register n (TMHMDn)
- 8-bit timer H carrier control register n (TMCYCn)

Remarks 1. To use the TOHn pin function, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.

2. n = 0, 1

(1) 8-bit timer H mode register n (TMHMDn)

The TMHMDn register controls the mode of 8-bit timer Hn. The TMHMDn register can be read or written in 8-bit or 1-bit units. Reset sets this register to 00H.

	<7>	6	5	4	3	2 <1>	<0>				
TMHMD0	TMHE0	CKSH02	CKSH01	1 1	MMD01 TM						
				II							
	TMHE0		8-bit timer H0 operation enable								
	0	Stop timer count operation (8-bit timer counter H0 = 00H)									
	1	Enable tin	Enable timer count operation (Counting starts when clock is input)								
	CKSH02	CKSH01	CKSH00		Selection of count clock						
				Count clock ^{Note}	fxx = 20 MH2	fxx = 16.0 MHz	fxx = 10.0 MHz				
	0	0	0	fxx	Setting prohibited	Setting prohibited	100 ns				
	0	0	1	fxx/2	100 ns	125 ns	200 ns				
	0	1	0	fxx/4	200 ns	250 ns	400 ns				
	0	1	1	fxx/16	800 ns	1 µs	1.6 <i>µ</i> s				
	1	0	0	fxx/64	3.2 µs	4 μs	6.4 <i>μ</i> s				
	1	0	1	fxx/1024	51.2 μs	64 <i>µ</i> s	102.4 μs				
	Othe	er than abo	ve		Setting	orohibited					
	TMMD01	TMMD00			ner H0 opera	ion mode					
	0	0	Interval tir								
	0	1		enerator mode	9						
	1	0	PWM out								
	- 1	1 Setting prohibited									
	1	·				TOLEV0 Timer output level control (default)					
			Tir	ner output lev	rel control (de	fault)					
	1 TOLEV0 0		Tir	ner output lev	rel control (de	fault)					
	TOLEV0	Low level High level		ner output lev	rel control (de	fault)					
	TOLEV0	Low level		ner output lev	rel control (de	fault)					
	TOLEV0	Low level		· · · · · · · · · · · · · · · · · · ·	rel control (de	fault)					
	TOLEV0 0 1	Low level		· · · · · · · · · · · · · · · · · · ·		fault)					
	TOLEV0 0 1 TOEN0	Low level High level	utput	· · · · · · · · · · · · · · · · · · ·		fault)					
	TOLEV0 0 1 TOEN0 0 1	Low level High level Disable ou Enable ou	utput	Timer ou		fault)					
	TOLEV0 0 1 TOEN0 0 1	Low level High level Disable ou Enable ou	utput ttput owing cor	Timer ou	tput control	fault)					
	TOLEV0 0 1 TOEN0 0 1 as to satis C = VDD =	Low level High level Disable ou Enable ou fy the follo 4.0 to 5.5	utput ttput owing cor	Timer ou nditions. t clock ≤ 10	tput control	fault)					
REG(TOLEV0 0 1 TOEN0 0 1 as to satis $C = V_{DD} =$ $C = 10 \ \mu F_{p}$	Low level High level Disable ou Enable ou fy the follo 4.0 to 5.5 , VDD = 4.0	utput ttput owing cor V: Count 0 to 5.5 V	Timer ou	tput control MHz ck ≤ 5 MHz	fault)					

(a) 8-bit timer H mode register 0 (TMHMD0)

2. In the PWM output mode and carrier generator mode, be sure to set the CMP01 register when starting the timer count operation (TMHE0 bit = 1) after the timer count operation was stopped (TMHE0 bit = 0) (be sure to set again even if setting the same value to the CMP01 register).

3. When using the carrier generator mode, set 8-bit timer H0 count clock frequency to six times 8-bit timer/event counter 50 count clock frequency or higher.

(b) 8-bit timer H mode register 1 (TMHMD1)

After re	set: 00H	R/W	Address	: FFFFF590	———— Н				
	<7>	6	5	4	3	2 <1>	<0>		
TMHMD1	TMHE1	CKSH12	1			MD10 TOLE			
		L	L	<u> </u>	I	I			
	TMHE1			8-bit timer H	1 operation er	nable			
	0	Stop time	r count ope	eration (8-bit *	timer counter I	H1 = 00H)			
	1	Enable tir	ner count c	peration (Co	unting starts w	vhen clock is i	.nput)		
	CKSH12	CKSH11	CKSH11 CKSH10 Selection of count clock						
				Count clock ^{Note}	[*] fxx = 20.0 MHz	fxx = 16.0 MHz	fxx = 10.0 MHz		
	0	0	0	fxx	Setting prohibited	Setting prohibited	100 ns		
	0	0	1	fxx/2	100 ns	125 ns	200 ns		
	0	1	0	fxx/4	200 ns	250 ns	400 ns		
	0	1	1	fxx/16	800 ns	1 <i>µ</i> s	1.6 μs		
	1	0	0	fxx/64	3.2 μs	4 μs	6.4 μs		
	1	0	1		fx⊤ (sul	bclock)			
	Otł	her than ab	ove		Setting p	prohibited			
	TMMD11	TMMD10		8-bit tir	mer H1 operat	ion mode			
	0	0	Interval tir	mer mode					
	0	1	Carrier ge	enerator mode	е				
	1	0	PWM out	put mode					
	1	1 1 Setting prohibited							
	·								
	TOLEV1			ner output lev	vel control (de	fault)			
	0	Low level							
	1	High level	1						
TOEN1 Timer output control									
	0 Disable output								
	1	Enable ou	itput						
Note Set so a	as to satis	fy the foll	owing cor	nditions.					
		-	-	it clock ≤ 10	MHz				
REG	C = 10 μF	, V _{DD} = 4.	0 to 5.5 V	/: Count clo	ck ≤ 5 MHz				
REG	$C = V_{DD} =$	2.7 to 4.0) V: Coun	t clock \leq 5 M	MHz				
Cautions 1.	When the	e TMHE1	bit = 1,	setting bit	s other than	n those of t	the TMHMD1 regis	ste	
	prohibite		,	0			5		
2.	In the P	WM outp	ut mode	and carrie	er generator	r mode, be	sure to set the C	;MF	
	-		-		-	-	bit = 1) after the		
						be sure to s	set again even if s	etti	
				P11 registe	-	sit timor 41	count clock frequ		

3. When using the carrier generator mode, set 8-bit timer H1 count clock frequency to six times 8-bit timer/event counter 51 count clock frequency or higher.

(2) 8-bit timer H carrier control register n (TMCYCn)

This register controls the 8-bit timer Hn remote control output and carrier pulse output status. The TMCYCn register can be read or written in 8-bit or 1-bit units. The NRZn bit is a read-only bit. Reset sets this register to 00H.

Remark	n = 0, 1	
--------	----------	--

After res	After reset: 00H		R/W Address: TMCYC0 FFFF581H, TMCYC1 FFFFF591H						
	7	6	6 5 4 3 2 1 <0>						
TMCYCn	0	0	0	0	0	RMCn	NRZBn	NRZn	
(n = 0, 1)	, 1)								
	RMCn	MCn NRZBn Remote control output							
	0	0	0 Low-level output						
	0	1	1 High-level output						
	1	0	0 Low-level output						
	1	1	1 Carrier pulse output						
	NRZn Carrier pulse output status flag								
	0	Carrier output disabled status (low-level status)							
	1	Carrier output enable status							

10.4 Operation

10.4.1 Operation as interval timer/square wave output

When the count value of 8-bit timer counter Hn and the set value of the CMPn0 register match, an interrupt request signal (INTTMHn) is generated and 8-bit timer counter Hn is cleared to 00H.

The CMPn1 register cannot be used in the interval timer mode. Even if the CMPn1 register is set, this has no effect on the timer output because matches between 8-bit timer counter Hn and the CMPn1 register are not detected.

A square wave of the desired frequency (duty = 50%) is output from the TOHn pin, by setting the TMHMDn.TOENn bit to 1.

- Remarks 1. For the alternate-function pin (TOHn) settings, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.
 - 2. For INTTMHn interrupt enable, refer to CHAPTER 20 INTERRUPT/EXCEPTION PROCESSING FUNCTION.

Setting

<1> Set each register.





Figure 10-2. Register Settings in Interval Timer Mode

<2> When the TMHEn bit is set to 1, counting starts.


- <3> When the count value of 8-bit timer counter Hn and the set value of the CMPn0 register match, the INTTMHn signal is generated and 8-bit timer counter Hn is cleared to 00H.
- <4> Then, the INTTMHn signal is generated in the same interval. To stop the count operation, clear the TMHEn bit to 0.





- <2> When the count value of 8-bit timer counter Hn and the set value of the CMPn0 register match, the value
- of 8-bit timer counter Hn is cleared, the TOHn output level is inverted, and the INTTMHn signal is output at the rising edge of the count clock.
- <3> The INTTMHn signal and TOHn output are set to the default level when the TMHEn bit is cleared to 0 during 8-bit timer Hn operation. If the level is already at the default level before the TMHMDn.TMHEn bit is cleared to 0, that level is maintained.

Remarks 1. n = 0, 1 **2.** $01H \le N \le FEH$





10.4.2 PWM output mode operation

In the PWM output mode, a pulse of any duty and cycle can be output.

The CMPn0 register controls the timer output (TOHn) cycle. Rewriting the CMPn0 register during timer operation is prohibited.

The CMPn1 register controls the timer output (TOHn) duty. The CMPn1 register can be rewritten during timer operation.

The operation in the PWM output mode is as follows.

After timer counting starts, when the count value of 8-bit timer counter Hn and the set value of the CMPn0 register match, the TOHn output level is inverted and 8-bit timer counter Hn is cleared to 00H. When the count value of 8-bit timer counter Hn and the set value of the CMPn1 register match, the TOHn output level is inverted.

Remarks 1. For the alternate-function pin (TOHn) settings, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.

2. For INTTMHn interrupt enable, refer to CHAPTER 20 INTERRUPT/EXCEPTION PROCESSING FUNCTION.

Setting

<1> Set each register.

(i) 8-bit	timer H m	node regis	ter n (TM	HMDn) se	ettings					
_	TMHEn	CKSHn2	CKSHn1	CKSHn0	TMMDn1	TMMDn0	TOLEVn	TOENn		
TMHMDn	0	0/1	0/1	0/1	1	0	0/1	1		
• C (ii) CMP • C	n1 registe ompare v	alue (N): S er setting alue (M): S	-						Enables timer output Sets timer output default level Selects PWM output mode Selects count clock (fcNT) Stops count operation	
Remarks 1. n = 0, 1 2. 00H ≤ CMPn1 (M) < CMPn0 (N) ≤ FFH										

Figure 10-4. Register Settings in PWM Output Mode


- <2> When the TMHEn bit is set to 1, counting starts.
- <3> After the count operation is enabled, the first compare register to be compared is the CMPn0 register. When the count value of 8-bit timer counter Hn and the set value of the CMPn0 register match, 8-bit timer counter Hn is cleared, an interrupt request signal (INTTMHn) is generated, and the TOHn output level is inverted. At the same time, the register that is compared with 8-bit timer counter Hn changes from the CMPn0 register to the CMPn1 register.
- <4> When the count value of 8-bit timer counter Hn and the set value of the CMPn1 register match, the TOHn output level is inverted, and at the same time the register that is compared with 8-bit timer counter Hn changes from the CMPn1 register to the CMPn0 register. At this time, 8-bit timer counter Hn is not cleared and the INTTMHn signal is not generated.
- <5> A pulse of any duty can be obtained through the repetition of steps <3> and <4> above.
- <6> To stop the count operation, clear the TMHEn bit to 0.

Designating the set value of the CMPn0 register as (N), the set value of the CMPn1 register as (M), and the count clock frequency as f_{CNT}, the PWM pulse output cycle and duty are as follows.

PWM pulse output cycle = $(N + 1)/f_{CNT}$ Duty = inactive width: Active width = (M + 1): (N + 1)


- Cautions 1. The set value of the CMPn1 register can be changed while the timer counter is operating. However, this takes a duration of at least three operating clocks (signal selected by the CKSHn2 to CKSHn0 bits of the TMHMDn register) from when the value of the CMPn1 register is changed until the value is transferred to the register.
 - Be sure to set the CMPn1 register when starting the timer count operation (TMHEn bit = 1) after the timer count operation was stopped (TMHEn bit = 0) (be sure to set again even if setting the same value to the CMPn1 register).
 - 3. Make sure that the CMPn1 register set value (M) and CMPn0 register set value (N) are within the following range.

 $00H \le CMPn1 (M) < CMPn0 (N) \le FFH$





- <1> When the TMHEn bit is set to 1, counting starts. At this time TOHn output remains the default level.
- <2> When the count value of 8-bit timer counter Hn and the set value of the CMPn0 register match, the TOHn output level is inverted, 8-bit timer counter Hn is cleared, and the INTTMHn signal is output.
- <3> When the count value of 8-bit timer counter Hn and the set value of the CMPn1 register match, the TOHn output level is inverted. At this time, the value of 8-bit timer counter Hn is not cleared and the INTTMHn signal is not output.
- <4> When the TMHEn bit is cleared to 0 during 8-bit timer Hn operation, the INTTMHn signal and TOHn output are set to the default level.








Figure 10-5. Operation Timing in PWM Output Mode (3/4)




Figure 10-5. Operation Timing in PWM Output Mode (4/4)

- <1> When the TMHEn bit is set to 1, counting starts. At this time, the TOHn output remains the default level.
- <2> The set value of the CMPn1 register can be changed during count operation. This operation is asynchronous to the count clock.
- <3> When the count value of 8-bit timer counter Hn and the set value of the CMPn0 register match, 8-bit timer counter Hn is cleared, the TOHn output level is inverted, and the INTTMHn signal is generated.
- <4> Even if the value of the CMPn1 register is changed, that value is latched and not transferred to the register. When the count value of 8-bit timer counter Hn and the set value of the CMPn1 register prior to the change match, the changed value is transferred to the CMPn1 register and the value of the CMPn1 register is changed (<2>').

However, three or more count clocks are required from the time the value of the CMPn1 register is changed until it is transferred to the register. Even if a match signal is generated within three count clocks, the changed value cannot be transferred to the register.

- <5> When the count value of 8-bit timer counter Hn matches the changed set value of the CMPn1 register, the TOHn output level is inverted. 8-bit timer counter Hn is not cleared and the INTTMHn signal is not generated.
- <6> When the TMHEn bit is cleared to 0 during 8-bit timer Hn operation, the INTTMHn signal and TOHn output are set to the default level.

10.4.3 Carrier generator mode operation

The carrier clock generated by 8-bit timer Hn is output using the cycle set with 8-bit timer/event counter 5n.

In the carrier generator mode, 8-bit timer/event counter 5n is used to control the extent to which the carrier pulse of 8-bit timer Hn is output, and the carrier pulse is output from the TOHn output.

- Remarks 1. For the alternate-function pin (TOHn) settings, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.
 - 2. For INTTMHn interrupt enable, refer to CHAPTER 20 INTERRUPT/EXCEPTION PROCESSING FUNCTION.

(1) Carrier generation


In the carrier generator mode, the CMPn0 register generates a waveform with the low-level width of the carrier pulse and the CMPn1 register generates a waveform with the high-level width of the carrier pulse. During 8-bit timer Hn operation, the CMPn1 register can be rewritten, but rewriting of the CMPn0 register is prohibited.

(2) Carrier output control

Carrier output control is performed with the interrupt request signal (INTTM5n) of 8-bit timer/event counter 5n and the TMCYCn.NRZBn and TMCYCn.RMCn bits. The output relationships are as follows.

RMCn Bit	NRZBn Bit	Output
0	0	Low level output
0	1	High level output
1	0	Low level output
1	1	Carrier pulse output

To control carrier pulse output during count operation, the TMCYCn.NRZn and TMCYCn.NRZBn bits have a master and slave bit configuration. The NRZn bit is read-only while the NRZBn bit can be read and written. The INTTM5n signal is synchronized with the 8-bit timer Hn clock and output as the INTTM5Hn signal. The INTTM5Hn signal becomes the data transfer signal of the NRZn bit and the value of the NRZBn bit is transferred to the NRZn bit. The transfer timing from the NRZBn bit to the NRZn bit is as follows.





<R>

Setting

<1> Set each register.




Figure 10-7. Register Settings in Carrier Generator Mode

- <2> When the TMHEn bit is set to 1, 8-bit timer Hn count operation starts.
- <3> When the TMC5n.TCE5n bit is set to 1, 8-bit timer/event counter 5n count operation starts.
- <4> After the count operation is enabled, the first compare register to be compared is the CMPn0 register. When the count value of 8-bit timer counter Hn and the set value of the CMPn0 register match, the INTTMHn signal is generated, 8-bit timer counter Hn is cleared, and at the same time, the register that is compared with 8-bit timer counter Hn changes from the CMPn0 register to the CMPn1 register.
- <5> When the count value of 8-bit timer counter Hn and the set value of the CMPn1 register match, the INTTMHn signal is generated, 8-bit timer counter Hn is cleared, and at the same time, the register that is compared with 8-bit timer counter Hn changes from the CMPn1 register to the CMPn0 register.
- <6> The carrier clock is obtained through the repetition of steps <4> and <5> above.
- <7> The INTTM5n signal is synchronized with 8-bit timer Hn and output as the INTTM5Hn signal. This signal becomes the data transfer signal of the NRZBn bit and the value of the NRZBn bit is transferred to the NRZn bit.
- <8> Write the next value to the NRZBn bit in the interrupt servicing programming that has been started by the INTTM5Hn interrupt or after timing has been checked by polling the interrupt request flag. Write data to count the next time to the CR5n register.
- <9> When the NRZn bit becomes high level, the carrier clock is output from the TOHn pin.
- <10> Any carrier clock can be obtained through the repetition of the above steps. To stop the count operation, clear the TMHEn bit to 0.

<R>

Designating the set value of the CMPn0 register as (N), the set value of the CMPn1 register as (M), and the count clock frequency as fcNT, the carrier clock output cycle and duty are as follows.

Carrier clock output cycle = $(N + M + 2)/f_{CNT}$ Duty = High level width: Carrier clock output width = (M + 1): (N + M + 2)

- Cautions 1. Be sure to set the CMPn1 register when starting the timer count operation (TMHEn bit = 1) after the timer count operation was stopped (TMHEn bit = 0) (be sure to set again even if setting the same value to the CMPn1 register).
 - 2. Set the values of the CMPn0 and CMPn1 registers in the range of 01H to FFH.
 - 3. In the carrier generator mode, three operating clocks (signal selected by the TMHMDn.CKSHn0 to TMHMDn.CKSHn2 bits) are required for actual transfer of the new value to the register after the CMPn1 register has been rewritten.
 - 4. Be sure to perform the TMCYCn.RMCn bit setting before the start of the count operation.
 - 5. When using the carrier generator mode, set the 8-bit timer Hn count clock frequency to six times the 8-bit timer/event counter 5n count clock frequency or higher.




Figure 10-8. Carrier Generator Mode (1/3)

<1> When the TMHEn bit = 0 and the TCE5n bit = 0, the operation of 8-bit timer Hn is stopped.

<2> When the TMHEn bit is set to 1, 8-bit timer Hn starts counting. The carrier clock remains the default level.

- <3> When the count value of 8-bit timer counter Hn and the set value of the CMPn0 register match, the first INTTMHn signal is generated, the carrier clock signal is inverted, and the register that is compared with 8-bit timer counter Hn changes from the CMPn0 register to the CMPn1 register. 8-bit timer counter Hn is cleared to 00H.
- <4> When the count value of 8-bit timer counter Hn and the set value of the CMPn1 register match, the INTTMHn signal is generated, the carrier clock signal is inverted, and the register that is compared with 8-bit timer counter Hn changes from the CMPn1 register to the CMPn0 register. 8-bit timer counter Hn is cleared to 00H. A carrier clock with a duty of 50% is generated through the repetition of steps <3> and <4>.
- <5> The INTTM5n signal is synchronized with 8-bit timer Hn and output as the INTTM5Hn signal.
- <6> The INTTM5Hn signal becomes the data transfer signal of the NRZBn bit, and the value of the NRZBn bit is transferred to the NRZn bit.
- <7> The TOHn output is made low level by clearing the NRZn bit = 0.




Figure 10-8. Carrier Generator Mode (2/3)

- <1> When the TMHEn bit = 0 and the TCE5n bit = 0, the operation of 8-bit timer Hn is stopped.
- <2> When the TMHEn bit is set to 1, 8-bit timer Hn starts counting. The carrier clock remains the default level at this time.
- <3> When the count value of 8-bit timer counter Hn and the set value of the CMPn0 register match, the first INTTMHn signal is generated, the carrier clock signal is inverted, and the register that is compared with 8-bit timer counter Hn changes from the CMPn0 register to the CMPn1 register. 8-bit timer counter Hn is cleared to 00H.
- <4> When the count value of 8-bit timer counter Hn and the set value of the CMPn1 register match, the INTTMHn signal is generated, the carrier clock signal is inverted, and the register that is compared with 8-bit timer counter Hn changes from the CMPn1 register to the CMPn0 register. 8-bit timer counter Hn is cleared to 00H. A carrier clock with a fixed duty (other than 50%) is generated through the repetition of steps <3> and <4>.
- <5> The INTTM5n signal is generated. This signal is synchronized with 8-bit timer Hn and output as the INTTM5Hn signal.
- <6> The carrier is output from the rising edge of the first carrier clock by setting the NRZn bit = 1.
- <7> By setting the NRZn bit = 0, the TOHn output is also maintained high level while the carrier clock is high level, and does not change to low level (the high level width of the carrier waveform is guaranteed through steps <6> and <7>).




Figure 10-8. Carrier Generator Mode (3/3)

<1> When the TMHEn bit is set to 1, counting starts. The carrier clock remains the default level at this time.

- <2> When the count value of the 8-bit timer counter Hn matches the value of the CMPn0 register, the INTTMHn signal is output, the carrier signal is inverted, and the 8-bit timer counter is cleared to 00H. At the same time, the compare register whose value is to be compared with that of the 8-bit timer counter Hn is changed from the CMPn0 register to the CMPn1 register.
- <3> The CMPn1 register is asynchronous to the count clock, and its value can be changed while the 8-bit timer Hn is operating. The new value (L) to which the value of the register is to be changed is latched. When the count value of the 8-bit timer counter Hn matches the value (M) of the CMPn1 register before the change, the CMPn1 register is changed (<3>').

However, it takes three count clocks or more since the value of the CMPn1 register has been changed until the value is transferred to the register. Even if a match signal is generated before the duration of three count clocks elapses, the new value is not transferred to the register.

- <4> When the count value of 8-bit timer counter Hn and the value (M) of the CMPn1 register match, the INTTMHn signal is output, the carrier signal is inverted, and 8-bit timer counter Hn is cleared to 00H. At the same time, the compare register whose value is to be compared with that of the 8-bit timer counter Hn is changed from the CMPn1 register to the CMPn0 register.
- <5> The timing at which the count value of 8-bit timer counter Hn and the value of the CMPn1 register match again is the changed value (L).

CHAPTER 11 INTERVAL TIMER, WATCH TIMER

The V850ES/KG1 includes interval timer BRG and a watch timer. Interval timer BRG can also be used as the source clock of the watch timer. The watch timer can also be used as interval timer WT.

Two interval timer channels and one watch timer channel can be used at the same time.

11.1 Interval Timer BRG

11.1.1 Functions

Interval timer BRG has the following functions.

- Interval timer BRG: An interrupt request signal (INTBRG) is generated at a specified interval.
- Generation of count clock for watch timer: When the main clock is used as the count clock for the watch timer, a count clock (fBRG) is generated.

11.1.2 Configuration

The following shows the block diagram of interval timer BRG.




Figure 11-1. Block Diagram of Interval Timer BRG

(1) Clock control

The clock control controls supply/stop of the operation clock of interval timer BRG.

(2) 3-bit prescaler

The 3-bit prescaler divides fx to generate $f_x/2$, $f_x/4$, and $f_x/8$.

(3) Selector

The selector selects the count clock (fBGCS) for interval timer BRG from fx, fx/2, fx/4, and fx/8.

(4) 8-bit counter

The 8-bit counter counts the count clock (fBGCS).

(5) Output control

The output control controls supply of the count clock (fBRG) for the watch timer.

(6) PRSCM register

The PRSCM register is an 8-bit compare register that sets the interval time.

(7) PRSM register

The PRSM register controls the operation of interval timer BRG, the selector, and clock supply to the watch timer.

11.1.3 Registers

Interval timer BRG includes the following registers.

(1) Interval timer BRG mode register (PRSM)

PRSM controls the operation of interval timer BRG, selection of count clock, and clock supply to the watch timer.

This register can be read or written in 8-bit or 1-bit units.

Reset sets this register to 00H.

	7	6	5	<4>	3	2	1	0		
PRSM	0	0	0	BGCE	0	TODIS	BGCS1	BGCS0		
	BGCE			Control of i	nterval tim	er operatio	า			
	0	Operation stopped, 8-bit counter cleared to 01H								
	1	Operate								
	TODIO									
	TODIS	Cleak far		ontrol of clo	CK SUPPIY	for watch tir	ner			
	0	Clock for watch timer supplied								
		1 Clock for watch timer not supplied								
	BGCS1	BGCS0 Selection of input clock (fBGCS) ^{Note}								
	Bacor	Bacco			0 MHz	5 MHz		4 MHz		
	0	0	fx		00 ns	200 ns		250 ns		
	0	1	fx/2		00 ns	400 ns	-	500 ns		
	1	0	fx/4		00 ns	800 ns		1 μs		
	1	1	fx/8	8	00 ns	1.6 µs		2 μs		
	Note Se	t these bi	ts so that 5.5 V: fвo	the followi scs ≤ 10 M	ng condit Hz			2 μ5		
	V _{DD} = 2.7 to 4.0 V: f _{BGCS} ≤ 5 MHz Cautions 1. Do not change the values of the TODIS, B BGCS0 bits while interval timer BRG is operat bit = 1). Set the TODIS, BGCS1, and BGCS0 setting (1) the BGCE bit. 2. When the BGCE bit is cleared (to 0), the 8-bit cleared.									

(2) Interval timer BRG compare register (PRSCM)

PRSCM is an 8-bit compare register. This register can be read or written in 8-bit units. Reset sets this register to 00H.

After rea	set: 00H	R/W	Address: F	FFFF8B1H	ł			
	7	6	5	4	3	2	1	0
PRSCM	PRSCM7	PRSCM6	PRSCM5	PRSCM4	PRSCM3	PRSCM2	PRSCM1	PRSCM0
	Caution	operatir		I.BGCE I	oit = 1).			er BRG is I register

11.1.4 Operation

<R>

(1) Operation of interval timer BRG

Set the count clock by using the BGCS1 and BGCS0 bits of PRSM and the 8-bit compare value by using the PRSCM register.

When the PRSM.BGCE bit is set (1), interval timer BRG starts operating.

Each time the count value of the 8-bit counter and the set value in the PRSCM register match, an interrupt request signal (INTBRG) is generated. At the same time, the 8-bit counter is cleared to 01H and counting is continued.

The interval time can be obtained from the following equation.

Interval time = $2^m \times N/fx$

- **Remark** m: Division value (set values of BGCS1 and BGCS0 bits) = 0 to 3
 - N: Set value^{Note} in PRSCM register = 1 to 256 (when the set value in the PRSCM register is 00H, N = 256)
 - fx: Main clock oscillation frequency
- <R> Note The INTBRG interrupt is generated only once when the set value in the PRSCM register = 01H.

(2) Count clock supply for watch timer

Set the count clock by using the BGCS1 and BGCS0 bits of PRSM and the 8-bit compare value by using the PRSCM register, so that the count clock frequency (fBRG) of the watch timer is 32.768 kHz. Clear (0) the PRSM.TODIS bit at the same time.

When the PRSM.BGCE bit is set (1), fBRG is supplied to the watch timer. fBRG is obtained from the following equation.

 $f_{BRG} = f_X/(2^{m+1} \times N)$

To set f_{BRG} to 32.768 kHz, perform the following calculation to set the BGCS1 and BGCS0 bits and the PRSCM register.

- <1> Set N = fx/65,536 (round off the decimal) to set m = 0.
- <2> If N is even, N = N/2 and m = m + 1

<3> Repeat step <2> until N is odd or m = 3

<4> Set N to the PRSCM register and m to the BGCS1 and BGCS0 bits.

Example: When fx = 4.00 MHz

<1> N = 4,000,000/65,536 = 61 (round off the decimal), m = 0

- <2>, <3> Since N is odd, the values remain as N = 61, m = 0
- <4> The set value in the PRSCM register: 3DH (61), the set values in the BGCS1 and BGCS0 bits: 00
- **Remark** m: Divided value (set value in the BGCS1 and BGCS0 bits) = 0 to 3
 - N: Set value in PRSCM register = 1 to 256 (when the set value in the PRSCM register is 00H, N = 256)
 - fx: Main clock oscillation frequency

11.2 Watch Timer

11.2.1 Functions


The watch timer has the following functions.

- Watch timer: An interrupt request signal (INTWT) is generated at time intervals of 0.5 or 0.25 seconds by using the main clock or subclock.
- Interval timer: An interrupt request signal (INTWTI) is generated at the preset time interval.

The watch timer and interval timer functions can be used at the same time.

11.2.2 Configuration

The following shows the block diagram of the watch timer.





(1) 11-bit prescaler

The 11-bit prescaler generates a clock of fw/2⁴ to fw/2¹¹ by dividing fw.

(2) 5-bit counter

The 5-bit counter generates the watch timer interrupt request signal (INTWT) at intervals of 2^4 /fw, 2^5 /fw, 2^{13} /fw, or 2^{14} /fw by counting fw or fw/ 2^9 .

(3) Selectors

The watch timer has the following four selectors.

- Selector that selects the main clock (the clock from interval timer BRG (fbrg)) or the subclock (fxr) as the clock for the watch timer.
- Selector that selects fw or fw/2⁹ as the count clock frequency of the 5-bit counter
- Selector that selects 2⁴/fw or 2¹³/fw, or 2⁵/fw or 2¹⁴/fw as the INTWT signal generation time interval.
- Selector that selects the generation time interval of the interval timer WT interrupt request signal (INTWTI) from 2⁴/fw to 2¹¹/fw.

(4) 8-bit counter

The 8-bit counter counts the count clock (fBGCS).

(5) WTM register

The WTM register is an 8-bit register that controls the operation of the watch timer/interval timer WT and sets the interval of interrupt request signal generation.

11.2.3 Registers

The watch timer includes the following register.

(1) Watch timer operation mode register (WTM)

This register enables or disables the count clock and operation of the watch timer, sets the interval time of the 11-bit prescaler, controls the operation of the 5-bit counter, and sets the timer of watch timer interrupt request signal (INTWT) generation.

The WTM register can be read or written in 8-bit or 1-bit units.

Reset sets this register to 00H.

After re	eset: 00H	R/W	Address:	FFFFF68	30H				
	7	6	5	4	3	2	<1>	<0>	
WTM	WTM7	WTM6	WTM5	WTM4	4 WTM3	WTM2	WTM1	WTM0	
	L	1					1		
	WTM7	WTM6	WTM5	WTM4	Selection of inte	erval timer i	nterrupt (IN	ITWTI) time	
	0	0	0	0	2 ⁴ /fw (488)	us: fw = fx	г)		
	0	0	0	1	2⁵/fw (977 µ	us: fw = fx	т)		
	0	0	1	0	2 ⁶ /fw (1.95	ms: fw = f	хт)		
	0	0	1	1	2 ⁷ /fw (3.91	ms: fw = f	хт)		
	0	1	0	0	2 ⁸ /fw (7.81	ms: fw = f	хт)		
	0	1	0	1	2 ⁹ /fw (15.6	ms: fw = f	хт)		
	0	1	1	0	2 ¹⁰ /fw (31.3	3 ms: fw =	fхт)		
	0	1	1	1	2 ¹¹ /fw (62.5	5 ms: fw =	fx⊤)		
	1	0	0	0	2 ⁴ /fw (488 µ	us: fw = fвr	rg)		
	1	0	0	1	2⁵/fw (977 µ	us: fw = fBF	RG)		
	1	0	1	0	2 ⁶ /fw (1.95	ms: fw = f	BRG)		
	1	0	1	1	2 ⁷ /fw (3.91	ms: fw = f	BRG)		
	1	1	0	0	2 ⁸ /fw (7.81	ms: fw = f	BRG)		
	1	1	0	1	2 ⁹ /fw (15.6	ms: fw = f	BRG)		
	1	1	1	0	2 ¹⁰ /fw (31.3	3 ms: fw =	fвяg)		
	1	1	1	1	2 ¹¹ /fw (62.5	5 ms: fw =	fвrg)		
	WTM7	WTM3	WTM2	Selec	tion of watch t	imer interr	upt (INTW	T) time	
	0	0	0	2 ¹⁴ /fw (0	0.5 s: fw = fx⊤)				
	0	0	1	2 ¹³ /fw (0	0.25 s: fw = fx1	r)			
	0	1	0	2 ⁵ /fw (97	77 μ s: fw = fxt	-)			
	0	1	1	2 ⁴ /fw (488 μs: fw = fxτ)					
	1	0	0		0.5 s: fw = fbrg				
	1	0	1	2 ¹³ /fw (0	0.25 s: fw = fBF	RG)			
	1	1	0		77 μ s: fw = fbF				
	1	1	1	24/fw (48	88 μ s: fw = fBF	RG)			
	WTM1		Control of 5-bit counter operation				1		
	0		Clear after operation stops						
	1	Start							
			Watch timer operation enable						
	WTM0 0	Ston	aration (olo		escaler and 5-		r)		

Caution Rewrite the WTM2 to WTM7 bits while both the WTM0 and WTM1 bits are 0.

Remarks 1. fw: Watch timer clock frequency

2. Values in parentheses apply when fw = 32.768 kHz

11.2.4 Operation

(1) Operation as watch timer

The watch timer generates an interrupt request at fixed time intervals. The watch timer operates using time intervals of 0.25 or 0.5 seconds with the subclock (32.768 kHz).

The count operation starts when the WTM.WTM0 and WTM.WTM1 bits are set to 11. When these bits are cleared to 00, the 10-bit prescaler and 5-bit counter are cleared and the count operation stops.

The 5-bit counter can be cleared to synchronize the time by clearing the WTM1 bit to 0 when the watch timer and interval timer WT operate simultaneously. At this time, an error of up to 15.6 ms may occur in the watch timer, but interval timer WT is not affected.

(2) Operation as interval timer

The watch timer can also be used as an interval timer that repeatedly generates an interrupt request signal (INTWTI) at intervals specified by a count value set in advance.

The interval time can be selected by the WTM.WTM4 to WTM.WTM7 bits.

WTM7	WTM6	WTM5	WTM4	Interval Time				
0	0	0	0	$2^4 \times 1/f_W$	488 μ s (operating at fw = fxT = 32.768 kHz)			
0	0	0	1	$2^{5} \times 1/fw$	977 μ s (operating at fw = fxt = 32.768 kHz)			
0	0	1	0	$2^6 imes 1/fw$	1.95 ms (operating at $f_W = f_{XT} = 32.768 \text{ kHz}$)			
0	0	1	1	$2^7 \times 1/fw$	3.91 ms (operating at $f_W = f_{XT} = 32.768 \text{ kHz}$)			
0	1	0	0	$2^8 \times 1/\text{fw}$ 7.81 ms (operating at fw = fxT = 32.768 kH				
0	1	0	1	$2^{\circ} \times 1/\text{fw}$ 15.6 ms (operating at fw = fxT = 32.768 kH				
0	1	1	0	$2^{10} \times 1/fw$	31.3 ms (operating at $f_W = f_{XT} = 32.768 \text{ kHz}$)			
0	1	1	1	$2^{11} \times 1/f_W$ 62.5 ms (operating at fw = fxt = 32.768 kH				
1	0	0	0	$2^4 \times 1/f_W$ 488 μ s (operating at fw = f_{BRG} = 32.768 kH				
1	0	0	1	$2^5 \times 1/fw$	977 μ s (operating at fw = f _{BRG} = 32.768 kHz)			
1	0	1	0	$2^6 imes 1/fw$	1.95 ms (operating at $f_{W} = f_{BRG} = 32.768 \text{ kHz}$)			
1	0	1	1	$2^7 \times 1/f_W$	3.91 ms (operating at fw = fBRG = 32.768 kHz)			
1	1	0	0	$2^8 \times 1/fw$	7.81 ms (operating at fw = fBRG = 32.768 kHz)			
1	1	0	1	$2^9 \times 1/f_W$	15.6 ms (operating at fw = fBRG = 32.768 kHz)			
1	1	1	0	$2^{10} \times 1/fw$	31.3 ms (operating at $f_{W} = f_{BRG} = 32.768 \text{ kHz}$)			
1	1	1	1	$2^{11} \times 1/fw$	62.5 ms (operating at $f_{W} = f_{BRG} = 32.768 \text{ kHz}$)			

Table 11-1. Interval Time of Interval Timer

Remark fw: Watch timer clock frequency





Figure 11-3. Operation Timing of Watch Timer/Interval Timer

11.3 Cautions

(1) Operation as watch timer

Some time is required before the first watch timer interrupt request (INTWT) is generated after operation is enabled (WTM.WTM1 and WTM.WTM0 bits = 11).

Figure 11-4. Example of Generation of Watch Timer Interrupt Request (INTWT) (When Interrupt Period = 0.5 s)



(2) When watch timer and interval timer BRG operate simultaneously

When using the subclock as the count clock for the watch timer, the interval time of interval timer BRG can be set to any value. Changing the interval time does not affect the watch timer (before changing the interval time, stop operation).

When using the main clock as the count clock for the watch timer, set the interval time of interval timer BRG to approximately 65.536 kHz. Do not change this value.

(3) When interval timer BRG and interval timer WT operate simultaneously

When using the subclock as the count clock for interval timer WT, the interval times of interval timers BRG and WT can be set to any values. They can also be changed later (before changing the value, stop operation). When using the main clock as the count clock for interval timer WT, the interval time of interval timer BRG can be set to any value, but cannot be changed later (it can be changed only when interval timer WT stops operation). The interval time of interval timer WT can be set to $\times 2^5$ to $\times 2^{12}$ of the set value of interval timer BRG. It can also be changed later.

(4) When watch timer and interval timer WT operate simultaneously

The interval time of interval timer WT can be set to a value between 488 μ s and 62.5 ms. It cannot be changed later.

Do not stop interval timer WT (clear (0) the WTM.WTM0 bit) while the watch timer is operating. If the WTM0 bit is set (1) after it had been cleared (0), the watch timer will have a discrepancy of up to 0.5 or 0.25 seconds.

(5) When watch timer, interval timer BRG, and interval timer WT operate simultaneously

When using the subclock as the count clock for the watch timer, the interval times of interval timers BRG and WT can be set to any values. The interval time of interval timer BRG can be changed later (before changing the value, stop operation).

When using the main clock as the count clock for the watch timer, set the interval time of interval timer BRG to approximately 65.536 kHz. It cannot be changed later. The interval time of interval timer WT can be set to a value between 488 μ s and 62.5 ms. It cannot be changed later.

Do not stop interval timer BRG (clear (0) the PRSM.BGCE bit) or interval timer WT (clear (0) the WTM.WTM0 bit) while the watch timer is operating.

CHAPTER 12 WATCHDOG TIMER FUNCTIONS

12.1 Watchdog Timer 1

12.1.1 Functions

Watchdog timer 1 has the following operation modes.

- Watchdog timer
- Interval timer

The following functions are realized from the above-listed operation modes.

- Generation of non-maskable interrupt request signal (INTWDT1) upon overflow of watchdog timer 1^{Note}
- · Generation of system reset signal (WDTRES1) upon overflow of watchdog timer 1
- Generation of maskable interrupt request signal (INTWDTM1) upon overflow of interval timer
- **Note** For non-maskable interrupt servicing due to non-maskable interrupt request signal (INTWDT1, INTWDT2), refer to **20.10 Cautions**.
- **Remark** Select whether to use watchdog timer 1 in the watchdog timer 1 mode or the interval timer mode with the WDTM1 register.




Figure 12-1. Block Diagram of Watchdog Timer 1

12.1.2 Configuration

Watchdog timer 1 consists of the following hardware.

Item	Configuration
Control registers	Watchdog timer clock selection register (WDCS) Watchdog timer mode register 1 (WDTM1)

12.1.3 Registers

The registers that control watchdog timer 1 are as follows.

- Watchdog timer clock selection register (WDCS)
- Watchdog timer mode register 1 (WDTM1)

(1) Watchdog timer clock selection register (WDCS)

This register sets the overflow time of watchdog timer 1 and the interval timer. The WDCS register can be read or written in 8-bit or 1-bit units. Reset sets this register to 00H.

	7	6	5	4	3	2	1	0
WDCS	0	0	0	0	0	WDCS2	WDCS1	WDCS0
	WDCS2	WDCS1	WDCS0	Overflow	w time of v	watchdog ti	mer 1/inter	val timer
						1	fxw	
					4 Mł	lz 51	MHz	10 MHz
	0	0	0	2 ¹³ /fxw	2.048	3 ms 1.6	38 ms	0.819 ms
	0	0	1	2 ¹⁴ /fxw	4.096	6 ms 3.2	77 ms	1.638 ms
	0	1	0	2 ¹⁵ /fxw	8.192	2 ms 6.5	54 ms	3.277 ms
	0	1	1	2 ¹⁶ /fxw	16.38	3 ms 13.	11 ms	6.554 ms
	1	0	0	2 ¹⁷ /fxw	32.77	7 ms 26.	21 ms	13.11 ms
	1	0	1	2 ¹⁸ /fxw	65.54	l ms 52.	43 ms	26.2 ms
	1	1	0	2 ¹⁹ /fxw	131.1	ms 104	4.9 ms	52.43 ms
	1	1	1	2 ²¹ /fxw	524.3	3 ms 419	9.4 ms	209.7 ms

(2) Watchdog timer mode register 1 (WDTM1)

This register sets the watchdog timer 1 operation mode and enables/disables count operations. This register is a special register that can be written only in a special sequence (refer to **3.4.7 Special registers**).

The WDTM1 register can be read or written in 8-bit or 1-bit units. Reset sets this register to 00H.

Caution When the main clock is stopped and the CPU is operating on the subclock, do not access the WDTM1 register using an access method that causes a wait. For details, refer to 3.4.8 (1) (b).

After r	eset: 00H	R/W	Address:	FFFF6C2	4				
	<7>	6	5	4	3	2	1	0	
WDTM1	RUN1	0	0	WDTM14	WDTM13	0	0	0	
		1							
	RUN1		Selection	n of operatio	n mode of w	atchdog t	imer 1 ^{Note 1}		
	0	Stop cour	nting						
	1	Clear cou	nter and s	tart counting	9				
	WDTM14	WDTM13	WDTM13 Selection of operation mode of watchdog timer 1 ^{Note 2}						
	0	0							
	0	1 (Upon overflow, maskable interrupt INTWDTM1 is generated.)							
	1	0 Watchdog timer mode 1 ^{Note 3} (Upon overflow, non-maskable interrupt INTWDT1 is generated.)							
	1	1	1 Watchdog timer mode 2 (Upon overflow, reset operation WDTRES1 is started.)						
 Once the can be cl For non- 	e, when cou	nting is st and WDTI by reset. nterrupt s	arted, it o M14 bits	cannot be s are set (to	stopped ex 1), they c	cept rese annot be	et. cleared	. , .	

12.1.4 Operation

(1) Operation as watchdog timer 1

Watchdog timer 1 operation to detect a program loop is selected by setting the WDTM1.WDTM14 bit to 1. The count clock (program loop detection time interval) of watchdog timer 1 can be selected using the WDCS.WDCS0 to WDCS.WDCS2 bits. The count operation is started by setting the WDTM1.RUN1 bit to 1. When, after the count operation is started, the RUN1 bit is again set to 1 within the set program loop detection time interval, watchdog timer 1 is cleared and the count operation starts again.

If the program loop detection time is exceeded without RUN1 bit being set to 1, reset signal (WDTRES1) through the value of the WDTM1.WDTM13 bit or a non-maskable interrupt request signal (INTWDT1) is generated.

The count operation of watchdog timer 1 stops in the STOP mode and IDLE mode. Set the RUN1 bit to 1 before the STOP mode or IDLE mode is entered in order to clear watchdog timer 1.

Because watchdog timer 1 operates in the HALT mode, make sure that an overflow will not occur during HALT.

Cautions 1. When the subclock is selected for the CPU clock, the count operation of watchdog timer 1 is stopped (the value of watchdog timer 1 is maintained).

2. For non-maskable interrupt servicing due to the INTWDT1 signal, refer to 20.10 Cautions.

Clock	Program Loop Detection Time								
	fxw = 4 MHz	fxw = 5 MHz	fxw = 10 MHz						
2 ¹³ /fxw	2.048 ms	1.638 ms	0.819 ms						
2 ¹⁴ /fxw	4.096 ms	3.277 ms	1.683 ms						
2 ¹⁵ /fxw	8.192 ms	6.554 ms	3.277 ms						
2 ¹⁶ /fxw	16.38 ms	13.11 ms	6.554 ms						
2 ¹⁷ /fxw	32.77 ms	26.21 ms	13.11 ms						
2 ¹⁸ /fxw	65.54 ms	52.43 ms	26.21 ms						
2 ¹⁹ /fxw	131.1 ms	104.9 ms	52.43 ms						
2 ²¹ /fxw	524.3 ms	419.4 ms	209.7 ms						

Table 12-2. Program Loop Detection Time of Watchdog Timer 1

Remark fxw = fx: Watchdog timer 1 clock frequency

(2) Operation as interval timer

Watchdog timer 1 can be made to operate as an interval timer that repeatedly generates interrupts using the count value set in advance as the interval, by clearing the WDTM1.WDTM14 bit to 0.

When watchdog timer 1 operates as an interval timer, the interrupt mask flag (WDTMK) and priority specification flags (WDTPR0 to WDTPR2) of the WDTIC register are valid and maskable interrupt request signals (INTWDTM1) can be generated. The default priority of the INTWDTM1 signal is set to the highest level among the maskable interrupt request signals.

The interval timer continues to operate in the HALT mode, but it stops operating in the STOP mode and the IDLE mode.

- Cautions 1. Once the WDTM14 bit is set to 1 (thereby selecting the watchdog timer 1 mode), the interval timer mode is not entered as long as reset is not performed.
 - 2. When the subclock is selected for the CPU clock, the count operation of the watchdog timer 1 stops (the value of the watchdog timer is maintained).

Clock	Interval Time								
	fxw = 4 MHz	fxw = 5 MHz	fxw = 10 MHz						
2 ¹³ /fxw	2.048 ms	1.638 ms	0.819 ms						
2 ¹⁴ /fxw	4.096 ms	3.277 ms	1.638 ms						
2 ¹⁵ /fxw	8.192 ms	6.554 ms	3.277 ms						
2 ¹⁶ /fxw	16.38 ms	13.11 ms	6.554 ms						
2 ¹⁷ /fxw	32.77 ms	26.21 ms	13.11 ms						
2 ¹⁸ /fxw	65.54 ms	52.43 ms	26.21 ms						
2 ¹⁹ /fxw	131.1 ms	104.9 ms	52.43 ms						
2 ²¹ /fxw	524.3 ms	419.4 ms	209.7 ms						

Table 12-3. Interval Time of Interval Timer

Remark fxw = fx: Watchdog timer 1 clock frequency

12.2 Watchdog Timer 2

12.2.1 Functions

Watchdog timer 2 has the following functions.

- Default start watchdog timer^{Note 1}
 - \rightarrow Reset mode: Reset operation upon overflow of watchdog timer 2 (generation of WDTRES2 signal)
 - → Non-maskable interrupt request mode: NMI operation upon overflow of watchdog timer 2 (generation of INTWDT2 signal)^{Note 2}
- Input selectable from main clock and subclock as the source clock
 - Notes 1. Watchdog timer 2 automatically starts in the reset mode following reset release. When watchdog timer 2 is not used, either stop its operation before reset is executed through this function, or clear once watchdog timer 2 and stop it within the next interval time. Also, write to the WDTM2 register for verification purposes only once, even if the default settings (reset mode, interval time: fxx/2²⁵) need not be changed.
 - 2. For non-maskable interrupt servicing due to a non-maskable interrupt request signal (INTWDT2), refer to 20.10 Cautions.




Figure 12-2. Block Diagram of Watchdog Timer 2

12.2.2 Configuration

Watchdog timer 2 consists of the following hardware.

Item	Configuration
Control registers	Watchdog timer mode register 2 (WDTM2)
	Watchdog timer enable register (WDTE)

12.2.3 Registers

(1) Watchdog timer mode register 2 (WDTM2)

This register sets the overflow time and operation clock of watchdog timer 2. The WDTM2 register can be read or written in 8-bit units. This register can be read any number of times, but it can be written only once following reset release.

Reset sets this register to 67H.

Caution When the main clock is stopped and the CPU is operating on the subclock, do not access the WDTM2 register using an access method that causes a wait. For details, refer to 3.4.8 (1) (b).

Afte	er reset: 67H	R/W	Address: F	FFFF6D0	4					
	7	6	5	4	3	2	1	0		
WDTN	<i>I</i> 12 0	WDM21	WDM20	WDCS24	WDCS23	WDCS22	WDCS21	WDCS20		
									_	
	WDM21	WDM20	Selectio	on of opera	tion mode o	of watchdog	g timer 2			
	0	0	Stops ope	eration						
	0	1	Non-mask	able interru	pt request	mode (gen	eration of I	NTWDT2)		
	1	_	Reset mo	de (genera	tion of WD	TRES2)				
	details abou		-	-				-	ier 2 Clo	
Selection. 3. If the WDTM2 register is written twice after a reset, an overflow signal is forcibly output.										
	intentionally write a value o	•		•				2 register	only twic	

<R>

WDCS24	WDCS23	WDCS22	WDCS21	WDCS20	Selected Clock	fxx = 20 MHz	fxx = 16 MHz	fxx = 10 MHz			
0	0	0	0	0	2 ¹⁸ /fxx	13.1 ms	16.4 ms	26.2 ms			
0	0	0	0	1	2 ¹⁹ /fxx	26.2 ms	32.8 ms	52.4 ms			
0	0	0	1	0	2 ²⁰ /fxx	52.4 ms	65.5 ms	104.9 ms			
0	0	0	1	1	2 ²¹ /fxx	104.9 ms	131.1 ms	209.7 ms			
0	0	1	0	0	2 ²² /fxx	209.7 ms	262.1 ms	419.4 ms			
0	0	1	0	1	2 ²³ /fxx	419.4 ms	524.3 ms	838.9 ms			
0	0	1	1	0	2 ²⁴ /fxx	838.9 ms	1048.6 ms	1677.7 ms			
0	0	1	1	1	2 ²⁵ /fxx	1677.7 ms	2097.2 ms	3355.4 ms			
0	1	0	0	0	2 ⁹ /fxT	⁹ /f _{XT} 15.625 ms (f _{XT} = 32.768 kHz)					
0	1	0	0	1	2 ¹⁰ /fxT	31.25 ms (fx⊤ =	32.768 kHz)				
0	1	0	1	0	2 ¹¹ /fxT	62.5 ms (fxr = 3	2.768 kHz)				
0	1	0	1	1	2 ¹² /fxT	125 ms (fxr = 32	2.768 kHz)				
0	1	1	0	0	2 ¹³ /fxT	250 ms (fxr = 32	2.768 kHz)				
0	1	1	0	1	2 ¹⁴ /fxT	бхт 500 ms (fxт = 32.768 kHz)					
0	1	1	1	0	2 ¹⁵ /fxT 1000 ms (fxT = 32.768 kHz)						
0	1	1	1	1	2 ¹⁶ /fxT	2000 ms (fxt = 3	32.768 kHz)				
1	×	×	×	×	Operation stopped						

(2) Watchdog timer enable register (WDTE)

<R>

The counter of watchdog timer 2 is cleared and counting restarted by writing "ACH" to the WDTE register. The WDTE register can be read or written in 8-bit units. Reset sets this register to 9AH.

After res	et: 9AH	R/W	Address:	FFFF6D1	Н				
	7	6	5	4	3	2	1	0	
WDTE									
forcibly 2. When overflo 3. The rea "ACH" 4. To inte	y output. a 1-bit r w signal ad value). ntionally	memory is forcik of the V	manipula bly output /DTE regi te an ove	ation inst ister is alv	ruction i ways "9A al, write	s execut H" (value a value o	ed for the that diff	he WDTE	low signal is register, an written value o the WDTE

12.2.4 Operation

Watchdog timer 2 automatically starts in the reset mode following reset release.

The WDTM2 register can be written to only once following reset through byte access. To use watchdog timer 2, write the operation mode and the interval time to the WDTM2 register using 8-bit memory manipulation instructions. After this is done, the operation of watchdog timer 2 cannot be stopped.

The watchdog timer 2 program loop detection time interval can be selected by the WDTM2.WDCS24 to WDTM2.WDCS20 bits. Writing ACH to the WDTE register clears the counter of watchdog timer 2 and starts the count operation again. After the count operation starts, write ACH to the WDTE register within the set program loop detection time interval.

If the program loop detection time is exceeded without ACH being written to the WDTE register, a reset signal (WDTRES2) or non-maskable interrupt request signal (INTWDT2) is generated depending on the set value of the WDTM2.WDM21 and WDTM2.WDM20 bits.

To not use watchdog timer 2, write 1FH to the WDTM2 register.

For non-maskable interrupt servicing when the non-maskable interrupt request mode is set, refer to **20.10 Cautions**.

If the main clock is selected as the source clock of watchdog timer 2, the watchdog timer stops operation in the IDLE/STOP mode. Therefore, clear watchdog timer 2 by writing ACH to the WDTE register before the IDLE/STOP mode is set.

Because watchdog timer 2 operates in the HALT mode or when the subclock is selected as its source clock in the IDLE/STOP mode, exercise care that the timer does not overflow in the HALT mode.

CHAPTER 13 REAL-TIME OUTPUT FUNCTION (RTO)

13.1 Function

The real-time output function (RTO) transfers preset data to the RTBL0 and RTBH0 registers, and then transfers this data with hardware to an external device via the real-time output latches, upon occurrence of a timer interrupt. The pins through which the data is output to an external device constitute a port called a real-time output port.

Because RTO can output signal without jitter, it is suitable for controlling a stepping motor.

In the V850ES/KG1, one 6-bit real-time output port channel is provided.

The real-time output port can be set in the port mode or real-time output port mode in 1-bit units. The block diagram of RTO is shown below.




Figure 13-1. Block Diagram of RTO

13.2 Configuration

RTO consists of the following hardware.

Table 13-1.	Configuration of RTO
-------------	----------------------

Item	Configuration			
Registers	Real-time output buffer register 0 (RTBL0, RTBH0)			
Control registers	Real-time output port mode register 0 (RTPM0) Real-time output port control register 0 (RTPC0)			

(1) Real-time output buffer register 0 (RTBL0, RTBH0)

RTBL0 and RTBH0 are 4-bit registers that hold output data in advance.

These registers are mapped to independent addresses in the peripheral I/O register area.

They can be read or written in 8-bit or 1-bit units.

If an operation mode of 4 bits \times 1 channel or 2 bits \times 1 channel is specified (RTPC0.BYTE0 bit = 0), data can be individually set to the RTBL0 and RTBH0 registers. The data of both these registers can be read at once by specifying the address of either of these registers.

If an operation mode of 6 bits \times 1 channel is specified (BYTE0 bit = 1), 8-bit data can be set to both the RTBL0 and RTBH0 registers by writing the data to either of these registers. Moreover, the data of both these registers can be read at once by specifying the address of either of these registers.

Table 13-2 shows the operation when the RTBL0 and RTBH0 registers are manipulated.




Table 13-2.	Operation Durin	a Manipulation	of RTBL0 and RTE	3H0 Registers
	operation burn	g manipulation		nio negisters

Operation Mode	Register to Be	Register to Be Read			Write ^{Note}		
	Manipulated	Higher 4 bits	Lower 4 bits	Higher 4 bits	Lower 4 bits		
4 bits \times 1 channel, 2 bits \times	RTBL0	RTBH0	RTBL0	Invalid	RTBL0		
1 channel	RTBH0	RTBH0	RTBL0	RTBH0	Invalid		
6 bits \times 1 channel	RTBL0	RTBH0	RTBL0	RTBH0	RTBL0		
	RTBH0	RTBH0	RTBL0	RTBH0	RTBL0		

Note After setting the real-time output port, set output data to the RTBL0 and RTBH0 registers by the time a real-time output trigger is generated.

13.3 Registers

RTO is controlled using the following two types of registers.

- Real-time output port mode register 0 (RTPM0)
- Real-time output port control register 0 (RTPC0)

(1) Real-time output port mode register 0 (RTPM0)

This register selects the real-time output port mode or port mode in 1-bit units. The RTPM0 register can be read or written in 8-bit or 1-bit units. Reset sets this register to 00H.

After res	et: 00H	R/W	Address: F	FFFF6E4H	ł				
	7	6	5	4	3	2	1	0	
RTPM0	0	0	RTPM05	RTPM04	RTPM03	RTPM02	RTPM01	RTPM00	
	RTPM0m		Conti	ol of real-ti	me output	port (m = 0	to 5)		
	0	Real-tim	e output dis	abled					
	1	Real-tim	e output en	abled					
 Cautions 1. To reflect real-time output signals (RTPOUT00 to RTPOUT05) to the pins (RTP00 to RTP05), set them to the real-time output port with the PMC5 and PFC5 registers. 2. By enabling real-time output operation (RTPC0.RTPOE0 bit = 1), the bits specified as real-time output enabled perform real-time output, and the bits specified as real-time output disabled output 0. 3. If real-time output is disabled (RTPOE0 bit = 0), real-time output signals (RTPOUT00 to RTPOUT05) all output 0, regardless of the RTPM0 register 									
			-		-		=	-	-

(2) Real-time output port control register 0 (RTPC0)

This register is used to set the operation mode and output trigger of the real-time output port.

The relationship between the operation mode and output trigger of the real-time output port is as shown in Table 13-3.

The RTPC0 register can be read or written in 8-bit or 1-bit units.

Reset sets this register to 00H.

After res	et: 00H	R/W	Address: F	FFFF6E5H					
	<7>	6	5	4	3	2	1	0	
RTPC0	RTPOE0	RTPEG0	BYTE0	EXTR0 ^{Note 1}	0	0	0	0	1
	RTPOE0		C	Control of real	-time out	put operatio	on		1
	0	Disables o	peration ^{NG}	ote 2					1
	1	Enables o	peration						I
									1
	RTPEG0			Valid edge	of INTTN	1000 signal			1
	0	Falling edg	ge ^{Note 3}						1
	1	Rising edg	je						
									1
	BYTE0			n of channel	0	tion for rea	I-time outp	out	1
	0			bits × 1 char	inel				1
	1	6 bits \times 1 o	channel						
	 For the EXTR0 bit, refer to Table 13-3. When real-time output operation is disabled (RTPOE0 bit = 0), real-time output signals (RTPOUT00 to RTPOUT05) all output 0. The INTTM000 signal is output for 1 clock of the count clock selected with 16-bit timer/event counter 00. 								
Caution		m the se E0 bit = 0	-	or the RTP	EGO, B	YTEO, an	a EXTRO	bits only	y when the

Table 13-3. Operation Modes and Output Triggers of Real-Time Output Port

BYTE0	EXTR0	Operation Mode	RTBH0 (RTP04, RTP05)	RTBL0 (RTP00 to RTP03)
0	0	4 bits \times 1 channel,	INTTM51	INTTM50
	1	2 bits \times 1 channel	INTTM50	INTTM000
1	0	6 bits \times 1 channel	INTTM50	
	1		INTTM000	

13.4 Operation

If the real-time output operation is enabled by setting the RTPC0.RTPOE0 bit to 1, the data of the RTBH0 and RTBL0 registers is transferred to the real-time output latch in synchronization with the generation of the selected transfer trigger (set by the RTPC0.EXTR0 and RTPC0.BYTE0 bits). Of the transferred data, only the data of the bits specified as real-time output enabled by the RTPM0 register is output from bits RTPOUT00 to RTPOUT05. The bits specified as real-time output disabled by the RTPM0 register output 0.

If the real-time output operation is disabled by clearing the RTPOE0 bit to 0, the RTPOUT00 to RTPOUT05 signals output 0 regardless of the setting of the RTPM0 register.




Figure 13-2. Example of Operation Timing (When EXTR0 Bit = 0, BYTE0 Bit = 0)

Remark For the operation during standby, refer to CHAPTER 22 STANDBY FUNCTION.

13.5 Usage

- (1) Disable real-time output. Clear the RTPC0.RTPOE0 bit to 0.
- (2) Perform initialization as follows.
 - Specify the real-time output port mode or port mode in 1-bit units. Set the RTPM0 register.
 - Channel configuration: Select the trigger and valid edge. Set the RTPC0.EXTR0, RTPC0.BYTE0, and RTPC0.RTPEG0 bits.
 - Set the initial values to the RTBH0 and RTBL0 registers^{Note 1}.
- (3) Enable real-time output. Set the RTPOE0 bit to 1.
- (4) Set the next output value to the RTBH0 and RTBL0 registers by the time the selected transfer trigger is generated^{Note 2}.
- (5) Set the next real-time output value to the RTBH0 and RTBL0 registers through interrupt servicing corresponding to the selected trigger.
- **Notes 1.** If write to the RTBH0 and RTBL0 registers is performed when the RTPOE0 bit = 0, that value is transferred to real-time output latches 0H and 0L, respectively.
 - 2. Even if write is performed to the RTBH0 and RTBL0 registers when the RTPOE0 bit = 1, data transfer to real-time output latches 0H and 0L is not performed.
- Caution To reflect the real-time output signals (RTPOUT00 to RTPOUT05) to the pins, set the real-time output ports (RTP00 to RTP05) with the PMC5 and PFC5 registers.

13.6 Cautions

- (1) Prevent the following conflicts by software.
 - Conflict between real-time output disable/enable switching (RTPOE0 bit) and selected real-time output trigger
 - Conflict between write to the RTBH0 and RTBL0 registers in the real-time output enabled status and the selected real-time output trigger.
- (2) Before performing initialization, disable real-time output (RTPOE0 bit = 0).
- (3) Once real-time output has been disabled (RTPOE0 bit = 0), be sure to initialize the RTBH0 and RTBL0 registers before enabling real-time output again (RTPOE0 bit = $0 \rightarrow 1$).

13.7 Security Function

A circuit that sets the pin outputs to high impedance as a security function for when malfunctions of a stepping motor controlled by RTO occur is provided on chip. It forcibly resets the pins allocated to RTP00 to RTP05 via external interrupt INTP0 pin edge detection, placing them in the high-impedance state.

The ports (P50 to P55 pins) placed in high impedance by INTPO^{Note 1} pin is initialized^{Note 2}, so settings for these ports must be performed again.

Notes 1. Regardless of the port settings, P50 to P55 pins are all placed in high impedance via INTP0.

- 2. The bits that are initialized are all the bits corresponding to P50 to P55 pins of the following registers.
 - P5 register
 - PM5 register
 - PMC5 register
 - PU5 register
 - PFC5 register
 - PF5 register

The block diagram of the security function is shown below.




Figure 13-3. Block Diagram of Security Function

This function is set with the PLLCTL.RTOST0 bit.

(1) PLL control register (PLLCTL)

The PLLCTL register is an 8-bit register that controls the RTO security function and PLL. This register can be read or written in 8-bit or 1-bit units. Reset sets this register to 01H.

After res	set: 01H	R/W	Address: F	FFFF806H					
	7	6	5	4	3	<2>	<1>	<0>	
PLLCTL	0	0	0	0	0	RTOST0	SELPLL ^{Note}	PLLON ^{Note}	
									1
	RTOST0		Contr	ol of RTP00	to RTP0	5 security fu	Inction		
	0	INTP0 pin	is not use	d as trigger	for securi	ty function			
	1	INTP0 pin	is used as	s trigger for s	security fu	unction			
1	FUNCTION ns 1. Be sel 2. To pla fur [Pr <1: <2: <3: 3. Be	N. fore outp lect the IN set aga acing the action. rocedure > Cancel RTOST > Set the > Set aga	outting a NTP0 pin in the p m in higl to set po the sec 0 bit to 0. RTOST0 ain as rea	value to interrupt (orts (P50 h impedar orts again] curity func bit to 1 (c al-time out	the rea edge de to P55 nce via f ction an only if re put port	I-time out tection an pins) as the INTP0 d enable equired) t.	tput port d then se real-tim pin, firs port set	s (RTP00 et the RT(e output t cancel t	ENERATION to RTP05), DST0 bit. ports after the security clearing the

CHAPTER 14 A/D CONVERTER

14.1 Function

The A/D converter converts analog input signals into digital values with a resolution of 10 bits and has an 8channel (ANI0 to ANI7) configuration.

The A/D converter has the following functions.

(1) 10-bit resolution A/D conversion

1 analog input channel is selected from ANI0 to ANI7, and an A/D conversion operation with resolution of 10 bits is repeatedly executed. Every time A/D conversion is completed, an interrupt request signal (INTAD) is generated.

(2) Power fail detection function

This is a function to detect low voltage in a battery. The results of A/D conversion (the value in the ADCRH register) and the PFT register are compared, and INTAD signal is generated only when the comparison conditions match.

14.2 Configuration

The A/D converter consists of the following hardware.




Figure 14-1. Block Diagram of A/D Converter

Table 14-1. Registers of A/D Converter Used by Software

Item	Configuration
Registers	 A/D conversion result register (ADCR) A/D conversion result register H (ADCRH): Only higher 8 bits can be read Power fail comparison threshold register (PFT) A/D converter mode register (ADM) Analog input channel specification register (ADS) Power fail comparison mode register (PFM)

(1) ANI0 to ANI7 pins

These are analog input pins for the 8 channels of the A/D converter. They are used to input analog signals to be converted into digital signals. Pins other than those selected as analog input by the ADS register can be used as input ports.

(2) Sample & hold circuit

The sample & hold circuit samples the analog input signals selected by the input circuit and sends the sampled data to the voltage comparator. This circuit holds the sampled analog input voltage during A/D conversion.

(3) Series resistor string

The series resistor string is connected between AVREF0 and AVss and generates a voltage for comparison with the analog input signal.

(4) Voltage comparator

The voltage comparator compares the value that is sampled and held with the output voltage of the series resistor string.

(5) Successive approximation register (SAR)

This register compares the sampled analog voltage value with the voltage value from the series resistor string, and converts the comparison result starting from the most significant bit (MSB).

When the least significant bit (LSB) has been converted to a digital value (end of A/D conversion), the contents of the SAR register are transferred to the ADCR register.

The SAR register cannot be read or written directly.

(6) A/D conversion result register (ADCR), A/D conversion result register H (ADCRH)

Each time A/D conversion ends, the conversion results are loaded from the successive approximation register and the results of A/D conversion are held in the higher 10 bits of this register (the lower 6 bits are fixed to 0).

(7) Controller

The controller compares the A/D conversion results (the value of the ADCRH register) with the value of the PFT register when A/D conversion ends or the power fail detection function is used. It generates INTAD signal only when the comparison conditions match.

(8) AVREFO pin

This is the analog power supply pin/reference voltage input pin of the A/D converter. Always use the same potential as the V_{DD} pin even when not using the A/D converter.

The signals input to the ANI0 to ANI7 pins are converted into digital signals based on the voltage applied across AVREF0 and AVss.

(9) AVss pin

This is the ground potential pin of the A/D converter. Always use the same potential as the Vss pin even when not using the A/D converter.

(10) A/D converter mode register (ADM)

This register sets the conversion time of the analog input to be converted to a digital signal and the conversion operation start/stop.

(11) Analog input channel specification register (ADS)

This register specifies the input port for the analog voltage to be converted to a digital signal.

(12) Power fail comparison mode register (PFM)

This register sets the power fail monitoring mode.

(13) Power fail comparison threshold register (PFT)

This register sets the threshold to be compared with the ADCR register.

14.3 Registers

The A/D converter is controlled by the following registers.

- A/D converter mode register (ADM)
- Analog input channel specification register (ADS)
- Power fail comparison mode register (PFM)
- Power fail comparison threshold register (PFT)
- A/D conversion result register, A/D conversion result register H (ADCR, ADCRH)

(1) A/D converter mode register (ADM)

This register sets the conversion time of the analog input signal to be converted into a digital signal as well as conversion start and stop.

The ADM register can be read or written in 8-bit or 1-bit units.

Reset sets this register to 00H.

Δfter re	set: 00H	R/V	V Address: FFFF	-200H					
Allerie					_				
ADM	<7> ADCS			4 3 R1 FR0	2		I		
ADM	ADUS		0 FR2 FR1 FR0 0 0 ADCS2						
	ADCS		Control of A/D conversion operation						
	0	Cor	nversion operation sto						
	1	Conversion operation enabled							
	FR2 F	R1 FI	70	Selection	of conversion tim	٩			
					fxx	0			
			Conversion time ^{Note 1}	20 MHz AV _{REF0} ≥ 4.5 V					
	0	0 0	0 288/fxx	14.4 <i>μ</i> s	AV _{REF0} ≥ 4.0 V 18.0 μs	AV _{REF0} ≥ 2.7 V 28.8 μs			
	0	0	1 240/fxx	Setting prohibited	15.0 <i>μ</i> s	24.0 <i>µ</i> s			
	0	1 (0 192/fxx	Setting prohibited	Setting prohibited	19.2 μs			
	0	1	1 Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited			
	1	0 0) 144/fxx	Setting prohibited	Setting prohibited	14.4 <i>μ</i> s			
	1	0	1 120/fxx	Setting prohibited	Setting prohibited	Setting prohibited			
	1	1 () 96/fxx	Setting prohibited	Setting prohibited	Setting prohibited			
	1	1							
	ADCS2				for boosting one	vetie e Note 2			
	0		Control of reference vo erence voltage genera			ration			
	1			•					
1 Reference voltage generator operation stopped Notes 1. Set the conversion time (time actually required for A/D conversion) as follows. 4.0 V ≤ AV _{REF0} ≤ 5.5 V: 14 to 100 μs 2.7 V ≤ AV _{REF0} < 4.0 V: 17 to 100 μs									
703215Y If the sa those ab Rewritin 3. When th	access f , 70F32 me valu oove wh g the Fl e main	to the 14H, 3 ue is v ile the R2 to clock	6, 2, and 1 to "0". ADM register, ex 70F3214HY, 70F3 written to the AD e ADCS bit = 1, c FR0 bits is prohil is stopped and the ng an access me	ccept the ADC 215H, and 70 M register wi onversion is bited while th the CPU is op	F3215HY, wi ith the V850B stopped and ne ADCS bit perating on t	hile the ADCS ES/KG1 prod I started fron = 1. the subclock	S bit = 1. ucts other than n the beginning , do not access		

User's Manual U16890EJ2V0UD

Remark fxx: Main clock frequency

439


<R>

ADCS	ADCS2	A/D Conversion Operation
0	0	Stopped status (DC power consumption path does not exist)
0	1	Conversion standby mode (only the reference voltage generator for boosting consumes power)
1	0	Conversion mode (reference voltage generator stops operation ^{Note})
1	1	Conversion mode (reference voltage generator is operating)

Table 14-2. Setting of ADCS Bit and ADCS2 Bit

Note The data obtained by the first conversion must not be used.





(2) Analog input channel specification register (ADS)

This register specifies the analog voltage input port for A/D conversion. The ADS register can be read or written in 8-bit units. Reset sets this register to 00H.

	7	6	5	4	3	2	1	0
ADS	0	0	0	0	0	ADS2	ADS1	ADS
	ADS2	ADS1	ADS0	Sp	ecificatior	of analog i	nput chann	el
	0	0	0	ANI0				
	0	0	1	ANI1				
	0	1	0	ANI2				
	0	1	1	ANI3				
	1	0	0	ANI4				
	1	0	1	ANI5				
	1	1	0	ANI6				
	1	1	1	ANI7				
		1. Bes	ure to cle	ear bits 3		0". oped and	the CPI	liso
		subo	lock, do	not acces	ss the A	DS register bs to 3.4.8	er using a	

<R>

(3) A/D conversion result register, A/D conversion result register H (ADCR, ADCRH)

The ADCR and ADCRH registers store the A/D conversion results.

These registers are read-only, in 16-bit or 8-bit units. However, specify the ADCR register for 16-bit access, and the ADCRH register for 8-bit access. In the ADCR register, the 10 bits of conversion results are read in the higher 10 bits and 0 is read in the lower 6 bits. In the ADCRH register, the higher 8 bits of the conversion results are read.

After reset, these registers are undefined.

After re	set: Undefi	ined R	Addres	s: FFFFf2	204H				
	15 14	13 12	11 10	98	76	54	32	1 0	_
ADCR	AD9 AD8	AD7 AD6	AD5 AD4	AD3 AD2	AD1 AD0	0 0	0 0	0 0]
	set: Undefi	6	5	s: FFFFf2	3	2	1	0	1
ADCRH	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	
	Caution	subcloc	ck, do n	ot acces		OCR and	ADCRH	register	ing on th s using a 1) (b).

The following shows the relationship between the analog input voltage input to the analog input pins (ANI0 to ANI7) and A/D conversion results (ADCR register).

SAR = INT
$$\left(\frac{V_{IN}}{AV_{REF0}} \times 1024 + 0.5\right)$$

ADCR^{Note} = SAR × 64

Or,

$$\begin{split} (SAR - 0.5) \times & \frac{AV_{\mathsf{REF0}}}{1024} \leq \mathsf{V}_{\mathsf{IN}} < (SAR + 0.5) \times & \frac{AV_{\mathsf{REF0}}}{1024} \\ \\ \mathsf{INT}(): & \mathsf{Function that returns the integer part of the value in parentheses} \\ \\ \mathsf{V}_{\mathsf{IN}}: & \mathsf{Analog input voltage} \\ \\ \mathsf{AV}_{\mathsf{REF0}}: & \mathsf{Voltage of } \mathsf{AV}_{\mathsf{REF0}} \mathsf{pin} \\ \\ \mathsf{ADCR}: & \mathsf{Value in the } \mathsf{ADCR register} \end{split}$$

Note The lower 6 bits of the ADCR register are fixed to 0.

The following shows the relationship between the analog input voltage and A/D conversion results.




Figure 14-3. Relationship Between Analog Input Voltage and A/D Conversion Results

(4) Power fail comparison mode register (PFM)

This register sets the power fail monitoring mode.

The PFM register compares the value in the PFT register with the value of the ADCRH register.

The PFM register can be read or written in 8-bit or 1-bit units.

Reset sets this register to 00H.

	<7>	< 6 >	5	4	3	2	1	0
PFM	PFEN	PFCM	0	0	0	0	0	0
	PFEN		Selectio	on of power	fail compa	irison enab	le/disable	
	0	Power fai	l comparis	on disabled	ł			
	1	Power fail comparison enabled						
	PFCM	1 Selection of power fail comparison mode						
	0	Interrupt request signal (INTAD) generated when ADCR \ge PFT			hen ADCR ≥ PFT			
	1	Interrupt	request sig	nal (INTAE) generate	ed when AD	DCR < PFT	
	Cautions	caus	lock, do es a wai	not acce t. For det	ss the PF ails, refe	ped and M registe r to 3.4.8 is proh	er using a (1) (b).	an acces

(5) Power fail comparison threshold register (PFT)

The PFT register sets the comparison value in the power fail comparison mode.

The 8-bit data set in the PFT register is compared with the value of the ADCRH register.

The PFT register can be read or written in 8-bit units.

Reset sets this register to 00H.

	After	reset: 00H	R/W A	ddress: Ff	FFF203H					
		7	6	5	4	3	2	1	0	
	PF	Т								
<r></r>		Caution	subc caus 2. Writi (ADM	lock, do es a wait. ng to th	not acces For deta e PFT r = 1) (μ	s the PF iils, refer egister PD70321	T register to 3.4.8 (is prohit	r using a (1) (b). pited dui	n access ring A/D	ting on the method that conversion 70F3214HY,

14.4 Operation

14.4.1 Basic operation

- <1> Select the channel whose analog signal is to be converted into a digital signal using the ADS register.
- <2> Set (1) the ADM.ADCS2 bit and wait 17 μ s (14 μ s when AVREF0 \geq 4.0 V) or longer.
- <3> Set the ADM.ADCS bit to 1 to start A/D conversion. (Steps <4> to <10> are executed by hardware.)
- <4> The sample & hold circuit samples the voltage input to the selected analog input channel.
- <5> After sampling for a specific time, the sample & hold circuit enters the hold status and holds the input analog voltage until it has been converted into a digital signal.
- <6> Set bit 9 of the successive approximation register (SAR). The tap selector sets the voltage tap of the series resistor string to (1/2) × AV_{REF0}.
- <7> The voltage comparator compares the voltage difference between the voltage tap of the series resistor string and the analog input voltage. If the analog input voltage is greater than (1/2) × AVREF0, the MSB of the SAR register remains set. If the analog input voltage is less than (1/2) × AVREF0, the MSB is reset.
- <8> Next, bit 8 of the SAR register is automatically set and the next comparison starts. Depending on the value of bit 9 to which the result of the preceding comparison has been set, the voltage tap of the series resistor string is selected as follows.
 - Bit 9 = 1: (3/4) × AVREF0
 - Bit 9 = 0: (1/4) × AVREF0

The analog input voltage is compared with one of these voltage taps and bit 8 of the SAR register is manipulated as follows depending on the result of the comparison.

Analog input voltage \geq voltage tap: Bit 8 = 1

Analog input voltage \leq voltage tap: Bit 8 = 0

<9> The above steps are repeated until bit 0 of the SAR register has been manipulated.

- <10> When comparison of all 10 bits of the SAR register has been completed, the valid digital value remains in the SAR register, and the value of the SAR register is transferred and latched to the ADCR register. At the same time, an A/D conversion end interrupt request signal (INTAD) is generated.
- <11> Repeat steps <4> to <10> until the ADCS bit is cleared to 0.

For another A/D conversion, start at <3>. However, when operating the A/D converter with the ADCS2 bit cleared to 0, start at <2>.

14.4.2 A/D conversion operation

- Setting the ADM.ADCS bit to 1 starts conversion of the signal input to the channel specified by the ADS register. Upon completion of the conversion, the conversion result is stored in the ADCR register and a new conversion starts.
- <R> Writing to the ADM, ADS, PFT, and PFM registers during conversion differs depending on the products, as shown below.

μPD703215, 703215Y, 70F3214H, 70F3214HY, 70F3215H, 70F3215HY	Writing to the ADM, ADS, PFT, and PFM registers during conversion is prohibited.
μΡD703212, 703212Y, 703213, 703213Y, 703214, 703214Y, 70F3214, 70F3214Y	Writing to the ADM, ADS, PFT, and PFM registers during conversion is enabled. However, if the ADM, ADS, PFT, or PFM register is written during conversion, conversion is interrupted and the conversion operation starts again from the beginning.

- If the ADCS bit is cleared to 0 during conversion, conversion is interrupted and the conversion operation is stopped.
- For whether or not the conversion end interrupt request signal (INTAD) is generated, refer to 14.4.3.

14.4.3 Power fail monitoring function

The conversion end interrupt request signal (INTAD) can be controlled as follows using the PFM and PFT registers.

- If the PFM.PFEN bit = 0, the INTAD signal is generated each time conversion ends.
- If the PFEN bit = 1 and the PFM.PFCM bit = 0, the conversion result and the value of the PFT register are compared when conversion ends, and the INTAD signal is output only if ADCRH ≥ PFT.
- If the PFEN and PFCM bits = 1, the conversion result and the value of the PFT register are compared when conversion ends and the INTAD signal is output only if ADCRH < PFT.
- Because, when the PFEN bit = 1, the conversion result is overwritten after the INTAD signal has been output, unless the conversion result is read by the time the next conversion ends, in some cases it may appear as if the actual operation differs from the operation described above (refer to **Figure 14-4**).




Figure 14-4. Power Fail Monitoring Function (PFCM Bit = 0)

14.4.4 Setting method

The following describes how to set registers.

- When using the A/D converter for A/D conversion
 - <1> Set (1) the ADM.ADCS2 bit.
 - <2> Select the channel and conversion time by setting the ADS.ADS2 to ADS.ADS0 bits and the ADM.FR2 to ADM.FR0 bits.
 - <3> Set (1) the ADM.ADCS bit.
 - <4> Transfer the A/D conversion data to the ADCR register.
 - <5> An interrupt request signal (INTAD) is generated.

<Changing the channel>

- <6> Change the channel by setting the ADS2 to ADS0 bits.
- <7> Transfer the A/D conversion data to the ADCR register.
- <8> An interrupt request signal (INTAD) is generated.
- <Ending A/D conversion>
 - <9> Clear (0) the ADCS bit.
 - <10> Clear (0) the ADCS2 bit.
 - Cautions 1. The time taken from <1> to <3> must be 17 μ s (14 μ s when AV_{REF0} ≥ 4.0 V) or longer.
 - 2. Steps <1> and <2> may be reversed.
 - 3. Step <1> may be omitted. However, if omitted, do not use the first conversion result after <3>.
 - 4. The time taken from <4> to <7> is different from the conversion time set by the FR2 to FR0 bits.

The time taken for <6> and <7> is the conversion time set by the FR2 to FR0 bits.

- When using the A/D converter for the power fail function
 - <1> Set (1) the PFM.PFEN bit.
 - <2> Set the power fail comparison conditions by using the PFM.PFCM bit.
 - <3> Set (1) the ADM.ADCS2 bit.
 - <4> Select the channel and conversion time by setting the ADS.ADS2 to ADS.ADS0 bits and the ADM.FR2 to ADM.FR0 bits.
 - <5> Set the threshold value in the PFT register.
 - <6> Set (1) the ADM.ADCS bit.
 - <7> Transfer the A/D conversion data to the ADCR register.
 - <8> Compare the ADCR register with the PFT register. An interrupt request signal (INTAD) is generated when the conditions match.
- <Changing the channel>
 - <9> Change the channel by setting the ADS2 to ADS0 bits.
 - <10> Transfer the A/D conversion data to the ADCR register.
 - <11> The ADCR register is compared with the PFT register. When the conditions match, an INTAD signal is generated.
- <Ending A/D conversion>
 - <12> Clear (0) the ADCS bit.
 - <13> Clear (0) the ADCS2 bit.

14.5 Cautions


<R>

(1) Power consumption in standby mode

The operation of the A/D converter stops in the standby mode. At this time, the power consumption can be reduced by stopping the conversion operation (the ADM.ADCS bit = 0) and stopping the reference voltage circuit (ADM.ADCS2 bit = 0).

Figure 14-5 shows an example of how to reduce the power consumption in the standby mode.

Figure 14-5. Example of How to Reduce Power Consumption in Standby Mode



(2) Input range of ANI0 to ANI7 pins

Use the A/D converter with the ANI0 to ANI7 pin input voltages within the specified range. If a voltage of AVREF0 or higher or AVss or lower (even if within the absolute maximum ratings) is input to these pins, the conversion value of the channel is undefined. Also, this may affect the conversion value of other channels.

(3) Conflicting operations

(a) Conflict between writing to the ADCR register and reading from ADCR register upon the end of conversion

Reading the ADCR register takes precedence. After the register has been read, a new conversion result is written to the ADCR register.

(b) Conflict between writing to the ADCR register and writing to the ADM register or writing to the ADS register upon the end of conversion

Writing to the ADM register or ADS register takes precedence. The ADCR register is not written, and neither is the conversion end interrupt request signal (INTAD) generated.

(4) Measures against noise

To keep a resolution of 10 bits, be aware of noise on the AVREF0 and ANI0 to ANI7 pins. The higher the output impedance of the analog input source, the greater the effect of noise. Therefore, it is recommended to connect external capacitors as shown in Figure 14-6 to reduce noise.




Figure 14-6. Handling of Analog Input Pins

(5) ANI0/P70 to ANI7/P77 pins

The analog input pins (ANI0 to ANI7) function alternately as input port pins (P70 to P77).

When performing A/D conversion by selecting any of the ANI0 to ANI7 pins, do not execute an input instruction to port 7 during conversion. This may decrease the conversion resolution.

If digital pulses are applied to the pin adjacent to the pin subject to A/D conversion, the value of the A/D conversion may differ from the expected value because of coupling noise. Therefore, do not apply pulses to the pin adjacent to the pin subject to A/D conversion.

(6) Input impedance of AVREFO pin

A series resistor string of tens of $k\Omega$ is connected between the AV_{REF0} pin and AV_{SS} pin.

Therefore, if the output impedance of the reference voltage source is high, this will result in a series connection to the series resistor string between the AV_{REF0} pin and AV_{SS} pin, resulting in a large reference voltage error.


(7) Interrupt request flag (ADIC.ADIF bit)

Even when the ADS register is changed, the ADIF bit is not cleared (0).

Therefore, if the analog input pin is changed during A/D conversion, the ADIF bit may be set (1) because A/D conversion of the previous analog input pin ends immediately before the ADS register is rewritten. In a such case, note that if the ADIF bit is read immediately after the ADS register has been rewritten, the ADIF bit is set (1) even though A/D conversion of the analog input pin after the change has not been completed.

When stopping A/D conversion once and resuming it, clear the ADIF bit (0) before resuming A/D conversion.





(8) Conversion results immediately after A/D conversion start

If the ADM.ADCS bit is set to 1 within 17 μ s (14 μ s when AVREF0 \geq 4.0 V) after the ADM.ADCS2 bit has been set to 1, or if the ADCS bit is set to 1 with the ADCS2 bit cleared to 0, the converted value immediately after the A/D conversion operation has started may not satisfy the rating. Take appropriate measures such as polling the A/D conversion end interrupt request signal (INTAD) and discarding the first conversion result.

(9) Reading A/D conversion result register (ADCR)

When the ADM or ADS register has been written, the contents of the ADCR register may become undefined. When the conversion operation is complete, read the conversion results before writing to the ADM or ADS register. A correct conversion result may not be able to be read at a timing other than the above. When the CPU is operating on the subclock and main clock oscillation (fx) is stopped, do not read the ADCR register.

(10) A/D converter sampling time and A/D conversion start delay time

The A/D converter sampling time differs depending on the set value of the ADM register. A delay time exists until actual sampling is started after A/D converter operation is enabled.

When using a set in which the A/D conversion time must be strictly observed, care is required for the contents shown in Figure 14-8 and Table 14-3.






Table 14-3.	A/D Converter Sampling	Time and A/D Conversion Start Dela	v Time (ADM Register Set Value)
			,

FR2	FR1	FR0	Conversion Time	Conversion Time Sampling Time			A/D Conversion Start Delay Time ^{Note 1}				
					No	ote 2	Note 3				
					MIN.	MAX.	MIN.	MAX.			
0	0	0	288/fxx	40/fxx	32/fxx	36/fxx	11/fxx	12/fxx			
0	0	1	240/fxx	32/fxx	28/fxx	32/fxx	11/fxx	12/fxx			
0	1	0	192/fxx	24/fxx	24/fxx	28/fxx	10/fxx	11/fxx			
1	0	0	144/fxx	20/fxx	16/fxx	18/fxx	9/f×x	10/fxx			
1	0	1	120/fxx	16/fxx	14/fxx	16/fxx	9/fxx	10/fxx			
1	1	0	96/fxx	12/fxx	12/fxx	14/fxx	11/fxx	12/fxx			
0	ther than abov	ve	Setting prohibited	_	-	-	-	-			

Notes 1. The A/D conversion start delay time is the time after the wait period. For the wait function, refer to 3.4.8 (1) (b) Access to special on-chip peripheral I/O register.

- **2.** μPD703212, 703212Y, 703213, 703213Y, 703214, 703214Y, 70F3214, 70F3214Y
- **3.** μPD703215, 703215Y, 70F3214H, 70F3214HY, 70F3215H, 70F3215HY

Remark fxx: Main clock frequency

(11) Internal equivalent circuit

The following shows the equivalent circuit of the analog input block.




Figure 14-9. Internal Equivalent Circuit of ANIn Pin

<R> (12) Variation of A/D conversion results

The results of the A/D conversion may vary depending on the fluctuation of the supply voltage, or may be affected by noise. To reduce the variation, take counteractive measures with the program such as averaging the A/D conversion results.

<R> (13) A/D conversion result hysteresis characteristics

The successive approximation type A/D converter holds the analog input voltage in the internal sample & hold capacitor and then performs A/D conversion. After the A/D conversion has finished, the analog input voltage remains in the internal sample & hold capacitor. As a result, the following phenomena may occur.

- When the same channel is used for A/D conversions, if the voltage is higher or lower than the previous A/D conversion, then hysteresis characteristics may appear where the conversion result is affected by the previous value. Thus, even if the conversion is performed at the same potential, the result may vary.
- When switching the analog input channel, hysteresis characteristics may appear where the conversion result is affected by the previous channel value. This is because one A/D converter is used for the A/D conversions. Thus, even if the conversion is performed at the same potential, the result may vary.

Therefore, to obtain more accurate conversion result, perform A/D conversion twice successively for the same channel, and discard the first conversion result.

(14) Writing to register during A/D conversion

Writing to the ADM, ADS, PFT, and PFM registers during A/D conversion (ADM.ADCS bit = 1) differs depending on the products, as shown below.

μPD703215, 703215Y, 70F3214H, 70F3214HY, 70F3215H, 70F3215HY	Writing to the ADM, ADS, PFT, and PFM registers during conversion is prohibited.
μPD703212, 703212Y, 703213, 703213Y, 703214, 703214Y, 70F3214, 70F3214Y	Writing to the ADM, ADS, PFT, and PFM registers during conversion is enabled. However, if the ADM, ADS, PFT, or PFM register is written during conversion, conversion is interrupted and the conversion operation starts again from the beginning.

<R>

14.6 How to Read A/D Converter Characteristics Table

Here, special terms unique to the A/D converter are explained.

(1) Resolution

This is the minimum analog input voltage that can be identified. That is, the percentage of the analog input voltage per bit of digital output is called 1 LSB (Least Significant Bit). The percentage of 1 LSB with respect to the full scale is expressed by %FSR (Full Scale Range). %FSR indicates the ratio of analog input voltage that can be converted as a percentage, and is always represented by the following formula regardless of the resolution.

- 1 %FSR = (Max. value of analog input voltage that can be converted Min. value of analog input voltage that can be converted)/100
 - $= (AV_{REF0} 0)/100$
 - = AVREF0/100

1 LSB is as follows when the resolution is 10 bits.

 $1 \text{ LSB} = 1/2^{10} = 1/1024$

= 0.098%FSR

Accuracy has no relation to resolution, but is determined by overall error.

(2) Overall error

This shows the maximum error value between the actual measured value and the theoretical value. Zero-scale error, full-scale error, linearity error and errors that are combinations of these express the overall error.

Note that the quantization error is not included in the overall error in the characteristics table.





Figure 14-10. Overall Error

(3) Quantization error

When analog values are converted to digital values, a $\pm 1/2$ LSB error naturally occurs. In an A/D converter, an analog input voltage in a range of $\pm 1/2$ LSB is converted to the same digital code, so a quantization error cannot be avoided.

Note that the quantization error is not included in the overall error, zero-scale error, full-scale error, integral linearity error, and differential linearity error in the characteristics table.


Figure 14-11. Quantization Error



(4) Zero-scale error

This shows the difference between the actual measurement value of the analog input voltage and the theoretical value (1/2 LSB) when the digital output changes from 0.....000 to 0.....001.

Figure 14-12. Zero-Scale Error



(5) Full-scale error

This shows the difference between the actual measurement value of the analog input voltage and the theoretical value (full scale -3/2 LSB) when the digital output changes from 1.....110 to 1.....111.





Figure 14-13. Full-Scale Error

(6) Differential linearity error

While the ideal width of code output is 1 LSB, this indicates the difference between the actual measurement value and the ideal value. This indicates the basic characteristics of the A/D conversion when the voltage applied to the analog input pins of the same channel is consistently increased bit by bit from AVss to AVREFO. When the input voltage is increased or decreased, or when two or more channels are used, refer to **14.6 (2) Overall error**.






(7) Integral linearity error

This shows the degree to which the conversion characteristics deviate from the ideal linear relationship. It expresses the maximum value of the difference between the actual measurement value and the ideal straight line when the zero-scale error and full-scale error are 0.





(8) Conversion time


This expresses the time from when the analog input voltage was applied to the time when the digital output was obtained.

The sampling time is included in the conversion time in the characteristics table.

(9) Sampling time

This is the time the analog switch is turned on for the analog voltage to be sampled by the sample & hold circuit.

Figure 14-16. Sampling Time



CHAPTER 15 D/A CONVERTER

15.1 Functions


In the V850ES/KG1, two channels of D/A converter (DAC0, DAC1) are provided. The D/A converter has the following functions.

- O 8-bit resolution \times 2 channels
- O R-2R ladder string method
- O Conversion time: 20 µs (MAX.) (AVREF1 = 2.7 to 5.5 V)
- O Analog output voltage: AVREF1 × m/256 (m = 0 to 255; value set to DACSn register)
- O Operation modes: Normal mode, real-time output mode

 $\textbf{Remark} \quad n=0,\ 1$

15.2 Configuration

The D/A converter configuration is shown below.





The D/A converter consists of the following hardware.

Table 15-1.	Configuration	of D/A	Converter
-------------	---------------	--------	-----------

Item	Configuration
Control register	D/A converter mode register (DAM)
	D/A conversion value setting registers 0 and 1 (DACS0, DACS1)

15.3 Registers

The registers that control the D/A converter are as follows.

- D/A converter mode register (DAM)
- D/A conversion value setting registers 0 and 1 (DACS0, DACS1)

(1) D/A converter mode register (DAM)

This register controls the operation of the D/A converter. The DAM register can be read or written in 8-bit or 1-bit units. Reset sets this register to 00H.


	7	6	5	4	3	<2>	1	<0>
DAM	0	0	0	0	DAMD1	DACE1	DAMD0	DACE0
	DAMDn		Selectior	n of D/A con	verter oper	ation mode	e (n = 0, 1)	
	0	Normal ı	node					
	1	Real-tim	e output m	ode ^{Note}				
	DACEn		D/A conve	erter operatio	on enable/d	isable con	trol (n = 0, ⁻	1)
	0	Disable	operation					
	1	Enable o	peration					
	Note The	e output	trigger in t	the real-tim	ne output r	node (DA	MDn bit =	1) is as fo
		•	00		•	``		IT TIMER I

(2) D/A conversion value setting registers 0 and 1 (DACS0, DACS1)

These registers set the analog voltage value output to the ANO0 and ANO1 pins.

These registers can be read or written in 8-bit units.

Reset sets these registers to 00H.



15.4 Operation

15.4.1 Operation in normal mode

D/A conversion is performed using a write operation to the DACSn register as the trigger. The setting method is described below.

- <1> Clear the DAM.DAMDn bit to 0 (normal mode).
- <2> Set the analog voltage value to be output to the ANOn pin to the DACSn register. Steps <1> and <2> above constitute the initial settings.
- <3> Set the DAM.DACEn bit to 1 (D/A conversion enable).
 D/A converted analog voltage value is output from the ANOn pin when this setting is performed.
- <4> To change the analog voltage value, write to the DACSn register. The analog voltage value immediately before set is held until the next write operation is performed.
- Remarks 1. For the alternate-function pin settings, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.
 - **2.** n = 0, 1

15.4.2 Operation in real-time output mode

D/A conversion is performed using the interrupt request signals (INTTMH0, INTTMH1) of 8-bit timers H0 and H1 as the trigger.

The setting method is described below.

- <1> Set the DAM.DAMDn bit to 1 (real-time output mode).
- <2> Set the analog voltage value to be output to the ANOn pin to the DACSn register.
- <3> Set the DAM.DACEn bit to 1 (D/A conversion enable).

Steps <1> to <3> above constitute the initial settings.

- <4> Operate 8-bit timers H0 and H1.
- <5> D/A converted analog voltage value is output from the ANOn pin when the INTTMH0 and INTTMH1 signals are generated.

Set the next output analog voltage value to the DACSn register, before the next INTTMH0 and INTTMH1 signals are generated.

- <6> After that, the value set in the DACSn register is output from the ANOn pin every time the INTTMH0 are INTTMH1 signals are generated.
- **Remarks 1.** The output values of the ANO0 and ANO1 pins up to <5> above are undefined.
 - For the output values of the ANO0 and ANO1 pins in the IDLE, HALT, and STOP modes, refer to CHAPTER 22 STANDBY FUNCTION.
 - **3.** n = 0, 1

15.4.3 Cautions

Observe the following cautions when using the D/A converter.

- When using the D/A converter, set the port pins to the input mode (PM10, PM11 bits = 11)
- When using the D/A converter, reading of the port is prohibited.
- When using the D/A converter, use both P10 and P11 as D/A outputs. Using one of the port 1 for D/A output and the other as a port is prohibited.
- In the real-time output mode, do not change the set value of the DACSn register while the trigger signal is output.
- Make sure that AV_{REF1} ≤ V_{DD} and AV_{REF1} = 2.7 to 5.5 V. The operation is not guaranteed if ranges other than the above are used.
- Because the output impedance of the D/A converter is high, a current cannot be supplied from the ANOn pin.
 When connecting a resistor of 2 MΩ or lower, take appropriate measures such as inserting a JFET input type operational amplifier between the resistor and the ANOn pin.

Remark n = 0, 1




Figure 15-2. Example of External Pin Connection

CHAPTER 16 ASYNCHRONOUS SERIAL INTERFACE (UART)

In the V850ES/KG1, two channels of asynchronous serial interface (UART) are provided.

16.1 Features

- Maximum transfer speed: 312.5 kbps
- Full-duplex communications On-chip RXBn register On-chip TXBn register
- Two-pin configuration^{Note}
 TXDn: Transmit data output pin
 RXDn: Receive data input pin
- Reception error detection functions
 - Parity error
 - Framing error
 - Overrun error
- Interrupt sources: 3 types
 - Reception error interrupt request signal (INTSREn):
 - Reception completion interrupt request signal (INTSRn):
 - Transmission completion interrupt request signal (INTSTn):

Interrupt is generated according to the logical OR of the three types of reception errors Interrupt is generated when receive data is transferred from the receive shift register to the RXBn register after serial transfer is completed during a reception enabled state Interrupt is generated when the serial transmission of transmit data (8 or 7 bits) from the transmit shift register is completed

- Character length: 7 or 8 bits
- Parity functions: Odd, even, 0, or none
- Transmission stop bits: 1 or 2 bits
- On-chip dedicated baud rate generator

Note The ASCK0 pin (external clock input) is available only for UART0.

Remark n = 0, 1

16.2 Configuration

Item	Configuration
Registers	Receive buffer register n (RXBn) Transmit buffer register n (TXBn) Receive shift register Transmit shift register Asynchronous serial interface mode register n (ASIMM) Asynchronous serial interface status register n (ASISn) Asynchronous serial interface transmit status register n (ASIFn)
Other	Reception control parity check Addition of transmission control parity

Table 16-1. Configuration of UARTn

Remark n = 0, 1

Figure 16-1 shows the configuration of UARTn.

(1) Asynchronous serial interface mode register n (ASIMn)

The ASIMn register is an 8-bit register for specifying the operation of UARTn.

(2) Asynchronous serial interface status register n (ASISn)

The ASISn register consists of a set of flags that indicate the error contents when a reception error occurs. The various reception error flags are set (1) when a reception error occurs and are cleared (0) when the ASISn register is read.

(3) Asynchronous serial interface transmit status register n (ASIFn)

The ASIFn register is an 8-bit register that indicates the status when a transmit operation is performed. This register consists of a transmit buffer data flag, which indicates the hold status of the TXBn register data, and the transmit shift register data flag, which indicates whether transmission is in progress.

(4) Reception control parity check

The receive operation is controlled according to the contents set in the ASIMn register. A check for parity errors is also performed during a receive operation, and if an error is detected, a value corresponding to the error contents is set in the ASISn register.

(5) Receive shift register

This is a shift register that converts the serial data that was input to the RXDn pin to parallel data. One byte of data is received, and if a stop bit is detected, the receive data is transferred to the RXBn register. This register cannot be directly manipulated.

(6) Receive buffer register n (RXBn)

The RXBn register is an 8-bit buffer register for holding receive data. When 7 characters are received, 0 is stored in the MSB.

During a reception enabled state, receive data is transferred from the receive shift register to the RXBn register, synchronized with the end of the shift-in processing of one frame.

Also, the reception completion interrupt request signal (INTSRn) is generated by the transfer of data to the RXBn register.

(7) Transmit shift register

This is a shift register that converts the parallel data that was transferred from the TXBn register to serial data. When one byte of data is transferred from the TXBn register, the shift register data is output from the TXDn pin.

The transmission completion interrupt request signal (INTSTn) is generated synchronized with the completion of transmission of one frame.

This register cannot be directly manipulated.

(8) Transmit buffer register n (TXBn)

The TXBn register is an 8-bit buffer for transmit data. A transmit operation is started by writing transmit data to the TXBn register.

(9) Addition of transmission control parity

A transmit operation is controlled by adding a start bit, parity bit, or stop bit to the data that is written to the TXBn register, according to the contents that were set in the ASIMn register.




Figure 16-1. Block Diagram of UARTn

16.3 Registers

(1) Asynchronous serial interface mode register n (ASIMn)

The ASIMn register is an 8-bit register that controls the UARTn transfer operation. This register can be read or written in 8-bit or 1-bit units. Reset sets this register to 01H.

- Cautions 1. When using UARTn, be sure to set the external pins related to UARTn functions to the control made before setting the CKSRn and BRGCn registers, and then set the UARTEn bit to 1. Then set the other bits.
 - 2. Set the UARTEn and RXEn bits to 1 while a high level is input to the RXDn pin. If these bits are set to 1 while a low level is input to the RXDn pin, reception will be started.

ASIMn UARTEN TXEN RXEN PS (n = 0, 1) UARTEN Control 0 Stop clock supply to UARTn. 1 Supply clock to UARTn.	1 PSn0 CLn	SLn ISRMn
UARTEn Control 0 Stop clock supply to UARTn.	f operating clock	
0 Stop clock supply to UARTn.	f operating clock	
1 Supply clock to UARTn.		
• If the UARTEn bit is cleared to 0, UARTn is asynchronou	ly reset ^{Note} .	
• If the UARTEn bit = 0, UARTn is reset. To operate UAR	n, first set the UARTEn bit to	o 1.
• If the UARTEn bit is cleared from 1 to 0, all the registe	s of UARTn are initialized.	To set the UARTEn bit
again, be sure to re-set the registers of UARTn.		
The output of the TXDn pin goes high when transmission is	disabled, regardless of the s	setting of the UARTEn bi
TXEn Transmiss	ion enable/disable	
0 Disable transmission		
0 Disable transmission 1 Enable transmission		
•	at startup. Clear the UART	En bit to 0 after clearing
1 Enable transmission	at startup. Clear the UART	En bit to 0 after clearing

(2/2)

RXEn		Reception	enable/disable
0	Disable I	reception ^{Note}	
1	Enable r	eception	
RXEnTo initi set (1)	bit to 0 to s alize the r the RXEn	stop. eception unit status, clear (0) the RXEn bi	startup. Clear the UARTEn bit to 0 after clearing the t, and after letting 2 Clock cycles (base clock) elapse initialization may not be successful. (For details abou
PSn1	PSn0	Transmit operation	Receive operation
0	0	Don't output parity bit	Receive with no parity
0	1	Output 0 parity	Receive as 0 parity
1	0	Output odd parity	Judge as odd parity
1	1	Output even parity	Judge as even parity
0 1 • To ove	7 bits 8 bits erwrite the	CLn bit, first clear (0) the TXEn and RXEn	bits.
SLn		Specification of stop b	bit length of transmit data
0	1 bit		
1	2 bits		
		SLn bit, first clear (0) the TXEn bit. is always done with a stop bit length of 1, the stop bit	he SLn bit setting does not affect receive operations.
ISRMn	Enab	le/disable of generation of reception compl	etion interrupt request signals when an error occurs
0		e a reception error interrupt request signal (ase, no reception completion interrupt reque	INTSREn) as an interrupt when an error occurs. est signal (INTSRn) is generated.
1		e a reception completion interrupt request s ase, no reception error interrupt request sign	ignal (INTSRn) as an interrupt when an error occurs. nal (INTSREn) is generated.
 To over 	erwrite the	ISRMn bit, first clear (0) the RXEn bit.	
pr	ocessing		register does not detect a start bit. No shift gister is performed, and the contents of the RXI

start bit, and when the reception of one frame is completed, the contents of the receive shift register are transferred to the RXBn register. A reception completion interrupt request signal (INTSRn) is also generated in synchronization with the transfer to the RXBn register.

(2) Asynchronous serial interface status register n (ASISn)

The ASISn register, which consists of 3 error flag bits (PEn, FEn and OVEn), indicates the error status when UARTn reception is complete.

The ASISn register is cleared to 00H by a read operation. When a reception error occurs, the RXBn register should be read and the error flag should be cleared after the ASISn register is read.

This register is read-only, in 8-bit units.

Reset sets this register to 00H.

- Cautions 1. When the ASIMn.UARTEn bit or ASIMn.RXEn bit is cleared to 0, or when the ASISn register is read, the PEn, FEn, and OVEn bits are cleared (0).
 - 2. Operation using a bit manipulation instruction is prohibited.
 - When the main clock is stopped and the CPU is operating on the subclock, do not access the ASISn register using an access method that causes a wait. For details, refer to 3.4.8 (1) (b).

		7	6	5	4	3	2	1	0	_
	ASISn	0	0	0	0	0	PEn	FEn	OVEn	
	(n = 0, 1)		<u> </u>	<u>.</u>						
PEn				Status	flag indica	ting a parit	y error			
0	When the	UARTEn d	or RXEn bit	t is cleared	to 0, or afte	er the ASIS	Sn register h	nas been r	ead	
1	When rece	eption was	completed	I, the receiv	ve data pari	ty did not i	match the p	arity bit		
 The op 	peration of th	e PEn bit	differs acco	ording to the	e settings o	f the ASIM	In.PSn1 an	d ASIMn.P	Sn0 bits.	
FEn				Status	flag indica	ting framin	g error			
FEn 0	When the	UARTEn	or RXEn bit	Status t is cleared	5	0	0	nas been r	ead	
					to 0, or afte	er the ASIS	0	nas been r	ead	
0		eption was	completed	t is cleared I, no stop bi	to 0, or afte	er the ASIS	o Sn register h		ead	
0	When rece	eption was	completed	t is cleared I, no stop bi	to 0, or afte	er the ASIS	o Sn register h		ead	
0	When rece	eption was	completed	t is cleared I, no stop bi bit is check	to 0, or afte	er the ASIS cted ss of the s	Sn register h top bit leng		ead	
0 1 • For rec	When rece	eption was op bits, on	completed	t is cleared I, no stop bi bit is check	to 0, or afte it was detec ed regardle ag indicatir	er the ASIS cted iss of the s	Sn register h top bit leng run error	th.		
0 1 • For rec OVEn	When rece ceive data st	eption was op bits, on UARTEn o	completed ily the first l or RXEn bit	t is cleared I, no stop bi bit is check Status fl	to 0, or after it was deter ed regardle ag indicatir to 0, or after	er the ASIS cted ss of the s ng an over er the ASIS	Sn register h top bit leng run error	th. nas been r	ead.	

(3) Asynchronous serial interface transmit status register n (ASIFn)

The ASIFn register, which consists of 2 status flag bits, indicates the status during transmission.

By writing the next data to the TXBn register after data is transferred from the TXBn register to the transmit shift register, transmit operations can be performed continuously without suspension even during an interrupt interval. When transmission is performed continuously, data should be written after referencing the TXBFn bit to prevent writing to the TXBn register by mistake.

This register is read-only, in 8-bit or 1-bit units.

Reset sets this register to 00H.

		7	6	5	4	3	2	<1>	<0>	
	ASIFn	0	0	0	0	0	0	TXBFn	TXSFn	
	(n = 0, 1)								J	
TXBFn				Trans	mission bu	ffer data fl	ag			
0	Data to be t is cleared to			Ũ		•			or ASIMn.T	XEn bit
1	Data to be t has been w		next exists	s in TXBn re	egister (Dat	a exists in	TXBn regi	ster when th	he TXBn reg	gister
			d continuc	usly, data s	should be w	ritten to th	ie TXBn re	gister after	confirming t	hat this
	transmission i 0. If writing to	•		formed whe	en this flag i	s 1, transr	nit data ca	nnot be gua	ranteed.	
		o TXBn regi	ster is per					nnot be gua atus of UAF		
flag is		TXBn regi Transm	ster is per it shift reging transmi	ster data fla ssion (Whe	ag (indicate	s the trans TEn or TX	mission st (En bit is c	atus of UAF	RTn) , or when fo	
flag is TXSFn	0. If writing to	TXBn regi Transm or a waitin n completic	ster is per it shift reging transmin, the nex	ster data fla ssion (Whe t data trans	ag (indicate en the UAR fer from the	s the trans TEn or TX TXBn reg	emission st (En bit is c gister is no	atus of UAF cleared to 0, t performed	RTn) , or when fo	

(4) Receive buffer register n (RXBn)

The RXBn register is an 8-bit buffer register for storing parallel data that had been converted by the receive shift register.


When reception is enabled (ASIMn.RXEn bit = 1), receive data is transferred from the receive shift register to the RXBn register, synchronized with the completion of the shift-in processing of one frame. Also, a reception completion interrupt request signal (INTSRn) is generated by the transfer to the RXBn register. For information about the timing for generating this interrupt request, refer to **16.5.4 Receive operation**.

If reception is disabled (ASIMn.RXEn bit = 0), the contents of the RXBn register are retained, and no processing is performed for transferring data to the RXBn register even when the shift-in processing of one frame is completed. Also, the INTSRn signal is not generated.

When 7 bits is specified for the data length, bits 6 to 0 of the RXBn register are transferred for the receive data and the MSB (bit 7) is always 0. However, if an overrun error (ASISn.OVEn bit = 1) occurs, the receive data at that time is not transferred to the RXBn register.

The RXBn register becomes FFH when a reset is input or ASIMn.UARTEn bit = 0.

This register is read-only, in 8-bit units.



(5) Transmit buffer register n (TXBn)

The TXBn register is an 8-bit buffer register for setting transmit data.

When transmission is enabled (ASIMn.TXEn bit = 1), the transmit operation is started by writing data to TXBn register.

When transmission is disabled (TXEn bit = 0), even if data is written to TXBn register, the value is ignored.


The TXBn register data is transferred to the transmit shift register, and a transmission completion interrupt request signal (INTSTn) is generated, synchronized with the completion of the transmission of one frame from the transmit shift register. For information about the timing for generating this interrupt request, refer to **16.5.2 Transmit operation**.

Million ACIER TYPER hit 1 weiting must not be newfo

When ASIFn.TXBFn bit = 1, writing must not be performed to TXBn register.

This register can be read or written in 8-bit units.

Reset sets this register to FFH.



16.4 Interrupt Requests

The following three types of interrupt request signals are generated from UARTn.

- Reception error interrupt request signal (INTSREn)
- Reception completion interrupt request signal (INTSRn)
- Transmission completion interrupt request signal (INTSTn)

The default priorities among these three types of interrupt request signals are, from high to low, reception error interrupt, reception completion interrupt, and transmission completion interrupt.

Interrupt Request Signal	Priority
Reception error interrupt request signal (INTSREn)	1
Reception completion interrupt request signal (INTSRn)	2
Transmission completion interrupt request signal (INTSTn)	3

Table 16-2. Generated Interrupt Request Signals and Default Priorities

(1) Reception error interrupt request signal (INTSREn)

When reception is enabled, the INTSREn signal is generated according to the logical OR of the three types of reception errors explained for the ASISn register. Whether the INTSREn signal or the INTSRn signal is generated when an error occurs can be specified according to the ASIMn.ISRMn bit. When reception is disabled, the INTSREn signal is not generated.

(2) Reception completion interrupt request signal (INTSRn)

When reception is enabled, the INTSRn signal is generated when data is shifted in to the receive shift register and transferred to the RXBn register.

The INTSRn signal can be generated in place of the INTSREn signal according to the ASIMn.ISRMn bit even when a reception error has occurred.

When reception is disabled, the INTSRn signal is not generated.

(3) Transmission completion interrupt request signal (INTSTn)

The INTSTn signal is generated when one frame of transmit data containing 7-bit or 8-bit characters is shifted out from the transmit shift register.

16.5 Operation

16.5.1 Data format


Full-duplex serial data transmission and reception can be performed.

The transmit/receive data format consists of one data frame containing a start bit, character bits, a parity bit, and stop bits as shown in Figure 16-2.

The character bit length within one data frame, the type of parity, and the stop bit length are specified according to the ASIMn register.

Also, data is transferred LSB first.

Figure 16-2. Format of UARTn Transmit/Receive Data



16.5.2 Transmit operation

When the ASIMn.UARTEn bit is set to 1, a high level is output from the TXDn pin.

Then, when the ASIMn.TXEn bit is set to 1, transmission is enabled, and the transmit operation is started by writing transmit data to the TXBn register.

(1) Transmission enabled state

This state is set by the TXEn bit.

- TXEn bit = 1: Transmission enabled state
- TXEn bit = 0: Transmission disabled state

Since UARTn does not have a CTS (transmission enabled signal) input pin, a port should be used to confirm whether the destination is in a reception enabled state.

(2) Starting a transmit operation

In the transmission enabled state, a transmit operation is started by writing transmit data to the TXBn register. When a transmit operation is started, the data in the TXBn register is transferred to the transmit shift register. Then, the transmit shift register outputs data to the TXDn pin (the transmit data is transferred sequentially starting with the start bit). The start bit, parity bit, and stop bits are added automatically.

(3) Transmission interrupt

When the transmit shift register becomes empty, a transmission completion interrupt request signal (INTSTn) is generated. The timing for generating the INTSTn signal differs according to the specification of the stop bit length. The INTSTn signal is generated at the same time that the last stop bit is output.

If the data to be transmitted next has not been written to the TXBn register, the transmit operation is suspended.

Caution Normally, when the transmit shift register becomes empty, the INTSTn signal is generated. However, the INTSTn signal is not generated if the transmit shift register becomes empty due to reset.




Figure 16-3. UARTn Transmission Completion Interrupt Timing

16.5.3 Continuous transmission operation

UARTn can write the next transmit data to the TXBn register at the timing that the transmit shift register starts the shift operation. This enables an efficient transmission rate to be realized by continuously transmitting data even during the transmission completion interrupt service after the transmission of one data frame. In addition, reading the ASIFn.TXSFn bit after the occurrence of a transmission completion interrupt request signal (INTSTn) enables the TXBn register to be efficiently written twice (2 bytes) without waiting for the transmission of 1 data frame.

When continuous transmission is performed, data should be written after referencing the ASIFn register to confirm the transmission status and whether or not data can be written to the TXBn register.

Caution The values of the ASIF.TXBFn and ASIF.TXSFn bits change $10 \rightarrow 11 \rightarrow 01$ in continuous transmission.

Therefore, do not confirm the status based on the combination of the TXBFn and TXSFn bits. Read only the TXBFn bit during continuous transmission.


TXBFn	Whether or Not Writing to TXBn Register Is Enabled
0	Writing is enabled
1	Writing is not enabled

Caution When transmission is performed continuously, write the first transmit data (first byte) to the TXBn register and confirm that the TXBFn bit is 0, and then write the next transmit data (second byte) to TXBn register. If writing to the TXBn register is performed when the TXBFn bit is 1, transmit data cannot be guaranteed.

The communication status can be confirmed by referring to the TXSFn bit.

TXSFn	Transmission Status
0	Transmission is completed.
1	Under transmission.


- Cautions 1. When initializing the transmission unit when continuous transmission is completed, confirm that the TXSFn bit is 0 after the occurrence of the transmission completion interrupt, and then execute initialization. If initialization is performed when the TXSFn bit is 1, transmit data cannot be guaranteed.
 - 2. While transmission is being performed continuously, an overrun error may occur if the next transmission is completed before the INTSTn interrupt servicing following the transmission of 1 data frame is executed. An overrun error can be detected by embedding a program that can count the number of transmit data and referencing TXSFn bit.





(1) Starting procedure

The procedure to start continuous transmission is shown below.





Transmission Starting Procedure	Internal Operation	ASIFn F	Register
		TXBFn	TXSFn
Set transmission mode	<1> Start transmission unit	0	0
Write data (1)		1	0
	<2> Generate start bit	1	1 ^{Note}
		0	1
	Start data (1) transmission	0	1
• Read ASIFn register (confirm that TXBFn bit = 0)		<u>0</u>	1
Write data (2)		1	1
	< <transmission in="" progress="">></transmission>		
	<3> INTSTn interrupt occurs	0	1
• Read ASIFn register (confirm that TXBFn bit = 0) ←		<u>0</u>	1
Write data (3)		1	1
	<4> Generate start bit		
	Start data (2) transmission		
	< <transmission in="" progress="">></transmission>		
	<5> INTSTn interrupt occurs	0	1
 Read ASIFn register (confirm that TXBFn bit = 0)		<u>0</u>	1
• Write data (4)	▶	1	1

Note Refer to 16.7 Cautions (2).

(2) Ending procedure

The procedure for ending continuous transmission is shown below.




Figure 16-6. Continuous Transmission End Procedure

Transmission End Procedure	Internal Operation	ASIFn F	Register
		TXBFn	TXSFn
	<6> Transmission of data (m – 2) is in progress	1	1
	<7> INTSTn interrupt occurs	0	1
• Read ASIFn register (confirm that TXBFn bit = 0) +		<u>0</u>	1
Write data (m)	►	1	1
	<8> Generate start bit		
	Start data (m – 1) transmission		
	< <transmission in="" progress="">></transmission>		
	<9> INTSTn interrupt occurs	0	1
• Read ASIFn register (confirm that TXSFn bit = 1) +		0	<u>1</u>
There is no write data			
	<10> Generate start bit		
	Start data (m) transmission		
	< <transmission in="" progress="">></transmission>		
	<11> Generate INTSTn interrupt	0	0
 Read ASIFn register (confirm that TXSFn bit = 0) < 		0	<u>0</u>
Clear (0) the UARTEn bit or TXEn bit	Initialize internal circuits		

16.5.4 Receive operation

The awaiting reception state is set by setting the ASIMn.UARTEn bit to 1 and then setting the ASIMn.RXEn bit to 1. To start the receive operation, start sampling at the falling edge when the falling of the RXDn pin is detected. If the RXDn pin is low level at a start bit sampling point, the start bit is recognized. When the receive operation begins, serial data is stored sequentially in the receive shift register according to the baud rate that was set. A reception completion interrupt request signal (INTSRn) is generated each time the receive of one frame of data is completed. Normally, the receive data is transferred from the RXBn register to memory by this interrupt servicing.

(1) Reception enabled state

The receive operation is set to the reception enabled state by setting the RXEn bit to 1.

- RXEn bit = 1: Reception enabled state
- RXEn bit = 0: Reception disabled state

In receive disabled state, the reception hardware stands by in the initial state. At this time, the contents of the RXBn register are retained, and no reception completion interrupt or reception error interrupt is generated.

(2) Starting a receive operation

A receive operation is started by the detection of a start bit. The RXDn pin is sampled using the serial clock from baud rate generator n (BRGn).

(3) Reception completion interrupt

When the RXEn bit = 1 and the reception of one frame of data is completed (the stop bit is detected), the INTSRn signal is generated and the receive data within the receive shift register is transferred to the RXBn register at the same time.

Also, if an overrun error (ASISn.OVEn bit = 1) occurs, the receive data at that time is not transferred to the RXBn register, and either the INTSRn signal or a reception error interrupt request signal (INTSREn) is generated according to the ASIMn.ISRMn bit setting.

Even if a parity error (ASISn.PEn bit = 1) or framing error (ASISn.FEn bit = 1) occurs during a reception operation, the receive operation continues until stop bit is received, and after reception is completed, either the INTSRn signal or the INTSREn signal is generated according to the ISRMn bit setting (the receive data within the receive shift register is transferred to the RXBn register).

If the RXEn bit is cleared (0) during a receive operation, the receive operation is immediately stopped. The contents of the RXBn register and the ASISn register at this time do not change, and the INTSRn signal or the INTSREn signal is not generated.

The INTSRn signal or the INTSREn signal is not generated when the RXEn bit = 0 (reception is disabled).




Figure 16-7. UARTn Reception Completion Interrupt Timing

16.5.5 Reception error

The three types of errors that can occur during a receive operation are a parity error, framing error, and overrun error. As a result of data reception, the various flags of the ASISn register are set (1), and a reception error interrupt request signal (INTSREn) or a reception completion interrupt request signal (INTSREn) is generated at the same time. The ASIMn.ISRMn bit specifies whether the INTSREn signal or the INTSRn signal is generated.

The type of error that occurred during reception can be detected by reading the contents of the ASISn register during the INTSREn or INTSRn interrupt servicing.

The contents of the ASISn register are cleared (0) by reading the ASISn register.

Error Flag	Reception Error	Cause
PEn	Parity error	The parity specification during transmission did not match the parity of the reception data
FEn	Framing error	No stop bit was detected
OVEn	Overrun error	The reception of the next data was completed before data was read from the RXBn register

Table 16-3. Reception Error Causes

(1) Separation of reception error interrupt request signal

A reception error interrupt request signal can be separated from the INTSRn signal and generated as the INTSREn signal by clearing the ISRMn bit to 0.

Figure 16-8. When Reception Error Interrupt Request Signal Is Separated from INTSRn Signal (ISRMn Bit = 0)




Figure 16-9. When Reception Error Interrupt Request Signal Is Included in INTSRn Signal (ISRMn Bit = 1)

(a) No error occurs during reception	(b) An error occurs during reception
INTSRn signal (Reception completion	INTSRn signal (Reception completion
INTSREn signal (Reception error interrupt)	INTSREn signal (Reception error interrupt) INTSREn does not occu

16.5.6 Parity types and corresponding operation

A parity bit is used to detect a bit error in communication data. Normally, the same type of parity bit is used on the transmission and reception sides.

(1) Even parity

(i) During transmission

The parity bit is controlled so that the number of bits with the value "1" within the transmit data including the parity bit is even. The parity bit value is as follows.

- If the number of bits with the value "1" within the transmit data is odd: 1
- If the number of bits with the value "1" within the transmit data is even: 0

(ii) During reception

The number of bits with the value "1" within the receive data including the parity bit is counted, and a parity error is generated if this number is odd.

(2) Odd parity

(i) During transmission

In contrast to even parity, the parity bit is controlled so that the number of bits with the value "1" within the transmit data including the parity bit is odd. The parity bit value is as follows.

- If the number of bits with the value "1" within the transmit data is odd: 0
- If the number of bits with the value "1" within the transmit data is even: 1

(ii) During reception

The number of bits with the value "1" within the receive data including the parity bit is counted, and a parity error is generated if this number is even.

(3) 0 parity

During transmission the parity bit is set to "0" regardless of the transmit data.

During reception, no parity bit check is performed. Therefore, no parity error is generated regardless of whether the parity bit is "0" or "1".

(4) No parity

No parity bit is added to the transmit data.

During reception, the receive operation is performed as if there were no parity bit. Since there is no parity bit, no parity error is generated.

16.5.7 Receive data noise filter

The RXDn signal is sampled at the rising edge of the prescaler output base clock (fucLK). If the same sampling value is obtained twice, the match detector output changes, and this output is sampled as input data. Therefore, data not exceeding one clock width is judged to be noise and is not delivered to the internal circuit (refer to **Figure 16-11**). Refer to **16.6.1 (1) Base clock** regarding the base clock.

Also, since the circuit is configured as shown in Figure 16-10, internal processing during a receive operation is delayed by up to 2 clocks according to the external signal status.





Figure 16-10. Noise Filter Circuit





16.6 Dedicated Baud Rate Generator n (BRGn)

A dedicated baud rate generator, which consists of a source clock selector and an 8-bit programmable counter, generates serial clocks during transmission/reception by UARTn. The dedicated baud rate generator output can be selected as the serial clock for each channel.

Separate 8-bit counters exist for transmission and for reception.

16.6.1 Baud rate generator n (BRGn) configuration




Figure 16-12. Configuration of Baud Rate Generator n (BRGn)

(1) Base clock

When the ASIMn.UARTEn bit = 1, the clock selected according to the CKSRn.TPSn3 to CKSRn.TPSn0 bits is supplied to the transmission/reception unit. This clock is called the base clock (f_{UCLK}). When the UARTEn bit = 0, f_{UCLK} is fixed to low level.

16.6.2 Serial clock generation

A serial clock can be generated according to the settings of the CKSRn and BRGCn registers. The base clock to the 8-bit counter is selected by the CKSRn.TPSn3 to CKSRn.TPSn0 bits. The 8-bit counter divisor value can be set by the BRGCn.MDLn7 to BRGCn.MDLn0 bits.

(1) Clock select register n (CKSRn)

The CKSRn register is an 8-bit register for selecting the basic block using the TPSn3 to TPSn0 bits. The clock selected by the TPSn3 to TPSn0 bits becomes the base clock (fuclk) of the transmission/reception module.

This register can be read or written in 8-bit units.

Reset sets this register to 00H.

Caution Clear the ASIMn.UARTEn bit to 0 before rewriting the TPSn3 to TPSn0 bits.

		7	6	5	4	3	2	1	0
	CKSRn	0	0	0	0	TPSn3	TPSn2	TPSn1	TPSn0
	(n = 0, 1)								
TPSn3	TPSn2	TPSn1	TPSn0			Base	clock (fucu	<) ^{Note 1}	
0	0	0	0	fxx					
0	0	0	1	fxx/2					
0	0	1	0	fxx/4					
0	0	1	1	fxx/8					
0	1	0	0	fxx/16					
0	1	0	1	fxx/32					
0	1	1	0	fxx/64					
0	1	1	1	fxx/128					
1	0	0	0	fxx/256					
1	0	0	1	fxx/512					
1	0	1	0	fxx/1,024					
1	0	1	1	External cl	ock ^{Note 2} (A	SCK0 pin)			
	Other the	an above		Setting pro	hibited				
Notes 1	Set fuclk	so as to sa	atisfy the fo	llowing cond	ditions.				
	• REGC	= V _{DD} = 4.8	5 to 5.5 V:	fuclk $\leq 12 \text{ N}$	lHz				
		•		5.5 V: fucl		<u>r</u>			
				fuclk ≤ 6 MH					
2.				used only b	y UART0.				
	Setting of	t UART1 is	prohibited	1.					

(2) Baud rate generator control register n (BRGCn)

The BRGCn register is an 8-bit register that controls the baud rate (serial transfer speed) of UARTn. This register can be read or written in 8-bit units. Reset sets this register to FFH.

Caution If the MDLn7 to MDLn0 bits are to be overwritten, the ASIMn.TXEn and ASIMn.RXEn bits should be cleared to 0 first.

		7	6	5	4		3	2	1	0
BRG	Cn M	DLn7	MDLn6 MDLn5		5 MDI	_n4 M	IDLn3	MDLn2	MDLn1	MDLn0
(n = 0,	1)	1	1	T	T	ſ	1	T		
MDLn7	MDLn6	MDLn5	MDLn4	MDLn3	MDLn2	MDLn1	MDLn0	Set value (k)	Ser	ial clock
0	0	0	0	0	×	×	×	_	Setting	prohibited
0	0	0	0	1	0	0	0	8	fuclk/8	
0	0	0	0	1	0	0	1	9	fuclk/9	
0	0	0	0	1	0	1	0	10	fuclk/10)
÷	:	:	:	:	:	:	:	÷		÷
1	1	1	1	1	0	1	0	250	fuclk/25	50
1	1	1	1	1	0	1	1	251	fuclk/25	51
1	1	1	1	1	1	0	0	252	fuclk/25	52
1	1	1	1	1	1	0	1	253	fuclk/25	53
1	1	1	1	1	1	1	0	254	fuclk/25	54
1	1	1	1	1	1	1	1	255	fuclk/25	55
Remarl	2. 3.	k: Valu The bau	e set by	MDLn7	to MDL	_n0 bits	(k = 8,	by CKSR0 9, 10,, 2 counter di	255)	to CKSR0

(3) Baud rate


The baud rate is the value obtained by the following formula.

Baud rate [bps] =
$$\frac{f_{UCLK}}{2 \times k}$$

 f_{UCLK} = Frequency [Hz] of base clock selected by CKSRn.TPSn3 to CKSRn.TPSn0 bits. k = Value set by BRGCn.MDLn7 to BRGCn.MDLn0 bits (k = 8, 9, 10, ..., 255)

(4) Baud rate error

The baud rate error is obtained by the following formula.



Example: Base clock frequency = 10 MHz = 10,000,000 Hz Setting of BRGCn.MDLn7 to BRGCn.MDLn0 bits = 00100001B (k = 33) Target baud rate = 153,600 bps Baud rate = 10,000,000/(2 × 33) = 151,515 [bps] Error = $(151,515/153,600 - 1) \times 100$ = -1.357 [%]

16.6.3 Baud rate setting example

Baud Rate		fxx = 20 MHz	2		fxx = 16 MHz	Z		fxx = 10 MHz	<u>.</u>
(bps)	fuclk	k	ERR	fuclk	k	ERR	fuclk	k	ERR
300	fxx/512	41H (65)	0.16	fxx/1024	1AH (26)	0.16	fxx/256	41H (65)	0.16
600	fxx/256	41H (65)	0.16	fxx/1024	0DH (13)	0.16	fxx/128	41H (65)	0.16
1200	fxx/128	41H (65)	0.16	fxx/512	0DH (13)	0.16	fxx/64	41H (65)	0.16
2400	fxx/64	41H (65)	0.16	fxx/256	0DH (13)	0.16	fxx/32	41H (65)	0.16
4800	fxx/32	41H (65)	0.16	fxx/128	0DH (13)	0.16	fxx/16	41H (65)	0.16
9600	fxx/16	41H (65)	0.16	fxx/64	0DH (13)	0.16	fxx/8	41H (65)	0.16
10400	fxx/64	0FH (15)	0.16	fxx/64	0CH (12)	0.16	fxx/32	0FH (15)	0.16
19200	fxx/8	41H (65)	0.16	fxx/32	0DH (13)	0.16	fxx/4	41H (65)	0.16
24000	fxx/32	0DH (13)	0.16	fxx/2	A7H (167)	-0.20	fxx/16	0DH (13)	0.16
31250	fxx/32	0AH (10)	0.00	fxx/32	08H (8)	0.00	fxx/16	0AH (10)	0
33600	fxx/2	95H (149)	-0.13	fxx/2	77H (119)	0.04	fxx	95H (149)	-0.13
38400	fxx/4	41H (65)	0.16	fxx/16	0DH (13)	0.16	fxx/2	41H (65)	0.16
48000	fxx/16	0DH (13)	0.16	fxx/2	53H (83)	0.40	fxx/8	0DH (13)	0.16
56000	fxx/2	59H (89)	0.32	fxx/2	47H (71)	0.60	fxx	59H (89)	0.32
62500	fxx/16	0AH (10)	0.00	fxx/16	08H (8)	0.00	fxx/8	0AH (10)	0.00
76800	fxx/2	41H (65)	0.16	fxx/8	0DH (13)	0.16	fxx	41H (65)	0.16
115200	fxx/2	2BH (43)	0.94	fxx/2	23H (35)	-0.79	fxx	2BH (43)	0.94
153600	fxx/2	21H (33)	-1.36	fxx/4	0DH (13)	0.16	fxx	21H (33)	-1.36
312500	fxx/4	08H (8)	0	fxx/2	0DH (13)	-1.54	fxx/2	08H (8)	0.00

Table 16-4. Baud Rate Generator Setting Data

Caution The allowable frequency of the base clock (fuclk) is as follows.

- REGC = VDD = 4.5 to 5.5 V: fuclk \leq 12 MHz
- REGC = 10 μ F, VDD = 4.0 to 5.5 V: fuclk \leq 6 MHz
- REGC = VDD = 2.7 to 4.5 V: fuclk \leq 6 MHz
- Remark fxx: Main clock frequency
 - fuclk: Base clock frequency

k: Set values of BRGCn.MDLn7 to BRGCn.MDLn0 bits


ERR: Baud rate error [%]

n = 0, 1

16.6.4 Allowable baud rate range during reception

The degree to which a discrepancy from the transmission destination's baud rate is allowed during reception is shown below.

Caution The equations described below should be used to set the baud rate error during reception so that it always is within the allowable error range.





As shown in Figure 16-13, after the start bit is detected, the receive data latch timing is determined according to the counter that was set by the BRGCn register. If all data up to the final data (stop bit) is in time for this latch timing, the data can be received normally.

If this is applied to 11-bit reception, the following is theoretically true.

 $FL = (Brate)^{-1}$

Brate: UARTn baud rate

- k: BRGCn register set value
- FL: 1-bit data length

When the latch timing margin is 2 base clocks, the minimum allowable transfer rate (FLmin) is as follows.

$$FLmin = 11 \times FL - \frac{k-2}{2k} \times FL = \frac{21k+2}{2k} FL$$

Therefore, the transfer destination's maximum receivable baud rate (BRmax) is as follows.

BRmax =
$$(FLmin/11)^{-1} = \frac{22k}{21k+2}$$
 Brate

Similarly, the maximum allowable transfer rate (FLmax) can be obtained as follows.

$$\frac{10}{11} \times FLmax = 11 \times FL - \frac{k+2}{2 \times k} \times FL = \frac{21k-2}{2 \times k} FL$$
$$FLmax = \frac{21k-2}{20k} FL \times 11$$

Therefore, the transfer destination's minimum receivable baud rate (BRmin) is as follows.

BRmin =
$$(FLmax/11)^{-1} = \frac{20k}{21k-2}$$
 Brate

The allowable baud rate error of UARTn and the transfer destination can be obtained as follows from the expressions described above for computing the minimum and maximum baud rate values.

Division Ratio (k)	Maximum Allowable Baud Rate Error	Minimum Allowable Baud Rate Error
8	+3.53%	-3.61%
20	+4.26%	-4.31%
50	+4.56%	-4.58%
100	+4.66%	-4.67%
255	+4.72%	-4.73%


Table 16-5. Maximum and Minimum Allowable Baud Rate Error

- Remarks 1. The reception precision depends on the number of bits in one frame, the base clock frequency, and the division ratio (k). The higher the base clock frequency and the larger the division ratio (k), the higher the precision.
 - 2. k: BRGCn register set value

16.6.5 Transfer rate during continuous transmission

During continuous transmission, the transfer rate from a stop bit to the next start bit is extended two clocks of the base clock longer than normal. However, on the reception side, the transfer result is not affected since the timing is initialized by the detection of the start bit.





Representing the 1-bit data length by FL, the stop bit length by FLstp, and the base clock frequency by fuclk yields the following equation.

FLstp = FL + 2/fuclk

Therefore, the transfer rate during continuous transmission is as follows (when the stop bit length = 1).

Transfer rate = $11 \times FL + (2/fUCLK)$

16.7 Cautions

Cautions to be observed when using UARTn are shown below.

- (1) When the supply of clocks to UARTn is stopped (for example, in IDLE or STOP mode), operation stops with each register retaining the value it had immediately before the supply of clocks was stopped. The TXDn pin output also holds and outputs the value it had immediately before the supply of clocks was stopped. However, operation is not guaranteed after the supply of clocks is restarted. Therefore, after the supply of clocks is restarted, the circuits should be initialized by clearing the ASIMn.UARTEn, ASIMn.RXEn, and ASIMn.TXEn bits to 000.
- (2) UARTn has a 2-stage buffer configuration consisting of the TXBn register and the transmission shift register, and has status flags (ASIFn.TXBFn and ASIFn.TXSFn bits) that indicate the status of each buffer. If the TXBFn and TXSFn bits are read in continuous transmission, the value changes 10 → 11 → 01. For the timing to write the next data to the TXBn register, read only the TXBFn bit during continuous transmission.

CHAPTER 17 CLOCKED SERIAL INTERFACE 0 (CSI0)

In the V850ES/KG1, two channels of clocked serial interface 0 (CSI0) are provided.

17.1 Features

- Maximum transfer speed: 5 Mbps
- Master mode/slave mode selectable
- Transmission data length: 8 bits or 16 bits can be set
- MSB/LSB-first selectable for transfer data
- Eight clock signals can be selected (7 master clocks and 1 slave clock)
- 3-wire type SO0n: Serial transmit data output
 - SIOn: Serial receive data input
 - SCK0n: Serial clock I/O
- Interrupt sources: 1 type
 - Transmission/reception completion interrupt request signal (INTCSI0n)
- Transmission/reception mode or reception-only mode selectable
- Two transmission buffer registers (SOTBFn/SOTBFLn, SOTBn/SOTBLn) and two reception buffer registers (SIRBn/SIRBLn, SIRBEn/SIRBELn) are provided on chip
- Single transfer mode/continuous transfer mode selectable

Remark n = 0, 1

17.2 Configuration

CSI0n is controlled via the CSIM0n register.

(1) Clocked serial interface mode register 0n (CSIM0n)

The CSIM0n register is an 8-bit register that specifies the operation of CSI0n.

(2) Clocked serial interface clock selection register n (CSICn)

The CSICn register is an 8-bit register that controls the CSI0n serial transfer operation.

(3) Serial I/O shift register 0n (SIO0n)

The SIO0n register is a 16-bit shift register that converts parallel data into serial data. The SIO0n register is used for both transmission and reception. Data is shifted in (reception) and shifted out (transmission) from the MSB or LSB side. The actual transmission/reception operations are started up by accessing the buffer register.

(4) Serial I/O shift register 0nL (SIO0nL)

The SIO0nL register is an 8-bit shift register that converts parallel data into serial data. The SIO0nL register is used for both transmission and reception. Data is shifted in (reception) and shifted out (transmission) from the MSB or LSB side. The actual transmission/reception operations are started up by access of the buffer register.

(5) Clocked serial interface receive buffer register n (SIRBn)

The SIRBn register is a 16-bit buffer register that stores receive data.

(6) Clocked serial interface receive buffer register nL (SIRBnL)

The SIRBnL register is an 8-bit buffer register that stores receive data.

(7) Clocked serial interface read-only receive buffer register n (SIRBEn)

The SIRBEn register is a 16-bit buffer register that stores receive data. The SIRBEn register is the same as the SIRBn register. It is used to read the contents of the SIRBn register.

(8) Clocked serial interface read-only receive buffer register nL (SIRBEnL)

The SIRBEnL register is an 8-bit buffer register that stores receive data. The SIRBEnL register is the same as the SIRBnL register. It is used to read the contents of the SIRBnL register.

(9) Clocked serial interface transmit buffer register n (SOTBn)

The SOTBn register is a 16-bit buffer register that stores transmit data.

(10) Clocked serial interface transmit buffer register nL (SOTBLnL)

The SOTBnL register is an 8-bit buffer register that stores transmit data.

(11) Clocked serial interface initial transmit buffer register n (SOTBFn)

The SOTBFn register is a 16-bit buffer register that stores the initial transmit data in the continuous transfer mode.

(12) Clocked serial interface initial transmit buffer register nL (SOTBFnL)

The SOTBFnL register is an 8-bit buffer register that stores initial transmit data in the continuous transfer mode.

(13) Selector

The selector selects the serial clock to be used.

(14) Serial clock controller

Controls the serial clock supply to the shift register. Also controls the clock output to the SCK0n pin when the internal clock is used.

(15) Serial clock counter

Counts the serial clock output or input during transmission/reception, and checks whether 8-bit or 16-bit data transmission/reception has been performed.

(16) Interrupt controller

Controls the interrupt request timing.

Remark n = 0, 1




Figure 17-1. Block Diagram of Clocked Serial Interface

17.3 Registers

(1) Clocked serial interface mode register 0n (CSIM0n)

The CSIM0n register controls the CSI0n operation. This register can be read or written in 8-bit or 1-bit units (however, CSOTn bit is read-only). Reset sets this register to 00H.

Caution Overwriting the CSIM0n.TRMDn, CSIM0n.CCLn, CSIM0n.DIRn, CSIM0n.CSITn, and CSIM0n.AUTOn bits can be done only when the CSOTn bit = 0. If these bits are overwritten at any other time, the operation cannot be guaranteed.

	<7> <6> 5 <4> 3 2 1 <0> CSIM0n CSI0En TRMDn CCLn DIRn CSITn AUTOn 0 CSOTn
	CSIM0n CSI0En TRMDn CCLn DIRn CSITn AUTOn 0 CSOTn (n = 0, 1) (n = 0, 1
CSI0En	CSI0n operation enable/disable
0	Disable CSI0n operation.
1	Enable CSI0n operation.
	nal CSI0n circuit can be reset ^{Note} asynchronously by clearing the CSI0En bit to 0. For the SCK0n and SO0r at status when the CSI0En bit = 0, refer to 17.5 Output Pins .
TRMDn	Specification of transmission/reception mode
0	Receive-only mode
1	Transmission/reception mode
CCLn	Specification of data length
0	8 bits
1	8 bits 16 bits
-	
1	16 bits
1 DIRn	16 bits Specification of transfer direction mode (MSB/LSB)
1 DIRn 0	16 bits Specification of transfer direction mode (MSB/LSB) First bit of transfer data is MSB
1 DIRn 0 1	16 bits Specification of transfer direction mode (MSB/LSB) First bit of transfer data is MSB First bit of transfer data is LSB
1 DIRn 0 1 CSITn	16 bits Specification of transfer direction mode (MSB/LSB) First bit of transfer data is MSB First bit of transfer data is LSB Control of delay of interrupt request signal
1 DIRn 0 1 CSITn 0 1 The delay	16 bits 16 bits Specification of transfer direction mode (MSB/LSB) First bit of transfer data is MSB First bit of transfer data is LSB Control of delay of interrupt request signal No delay
1 DIRn 0 1 CSITn 0 1 The dela 111B). Ir	16 bits 16 bits Specification of transfer direction mode (MSB/LSB) First bit of transfer data is MSB First bit of transfer data is LSB Control of delay of interrupt request signal No delay Delay mode (interrupt request signal is delayed 1/2 cycle compared to the serial clock) y mode (CSITn bit = 1) is valid only in the master mode (CSICn.CKS0n2 to CSICn.CSK0n0 bits are not
1 DIRn 0 1 CSITn 0 1 The delay	16 bits 16 bits Specification of transfer direction mode (MSB/LSB) First bit of transfer data is MSB First bit of transfer data is LSB Control of delay of interrupt request signal No delay Delay mode (interrupt request signal is delayed 1/2 cycle compared to the serial clock) y mode (CSITn bit = 1) is valid only in the master mode (CSICn.CKS0n2 to CSICn.CSK0n0 bits are not n the slave mode (CKS0n2 to CKS0n0 bits are 111B), do not set the delay mode.
1 DIRn 0 1 CSITn 0 1 The dela 111B). Ir AUTOn	16 bits Specification of transfer direction mode (MSB/LSB) First bit of transfer data is MSB First bit of transfer data is LSB Control of delay of interrupt request signal No delay Delay mode (interrupt request signal is delayed 1/2 cycle compared to the serial clock) y mode (CSITn bit = 1) is valid only in the master mode (CSICn.CKS0n2 to CSICn.CSK0n0 bits are not in the slave mode (CKS0n2 to CKS0n0 bits are 111B), do not set the delay mode. Specification of single transfer mode or continuous transfer mode
1 DIRn 0 1 CSITn 0 1 The delay 111B). In AUTOn 0	16 bits 16 bits Specification of transfer direction mode (MSB/LSB) First bit of transfer data is MSB First bit of transfer data is LSB Control of delay of interrupt request signal No delay Delay mode (interrupt request signal is delayed 1/2 cycle compared to the serial clock) y mode (CSITn bit = 1) is valid only in the master mode (CSICn.CKS0n2 to CSICn.CSK0n0 bits are not n the slave mode (CKS0n2 to CKS0n0 bits are 111B), do not set the delay mode. Specification of single transfer mode or continuous transfer mode Single transfer mode
1 DIRn 0 1 CSITn 0 1 The delaa 111B). Ir AUTOn 0 1 1	16 bits 16 bits Specification of transfer direction mode (MSB/LSB) First bit of transfer data is MSB First bit of transfer data is LSB Control of delay of interrupt request signal No delay Delay mode (interrupt request signal is delayed 1/2 cycle compared to the serial clock) y mode (CSITn bit = 1) is valid only in the master mode (CSICn.CKS0n2 to CSICn.CSK0n0 bits are not n the slave mode (CKS0n2 to CKS0n0 bits are 111B), do not set the delay mode. Specification of single transfer mode or continuous transfer mode Single transfer mode Continuous mode

Note The CSOTn bit and the SIRBn, SIRBnL, SIRBE, SIRBEnL, SIOn, and SIOnL registers are reset.

(2) Clocked serial interface clock selection register n (CSICn)

The CSICn register is an 8-bit register that controls the CSI0n transfer operation. This register can be read or written in 8-bit or 1-bit units. Reset sets this register to 00H.

	After re	eset: 00H	R/W	Address:	CSIC0 FF	FFFD01H	, CSIC1 FI	-FFFD11H	
		7	6	5	4	3	2	1	0
	CSICn	0	0	0	CKPn	DAPn	CKS0n2	CKS0n1	CKS0n0
	(n = 0, 1)								
CKPn	DAPn		Speci	fication of tir	ming of trar	nsmitting/re	eceiving dat	ta to/from s	SCK0n
0	0	(Type 1)		SCK0n (I/O SO0n (output SI0n (input					
0	1	(Type 2)		SCK0n (I/O) SO0n (output) SI0n (input)					-
1	0	(Type 3)		SCK0n (I/O) SO0n (output) SI0n (input)					_
1	1	(Type 4)		SCK0n (I/O) SO0n (output) SI0n (input)			04 X DO3 X DO2 4 X DI3XDI2		-
CKS0n2	CKS0n1	CKS0n0		Serial c	lock ^{Note}			Mc	ode
0	0	0	fxx/2	2			Master mo		

Caution The CSICn register can be overwritten only when the CSIM0n.CSI0En bit = 0.

CKS0n2	CKS0n1	CKS0n0	Serial clock ^{Note}	Mode
0	0	0	fxx/2	Master mode
0	0	1	fxx/2 ²	Master mode
0	1	0	fxx/2 ³	Master mode
0	1	1	fxx/2 ⁴	Master mode
1	0	0	fxx/2 ⁵	Master mode
1	0	1	fxx/2 ⁶	Master mode
1	1	0	Clock generated by TO5n	Master mode
1	1	1	External clock (SCK0n pin)	Slave mode

Note Set the serial clock so as to satisfy the following conditions.

- REGC = V_{DD} = 4.0 to 5.5 V: Serial clock \leq 5 MHz
- REGC = 10 μ F, V_{DD} = 4.0 to 5.5 V: Serial clock \leq 2.5 MHz
- REGC = VDD = 2.7 to 4.0 V: Serial clock \leq 2.5 MHz

Remark fxx: Main clock frequency

(3) Clocked serial interface receive buffer registers n, nL (SIRBn, SIRBnL)

The SIRBn register is a 16-bit buffer register that stores receive data.

When the receive-only mode is set (CSIM0n.TRMDn bit = 0), the reception operation is started by reading data from the SIRBn register.

This register is read-only, in 16-bit units. When the lower 8 bits are used as the SIRBnL register, this register is read-only, in 8-bit units.

In addition to reset input, this register can also be initialized by clearing (0) the CSIM0n.CSI0En bit.

Cautions 1. Read the SIRBn register only when a 16-bit data length has been set (CSIM0n.CCLn bit = 1).

Read the SIRBnL register only when an 8-bit data length has been set (CCLn bit = 0).

2. When the single transfer mode has been set (CSIM0n.AUTOn bit = 0), perform a read operation only in the idle state (CSIM0n.CSOTn bit = 0). If the SIRBn or SIRBnL register is read during data transfer, the data cannot be guaranteed.

. ,	egiste	-1														
After re	set: 0	000H	I	R	Add	ress:	SIRE	30 FF	FFFC	002H,	SIRE	31 FF	FFFC	D12H		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIRBn	SIRBn	SIRBn	SIRBn	SIRBn	SIRBn	SIRBn	SIRBn	SIRBn	SIRBn	SIRBn	SIRBn	SIRBn	SIRBn	SIRBn	SIRBn	SIRBn
(n = 0,1)	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
(b) SIRBnL	•		R	Δ	ddres	ss: S	IRBOI	FFF	FED)2H. S	SIRB	1L FF	FFFI	D12H		
After re		лон 7		6		5		4		3		2		1		0

(4) Clocked serial interface read-only receive buffer registers n, nL (SIRBEn, SIRBEnL)

The SIRBEn register is a 16-bit buffer register that stores receive data.

The SIRBEn register is the same as the SIRBn register. Even if the SIRBEn register is read, the next operation will not start. The SIRBEn register is used to read the contents of the SIRBn register when the serial reception is not continued.

This register is read-only, in 16-bit units. However, when the lower 8 bits are used as the SIRBEnL register, the register is read-only, in 8-bit units.

In addition to reset input, this register can also be initialized by clearing (0) the CSIM0n.CSI0En bit.

Cautions 1. The receive operation is not started even if data is read from the SIRBEn and SIRBEnL registers.

2. The SIRBEn register can be read only if a 16-bit data length has been set (CSIM0n.CCLn bit = 1).

The SIRBEnL register can be read only if an 8-bit data length has been set (CCLn bit = 0).

After re	eset: 0	000H	R	A	ddress	SIRE	BE0 F	FFFF	D06H,	SIRBE	1 FF	FFFD1	I6H			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIRBEn	SIRBEn	SIRBEn	SIRBEn	SIRBEn	SIRBEn	SIRBEn	SIRBEn	SIRBEn	SIRBEn	SIRBEn	SIRBEn	SIRBEn	SIRBEn	SIRBEn	SIRBEn	SIRBE
							•		- I		-					
(n = 0, 1)	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
(B) SIRBEnl		ster	13 R	I	11 Iress: S		-							2	1	0
(B) SIRBEnl	_ regis	ster		I		SIRBE	-		006H, 1				16H	2	1	0

(5) Clocked serial interface transmit buffer registers n, nL (SOTBn, SOTBnL)

The SOTBn register is a 16-bit buffer register that stores transmit data.

When the transmission/reception mode is set (CSIM0n.TRMDn bit = 1), the transmission operation is started by writing data to the SOTBn register.

This register can be read or written in 16-bit units. However, when the lower 8 bits are used as the SOTBnL register, the register is read-only, in 8-bit units.

After reset, this register is initialized.

Cautions 1. Access the SOTBn register only when a 16-bit data length has been set (CSIM0n.CCLn bit = 1).

Access the SOTBnL register only when an 8-bit data length has been set (CCLn bit = 0).

 When the single transfer mode is set (CSIM0n.AUTOn bit = 0), perform access only in the idle state (CSIM0n.CSOTn bit = 0). If the SOTBn and SOTBnL registers are accessed during data transfer, the data cannot be guaranteed.

(4) 0012111	egiste	r														
After re	eset: 00	000H	R/W	V	Addres	s: SO	TB0 F	FFFFC	04H,	SOTB	1 FFFI	FFD14	Н			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOTBn	SOTBn	SOTBn	SOTBn	SOTBn	SOTBn	SOTBn	SOTBn	SOTBn	SOTBn	SOTBn	SOTBn	SOTBn	SOTBn	SOTBn	SOTBn	SOTE
(n = 0, 1)	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
(b) SOTBnL After re	regist eset: 00		R/W	Ad	dress:	SOTB	OL FF	FFFD)4H, S	OTB1	L FFF	FFD14	н			
	•	0H	R/W 6	Ad	dress: 5	SOTB	OL FF	FFFD(3	04H, S	OTB11	L FFF	FFD14	.Н 0	_		
. ,	eset: 00	он							-					0		

(6) Clocked serial interface initial transmit buffer registers n, nL (SOTBFn, SOTBFnL)

The SOTBFn register is a 16-bit buffer register that stores initial transmission data in the continuous transfer mode.

The transmission operation is not started even if data is written to the SOTBFn register.

This register can be read or written in 16-bit units. However, when the lower 8 bits are used as the SOTBFnL register, the register can be read or written in 8-bit units.

After reset, this register is initialized.

Caution Access the SOTBFn register and SOTBFnL register only when a 16-bit data length has been set (CSIM0n.CCLn bit = 1), and only when an 8-bit data length has been set (CCLn bit = 0), respectively, and only in the idle state (CSIM0n.CSOTn bit = 0). If the SOTBFn and SOTBFnL registers are accessed during data transfer, the data cannot be guaranteed.

	After res	set: 00	000Н	R/\	W	Addre	ess: S	OTBF	0 FFF	FFD0	8H, SC	DTBF1	FFFF	FD18	н		
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
S	SOTBFn	SOTBFn	SOTBFn	SOTBFn	SOTBFn	SOTBFn	SOTBFn	SOTBFn	SOTBFn	SOTBFn	SOTBFn	SOTBFn	SOTBFn	SOTBFn	SOTBFn	SOTBFn	SOTBF
(n	n = 0, 1)	45	44	10	10	44	10		0	7	6	5	4	3	0		•
,	1 = 0, 1)	15	14	13	12	11	10	9	8	1	0	5	4	3	2	I	0
	OTBFnL	. regis	ster	R/W		Addres				FFD0		-	L FFF				U
	OTBFnL	regi s	ster									-	L FFF			1	U

(7) Serial I/O shift registers n, nL (SIO0n, SIO0nL)

The SIO0n register is a 16-bit shift register that converts parallel data into serial data. The transfer operation is not started even if the SIO0n register is read. This register is read-only, in 16-bit units. However, when the lower 8 bits are used as the SIO0nL register, the register is read-only, in 8-bit units.

In addition to reset input, this register can also be initialized by clearing (0) the CSIM0n.CSI0En bit.

Caution Read the SIO0n register and SIO0nL register only when a 16-bit data length has been set (CSIM0n.CCLn bit = 1), and only when an 8-bit data length has been set (CCLn bit = 0), respectively, and only in the idle state (CSIM0n.CSOTn bit = 0). If the SIO0n and SIO0nL registers are read during data transfer, the data cannot be guaranteed.

Aft	er reset	0000	H I	R /	Addres	s: SIO0	0 FFFFF	D0AH,	SIO01	FFF	FD1A	Η			
	15	14	13	12	11	10	98	7	6	5	4	3	2	1	0
SIO0r	SIOn1	SIOn14	SIOn13	SIOn12	SIOn11	SIOn10 SI	On9 SIOn8	SIOn7	SIOn6	SIOn5	SIOn4	SIOn3	SIOn2	SIOn1	SIOnC
31001															
(n = 0, 1)														
(n = 0, 1 (b) SIO0nL)		R	Addres	ss: SI	DOOL FF	FFFD0A	H, SIO	01L FI	FFFC	01AH				
(n = 0, 1 (b) SIO0nL	regist	ЭН	R 6		ss: SI0 5	DOOL FF	FFFD0A 3	H, SIO	01L FI 2		01AH 1	0			

Register	R/W		Single	Transfer	Continuous	Transfer ^{Note 1}
Name			Transmission/Reception Mode	Receive-Only Mode	Transmission/Reception Mode	Receive-Only Mode
SIRBn (SIRBnL)	Read	Function	Storing received data ^{Note 2}	Reading starts receptionStoring received data	Storing up to the $(N - 1)$ th received data (other than the last) ^{Note 2}	 Reading starts reception Storing up to the (N – 2)th data (other than the last two)
		Use method	When transmission and reception are complete, read the received data from this register.	 First, read dummy data and start transfer. To perform reception of the next data after reception is complete, read the received data from this register. 	When reception is complete, read the received data from this register. Repeat this operation until the $(N - 1)$ th data has been received.	When reception is complete, read the received data from this register. Repeat this operation until the $(N - 2)$ th data has been received. (Supplement) Do not read the $(N - 1)$ th data from this register. If read, a reception operation starts and continuous transfer cannot be completed.
SIRBEn	Read	Function	_	Storing the data received last ^{Note 2}	_	Storing the $(N-1)$ th received data ^{Note 2}
(SIRBEnL)		Use method	Not used.	If reception of the next data will not be performed after reception is complete, read the received data from this register.	Not used	Read the $(N - 1)$ th received data from this register when the $(N - 1)$ th or Nth (last) data has been received.
SIO0n	Read	Function	-	-	Storing the Nth (last) received data ^{Note 2}	Storing the Nth (last) received data Note 2
(SIO0nL)		Use method	Not used.	Not used	When the Nth (last) transmission/reception is complete, read the Nth (last) data.	When the Nth (last) data has been received, read the Nth (last) data.
SOTBn (SOTBnL)	Write	Function	 Starting transmission/reception when written Storing the data to be transmitted 	_	 Starting transmission/reception when written Storing the data to be transmitted second and subsequently 	_
		Use method	When transmission/reception is complete, write the data to be transmitted next.	Not used	When transmission/reception is complete, write the data to be transmitted next to this register to start the next transmission/reception.	Not used
SOTBFn	Write	Function	_	_	Storing the data to be transmitted first ^{Note 2}	_
(SOTBFnL)		Use method	Not used	Not used	Before starting transmission/reception (writing to SOTBn), write the data to be transmitted first.	Not used

Table 17-1. Use of Each Buffer Register

Notes 1. It is assumed that the number of data to be transmitted is N.

2. Neither reading nor writing will start communication.

Remark In the 16-bit mode, the registers not enclosed in parentheses are used; in the 8-bit mode, the registers in parentheses are used.


User's Manual U16890EJ2V0UD

17.4 Operation

17.4.1 Transmission/reception completion interrupt request signal (INTCSI0n)

The INTCSIOn signal is set (1) upon completion of data transmission/reception. Writing to the CSIMOn register clears (0) the INTCSIOn signal.

Caution The delay mode (CSIM0n.CSITn bit = 1) is valid only in the master mode (CSICn.CKS0n2 to CSICn.CKS0n0 bits are not 111B). The delay mode cannot be set when the slave mode is set (CKS0n2 to CKS0n0 bits = 111B).





17.4.2 Single transfer mode

(1) Usage

In the receive-only mode (CSIM0n.TRMDn bit = 0), communication is started by reading the SIRBn/SIRBnL register.

In the transmission/reception mode (TRMDn bit = 1), communication is started by writing to the SOTBn/SOTBnL register.

In the slave mode, the operation must be enabled beforehand (CSIM0n.CSI0En bit = 1).

When communication is started, the value of the CSIM0n.CSOTn bit becomes 1 (transmission execution status).

Upon communication completion, the transmission/reception completion interrupt request signal (INTCSI0n) is generated, and the CSOTn bit is cleared (0). The next data communication request is then waited for.

Caution When the CSOTn bit = 1, do not manipulate the CSI0n register.

Remark n = 0, 1




Figure 17-3. Timing Chart in Single Transfer Mode (1/2)





Figure 17-3. Timing Chart in Single Transfer Mode (2/2)

17.4.3 Continuous transfer mode

(1) Usage (receive-only: 8-bit data length)

- <1> Set the continuous transfer mode (CSIM0n.AUTOn bit = 1) and the receive-only mode (CSIM0n.TRMDn bit = 0).
- <2> Read the SIRBnL register (start transfer with dummy read).
- <3> When the transmission/reception completion interrupt request signal (INTCSI0n) has been generated, read the SIRBnL register^{Note} (reserve next transfer).
- <4> Repeat step <3> (N 2) times. (N: Number of transfer data) Ignore the interrupt triggered by reception of the (N – 1)th data (at this time, the SIRBEnL register can be read).
- <5> Following generation of the last INTCSI0n signal, read the SIRBEnL register and the SIO0nL register^{Note}.
- Note When transferring N number of data, receive data is loaded by reading the SIRBnL register from the first data to the (N 2)th data. The (N 1)th data is loaded by reading the SIRBEnL register, and the Nth (last) data is loaded by reading the SIO0nL register (refer to **Table 17-1 Use of Each Buffer Register**).






In the case of the continuous transfer mode, two transfer requests are set at the start of the first transfer. Following the INTCSIOn signal, transfer is continued if the SIRBnL register can be read within the next transfer reservation period. If the SIRBnL register cannot be read, transfer ends and the SIRBnL register does not receive the new value of the SIO0nL register.

The last data can be obtained by reading the SIO0nL register following completion of the transfer.

(2) Usage (transmission/reception: 8-bit data length)

- <1> Set the continuous transfer mode (CSIM0n.AUTOn bit = 1) and the transmission/reception mode (CSIM0n.TRMDn bit = 1).
- <2> Write the first data to the SOTBFnL register.
- <3> Write the 2nd data to the SOTBnL register (start transfer).
- <4> When the transmission/reception completion interrupt request signal (INTCSI0n) has been generated, write the next data to the SOTBnL register (reserve next transfer). Read the SIRBnL register to load the receive data.
- <5> Repeat step <4> as long as data to be sent remains.
- <6> When the INTCSIOn signal is generated, read the SIRBnL register to load the (N 1)th receive data (N: Number of transfer data).
- <7> Following the last INTCSI0n signal, read the SIO0nL register to load the Nth (last) receive data.





In the case of the continuous transfer mode, two transfer requests are set at the start of the first transfer. Following the INTCSIOn signal, transfer is continued if the SOTBnL register can be written within the next transfer reservation period. If the SOTBnL register cannot be written, transfer ends and the SIRBnL register does not receive the new value of the SIO0nL register.

The last receive data can be obtained by reading the SIO0nL register following completion of the transfer.

(3) Next transfer reservation period

In the continuous transfer mode, the next transfer must be prepared with the period shown in Figure 17-6.




Figure 17-6. Timing Chart of Next Transfer Reservation Period (1/2)




Figure 17-6. Timing Chart of Next Transfer Reservation Period (2/2)


(4) Cautions

To continue continuous transfers, it is necessary to either read the SIRBn register or write to the SOTBn register during the transfer reservation period.

If access is performed to the SIRBn register or the SOTBn register when the transfer reservation period is over, the following occurs.

(i) In case of conflict between transfer request clear and register access

Since transfer request clear has higher priority, the next transfer request is ignored. Therefore, transfer is interrupted, and normal data transfer cannot be performed.





(ii) In case of conflict between transmission/reception completion interrupt request signal (INTCSI0n) generation and register access

Since continuous transfer has stopped once, executed as a new continuous transfer.

In the slave mode, a bit phase error transfer error results (refer to Figure 17-8).

In the transmission/reception mode, the value of the SOTBFn register is retransmitted, and illegal data is sent.




Figure 17-8. Interrupt Request and Register Access Conflict

17.5 Output Pins

The following describes the output pins. For the setting of each pin, refer to **Table 4-16 Settings When Port Pins Are Used for Alternate Functions**.

(1) SCK0n pin

When the CSI0n operation is disabled (CSIM0n.CSI0En bit = 0), the $\overline{SCK0n}$ pin output status is as follows.

CKPn	CKS0n2	CKS0n1	CKS0n0	SCK0n Pin Output
0	Don't care	Don't care	Don't care	Fixed to high level
1	1	1	1	High impedance
	Other than abo	ove		Fixed to low level

Table 17-2. SCK0n Pin Output Status

Remark n = 0, 1

(2) SO0n pin

When the CSI0n operation is disabled (CSI0En bit = 0), the SO0n pin output status is as follows.

TRMDn	DAPn	AUTOn	CCLn	DIRn	SO0n Pin Output
0	Don't care	Don't care	Don't care	Don't care	Fixed to low level
1	0	Don't care	Don't care	Don't care	SO latch value (low level)
	1	0	0	0	SOTBn7 bit value
				1	SOTBn0 bit value
			1	0	SOTBn15 bit value
				1	SOTBn0 bit value
		1	0	0	SOTBFn7 bit value
				1	SOTBFn0 bit value
			1	0	SOTBFn15 bit value
				1	SOTBFn0 bit value

Table 17-3. SOOn Pin Output Status

Remark n = 0, 1

CHAPTER 18 CLOCKED SERIAL INTERFACE A (CSIA) WITH AUTOMATIC TRANSMIT/RECEIVE FUNCTION

In the V850ES/KG1, two channels of clocked serial interface A (CSIA) with automatic transmit/receive function are provided.

18.1 Functions

CSIAn has the following two modes.

- 3-wire serial I/O mode
- 3-wire serial I/O mode with automatic transmit/receive function

(1) 3-wire serial I/O mode

This mode is used to transfer 8-bit data using three lines: a serial clock pin (SCKAn) and two serial data pins (SIAn and SOAn).

In addition, whether 8-bit data is transferred MSB or LSB first can be specified, so this interface can be connected to any device.

(2) 3-wire serial I/O mode with automatic transmit/receive function

This mode is used to transfer 8-bit data using three lines: a serial clock pin (SCKAn) and two serial data pins (SIAn and SOAn).

In addition, whether 8-bit data is transferred MSB or LSB first can be specified, so this interface can be connected to any device.

Data can be transferred to/from a display driver etc. without using software since a 32-byte buffer RAM is incorporated for automatic transfer.

- Maximum transfer speed: 2 Mbps (in master mode)
- Master mode/slave mode selectable
- Transfer data length: 8 bits
- MSB/LSB-first selectable for transfer data
- Automatic transmit/receive function:

Number of transfer bytes can be specified between 1 and 32

Transfer interval can be specified (0 to 63 clocks)

Single transfer/repeat transfer selectable

- On-chip dedicated baud rate generator (6/8/16/32 divisions)
- 3-wire SOAn: Serial data output

SIAn: Serial data input

SCKAn: Serial clock I/O

- Transmission/reception completion interrupt request signal: INTCSIAn
- Internal 32-byte buffer RAM (used in 3-wire serial I/O mode with automatic transmit/receive function)

Remark n = 0, 1

18.2 Configuration


CSIAn consists of the following hardware.

Item	Configuration
Register	Serial I/O shift register An (SIOAn) Automatic data transfer address count register n (ADTCn) CSIAn buffer RAM (CSIAnBm, CSIAnBmL, CSIAnBmH) (m = 0 to F)
Control registers	Serial operation mode specification register n (CSIMAn) Serial status register n (CSISn) Serial trigger register n (CSITn) Divisor selection register n (BRGCAn) Automatic data transfer address point specification register n (ADTPn) Automatic data transfer interval specification register n (ADTIn)

Table 18-1. Configuration of CSIAn

Remark For the alternate-function pin settings, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.

Figure 18-1. Block Diagram of CSIAn



User's Manual U16890EJ2V0UD


(1) Serial I/O shift register An (SIOAn)

This is an 8-bit register used to store transmit/receive data in 1-byte transfer mode (CSIMAn.ATEn bit = 0). Writing transmit data to the SIOAn register starts the transfer. In addition, after a transfer completion interrupt request signal (INTCSIAn) is generated (CSISn.TSFn bit = 0), data can be received by reading data from the SIOAn register.

This register can be read or written in 8-bit units. However, writing to the SIOAn register is prohibited when the CSISn.TSFn bit = 1.

Reset sets this register to 00H.


- Cautions 1. A transfer operation is started by writing to the SIOAn register. Consequently, when transmission is disabled (CSIMAn.TXEAn bit = 0), write dummy data to the SIOAn register to start the transfer operation, and then perform a receive operation.
 - 2. Do not write data to the SIOAn register while the automatic transmit/receive function is operating.



(2) Automatic data transfer address count register n (ADTCn)

This is a register used to indicate buffer RAM addresses during automatic transfer. When automatic transfer is stopped, the data position when transfer stopped can be ascertained by reading ADTCn register value. This register is read-only, in 8-bit units. However, reading from the ADTCn register is prohibited when the CSISn.TSFn bit = 1.

Reset sets this register to 00H.



18.3 Registers

Serial interface CSIAn is controlled by the following six registers.

- Serial operation mode specification register n (CSIMAn)
- Serial status register n (CSISn)
- Serial trigger register n (CSITn)
- Divisor selection register n (BRGCAn)
- Automatic data transfer address point specification register n (ADTPn)
- Automatic data transfer interval specification register n (ADTIn)

(1) Serial operation mode specification register n (CSIMAn)

This is an 8-bit register used to control the serial transfer operation. This register can be read or written in 8-bit or 1-bit units. Reset sets this register to 00H.

	<7>	6	5	4	<3>	<2>	<1>	0			
CSIMAn	CSIAEn	ATEn	ATMn	MASTERn	TXEAn	RXEAn	DIRAn	0			
(n = 0, 1)											
	CSIAEn			SIAn operation							
	0	Disable C	SIAn oper	ation (SOAn	: Low leve	I, SCKAn: I	ligh level)				
	1	Enable C	SIAn opera	ation							
	 When t the CS If the C initialize CSIAn If the C 	 When the CSIAEn bit is cleared to 0, the CSIAn unit is reset^{Note} asynchronously. When the CSIAEn bit = 0, the CSIAn unit is reset, so to operate CSIAn, first set the CSIAEn bit to 1. If the CSIAEn bit is cleared from 1 to 0, all the registers in the CSIAn unit are initialized. Before the CSIAEn bit is set to 1 again, first re-set the registers of the CSIAn unit. If the CSIAEn bit is cleared from 1 to 0, the buffer RAM value is not held. Also, when the CSIAEn bit = 0, the buffer RAM cannot be accessed. 									
	ATEn		Automat	ic transfer op	peration er	nable/disab	le control				
	0	1-byte tra	nsfer mod	e							
	1	Automatic	Automatic transfer mode								
	ATMn	Specification of automatic transfer mode									
	0	Single tra	nsfer mod	e (stops at a	ddress sp	ecified with	ADTPn reg	jister)			
	1	-		de (Following Id transmissi			the ADTCr	n registe			
	MASTERn		Spe	cification of (CSIAn ma	ster/slave n	node				
	0	Slave mo	de (synchr	onized with	SCKAn in	out clock)					
	1	Master m	ode (syncł	nronized with	internal c	lock)					
	TXEAn		1	Fransmissior	enable/di	sable contr	ol				
	0	Disable tr	ansmissio	n (SOAn: Lo	w level)						
	1	Enable tra	ansmissior	า							
	RXEAn			Reception e	enable/disa	able control					
	0	Disable re	eception								
	1	Enable re	ception								
	DIRAn		S	pecification of	of transfer	data direct	ion				
	0	MSB first									
	1	LSB first									

(2) Serial status register n (CSISn)

Г

This is an 8-bit register used to select the serial clock and to indicate the transfer status of CSIAn. This register can be read or written in 8-bit or 1-bit units.

Reset sets this register to 00H. However, rewriting the CSISn register is prohibited when the TSFn bit is 1.

	7	6	5	4	3	2	1	0				
CSISn	CKSAn1	CKSAn0	0	0	0	0	0	TSFn				
(n = 0, 1)					·							
	CKSAn1	CKSAn0		Seria	l clock (fscka) s	election ^{Note}						
					20 MHz	16 MHz		10 MHz				
	0	0	fxx		Setting prohibited	Setting prohibi	ted	100 ns				
	0	1	fxx/2		100 ns	125 ns		200 ns				
	1	0	fxx/4		200 ns	250 ns		400 ns				
	1	1	fxx/8		400 ns	500 ns		800 ns				
	Rewriting	CSISn is I	prohibited	when t	he CSIMAn.CS	IAEn bit is 1.						
	TSFn		Transfer status									
	0	0 CSIAEn bit = 0 At reset input At completion of specified transfer When transfer has been suspended by setting the CSITn.ATSTPn bit to 1										
	1	From tran	sfer start to	o comp	letion of specif	ied transfer						
I	• F • F	REGC = V REGC = 1	DD = 4.0 t 0 μ F, VDD	o 5.5 = 4.0	following cor V: $f_{SCKA} \le 12$ to 5.5 V: $f_{SCKA} \le 6$ N	MHz <a 6="" mhz<="" th="" ≤=""><th></th><th></th>						
	Cautions	2. When ADTR	n the TSP Pn, ADTIr	Fn bit n, and	d-only. = 1, rewritir SIOAn regis fer buffer RA	sters is pro	hibite	ed.				

(3) Serial trigger register n (CSITn)

The CSITn register between the buffer RAM and shift register is an 8-bit register used to control execution/stop of automatic data transfer.

This register can be read or written in 8-bit or 1-bit units. However, manipulate only when the CSIMAn.ATEn bit is 1 (manipulation prohibited when ATEn bit = 0).

Reset sets this register to 00H.

After res	set: 00H	R/W	Address:	CSIT0 FF	FFFD42H,	CSII1 FI	-FFD52H		
	7	6	5	4	3	2	<1>	<0>	
CSITn	0	0 0 0 0 0 0 0 ATSTPn ATSTAn							
(n = 0, 1)									
	ATSTPn	ATSTPn Automatic data transfer suspension							
	0								
	1	Stop auto	matic data	transfer					
	transferred 1 is held u request si after that. After auto suspensic A function interrupted	d. gnal (INTC matic trans on is stored i to resume d by setting	liately befor SIAn) is ge sfer has bee in the ADT automatic	e the trans nerated, a en suspenc Cn registe data transf Pn bit to 1,	mission/rea nd ATSTPr led, the dat r. fer is not pr set each ra	ception co n is autom a address rovided, so	I 1 byte has mpletion int atically clea at the poin o if transfer ain, and set	terrupt ured to 0 t of has been	
	ATSTAn			Automati	c data tran	sfer start			
	0				_				
	1	Start auto	omatic data	transfer					
	byte has b 1 is held u	been transf until immed	erred.	e the INTC			does not sta ated, and A		

(4) Divisor selection register n (BRGCAn)

This is an 8-bit register used to control the serial transfer speed (divisor of CSIA clock).

This register can be read or written in 8-bit units. However, when the CSISn.TSFn bit is 1, rewriting the BRGCAn register is prohibited.

Reset sets this register to 03H.

After res	et: 03H	R/W	Address: E	BRGCA0	FFFFFD43	H, BRGC	A1 FFFFD	53H
	7	6	5	4	3	2	1	0
BRGCAn	0	0	0	0	0	0	BRGCn1	BRGCn0
(n = 0, 1)								
	BRGCn1	BRGCn0	Selec	tion of CS	SIAn serial o	clock (fscк	A division ra	tio)
	0	0	6 (fscка/6)					
	0	1	8 (fscка/8)					
	1	0	16 (fscка/16	6)				
	1	1	32 (fscка/32	2)				

(5) Automatic data transfer address point specification register n (ADTPn)

This is an 8-bit register used to specify the buffer RAM address that ends transfer during automatic data transfer (CSIMAn.ATEn bit = 1).

This register can be read or written in 8-bit units. However, when the CSISn.TSFn bit is 1, rewriting the ADTPn register is prohibited.

Reset sets this register to 00H.


In the V850ES/KG1, 00H to 1FH can be specified because 32 bytes of buffer RAM are incorporated.

Example When the ADTP0 register is set to 07H

8 bytes of FFFFE00H to FFFFE07H are transferred.

In repeat transfer mode (CSIMAn.ATMn bit = 1), transfer is performed repeatedly up to the address value specified by ADTPn.

Example When the ADTP0 register is set to 07H (repeat transfer mode) Transfer is repeated as FFFFE00H to FFFFE07H,



The relationship between buffer RAM address values and the ADTPn register setting values is shown below.

Buffer RAM Address Value	ADTP0 Register Setting Value	Buffer RAM Address Value	ADTP0 Register Setting Value
FFFFE00H	00H	FFFFE10H	10H
FFFFE01H	01H	FFFFE11H	11H
FFFFE02H	02H	FFFFE12H	12H
FFFFE03H	03H	FFFFE13H	13H
FFFFE04H	04H	FFFFE14H	14H
FFFFE05H	05H	FFFFE15H	15H
FFFFE06H	06H	FFFFE16H	16H
FFFFE07H	07H	FFFFE17H	17H
FFFFE08H	08H	FFFFE18H	18H
FFFFE09H	09H	FFFFE19H	19H
FFFFE0AH	0AH	FFFFE1AH	1AH
FFFFE0BH	0BH	FFFFE1BH	1BH
FFFFE0CH	0CH	FFFFE1CH	1CH
FFFFE0DH	0DH	FFFFE1DH	1DH
FFFFE0EH	0EH	FFFFE1EH	1EH
FFFFE0FH	0FH	FFFFE1FH	1FH

Table 18-2. Relationship Between Buffer RAM Address Values and ADTP0 Register Setting Values

Buffer RAM Address Value	ADTP1 Register Setting Value	Buffer RAM Address Value	ADTP1 Register Setting Value
FFFFE20H	00H	FFFFE30H	10H
FFFFE21H	01H	FFFFE31H	11H
FFFFE22H	02H	FFFFE32H	12H
FFFFE23H	03H	FFFFE33H	13H
FFFFE24H	04H	FFFFE34H	14H
FFFFE25H	05H	FFFFE35H	15H
FFFFE26H	06H	FFFFE36H	16H
FFFFE27H	07H	FFFFE37H	17H
FFFFE28H	08H	FFFFE38H	18H
FFFFE29H	09H	FFFFE39H	19H
FFFFE2AH	0AH	FFFFE3AH	1AH
FFFFE2BH	0BH	FFFFE3BH	1BH
FFFFE2CH	0CH	FFFFE3CH	1CH
FFFFE2DH	0DH	FFFFE3DH	1DH
FFFFE2EH	0EH	FFFFE3EH	1EH
FFFFE2FH	0FH	FFFFE3FH	1FH

(6) Automatic data transfer interval specification register n (ADTIn)

This is an 8-bit register used to specify the interval period between 1-byte transfers during automatic data transfer (CSIMAn.ATEn bit = 1).

Set this register when in master mode (CSIMAn.MASTERn bit = 1) (setting is unnecessary in slave mode). Setting in 1-byte transfer mode (ATEn bit = 0) is also valid. When the interval time specified by the ADTIn register after the end of 1-byte transfer has elapsed, a transmission/reception completion interrupt request signal (INTCSIAn) is output. The number of clocks for the interval can be set to between 0 and 63 clocks. This register can be read or written in 8-bit units. However, when the CSISn.TSFn bit is 1, rewriting the ADTIn register is prohibited.

Reset sets this register to 00H.

7 6 5 4 3 2 1 0)
ADTIn 0 0 ADTIn5 ADTIn4 ADTIn3 ADTIn2 ADTIn1 ADT	'In0
(n = 0, 1)	

The specified interval time is the transfer clock (specified by the BRGCAn register) multiplied by an integer value.

Example When ADTIn register = 03H				
SCKAn				
Interval time of 3 clocks				

(7) CSIAn buffer RAM (CSIAnBm)

This area holds transmit/receive data (up to 32 bytes) in automatic transfer mode in 1-byte units.

This register can be read or written in 16-bit units. However, when the higher 8 bits and the lower 8 bits of the CSIAnBm register are used as the CSIAnBmH register and CSIAnBmL register, respectively, these registers can be read or written in 8-bit units.

After automatic transfer is started, only data equal to one byte more than the number of bytes stored in the ADTPn register is transmitted/received in sequence from the CSIAnB0L register.

- Cautions 1. To read the value of the CSIAnBm register after data is written to the register, wait for the duration of more than six clocks of fscka (serial clock set by the CSISn.CKSAn1 and CSISn.CKSAn0 bits) or until data is written to the buffer RAM at another address.
 - 2. When the main clock stops and the CPU operates on the subclock, do not access the CSIAnBm register.

For details, refer to 3.4.8 (1) (b).

Remark n = 0, 1 m = 0 to F

Address	Symbol	R/W	Manipula	table Bits	After Reset
			8	16	
FFFFE00H	CSIA0B0	R/W			Undefined
FFFFE00H	CSIA0B0L	R/W			Undefined
FFFFE01H	CSIA0B0H	R/W			Undefined
FFFFE02H	CSIA0B1	R/W			Undefined
FFFFE02H	CSIA0B1L	B/W			Undefined
FFFFE03H	CSIA0B1H	R/W	√ 		Undefined
FFFFE04H	CSIA0B2	R/W			Undefined
FFFFE04H	CSIA0B2L	R/W			Undefined
FFFFE05H	CSIA0B2H	B/W	V		Undefined
FFFFE06H	CSIA0B3	R/W			Undefined
FFFFE06H	CSIA0B3L	R/W	√		Undefined
FFFFE07H	CSIA0B3H	B/W	√		Undefined
FFFFE08H	CSIA0B4	R/W			Undefined
FFFFE08H	CSIA0B4	R/W	√	•	Undefined
FFFFE09H	CSIA0B4E	B/W	 √		Undefined
FFFFE0AH	CSIA0B411 CSIA0B5	B/W	V		Undefined
		R/W	√	V	
FFFFE0AH	CSIA0B5L		V		Undefined
FFFFE0BH	CSIA0B5H	R/W	N	1	Undefined
FFFFE0CH	CSIA0B6	R/W	1		Undefined
FFFFE0CH	CSIA0B6L	R/W			Undefined
FFFFE0DH	CSIA0B6H	R/W	√	1	Undefined
FFFFE0EH	CSIA0B7	R/W			Undefined
FFFFE0EH	CSIA0B7L	R/W	√		Undefined
FFFFE0FH	CSIA0B7H	R/W	√		Undefined
FFFFE10H	CSIA0B8	R/W			Undefined
FFFFE10H	CSIA0B8L	R/W			Undefined
FFFFE11H	CSIA0B8H	R/W	\checkmark		Undefined
FFFFE12H	CSIA0B9	R/W			Undefined
FFFFE12H	CSIA0B9L	R/W			Undefined
FFFFE13H	CSIA0B9H	R/W			Undefined
FFFFE14H	CSIA0BA	R/W		\checkmark	Undefined
FFFFE14H	CSIA0BAL	R/W	\checkmark		Undefined
FFFFE15H	CSIA0BAH	R/W	\checkmark		Undefined
FFFFE16H	CSIA0BB	R/W		\checkmark	Undefined
FFFFE16H	CSIA0BBL	R/W			Undefined
FFFFE17H	CSIA0BBH	R/W			Undefined
FFFFE18H	CSIA0BC	R/W		\checkmark	Undefined
FFFFE18H	CSIA0BCL	R/W			Undefined
FFFFE19H	CSIA0BCH	R/W			Undefined
FFFFE1AH	CSIA0BD	R/W			Undefined
FFFFE1AH	CSIA0BDL	R/W			Undefined
FFFFE1BH	CSIA0BDH	R/W	√		Undefined
FFFFFE1CH	CSIA0BE	R/W	,		Undefined
FFFFE1CH	CSIA0BEL	R/W	V	۲	Undefined
FFFFE1DH	CSIA0BEH	R/W	√		Undefined
FFFFE1EH	CSIA0BET	R/W	v		Undefined
			√	N	
FFFFE1EH FFFFFE1FH	CSIA0BFL CSIA0BFH	R/W R/W	 √		Undefined Undefined

Table 18-4. CSIA0 Buffer RAM

Address	Symbol	R/W	Manipula	table Bits	After Reset
	-		8	16	-
FFFFFE20H	CSIA1B0	R/W		\checkmark	Undefined
FFFFE20H	CSIA1B0L	R/W	\checkmark		Undefined
FFFFFE21H	CSIA1B0H	R/W	\checkmark		Undefined
FFFFFE22H	CSIA1B1	R/W		\checkmark	Undefined
FFFFE22H	CSIA1B1L	R/W	\checkmark		Undefined
FFFFE23H	CSIA1B1H	R/W	\checkmark		Undefined
FFFFE24H	CSIA1B2	R/W		\checkmark	Undefined
FFFFE24H	CSIA1B2L	R/W	\checkmark		Undefined
FFFFE25H	CSIA1B2H	R/W	\checkmark		Undefined
FFFFE26H	CSIA1B3	R/W		\checkmark	Undefined
FFFFE26H	CSIA1B3L	R/W	\checkmark		Undefined
FFFFFE27H	CSIA1B3H	R/W	\checkmark		Undefined
FFFFFE28H	CSIA1B4	R/W		\checkmark	Undefined
FFFFE28H	CSIA1B4L	R/W	\checkmark		Undefined
FFFFE29H	CSIA1B4H	R/W	\checkmark		Undefined
FFFFE2AH	CSIA1B5	R/W		\checkmark	Undefined
FFFFE2AH	CSIA1B5L	R/W			Undefined
FFFFE2BH	CSIA1B5H	R/W			Undefined
FFFFE2CH	CSIA1B6	R/W		\checkmark	Undefined
FFFFE2CH	CSIA1B6L	R/W			Undefined
FFFFE2DH	CSIA1B6H	R/W			Undefined
FFFFE2EH	CSIA1B7	R/W		\checkmark	Undefined
FFFFFE2EH	CSIA1B7L	R/W	V		Undefined
FFFFFE2FH	CSIA1B7H	R/W	V		Undefined
FFFFE30H	CSIA1B8	R/W			Undefined
FFFFE30H	CSIA1B8L	R/W	V		Undefined
FFFFE31H	CSIA1B8H	R/W	V		Undefined
FFFFE32H	CSIA1B9	R/W			Undefined
FFFFE32H	CSIA1B9L	R/W	√		Undefined
FFFFE33H	CSIA1B9H	R/W	V		Undefined
FFFFE34H	CSIA1BA	R/W			Undefined
FFFFFE34H	CSIA1BAL	B/W	√	,	Undefined
FFFFE35H	CSIA1BAH	R/W	√ 		Undefined
FFFFFE36H	CSIA1BB	R/W			Undefined
FFFFE36H	CSIA1BBL	R/W	√		Undefined
FFFFE37H	CSIA1BBH	R/W	√		Undefined
FFFFE38H	CSIA1BC	R/W	•	V	Undefined
FFFFE38H	CSIA1BCL	R/W	√	Y	Undefined
FFFFE39H	CSIA1BCH	R/W	√		Undefined
FFFFE3AH	CSIA1BD	R/W	N		Undefined
FFFFE3AH	CSIA1BD	R/W	√	N	Undefined
FFFFE3BH	CSIA1BDL	R/W	√		Undefined
	CSIA1BE	R/W	N		Undefined
FFFFE3CH FFFFE3CH	CSIA1BEL	R/W	√	N	
			√		Undefined
FFFFFE3DH	CSIA1BEH	R/W	N	.1	Undefined
FFFFE3EH	CSIA1BF	R/W	1	V	Undefined
FFFFFE3EH	CSIA1BFL	R/W			Undefined

Table 18-5. CSIA1 Buffer RAM

18.4 Operation

CSIAn can be used in the following two modes.

- 3-wire serial I/O mode
- 3-wire serial I/O mode with automatic transmit/receive function

18.4.1 3-wire serial I/O mode

The one-byte data transmission/reception is executed in the mode in which the CSIMAn.ATEn bit is cleared to 0. In this mode, communication is executed by using three lines: serial clock (SCKAn), serial data output (SOAn), and serial data input (SIAn) pins.

The 3-wire serial I/O mode is controlled by the following three registers.

- Serial operation mode specification register n (CSIMAn)
- Serial status register n (CSISn)
- Divisor selection register n (BRGCAn)

Remarks 1. For the alternate-function pin settings, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.

2. n = 0, 1

(1) 1-byte transmission/reception communication operation

(a) 1-byte transmission/reception

When the CSIMAn.CSIAEn bit and the CSIMAn.ATEn bit = 1, 0, respectively, if transfer data is written to the SIOAn register, the data is output via the SOA0 pin in synchronization with the \overline{SCKAn} pin falling edge, and then input via the SIAn pin in synchronization with the falling edge of the \overline{SCKAn} pin, and stored in the SIOAn register in synchronization with the rising edge 1 clock later.

Data transmission and data reception can be performed simultaneously.

If only reception is to be performed, transfer can only be started by writing a dummy value to the SIOAn register.

When transfer of 1 byte is complete, a transmission/reception completion interrupt request signal (INTCSIAn) is generated.

In 1-byte transmission/reception, the setting of the CSIMAn.ATMn bit is invalid.

Be sure to read data after confirming that the CSISn.TSFn bit = 0.

Caution Determine the setting procedure of alternate-function pins considering the relationship with the communication partner.




Figure 18-2. 3-Wire Serial I/O Mode Timing

(b) Data format

In the data format, data is changed in synchronization with the SCKAn pin falling edge as shown in Figure 18-3.

The data length is fixed to 8 bits and the data transfer direction can be switched by the specification of the CSIMAn.DIRAn bit.




Figure 18-3. Format of Transmit/Receive Data

(c) Switching MSB/LSB as start bit

Figure 18-4 shows the configuration of the SIOAn register and the internal bus. As shown in the figure, MSB/LSB can be read or written in reverse form.

Switching MSB/LSB as the start bit can be specified using the CSIMAn.DIRAn bit.

Start bit switching is realized by switching the bit order for data written to the SIOAn register. The SIOAn register shift order remains unchanged.

Thus, switching between MSB-first and LSB-first must be performed before writing data to the SIOAn register.




Figure 18-4. Transfer Bit Order Switching Circuit

(d) Transfer start

Serial transfer is started by setting transfer data to the SIOAn register when the following two conditions are satisfied.

- CSIAn operation control bit (CSIMAn.CSIAEn) = 1
- Other than during serial communication

Caution If the CSIAEn bit is set to 1 after data is written to the SIOAn register, communication does not start.

Upon termination of 8-bit communication, serial communication automatically stops and the transmission/reception completion interrupt request signal (INTCSIAn) is generated.

Remark n = 0, 1

18.4.2 3-wire serial I/O mode with automatic transmit/receive function

Up to 32 bytes of data can be transmitted/received without using software in the mode in which the CSIMAn.ATEn bit is set to 1. After communication is started, only data of the set number of bytes stored in RAM in advance can be transmitted, and only data of the set number of bytes can be received and stored in RAM.

The 3-wire serial I/O mode with automatic transmit/receive function is controlled by the following registers.

- Serial operation mode specification register n (CSIMAn)
- Serial status register n (CSISn)
- Serial trigger register n (CSITn)
- Divisor selection register n (BRGCAn)
- Automatic data transfer address point specification register n (ADTPn)
- Automatic data transfer interval specification register n (ADTIn)
- Remarks 1. For the alternate-function pin settings, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.
 - **2.** n = 0, 1

(1) Automatic transmit/receive data setting

(a) Transmit data setting

- <1> Write transmit data from the least significant address FFFFE00H/FFFFE20H of buffer RAM (up to FFFFE1FH/FFFFE3FH at maximum). The transmit data should be in the order from lower address to higher address.
- <2> Set the ADTPn register to the value obtained by subtracting 1 from the number of transmit data bytes.

(b) Automatic transmission/reception mode setting

- <1> Set the CSIMAn.CSIAEn bit and the CSIMAn.ATEn bit to 11.
- <2> Set the CSIMAn.RXEAn bit and the CSIMAn.TXEAn bit to 11.
- <3> Set a data transfer interval in the ADTIn register.
- <4> Set the CSITn.ATSTAn bit to 1.

The following operations are automatically carried out when (a) and (b) are carried out.

- After the buffer RAM data indicated by the ADTCn register is transferred to the SIOAn register, transmission is carried out (start of automatic transmission/reception).
- The received data is written to the buffer RAM address indicated by the ADTCn register.
- ADTCn register is incremented and the next data transmission/reception is carried out. Data transmission/reception continues until the ADTCn register incremental output matches the set value of the ADTPn register (end of automatic transmission/reception). However, if the CSIMAn.ATMn bit is set to 1 (continuous transfer mode), the ADTCn register is cleared after a match between the ADTPn and ADTCn registers, and then repeated transmission/reception is started.
- When automatic transmission/reception is terminated, the CSISn.TSFn bit is cleared to 0.

Caution Determine the setting procedure of alternate-function pins considering the relationship with the communication partner.

(2) Automatic transmission/reception communication operation

(a) Automatic transmission/reception mode

Automatic transmission/reception can be performed using buffer RAM.

The data stored in the buffer RAM is output from the SOAn pin via the SIOAn register in synchronization with the SCKAn pin falling edge by performing (a) and (b) in (1) Automatic transmit/receive data setting.

The data is then input from the SIAn pin via the SIOAn register in synchronization with the serial clock falling edge of the SCKAn pin and the receive data is stored in the buffer RAM in synchronization with the rising edge 1 clock later.

Data transfer ends if the CSISn.TSFn bit is cleared to 0 when any of the following conditions is met.

- · Reset by clearing the CSIMAn.CSIAEn bit to 0
- Transfer of 1 byte is complete by setting the CSITn.ATSTPn bit to 1
- Transfer of the range specified by the ADTPn register is complete

At this time, a transmission/reception completion interrupt request signal (INTCSIAn) is generated except when the CSIAEn bit = 0.

If a transfer is terminated in the middle, transfer starting from the remaining data is not possible. Read the ADTCn register to confirm how much of the data has already been transferred, set the transfer data again, and perform (a) and (b) in **(1) Automatic transmit/receive data setting**.

Figure 18-5 shows the operation timing in automatic transmission/reception mode and Figure 18-6 shows the operation flowchart. Figure 18-7 shows the operation of the buffer RAM when 6 bytes of data are transmitted/received.

Remark n = 0, 1





Figure 18-5. Automatic Transmission/Reception Mode Operation Timings





In 6-byte transmission/reception (CSIMAn.ATMn bit = 0, CSIMAn.RXEAn bit = 1, CSIMAn.TXEAn bit = 1) in automatic transmission/reception mode, buffer RAM operates as follows.

(i) When transmission/reception operation is started (refer to Figure 18-7 (a).)

When the CSITn.ATSTAn bit is set to 1, transmit data 1 (T1) is transferred from the buffer RAM to the SIOAn register. When transmission of the first byte is completed, receive data 1 (R1) is transferred from the SIOAn register to the buffer RAM, and the ADTCn register is incremented. Then transmit data 2 (T2) is transferred from the buffer RAM to the SIOAn register.

(ii) 4th byte transmission/reception point (refer to Figure 18-7 (b).)

Transmission/reception of the third byte is completed, and transmit data 4 (T4) is transferred from the buffer RAM to the SIOAn register. When transmission of the fourth byte is completed, the receive data 4 (R4) is transferred from the SIOAn register to the buffer RAM, and the ADTCn register is incremented.

(iii) Completion of transmission/reception (refer to Figure 18-7 (c).)

When transmission of the sixth byte is completed, receive data 6 (R6) is transferred from SIOAn register to the buffer RAM, and the transmission/reception completion interrupt request signal (INTCSIAn) is generated.




Figure 18-7. Buffer RAM Operation in 6-Byte Transmission/Reception (in Automatic Transmission/Reception Mode) (1/2)

2. n = 0, 1




Figure 18-7. Buffer RAM Operation in 6-Byte Transmission/Reception (in Automatic Transmission/Reception Mode) (2/2)


(b) Automatic transmission mode

In this mode, the specified number of 8-bit unit data are transmitted.

Serial transfer is started when the CSITn.ATSTAn bit is set to 1 while the CSIMAn.CSIAEn, CSIMAn.ATEn, and CSIMAn.TXEAn bits are set to 1.

When the final byte has been transmitted, an interrupt request signal (INTCSIAn) is generated.

Figure 18-8 shows the automatic transmission mode operation timing, and Figure 18-9 shows the operation flowchart. Figure 18-10 shows the operation of the buffer RAM when 6 bytes of data are transmitted.



SCKAn			Interval -
SOAn		D0 XD7XD6XD5X	
INTCSIAn			
TSFn			
Ca	function reads data f inserted until the new same time as CPU p ADTIn register. 2. When the TSFn bit is 3. If CPU access to th	from the buffer RAM aften at transmission. As the processing, the interval cleared, the SOAn pin b	with CSIAn read/write during the
Re	emark n = 0, 1		




Figure 18-9. Automatic Transmission Mode Flowchart

In 6-byte transmission (CSIMAn.ATMn bit = 0, CSIMAn.RXEAn bit = 0, CSIMAn.TXEAn bit = 1, CSIMAn.ATEn bit = 1) in automatic transmission mode, buffer RAM operates as follows.

(i) When transmission is started (refer to Figure 18-10 (a).)

When the CSITn.ATSTAn bit is set to 1, transmit data 1 (T1) is transferred from the buffer RAM to the SIOAn register. When transmission of the first byte is completed, the ADTCn register is incremented. Then transmit data 2 (T2) is transferred from the buffer RAM to the SIOAn register.


(ii) 4th byte transmission point (refer to Figure 18-10 (b).)


Transmission of the third byte is completed, and transmit data 4 (T4) is transferred from the buffer RAM to the SIOAn register. When transmission of the fourth byte is completed, the ADTCn register is incremented.


(iii) Completion of transmission (refer to Figure 18-10 (c).)

When transmission of the sixth byte is completed, the interrupt request signal (INTCSIAn) is generated, and the TFSn flag is cleared to 0.

Figure 18-10. Buffer RAM Operation in 6-Byte Transmission (in Automatic Transmission Mode) (1/2)








(c) Repeat transmission mode


In this mode, data stored in the buffer RAM is transmitted repeatedly.

Serial transfer is started when the CSITn.ATSTAn bit is set to 1 while the CSIMAn.CSIAEn, CSIMAn.ATEn, CSIMAn.ATMn, and CSIMAn.TXEAn bits are set to 1.

Unlike the basic transmission mode, after the specified number of bytes has been transmitted, the transmission/reception completion interrupt request signal (INTCSIAn) is not generated, the ADTCn register is reset to 0, and the buffer RAM contents are transmitted again.

The repeat transmission mode operation timing is shown in Figure 18-11, and the operation flowchart in Figure 18-12. Figure 18-13 shows the operation of the buffer RAM when 6 bytes of data are transmitted in the repeat transmission mode.








Figure 18-12. Repeat Transmission Mode Flowchart

In 6-byte transmission (CSIMAn.ATMn bit = 1, CSIMAn.RXEAn bit = 0, CSIMAn.TXEAn bit = 1, CSIMAn.ATEn bit = 1) in repeat transmission mode, buffer RAM operates as follows.

(i) When transmission is started (refer to Figure 18-13 (a).)

When the CSITn.ATSTAn bit is set to 1, transmit data 1 (T1) is transferred from the buffer RAM to the SIOAn register. When transmission of the first byte is completed, the ADTCn register is incremented. Then transmit data 2 (T2) is transferred from the buffer RAM to the SIOAn register.

(ii) Upon completion of transmission of 6 bytes (refer to Figure 18-13 (b).)


When transmission of the sixth byte is completed, the interrupt request signal (INTCSIAn) is not generated.

The ADTCn register is reset to 0.

(iii) 7th byte transmission point (refer to Figure 18-13 (c).)

Transmit data 1 (T1) is transferred from the buffer RAM to SIOAn register again. When transmission of the first byte is completed, the ADTCn register is incremented. Then transmit data 2 (T2) is transferred from the buffer RAM to the SIOAn register.

Figure 18-13. Buffer RAM Operation in 6-Byte Transmission (in Repeat Transmission Mode) (1/2)






Figure 18-13. Buffer RAM Operation in 6-Byte Transmission (in Repeat Transmission Mode) (2/2)

(d) Data format

In the data format, data is changed in synchronization with the SCKAn pin falling edge as shown in Figure 18-14.

The data length is fixed to 8 bits and the data transfer direction can be switched by the specification of the CSIMAn.DIRAn bit.




Figure 18-14. Format of CSIAn Transmit/Receive Data

(e) Automatic transmission/reception suspension and restart

Automatic transmission/reception can be temporarily suspended by setting the CSITn.ATSTPn bit to 1. During 8-bit data transfer, the transmission/reception is not suspended. It is suspended upon completion of 8-bit data transfer.

When suspended, the CSISn.TSFn bit is cleared to 0 after transfer of the 8th bit.

To restart automatic transmission/reception, set the CSITn.ATSTAn bit to 1. The remaining data can be transmitted in this way.

- Cautions 1. If the IDLE instruction is executed during automatic transmission/reception, transfer is suspended and the IDLE mode is set if during 8-bit data transfer. When the IDLE mode is cleared, automatic transmission/reception is restarted from the suspended point.
 - 2. When suspending automatic transmission/reception, do not change the operating mode to 3-wire serial I/O mode while the TSFn bit = 1.




Figure 18-15. Automatic Transmission/Reception Suspension and Restart

To use the I²C bus function, use the P38/SDA0 and P39/SCL0 pins as the serial transmit/receive data I/O pin (SDA0) and the serial clock I/O pin (SCL0), respectively, and set them to N-ch open-drain output.

In the V850ES/KG1, one channel of I^2C bus is provided. The products with an on-chip I^2C bus are shown below.

μPD703212Y, 703213Y, 703214Y, 703215Y, 70F3214Y, 70F3214HY, 70F3215HY

19.1 Features

The I²C0 has the following two modes.

- Operation stop mode
- I²C (Inter IC) bus mode (multimaster supported)

(1) Operation stop mode

This mode is used when serial transfers are not performed. It can therefore be used to reduce power consumption.

(2) I²C bus mode (multimaster supported)


This mode is used for 8-bit data transfers with several devices via two lines: a serial clock (SCL0) line and a serial data bus (SDA0) line.

This mode complies with the I²C bus format and the master device can generate "start condition", "address", "transfer direction specification", "data", and "stop condition" data to the slave device, via the serial data bus. The slave device automatically detects these received state and data by hardware. This function can simplify the part of application program that controls the I²C bus.

Since the SCL0 and SDA0 pins are used for N-ch open drain outputs, I²C0 requires pull-up resistors for the serial clock line and the serial data bus line.

<R>

Figure 19-1. Block Diagram of I²C0



A serial bus configuration example is shown below.




Figure 19-2. Serial Bus Configuration Example Using I^2C Bus

19.2 Configuration

l²C0 includes the following hardware.

Item	Configuration
Registers	IIC shift register 0 (IIC0) Slave address register 0 (SVA0)
Control registers	IIC control register 0 (IICC0) IIC status register 0 (IICS0) IIC flag register 0 (IICCF0) IIC clock selection register 0 (IICCL0) IIC function expansion register 0 (IICX0)

Table 19-1.	Configuration of I ² C0
-------------	------------------------------------

(1) IIC shift register 0 (IIC0)

The IIC0 register is used to convert 8-bit serial data to 8-bit parallel data and to convert 8-bit parallel data to 8bit serial data. The IIC0 register can be used for both transmission and reception.

Write and read operations to the IIC0 register are used to control the actual transmit and receive operations. The IIC0 register can be read or written in 8-bit units.

Reset sets this register to 00H.

(2) Slave address register 0 (SVA0)

The SVA0 register sets local addresses when in slave mode. The SVA0 register can be read or written in 8-bit units. Reset sets this register to 00H.

(3) SO latch

The SO latch is used to retain the SDA0 pin's output level.

(4) Wakeup controller

This circuit generates an interrupt request signal (INTIIC0) when the address received by this register matches the address value set to the SVA0 register or when an extension code is received.

(5) Prescaler

This selects the sampling clock to be used.

(6) Serial clock counter

This counter counts the serial clocks that are output and the serial clocks that are input during transmit/receive operations and is used to verify that 8-bit data was sent or received.

(7) Interrupt request signal generator

This circuit controls the generation of interrupt request signals (INTIIC0). An I^2C interrupt is generated following either of two triggers.

- Falling of the eighth or ninth clock of the serial clock (set by IICC0.WTIM0 bit)
- Interrupt request generated when a stop condition is detected (set by IICC0.SPIE0 bit)

(8) Serial clock controller

In master mode, this circuit generates the clock output via the SCL0 pin from a sampling clock.

(9) Serial clock wait controller

This circuit controls the wait timing.

(10) ACK generator, stop condition detector, start condition detector, and ACK detector These circuits are used to generate and detect various statuses.

(11) Data hold time correction circuit

This circuit generates the hold time for data corresponding to the falling edge of the serial clock.

(12) Start condition generator

This circuit generates a start condition when the IICC0.STT0 bit is set. However, in the communication reservation disabled status (IICF0.IICRSV0 bit = 1), when the bus is not released (IICF0.IICBSY0 bit = 1), start condition requests are ignored and the IICF0.STCF0 bit is set to 1.

(13) Stop condition generator

A stop condition is generated when the IIC0.SPT0 bit is set to 1.

(14) Bus status detector

This circuit detects whether or not the bus is released by detecting start conditions and stop conditions. However, as the bus status cannot be detected immediately following operation, the initial status is set by the IICF0.STCEN0 bit.

19.3 Registers

l²C0 is controlled by the following registers.

- IIC control register 0 (IICC0)
- IIC status register 0 (IICS0)
- IIC flag register 0 (IICF0)
- IIC clock selection register 0 (IICCL0)
- IIC function expansion register 0 (IICX0)

The following registers are also used.

• IIC shift register 0 (IIC0)

<R>

• Slave address register 0 (SVA0)

Remark For the alternate-function pin settings, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.

(1) IIC control register 0 (IICC0)

The IICC0 register is used to enable/stop I²C0 operations, set wait timing, and set other I²C operations. The IICC0 register can be read or written in 8-bit or 1-bit units. However, set the SPIE0, WTIM0, and ACKE0 bits when the IICE0 bit is 0 or during the wait period. When setting the IICE0 bit from "0" to "1", these bits can also be set at the same time.

Reset sets this register to 00H.

	00H	R/W		Address	: FFFFFD82	H			
r	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>	7
IICC0	IICE0	LREL0	WREL0	SPIE0	WTIM0	ACKE0	STT0	SPT0	J
IICE0				l ² C0 oper	ation enable/	/disable spec	ification		
0	Sto	p operation. F	Reset the IICS	60 register ^{∾₀}	¹ . Stop inter	rnal operatior	1.		
1	Ena	able operation.							
Be sure to	o set this b	oit to 1 when th	e SCL0 and	SDA0 lines a	are high level	Ι.			
Condition	for clearin	ng (IICE0 bit =	0)		Cond	lition for settir	ng (IICE0 bit	t = 1)	
ClearedReset	l by instruc	tion			• Set	by instruction	า		
LREL0 ^{Not}	e 2			E	xit from comr	nunications			
0	Norm	nal operation							
	The The	ses include cas SCL0 and SDA STT0, SPT0, II leared to 0.	0 lines are s	et to high im	pedance.				CS0.STD0 b
The stand	dby mode	following exit	from commu	nications rer	nains in effe	ct until the fo	llowing com	munications	entry condit
are met. • After a s	stop condi		d, restart is in	master mod	le.		llowing com	nmunications	entry condit
are met. • After a s • An addr	stop condi ress match	following exit	d, restart is in code receptio	master mod	le. er the start co		_		entry condit
are met. • After a s • An addr Condition	stop condi ress match for clearin	following exit tion is detected or extension	d, restart is in code receptio = 0)	master mod	le. er the start co Condit	ondition.	g (LREL0 bi		entry condit
are met. • After a s • An addr Condition • Automa	stop condi ress match for clearin tically clea	following exit tion is detected or extension ng (LREL0 bit :	d, restart is in code receptio = 0)	master moo on occurs aft	le. er the start co Condit	ondition. tion for settin by instruction	g (LREL0 bi		entry condit
are met. • After a s • An addr Condition • Automa • Reset	stop condi ress match for clearin tically clea	following exit tion is detected or extension ng (LREL0 bit :	d, restart is in code receptio = 0)	master moo on occurs aft	le. er the start co Condit • Set t	ondition. tion for settin by instruction	g (LREL0 bi		entry condit
are met. • After a s • An addr Condition • Automa • Reset WREL0 ^{№0}	stop condi ress match for clearin tically clea re 2 Do no	following exit tion is detected or extension ng (LREL0 bit s ured after exec	d, restart is in code receptio = 0) ution	master moo on occurs aft	le. er the start co Condii • Set t Vait cancellat	ondition. tion for settin by instruction tion control	g (LREL0 bi		entry condit
are met. • After a s • An addr Condition • Automa • Reset WREL0 ^{№0} 0 1	tically clear boom	following exit tion is detected or extension ng (LREL0 bit s ured after exec	d, restart is in code receptio = 0) ution etting is auto	master moo on occurs aft	le. er the start co Condit • Set t Vait cancellat	ondition. tion for settin by instruction tion control	g (LREL0 bi	t = 1)	entry condit
are met. • After a s • An addr Condition • Automa • Reset WREL0 ^{Not} 0 1 Condition	tically clear Do no for clearin	following exit tion is detected or extension ing (LREL0 bit = tred after exec bt cancel wait el wait. This s	d, restart is in code receptio = 0) ution etting is auto = 0)	master moo on occurs aft	le. er the start co Condit • Set to Vait cancellat vared to 0 after Condit	ondition. tion for settin by instruction tion control er wait is can	g (LREL0 bi celed. g (WREL0 b	t = 1)	entry condit
are met. • After a s • An addr Condition • Automa • Reset WRELO ^{Not} 0 1 Condition • Automa	tically clear for clearing tically clear Do no for clearing tically clear The III reset.	following exit tion is detected or extension ing (LREL0 bit ared after exec of cancel wait el wait. This s ing (WREL0 bit	d, restart is in code receptio = 0) ution etting is auto = 0) ution and the IIC	master moc on occurs aft v w matically cle	le. er the start co Condii • Set to Vait cancellat vared to 0 afte Condii • Set to , IICF0.IICB	ondition. tion for settin by instruction tion control er wait is can tion for settin by instruction	g (LREL0 bi celed. g (WREL0 b	t = 1)	

<R>

557

<R>

(1/4)

(2/4)

SPIE0 ^{Note}	Enable/disable generation of interrupt request when stop condition is detected			
0	Disable			
1	Enable			
Condition for	clearing (SPIE0 bit = 0)	Condition for setting (SPIE0 bit = 1)		
Cleared byReset	instruction	Set by instruction		

WTIM0 ^{Note}	Control of wait and interrupt request generation
0	Interrupt request is generated at the eighth clock's falling edge. Master mode: After output of eight clocks, clock output is set to low level and wait is set. Slave mode: After input of eight clocks, the clock is set to low level and wait is set for master device.
1	Interrupt request is generated at the ninth clock's falling edge. Master mode: After output of nine clocks, clock output is set to low level and wait is set. Slave mode: After input of nine clocks, the clock is set to low level and wait is set for master device.

An interrupt is generated at the falling of the 9th clock during address transfer independently of the setting of this bit. The setting of this bit is valid when the address transfer is completed. When in master mode, a wait is inserted at the falling edge of the ninth clock during address transfers. For a slave device that has received a local address, a wait is inserted at the falling edge of the ninth clock after \overrightarrow{ACK} is issued. However, when the slave device has received an extension code, a wait is inserted at the falling edge of the falling edge of the falling edge of the falling edge of the falling edge of the falling edge of the falling edge of the falling edge of the falling edge of the falling edge of the falling edge of the falling edge of the falling edge of the falling edge of the falling edge of the falling edge of the falling edge of the falling edge of the eighth clock.

Condition for clearing (WTIM0 bit = 0)	Condition for setting (WTIM0 bit = 1)
Cleared by instructionReset	Set by instruction

<R>

ACKE0 ^{Note}	Acknowledgment control				
0	Disable acknowledgment.				
1	Enable acknowledgment. During the ninth clock period, the SDA0 line is set to low level.				
	0	In this case, \overline{ACK} is generated when the addresses match.			
However, the	e ACKE0 bit setting is valid for address re-	ception of the extension code.			
	e ACKE0 bit setting is valid for address re- r clearing (ACKE0 bit = 0)	Condition for setting (ACKE0 bit = 1)			

1211	1
(3/4	-)

	Start condition trigger
0	Do not generate a start condition.
1	 When bus is released (in STOP mode): Generate a start condition (for starting as master). The SDA0 line is changed from high level to low level while the SCL0 line is high level and then the start condition is generated. Next, after the rated amount of time has elapsed, the SCL0 line is changed to low level (wait status). When a third party is communicating When communication reservation function is enabled (IICF0.IICRSV0 bit = 0) Functions as the start condition reservation flag. When set to 1, automatically generates a start condition after the bus is released. When communication reservation function is disabled (IICRSV0 bit = 1) The IICF0.STCF0 bit is set to 1 and the information set (1) to the STT0 bit is cleared. No start condition is generated. In the wait state (when master device): Generates a restart condition after releasing the wait.
a	
For master For master • Cannot be	cleared to 0 and slave has been notified of final reception. transmission: A start condition may not be generated normally during the ACK period. Set to 1 during the wait period that follows output of the ninth clock. e set to 1 at the same time as the SPT0 bit.
For master For master • Cannot be • When the	 Cannot be set to 1 during transfer. Can be set to 1 only when the ACKE0 bit has been cleared to 0 and slave has been notified of final reception. A start condition may not be generated normally during the ACK period. Set to 1 during the wait period that follows output of the ninth clock.

(4/4)

SPT0		Stop condition trig	ıger
0	Stop conditio	n is not generated.	
1	After the SDA goes to high	n is generated (termination of master device' A0 line goes to low level, either set the SCL0 level. Next, after the rated amount of time h igh level and a stop condition is generated.	line to high level or wait until the SCL0 pin
Cautions	concerning setti	ing timing	
	er reception:	Cannot be set to 1 during transfer. Can	be set to 1 only when the ACKE0 bit has eriod after slave has been notified of final
For maste	er transmission:	A stop condition may not be generated r during the wait period that follows output of	
		e same time as the STT0 bit.	
 When the of eight The WT SPT0 bit 	e WTIM0 bit ha clocks, note tha IM0 bit should b t should be set	t to 1 only when in master mode ^{Note} . Is been cleared to 0, if the SPT0 bit is set to 1 It a stop condition will be generated during th be changed from 0 to 1 during the wait period to 1 during the wait period that follows output et to 1, setting the SPT0 bit to 1 again is disa	e high-level period of the ninth clock. following output of eight clocks, and the of the ninth clock.
Condition	for clearing (SF	PT0 bit = 0)	Condition for setting (SPT0 bit = 1)
AutomatWhen th	ne LREL0 bit = 1	ration fter stop condition is detected I (exit from communications) nges from 1 to 0 (operation stop)	Set by instruction

Note Set the SPT0 bit to 1 only in master mode. However, the SPT0 bit must be set to 1 and a stop condition generated before the first stop condition is detected following the switch to operation enable status. For details, refer to **19.14 Cautions**.

Caution When the IICS0.TRC0 bit is set to 1, the WREL0 bit is set to 1 during the ninth clock and wait is canceled, after which the TRC0 bit is cleared to 0 and the SDA0 line is set to high impedance.

Remark The SPT0 bit is 0 if it is read after data setting.

(2) IIC status register 0 (IICS0)

The IICS0 register indicates the status of the I^2C0 bus.

The IICS0 register is read-only, in 8-bit or 1-bit units.

However, the IICS0 register can only be read when the IICC0.STT0 bit is 1 or during the wait period.

Reset sets this register to 00H.

register.

Caution When the main clock is stopped and the CPU is operating on the subclock, do not access the IICS0 register using an access method that causes a wait. For details, refer to 3.4.8 (1) (b).

	00H	R		Address	s: FFFFFD86				
	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>	
IICS0	MSTS0	ALD0	EXC0	COI0	TRC0	ACKD0	STD0	SPD0	
MSTS0				Mas	ster device sta	atus			
0	Slave devic	ce status or (communicatio	on standby :	status				
1	Master dev	ice commun	ication status	3					
Condition	for clearing (N	/ISTS0 bit =	0)		Condition fo	or setting (MS	STS0 bit = 1)		
	e IICC0.IICE0) bit changes	from 1 to 0	(operation					
stop) • Reset									
• /				Detecti	on of arbitratio	on loss			
• Reset	This status	means eithe	r that there v		on of arbitration		n result was	a "win".	
Reset ALD0				was no arbit		the arbitration			
ALD0 0 1		indicates th	e arbitration r	was no arbit	tration or that a "loss". The N	the arbitration	cleared to 0.		

(2/3)

EXC0	Detection of extension code reception					
0	Extension code was not received.					
1	Extension code was received.					
Condition	for clearing (EXC0 bit = 0)	Condition for setting (EXC0 bit = 1)				
When aCleared	start condition is detected stop condition is detected by the LREL0 bit = 1 (exit from communications) e IICE0 bit changes from 1 to 0 (operation stop)	• When the higher four bits of the received address data is either "0000" or "1111" (set at the rising edge of the eighth clock).				

COI0	Detection	of matching addresses		
0	Addresses do not match.			
1	Addresses match.			
Condition	for clearing (COI0 bit = 0)	Condition for setting (COI0 bit = 1)		
When a Cleared	start condition is detected stop condition is detected by the LREL0 bit = 1 (exit from communications) e IICE0 bit changes from 1 to 0	• When the received address matches the local address (SVA0 register) (set at the rising edge of the eighth clock).		

TRC0	Detection of	Detection of transmit/receive status				
0	Receive status (other than transmit status). The SDA0 line is set for high impedance.					
1	Transmit status. The value in the SO latch is en edge of the first byte's ninth clock).	abled for output to the SDA0 line (valid starting at the rising				
Condition f	or clearing (TRC0 bit = 0)	Condition for setting (TRC0 bit = 1)				
 Cleared b When the Cleared b When the Reset Master When "1 direction Slave When a set 	top condition is detected by the LREL0 bit = 1 (exit from communications) e IICE0 bit changes from 1 to 0 (operation stop) by the IICC0.WREL0 bit = 1 ^{Note} (wait release) e ALD0 bit changes from 0 to 1 (arbitration loss) " is output to the first byte's LSB (transfer specification bit) start condition is detected used for communication	 Master When a start condition is generated When "0" is output to the first byte's LSB (transfer direction specification bit) Slave When "1" is input in the first byte's LSB (transfer direction specification bit) 				

Note The IICS0.TRC0 bit is cleared to 0 and the SDA0 line become high impedance when the IICC0.WREL0 bit is set to 1 and wait state is released at the ninth clock with the TRC0 bit = 1.

562

<R>

(3/3)

ACKD0	D	Detection of ACK				
0	ACK was not detected.					
1	ACK was detected.					
Condition f	or clearing (ACKD0 bit = 0)	Condition for setting (ACKD0 bit = 1)				
At the risiCleared b	stop condition is detected ing edge of the next byte's first clock by the LREL0 bit = 1 (exit from communications) e IICE0 bit changes from 1 to 0 (operation stop)	 After the SDA0 pin is set to low level at the rising edge of the SCL0 pin's ninth clock 				

STD0	Detecti	on of start condition				
0	Start condition was not detected.					
1	Start condition was detected. This indicates that the address transfer period is in effect					
Condition f	for clearing (STD0 bit = 0)	Condition for setting (STD0 bit = 1)				
 At the ris address t Cleared b 	stop condition is detected sing edge of the next byte's first clock following transfer by the LREL0 bit = 1 (exit from communications) e IICE0 bit changes from 1 to 0 (operation stop)	When a start condition is detected				

SPD0	Detection of stop condition					
0	Stop condition was not detected.					
1	Stop condition was detected. The master device	e's communication is terminated and the bus is released.				
Condition	for clearing (SPD0 bit = 0)	Condition for setting (SPD0 bit = 1)				
clock foll condition	ising edge of the address transfer byte's first lowing setting of this bit and detection of a start n e IICE0 bit changes from 1 to 0 (operation stop)	When a stop condition is detected				

(3) IIC flag register 0 (IICF0)

IICF0 is a register that sets the operation mode of I²C0 and indicate the status of the I²C bus.

This register can be read or written in 8-bit or 1-bit units. However, the STCF0 and IICBSY0 bits are read-only.

The IICRSV0 bit can be used to enable/disable the communication reservation function (refer to **19.13 Communication Reservation**).

The STCEN0 bit can be used to set the initial value of the IICBSY0 bit (refer to 19.14 Cautions).

The IICRSV0 and STCEN0 bits can be written only when the operation of I^2C0 is disabled (IICC0.IICE0 bit = 0). When operation is enabled, the IICF0 register can be read.

Reset sets this register to 00H.

IICF0	<7> STCF0	<6>	5	4	3	2	<1>		
IICFU	STCFU	IICBSY0	0	0	0	0	STCENC	IICRSV0	
	STCF0				IIC	C0.STT0	clear flag		
	0	Generate s	tart condi	tion					
	1	Start condit	ion gene	ration unsi	uccessful:	clear ST1	F0 flag		
	Condition	for clearing (STCF0 bit = 0) Condition for setting (STCF0 bit = 1						= 1)	
	 When t 	ng by setting the STT0 bit = 1 the IICE0 bit changes from 1 to 0 tion stop)							mmunication
	IICBSY0		I ² C0 bus status flag						
	0	Bus release	e status (i	nitial comr	nunicatio	ı status w	hen STCEN	0 bit = 1)	
	1	Bus communication status (initial communication status when STCEN0 bit = 0)))
		ion for clearing (IICBSY0 bit = 0) Condition for setting (IICE							t = 1)
	 When t 	on of stop cc he IICE0 bit ion stop)	e IICE0 bit changes from 1 to 0 • Setting of the IICE0 bit when the STCEN						ne STCEN0 bit = 0
	STCEN0		Initial start enable trigger						
	0	After operation is enabled (IICE0 bit = 1), enable generation of a start condition a stop condition.						on upon detection o	
	1	After opera a stop cond		abled (IIC	E0 bit = 1	, enable g	generation of	a start condition	on without detecting
	Condition	n for clearing (STCEN0 bit = 0)				Cond	lition for setti	ng (STCEN0 b	it = 1)
	DetectionReset	on of start co	ndition			• Set	tting by instru	uction	
	IICRSV0			Comr	nunicatio	reservati	ion function o	disable bit	
	0	Enable con	nmunicati	on reserva	ation				
	1	Disable cor	nmunicat	ion reserv	ation				
	Condition	for clearing	(IICRSV0) bit = 0)		Cond	Condition for setting (IICRSV0 bit = 1)		
	Clearing by instruction Reset Setting by instruction								
Note	Bits 6 an	d 7 are rea	d-only bi	its.					
Cautio	ons 1 V	Vrite to the	STCEN	10 bit onl	v when	he oner	ation is st	opped (IICE0	bit = 0
					-	-			ess of the actual

3. Write to the IICRSV0 bit only when the operation is stopped (IICE0 bit = 0).

(4) IIC clock selection register 0 (IICCL0)

The IICCL0 register is used to set the transfer clock for the l²C0 bus.

The IICCL0 register can be read or written in 8-bit or 1-bit units. However, the CLD0 and DAD0 bits are readonly. The SMC0, CL01 and CL00 bits are set in combination with the IICX0.CLX0 bit (refer to **19.3 (6)** l^2 **C0 transfer clock setting method**).

Set the IICCL0 register when the IICC0.IICE0 bit = 0.

Reset sets this register to 00H.

<R>


fter reset:	00H	R/W ^{Note}		Address:	FFFFD84H								
	7	6	<5>	<4>	3	2	1	0					
IICCL0	0	0	CLD0	DAD0	SMC0 DFC0 CL01 CL00								
CLD0		Detection of SCL0 pin level (valid only when IICC0.IICE0 bit = 1)											
0	The SCL0) pin was dete	ected at low le	evel.									
1	The SCL0 pin was detected at high level.												
Condition	for clearing	(CLD0 bit = 0)		Condition fo	r setting (CL	D0 bit = 1)						
		s at low level hanges from	1 to 0 (opera	tion stop)	When the	SCL0 pin is	at high level						
DAD0		Detection of SDA0 pin level (valid only when IICE0 bit = 1)											
0	The SDA0	The SDA0 pin was detected at low level.											
1	The SDA0 pin was detected at high level.												
Condition	for clearing (DAD0 bit = 0) Condition for setting (DAD0 bit = 1)												
		is at low level hanges from		tion stop)	• When the	SDA0 pin is	at high level						
SMC0	[Operat	ion mode swit	tching							
0	Operates	Operates in standard mode.											
1	Operates	in high-speed	l mode.										
DFC0				Digital fi	Iter operation	control							
0	Digital filte	er off.											
1	Digital filte	er on.											
	r can be use	ed only in high			ess of DFC0 I	oit set/clear.							

(5) IIC function expansion register 0 (IICX0)

This register sets the function expansion of I²C0 (valid only in high-speed mode).

This register can be read or written in 8-bit or 1-bit units. The CLX0 bit is set in combination with the IICCL0.SMC0, IICCL0.CL01, and IICCL0.CL00 bits (refer to **19.3 (6)** I^2 C0 transfer clock setting method). Set the IICX0 register when the IICC0.IICE0 bit = 0.

Reset sets this register to 00H.



(6) I²C0 transfer clock setting method

The I²C0 transfer clock frequency (fscL) is calculated using the following expression.

 $f_{SCL} = 1/(m \times T + t_R + t_F)$


m = 12, 24, 48, 54, 86, 88, 5, 198 (refer to Table 19-2 Selection Clock Setting.)

T: 1/fxx

- tR: SCL0 rise time
- tF: SCL0 fall time

For example, the l²C0 transfer clock frequency (fscL) when fxx = 20 MHz, m = 54, $t_R = 200$ ns, and $t_F = 50$ ns is calculated using the following expression.

 $f_{SCL} = 1/(54 \times 50 \text{ ns} + 200 \text{ ns} + 50 \text{ ns}) \cong 339 \text{ kHz}$



The selection clock is set using a combination of the IICCL0.SMC0, IICCL0.CL01, and IICCL0.CL00 bits and the IICX0.CLX0 bit.

<R>

IICX0		IICCL0		Selection Clock	Transfer Clock	Settable Internal System	Operation Mode
Bit 0	Bit 3	Bit 1	Bit 0		(fxx/m)	Clock Frequency (fxx)	
CLX0	SMC0	CL01	CL00			Range	
0	0	0	0	fxx/2	fxx/88	4.0 MHz to 8.38 MHz	Normal mode
0	0	0	1	fxx/2	fxx/172	8.38 MHz to 16.76 MHz	(SMC0 bit = 0)
0	0	1	0	fxx	fxx/86	4.19 MHz to 8.38 MHz	
0	0	1	1	fxx/3	fxx/198	16.0 MHz to 19.8 MHz	
0	1	0	х	fxx/2	fxx/48	8 MHz to 16.76 MHz	High-speed mode
0	1	1	0	fxx	fxx/24	4 MHz to 8.38 MHz	(SMC0 bit = 1)
0	1	1	1	fxx/3	fxx/54	16 MHz to 20 MHz	
1	0	х	х	Setting prohibited			
1	1	0	х	fxx/2	fxx/24	8.00 MHz to 8.38 MHz	High-speed mode
1	1	1	0	fxx	fxx/12	4.00 MHz to 4.19 MHz	(SMC0 bit = 1)
1	1	1	1	Setting prohibited			

Table 19-2. Selection Clock Setting

Remark x: don't care

(7) IIC shift register 0 (IIC0)

The IIC0 register is used for serial transmission/reception (shift operations) that is synchronized with the serial clock.

The IIC0 register can be read or written in 8-bit units, but data should not be written to the IIC0 register during a data transfer.

<R> Access (read/write) the IIC0 register only during the wait period. Accessing this register in communication states other than the wait period is prohibited. However, for the master device, the IIC0 register can be written once only after the transmission trigger bit (IICC0.STT0) has been set to 1.

When the IIC0 register is written during wait, the wait is cancelled and data transfer is started. Reset sets this register to 00H.


	R/W	Addres	s: FFFFFD8	80H			
7	6	5	4	3	2	1	0
IIC0							

(8) Slave address register 0 (SVA0)

The SVA0 register holds the I²C bus's slave addresses.

<R>

However, rewriting this register is prohibited when the IICS0.STD0 bit = 1 (start condition detection). The SVA0 register can be read or written in 8-bit units, but bit 0 should be fixed as 0. Reset sets this register to 00H.



19.4 Functions

19.4.1 Pin configuration

The serial clock pin (SCL0) and serial data bus pin (SDA0) are configured as follows.

SCL0This pin is used for serial clock input and output. This pin is an N-ch open-drain output for both master and slave devices. Input is Schmitt input. SDA0This pin is used for serial data input and output. This pin is an N-ch open-drain output for both master and slave devices. Input is Schmitt input.

Since outputs from the serial clock line and the serial data bus line are N-ch open-drain outputs, an external pull-up resistor is required.




Figure 19-3. Pin Configuration Diagram

19.5 I²C Bus Definitions and Control Methods

The following section describes the I²C bus's serial data communication format and the status generated by the I²C bus.

The transfer timing for the "start condition", "address", "transfer direction specification", "data", and "stop condition" generated via the I²C bus's serial data bus is shown below.




Figure 19-4. I²C Bus's Serial Data Transfer Timing


The master device generates the start condition, slave address, and stop condition.

ACK can be generated by either the master or slave device (normally, it is generated by the device that receives 8bit data).

The serial clock (SCL0) is continuously output by the master device. However, in the slave device, the SCL0's lowlevel period can be extended and a wait can be inserted.

19.5.1 Start condition

A start condition is met when the SCL0 pin is at high level and the SDA0 pin changes from high level to low level. The start conditions for the SCL0 pin and SDA0 pin are signals that the master device generates to the slave device when starting a serial transfer. Start conditions can be detected when the device is used as a slave.






A start condition is generated when the IICC0.STT0 bit is set to 1 after a stop condition has been detected (IICS0.SPD0 bit = 1). When a start condition is detected, IICS0.STD0 bit is set to 1.


19.5.2 Addresses

The 7 bits of data that follow the start condition are defined as an address.

An address is a 7-bit data segment that is output in order to select one of the slave devices that are connected to the master device via bus lines. Therefore, each slave device connected via the bus lines must have a unique address.

The slave devices include hardware that detects the start condition and checks whether or not the 7-bit address data matches the data values stored in the SVA0 register. If the address data matches the SVA0 register values, the slave device is selected and communicates with the master device until the master device generates a start condition or stop condition.






The slave address and the eighth bit, which specifies the transfer direction as described in **19.5.3** Transfer direction specification below, are together written to the IIC0 register and are then output. Received addresses are written to the IIC0 register.

The slave address is assigned to the higher 7 bits of the IIC0 register.

19.5.3 Transfer direction specification

In addition to the 7-bit address data, the master device sends 1 bit that specifies the transfer direction. When this transfer direction specification bit has a value of 0, it indicates that the master device is transmitting data to a slave device. When the transfer direction specification bit has a value of 1, it indicates that the master device is receiving data from a slave device.





<R> 19.5.4 ACK

ACK is used to confirm the serial data status of the transmitting and receiving devices.

The receiving device returns \overline{ACK} for every 8 bits of data it receives.

The transmitting device normally receives \overline{ACK} after transmitting 8 bits of data. When \overline{ACK} is returned from the receiving device, the reception is judged as normal and processing continues. The detection of \overline{ACK} is confirmed with the IICS0.ACKD0 bit.

When the master device is the receiving device, after receiving the final data, it does not return \overline{ACK} and generates the stop condition. When the slave device is the receiving device and does not return \overline{ACK} , the master device generates either a stop condition or a restart condition, and then stops the current transmission. Failure to return \overline{ACK} may be caused by the following factors.

<1> Reception was not performed normally.

<2> The final data was received.

<3> The receiving device (slave) does not exist for the specified address.


When the receiving device sets the SDA0 line to low level during the ninth clock, ACK is generated (normal reception).

When the IICC0.ACKE0 bit is set to 1, automatic \overrightarrow{ACK} generation is enabled. Transmission of the eighth bit following the 7 address data bits causes the IICS0.TRC0 bit to be set. Normally, set the ACKE0 bit to 1 for reception (TRC0 bit = 0).

When the slave device is receiving (when TRC0 bit = 0), if the slave device cannot receive data, clear the ACKE0 bit to 0 to indicate to the master that no more data can be received.

Similarly, when the master device is receiving (when TRC0 bit = 0) and the subsequent data is not needed, clear the ACKE0 bit to 0 to prevent \overline{ACK} from being generated. This notifies the slave device (transmitting device) of the end of the data transmission (transmission stopped).

Figure 19-8. ACK



When the local address is received, \overline{ACK} is automatically generated regardless of the value of the ACKE0 bit. No \overline{ACK} is generated if the received address is not a local address (NACK).

When receiving the extension code, set the ACKE0 bit to 1 in advance to generate \overline{ACK} .

The ACK generation method during data reception is based on the wait timing setting, as described by the following.

When 8-clock wait is selected (IICC0.WTIM0 bit = 0):
 ACK is generated at the falling edge of the SCL0 pin's eighth clock if the ACKE0 bit is set to 1 before the wait state cancellation.


• When 9-clock wait is selected (IICC0.WTIM0 bit = 1): \overline{ACK} is generated if the ACKE0 bit is set to 1 in advance.

19.5.5 Stop condition

When the SCL0 pin is at high level, changing the SDA0 pin from low level to high level generates a stop condition.

A stop condition is generated when serial transfer from the master device to the slave device has been completed. Stop conditions can be detected when the device is used as a slave.





A stop condition is generated when the IICC0.SPT0 bit is set to 1. When the stop condition is detected, the IICS0.SPD0 bit is set to 1 and the interrupt request signal (INTIIC0) is generated when the IICC0.SPIE0 bit is set to 1.

19.5.6 Wait state

The wait state is used to notify the communication partner that a device (master or slave) is preparing to transmit or receive data (i.e., is in a wait state).

Setting the SCL0 pin to low level notifies the communication partner of the wait status. When wait status has been canceled for both the master and slave devices, the next data transfer can begin.






Figure 19-10. Wait State (1/2)





A wait state is automatically generated after a start condition is generated. Moreover, a wait state is automatically generated depending on the setting of the IICC0.WTIM0 bit.

Normally, when the IICC0.WREL0 bit is set to 1 or when FFH is written to the IIC0 register, the wait status is canceled and the transmitting side writes data to the IIC0 register to cancel the wait status.

The master device can also cancel the wait status via either of the following methods.

- By setting the IICC0.STT0 bit to 1
- By setting the IICC0.SPT0 bit to 1

<R> 19.5.7 Wait state cancellation method

In the case of I²C0, wait state can be canceled normally in the following ways.

- By writing data to the IIC0 register
- By setting the IICC0.WREL0 bit to 1 (wait state cancellation)
- By setting the IICC0.STT0 bit to 1 (start condition generation)^{Note}
- By setting the IICC0.SPT0 bit to 1 (stop condition generation)^{Note}

Note Master only

If any of these wait state cancellation actions is performed, I²C0 will cancel wait state and restart communication. When canceling wait state and sending data (including address), write data to the IIC0 register.

To receive data after canceling wait state, or to complete data transmission, set the WREL0 bit to 1.

To generate a restart condition after canceling wait state, set the STT0 bit to 1.

To generate a stop condition after canceling wait state, set the SPT0 bit to 1.

Execute cancellation only once for each wait state.

For example, if data is written to the IIC0 register following wait state cancellation by setting the WREL0 bit to 1, conflict between the SDA0 line change timing and IIC0 register write timing may result in the data output to the SDA0 line may be incorrect.

Even in other operations, if communication is stopped halfway, clearing the IICC0.IICE0 bit to 0 will stop communication, enabling wait state to be cancelled.

If the I²C bus dead-locks due to noise, etc., setting the IICC0.LREL0 bit to 1 causes the communication operation to be exited, enabling wait state to be cancelled.

19.6 I²C Interrupt Request Signals (INTIIC0)

The following shows the value of the IICS0 register at the INTIIC0 interrupt request signal generation timing and at the INTIIC0 signal timing.

 Remark
 ST:
 Start condition

 AD6 to AD0:
 Address

 R/W:
 Transfer direction specification


 ACK:
 Acknowledge

 D7 to D0:
 Data

 SP:
 Stop condition

19.6.1 Master device operation

(1) Start ~ Address ~ Data ~ Data ~ Stop (normal transmission/reception)



(2) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop (restart)

		<1> When W	TIMO E	oit = 0									
					I	ICC0.ST	T0 bit = ↓	1				SPT	bit = 1 \downarrow
	ST	AD6 to AD0	R/W	ĀCK	D7 to D0	ĀCK	ST	AD6 to AD0	R/W	ĀCK	D7 to D0	ĀCK	SP
					1	▲2	▲3				▲4	▲5	▲ 6 Δ7
<r></r>		▲1: IICS	0 registe	er = 1000	0X110B								
<r></r>		▲2: IICS	0 registe	er = 1000	0X000B (WTI	M0 bit =	1 ^{Note 1})						
<r></r>		▲3: IICS	0 registe	er = 1000	DXX00B (WTI	M0 bit =	0 ^{Note 2})						
<r></r>		▲4: IICS	0 registe	er = 1000	0X110B								
<r></r>		▲5: IICS	0 registe	er = 1000	0X000B (WTI	M0 bit =	1 ^{Note 3})						
<r></r>		▲6: IICS	0 registe	er = 1000	DXX00B								
		Δ 7: IICS	0 registe	er = 0000	00001B								
		Remar <2> When W	 Cle To get rk ▲: Δ: Χ: 	ear the N generation Alway Gener don't d	WTIMO bit to ate a stop a of the inter s generated rated only wi	0 0 to m conditic rupt req	ake the on, set uest sig	gnal (INTIIC0) settings origi the WTIM0 gnal (INTIIC0) = 1	nal. bit to	1 and	change the	timing	g of the
						STT0	bit = 1					SPT	D bit = 1
	OT				D71- D0		↓ I ot						↓ ↓
	ST	AD6 to AD0	R/W	ACK	D7 to D0	ACK	ST	AD6 to AD0	R/₩	ACK	D7 to D0	ĀCK	SP
		A 1. UCC	0 regist		1 0V110B		▲2				▲3		▲ 4 Δ5
<r></r>		▲1: IICS ▲2: IICS	-										
<r> <r></r></r>		▲3: IICS	-										
<n><r></r></n>		▲4: IICS	-										
		∆ 5: IICS	-										
			-	Alway	s generated rated only w		IE0 bit :	= 1					

(3) Start ~ Code ~ Data ~ Data ~ Stop (extension code transmission)

							SPT) bit = 1	1
	1	1	I	1				↓ ↓	
ST	AD6 to AD0	R/W	ACK	D7 to D0	ĀCK	D7 to D0	ĀCK	SP	
				▲ 1	▲2		▲ 3	▲4	$\Delta 5$
▲1	: IICS0 register	= 1010	X110B						
▲2	: IICS0 register	= 1010	X000B						
▲3	: IICS0 register	= 1010	X000B (WTIM0 bit = 1	^{Note})				
▲4	: IICS0 register	= 1010	XX00B						
Δ 5	: IICS0 register	= 00000	0001B						
R		-	ated onl	ated y when SPIE	E0 bit = ⁻	1			
	Δ:	Genera don't c	ated onl		50 bit = ⁻	1			
	Δ: X:	Genera don't c	ated onl		E0 bit = ⁻	1	SPTO) bit = 1	1
	Δ: X:	Genera don't c	ated onl		E0 bit = 1	1 D7 to D0	SPT0		
> Wh	∆: X: en WTIM0 bi	Genera don't c t = 1	ated onl are	y when SPIE	ĀCK		<u> </u>	↓ T	
st	∆: X: en WTIM0 bi	Genera don't c t = 1 R/W	ated onl are	y when SPIE	ĀCK	D7 to D0	<u> </u>	↓ SP	
2> Wh ST	Δ: Χ: en WTIM0 bi	Genera don't ca t = 1 R/W	ATE ON ATE ATE ATE ATE ATE ATE ATE ATE ATE ATE	y when SPIE	ĀCK	D7 to D0	<u> </u>	↓ SP	
2> Wh ST ▲1 ▲2	Δ: X: en WTIM0 bi AD6 to AD0 : IICS0 register	Genera don't c t = 1 R/W = 1010	ATEC ONI ATECIA ATEC X110B X100B	y when SPIE	ĀCK	D7 to D0	<u> </u>	↓ SP	
2> Wh ST ▲1 ▲2 ▲3	Δ: X: en WTIM0 bi AD6 to AD0 : IICS0 register :: IICS0 register	Genera don't ca t = 1 R/W = 1010 = 1010	ACK ACK X110B X100B XX00B	y when SPIE	ĀCK	D7 to D0	<u> </u>	↓ SP	
ST ST ▲11 ▲22 ▲33 △4	Δ: X: en WTIM0 bi AD6 to AD0 : IICS0 register : IICS0 register : IICS0 register : IICS0 register	Genera don't ca t = 1 R/\overline{W} = 1010 = 1010 = 1010 = 00000	ACK ACK X110B X100B XX00B 0001B	y when SPIE D7 to D0 ▲1	ĀCK	D7 to D0	<u> </u>	↓ SP	
ST ST ▲11 ▲22 ▲33 △4	A: X: AD6 to AD0 ∴ IICS0 register ∴ IICS0 register ∴ IICS0 register ∴ IICS0 register ∴ IICS0 register ∴ IICS0 register	Genera don't c t = 1 R/W = 1010 = 1010 = 00000 Always	ACK ACK X110B X100B XX00B 0001B	y when SPIE D7 to D0 ▲1	ACK	D7 to D0	<u> </u>	↓ SP	

19.6.2 Slave device operation (when receiving slave address (address match))

(1) Start ~ Address ~ Data ~ Data ~ Stop

•	AD6 to AD0	R/W	ACK	D7 to D0	ĀCK	D7 to D0	ACK	SP	
			4	▲ 1	▲2		▲3		Δ4
▲1:	IICS0 register	= 00012	X110B						
▲2:	IICS0 register	= 00012	X000B						
▲3:	IICS0 register	= 00012	X000B						
Δ4:	IICS0 register	= 00000	0001B						
		don't ca		ly when IICC	U.SPIEU) dit = 1			
	X: en WTIM0 bi	don't ca t = 1	are				I		Γ
	X :	don't c	are ĀCK	D7 to D0	ĀCK	D7 to D0	ĀĊĶ	SP	
ST	X: en WTIM0 bir AD6 to AD0	don't ca t = 1 R/W	are ĀCK		ĀCK			_	Δ4
ST ▲1:	X: en WTIM0 bit AD6 to AD0	don't ca $t = 1$ R/W	ACK X110B	D7 to D0	ĀCK	D7 to D0		_	 Δ4
ST ▲1:	X: en WTIM0 bir AD6 to AD0	don't ca $t = 1$ R/W	ACK X110B	D7 to D0	ĀCK	D7 to D0		_	 Δ4
ST ▲1: ▲2:	X: en WTIM0 bit AD6 to AD0	don't ca $t = 1$ R/W r = 00012 r = 00012	ARE ACK X110B X100B	D7 to D0	ĀCK	D7 to D0		_	 Δ4
ST ▲1: ▲2: ▲3:	X: en WTIM0 bit AD6 to AD0 IICS0 register IICS0 register	don't ca $t = 1$ R/\overline{W} = 00012 = 00012	ACK ACK X110B X100B XX00B	D7 to D0	ĀCK	D7 to D0		_	Δ4

(2) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop

ST	AD6 to AD0	R/W	ĀCK	D7 to D0	ĀCK	ST	AD6 to AD0	R/W	ĀCK	D7 to D0	ĀCK	SP
				1	▲2				4	▲3	▲4	Δ
	▲1: IICS	0 registe	er = 000	1X110B								
	▲2: IICS	0 registe	er = 000	1X000B								
	▲3: IICS	0 registe	er = 000	1X110B								
	▲4: IICS	0 registe	er = 000	1X000B								
	Δ 5: IICS	0 registe	er = 0000	00001B								
	·O. When When	Δ: X:	don't (
ST	<2> When W AD6 to AD0	X :	don't (care				R/W	ĀCK	D7 to D0	ĀĊĶ	SP
	1	X: TIMO E	don't d bit = 1 (a ACK	care after restart	, addre	ss mat	ich)	R/W		D7 to D0		SP
	1	X: /TIM0 b R/W	don't d pit = 1 (a ACK	after restart	, addre	ss mat ST	ich)	R/W				
	AD6 to AD0	X: 7 TIMO b R/W 0 registe	don't d bit = 1 (<u>ACK</u> er = 000	after restart D7 to D0 ↓1 1X110B	, addre	ss mat ST	ich)	R/W				
	AD6 to AD0	X: /TIMO b R/W 0 registe 0 registe	don't d bit = 1 (<u>ACK</u> <u>ACK</u> <u>ACK</u> <u>ACK</u> <u>ACK</u> <u>ACK</u> <u>ACK</u> <u>ACK</u> <u>ACK</u> <u>ACK</u> <u>ACK</u> <u>ACK</u>	after restart	, addre	ss mat ST	ich)	R/W				
	AD6 to AD0 ▲1: IICS ▲2: IICS	X: TIMO L R/W 0 registe 0 registe 0 registe	don't don't	D7 to D0 D7 to D0 1 1X110B 1XX00B 1X110B	, addre	ss mat ST	ich)	R/W				
	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS	X: TIMO E R/W 0 registe 0 registe 0 registe 0 registe	don't d it = 1 (ACK ACK a a b a b c b c c c c c c c c	after restart D7 to D0 1 1X110B 1XX00B 1X110B 1XX00B	, addre	ss mat ST	ich)	R/W				
	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS ▲4: IICS ▲5: IICS	X: TIMO E R / W 0 registe 0 registe 0 registe 0 registe	don't of \overline{ACK} ACK	Care after restart D7 to D0 1 1X110B 1XX00B 1X10B 1XX00B 00001B	, addre	ss mat ST	ich)	R/W				
	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS ▲4: IICS	X: TIMO E R / W 0 registe 0 registe 0 registe 0 registe	don't of \overline{ACK} ACK	after restart D7 to D0 1 1X110B 1XX00B 1X110B 1XX00B	, addre	ss mat ST ▲2	a ch) AD6 to AD0	R/W				

(3) Start ~ Address ~ Data ~ Start ~ Code ~ Data ~ Stop

r

ST	AD6 to AD0	R/W	ACK	D7 to D0	ACK	ST	AD6 to AD0	R/W	ĀCK	D7 to D0	ACK	SP	
				1 .	▲2				▲3		▲4		
	▲1: IICS	0 registe	er = 000	1X110B									
	▲2: IICS	0 registe	er = 000	1X000B									
	▲3: IICS	0 registe	er = 001	0X010B									
	▲4: IICS	0 registe	er = 001	0X000B									
	Δ 5: IICS	0 registe	er = 0000	00001B									
	<2> When W		it = 1.6	aftar ractart	ovton								
			-		1	1	-	-	·	r	T		
ST	AD6 to AD0	R/W	ĀĊĸ	D7 to D0	ĀĊK	ST	AD6 to AD0	R/W	ĀĊK	D7 to D0	ĀCK	SP	
ST	AD6 to AD0	R/W	ĀĊĸ	D7 to D0	ĀĊK	1	-	R/W		D7 to D0		SP	
ST	AD6 to AD0	R/W	ACK er = 000	D7 to D0 1 1X110B	ĀĊK	ST	-	R/W				_	
ST	AD6 to AD0 ▲1: IICS ▲2: IICS	R/W 0 registe 0 registe	ACK er = 000 er = 000	D7 to D0 1 1X110B 1XX00B	ĀĊK	ST	-	R/W				_	
ST	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS	R/W 0 registe 0 registe 0 registe	ACK er = 000 er = 000 er = 001	D7 to D0 1 1X110B 1XX00B DX010B	ĀĊK	ST	-	R/W				_	
ST	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS ▲4: IICS	R/W 0 registe 0 registe 0 registe 0 registe	\overline{ACK} $er = 000$ $er = 0010$ $er = 0010$ $er = 0010$	D7 to D0 1 1X110B 1XX00B 0X010B 0X110B	ĀĊK	ST	-	R/W				_	
ST	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS ▲4: IICS ▲5: IICS	R/W 0 registe 0 registe 0 registe 0 registe 0 registe	ACK er = 000 er = 000 er = 0010 er = 0010 er = 0010	D7 to D0 1 1X110B 1XX00B 0X010B 0X110B 0XX00B	ĀĊK	ST	-	R/W				_	
ST	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS ▲4: IICS	R/W 0 registe 0 registe 0 registe 0 registe 0 registe	ACK er = 000 er = 000 er = 0010 er = 0010 er = 0010	D7 to D0 1 1X110B 1XX00B 0X010B 0X110B 0XX00B	ĀĊK	ST	-	R/W				_	
ST	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS ▲4: IICS ▲5: IICS	R/W 0 registe 0 registe 0 registe 0 registe 0 registe	ACK er = 000 er = 001 er = 001 er = 001 er = 001 er = 0010	D7 to D0 1 1X110B 1XX00B 0X010B 0X110B 0XX00B	ĀĊK	ST	-	R/W				_	
ST	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS ▲4: IICS ▲5: IICS ▲6: IICS	R/W 0 registe 0 registe 0 registe 0 registe 0 registe	ACK er = 000 er = 0010 er = 0010 er = 0010 er = 0010 er = 0000 Alway	D7 to D0 1 1X110B 1XX00B 0X010B 0X010B 0XX00B 00001B	ACK	ST 2	AD6 to AD0	R/W				_	


(4) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop

	<1> When W	TIMO b	oit = 0 (after restart	, addre	ss mis	match (= no	t exten	sion co	ode))		
ST	AD6 to AD0	R/W	ACK	D7 to D0	ĀCK	ST	AD6 to AD0	R/W	ĀCK	D7 to D0	ACK	SP
				⊾ 1 /	▲2					3		$\Delta \epsilon$
	▲1: IICS	0 registe	er = 000	1X110B								
	▲2: IICS	0 registe	er = 000	1X000B								
	▲3: IICS	0 registe	er = 000	00X10B								
	Δ 4: IICS	0 registe	er = 0000	00001B								
			-	-								
	<2> When W	∆: X: 7TIMO b	don't					t exten	sion co	ode))		
ST	< 2> When W AD6 to AD0	X:	don't	care				t exten	sion co	D7 to D0	ĀCK	SP
	1	X: TIMO b	don't (bit = 1 (ACK	care after restart	, addre	ss mis	match (= no		ĀCK		ĀCK	SΡ
	1	X: 7 TIMO b R/W	don't (bit = 1 (ACK	after restart D7 to D0 ▲1	, addre	ss mis ST	match (= no		ĀCK	D7 to D0	ĀCK	
	AD6 to AD0	X: TIMO b R/W 0 registe	don't don'	after restart D7 to D0 ▲1 1X110B	, addre	ss mis ST	match (= no		ĀCK	D7 to D0	ĀĊĶ	
	AD6 to AD0	X: TIMO b R/W 0 registe 0 registe	don't - bit = 1 (ACK A er = 000 er = 000	after restart D7 to D0 1 1X110B 1XX00B	, addre	ss mis ST	match (= no		ĀCK	D7 to D0	ĀCK	
	AD6 to AD0 ▲1: IICS ▲2: IICS	X: TIMO b R/W 0 registe 0 registe 0 registe	don't - bit = 1 (<u>ACK</u>	after restart D7 to D0 ▲1 1X110B 1XX00B 00X10B	, addre	ss mis ST	match (= no		ĀCK	D7 to D0	ĀCK	

19.6.3 Slave device operation (when receiving extension code)

Always under communication when receiving the extension code.

(1) Start ~ Code ~ Data ~ Data ~ Stop



(2) Start ~ Code ~ Data ~ Start ~ Address ~ Data ~ Stop

	<1> When W	TIMO b	oit = 0 (after restart	, addre	ess mat	ich)						
ST	AD6 to AD0	R/W	ĀCK	D7 to D0	ĀCK	ST	AD6 to AD0	R/W	ĀĊK	D7 to D0	ĀCK	SP	ור
			1		▲2					▲3	▲4		Δ5
	▲1: IICS	0 registe	er = 001	0X010B									
	▲2: IICS	0 registe	er = 001	0X000B									
	▲3: IICS	0 registe	er = 000	1X110B									
	▲4: IICS	0 registe	er = 000	1X000B									
	Δ 5: IICS	0 registe	er = 000	00001B									
	<2> When W	Δ: X: TIMO b	don't										
ST	AD6 to AD0	R/W	ĀCK	D7 to D0	ĀCK	ST	AD6 to AD0	R/W	ACK	D7 to D0	ĀCK	SP	ור
			1	2	· ·	▲3				▲4	4	▲5	Δ6
	▲1: IICS	0 registe	er = 001	0X010B									
	▲2: IICS	0 registe	er = 001	0X110B									
	▲3: IICS	0 registe	er = 001	0XX00B									
	▲4: IICS	0 registe	er = 000	1X110B									
	▲5: IICS	0 registe	er = 000	1XX00B									
	Δ 6: IICS	0 registe	er = 000	00001B									
	Remar	rk ▲: ∆: X:		rs generated rated only wh care	nen SPI	IE0 bit =	= 1						

(3) Start ~ Code ~ Data ~ Start ~ Code ~ Data ~ Stop

г


ST	AD6 to AD0	R/W	ACK	D7 to D0	ACK	ST	AD6 to AD0	R/W	ĀCK	D7 to D0	ACK	SP	1
			1		▲2	•		4	▲3		▲4		Δ
	▲1: IICS	0 registe	er = 001	0X010B									
	▲2: IICS	0 registe	er = 001	0X000B									
	▲3: IICS	0 registe	er = 001	0X010B									
	▲4: IICS	0 registe	er = 001	0X000B									
	Δ 5: IICS	0 registe	er = 0000	00001B									
		X:	don't	care									
	<2> When W AD6 to AD0		it = 1 (sion co	-	n) R/W	ACK	D7 to D0	ĀCK	SP	_
	<2> When W AD6 to AD0	r timo b R/W	iit = 1 (ACK	after restart	ĀCK	1	AD6 to AD0	R/W	ACK	D7 to D0	ĀCK	SP 6	
	1	TIMO b R/W	it = 1 (ACK	D7 to D0	ĀCK	ST	-	R/W					2
	AD6 to AD0	TIMO b R/W 0 registe	\overrightarrow{ACK} \overrightarrow{ACK} \overrightarrow{ACK} \overrightarrow{ACK} \overrightarrow{ACK} \overrightarrow{ACK}	D7 to D0 ↓2 0X010B	ĀCK	ST	-	R/W					2
ST	AD6 to AD0	TIMO b R/W 0 registe 0 registe	ACK ACK 1 Ar = 0010 er = 0010	D7 to D0 2 0X010B 0X110B	ĀCK	ST	-	R/W					2
	AD6 to AD0 ▲1: IICS ▲2: IICS	TIMO b R/W 0 registe 0 registe 0 registe	ACK ACK 1 010 er = 0010 er = 0010 er = 0010	D7 to D0 2 0X010B 0X110B 0XX00B	ĀCK	ST	-	R/W					
	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS	R/W R/W 0 registe 0 registe 0 registe 0 registe	ACK ACK 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 1 4 1 1 1 1 1 1 1 1	D7 to D0 2 0X010B 0X110B 0XX00B 0X010B	ĀCK	ST	-	R/W					1
	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS ▲4: IICS	TIMO b R/W 0 registe 0 registe 0 registe 0 registe 0 registe	ACK ACK ACK A a b a b a b a b b b b c b c c c c c c c c	after restart D7 to D0 2 0X010B 0X110B 0XX00B 0XX00B 0X010B 0X110B	ĀCK	ST	-	R/W					
	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS ▲4: IICS ▲5: IICS	R/W R/W 0 registe 0 registe 0 registe 0 registe 0 registe 0 registe 0 registe	ACK ACK ACK AT AT AT ACK AT AT AT AT AT AT AT AT	after restart D7 to D0 2 0X010B 0X110B 0XX00B 0X010B 0X010B 0X110B 0XX00B	ĀCK	ST	-	R/W					
	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS ▲4: IICS ▲5: IICS ▲6: IICS	R/W 0 registe 0 registe 0 registe 0 registe 0 registe 0 registe 0 registe	ACK ACK ACK ACK ACK AT ACK AT ACK AT ACK AT ACK AT ACK	after restart D7 to D0 2 0X010B 0X110B 0XX00B 0X010B 0X010B 0X110B 0XX00B	ĀCK	ST	-	R/W					
	AD6 to AD0 ▲ 1: IICS ▲ 2: IICS ▲ 3: IICS ▲ 4: IICS ▲ 5: IICS ▲ 6: IICS ▲ 7: IICS	R/W 0 registe 0 registe 0 registe 0 registe 0 registe 0 registe 0 registe	ACK ACK ACK a_1 a_2 a_3 a_4	after restart D7 to D0 2 0X010B 0X110B 0X010B 0X010B 0X010B 0X110B 0X00B 0X00B 00001B	ACK	ST ▲3	AD6 to AD0	R/W					

(4) Start ~ Code ~ Data ~ Start ~ Address ~ Data ~ Stop

	<1> When W	/TIMO Ł	oit = 0 (after restart	, addre	ss mis	match (= not	t exten	sion co	ode))		
ST	AD6 to AD0	R/W	ĀCK	D7 to D0	ĀCK	ST	AD6 to AD0	R/W	ĀCK	D7 to D0	ĀCK	SP
·			▲1		▲2					▲3		Δ4
	▲1: IICS	0 registe	er = 001	0X010B								
	▲2: IICS	0 registe	er = 001	0X000B								
	▲3: IICS	0 registe	er = 000	00X10B								
	Δ 4: IICS	0 registe	er = 0000	00001B								
	Remai <2> When W	Δ: X:	Gener don't					t exten	sion co	ode))		
ST	AD6 to AD0	R/W	ĀCK	D7 to D0	ĀCK	ST	AD6 to AD0	R/W	ĀCK	D7 to D0	ĀCK	SP
	4	4	1	2		▲3				▲4		Δ5
	▲1: IICS	0 registe	er = 001	0X010B								
	▲2: IICS	0 registe	er = 001	0X110B								
	▲3: IICS	0 registe	er = 001	0XX00B								
	▲4: IICS	0 registe	er = 000	00X10B								
	Δ 5: IICS	0 registe	er = 0000	00001B								
	Boma		A I	s generated								

19.6.4 Operation without communication


(1) Start ~ Code ~ Data ~ Data ~ Stop




19.6.5 Arbitration loss operation (operation as slave after arbitration loss)

When used as master in the multi-master system, check the arbitration result by reading the IICS0.MSTS0 bit for checking arbitration result by each INTIIC0 interrupt occurrence.

(1) When arbitration loss occurs during transmission of slave address data




(2) When arbitration loss occurs during transmission of extension code




19.6.6 Operation when arbitration loss occurs (no communication after arbitration loss)

When used as master in the multi-master system, check the arbitration result by reading the IICS0.MSTS0 bit for checking arbitration result by each INTIIC0 interrupt occurrence.


(1) When arbitration loss occurs during transmission of slave address data



(2) When arbitration loss occurs during transmission of extension code



(3) When arbitration loss occurs during data transfer



(4) When arbitration loss occurs due to restart condition during data transfer


ST	AD6 to AD0	R/W	ĀCK	D7 to Dm	ST	AD6 to AD0	R/W	ACK	D7 to D0	ACK	s
				1					2		
	▲1: IICS0 regis	ter = 10	00X110I	3							
	▲2: IICS0 regis	ter = 01	000110E	3							
4	∆ 3: IICS0 regis	ter = 00	000001E	3							
	Domorile A			unte d							
			ys gene arated o	erated Inly when SP	NEO hit	- 1					
		don't				- 1					
		m = D6									
2> E	Extension cod	de									
	1		ACK	D7 to Dm	ST	AD6 to AD0	B/₩	ACK	DZ to D0		
2> E ST	AD6 to AD0	de R/W	ĀĊĶ	D7 to Dm	ST	AD6 to AD0	R/W	ĀĊĶ	D7 to D0	ĀCK	;
ST	AD6 to AD0	R/W		1	ST	AD6 to AD0	R/W		D7 to D0	ĀCK	
ST	AD6 to AD0 ▲1: IICS0 regis	R/W ter = 10	00X110	N 1 B	ST	AD6 to AD0	R/W			ĀĊĸ	
ST	AD6 to AD0 ▲1: IICS0 regis ▲2: IICS0 regis	R/\overline{W} ter = 10 ter = 01	00X110I 10X010I	1 3	ST	AD6 to AD0	R/W			ĀĊĶ	
ST	AD6 to AD0 ▲1: IICS0 regis ▲2: IICS0 regis IICC0.LREL0 bi	R/W ter = 10 ter = 01 t is set to	00X110 10X010 o 1 by so	1 3 3 oftware	ST	AD6 to AD0	R/W			ĀĊŔ	
ST	AD6 to AD0 ▲1: IICS0 regis ▲2: IICS0 regis	R/W ter = 10 ter = 01 t is set to	00X110 10X010 o 1 by so	1 3 3 oftware	ST	AD6 to AD0	R/W			ĀCK	
ST	AD6 to AD0 ▲1: IICS0 regis ▲2: IICS0 regis IICC0.LREL0 bi Δ 3: IICS0 regis	R/W ter = 10 ter = 01 t is set to ter = 000	00X110 10X010 o 1 by so 000001E	1 3 3 oftware 3	ST	AD6 to AD0	R/W			ĀĊŔ	
ST	AD6 to AD0 ▲ 1: IICS0 regis ▲ 2: IICS0 regis IICC0.LREL0 bi △ 3: IICS0 regis Remark ▲	R/W ter = 10 ter = 01 t is set to ter = 000 : Alwa	00X110I 10X010I o 1 by so 000001E ys gene	1 3 3 oftware 3			R/W			ĀĊĸ	
ST ,	AD6 to AD0 ▲ 1: IICS0 regis ▲ 2: IICS0 regis IICC0.LREL0 bi ▲ 3: IICS0 regis Remark ▲ Δ:	R/W ter = 10 ter = 01 t is set to ter = 000 : Alwa	00X110I 10X010I o 1 by so 0000001E ys gene erated c	1 3 5 oftware 3 erated			R/W			ĀĊŔ	

(5) When arbitration loss occurs due to stop condition during data transfer

ST AD6 to	DAD0	R/W	ĀCK	D7 to Dm	SP
				1	4
▲1: IICS0 r	egister :	= 1000)	K110B		
Δ 2: IICS0 r	egister =	= 01000	0001B		
Remark	▲ : A	Iways	genera	ted	
Remark				ted y when SPIE	0 bit = 1
Remark	Δ: G		ted only		0 bit = 1

(6) When arbitration loss occurs due to low level of SDA0n pin when attempting to generate a restart condition

<R>




(7) When arbitration loss occurs due to a stop condition when attempting to generate a restart condition

						STT	0 bit = 1 ↓		
S	ти	AD6 to AD0	R/W	ĀCK	D7 to D0	ĀCK	SP	7	
					▲1	▲2	▲ 3 ∆	<u>1</u> 4	
	▲ 1: II	CS0 register	= 1000	X110B					
	▲ 2: II	CS0 register	= 10002	X000B (WTIM0 bit = 1)			
	▲ 3: II	CS0 register	= 10002	XX00B					
4	∆ 4: II	CS0 register	= 01000	0001B					
-2- 1	Nhon		don't ca		ly when SPII	_0 511 -	•		
<2> V	When	X: WTIMO bi					0 bit = 1 ↓	_	
:2> V S					D7 to D0		0 bit = 1]	
S	т	AD6 to AD0	t = 1 R/W	are ACK	Γ	STT	0 bit = 1 ↓] 43	
S	T /	AD6 to AD0	t = 1 R/W = 1000	ARE ACK X110B	D7 to D0	STT	0 bit = 1 ↓]	
S	T / ▲1: II ▲2: II	AD6 to AD0 CS0 register	t = 1 R/W = 10002	ARE ACK X110B XX00B	D7 to D0	STT	0 bit = 1 ↓]	
S	T / ▲1: II ▲2: II	AD6 to AD0	t = 1 R/W = 10002	ARE ACK X110B XX00B	D7 to D0	STT	0 bit = 1 ↓]	
S	T // ▲1: II ▲2: II ∆ 3: II	AD6 to AD0 CS0 register CS0 register CS0 register	t = 1 R/W = 10002 = 10002 = 01000 Always	ACK ACK X110B XX00B D001B genera	D7 to D0 ▲1	STT ĀCK	0 bit = 1 ↓ SP ▲2 Δ]	

(8) When arbitration loss occurs due to low level of SDA0n pin when attempting to generate a stop condition

<R>



19.7 Interrupt Request Signal (INTIIC0) Generation Timing and Wait Control

The setting of the IICC0.WTIM0 bit determines the timing by which the INTIIC0 signal is generated and the corresponding wait control, as shown below.

WTIM0 Bit	Durinę	g Slave Device Ope	eration	During Master Device Operation		
	Address	Data Reception	Data Transmission	Address	Data Reception	Data Transmission
0	9 ^{Notes 1, 2}	8 ^{Note 2}	8 ^{Note 2}	9	8	8
1	9 ^{Notes 1, 2}	9 ^{Note 2}	9 ^{Note 2}	9	9	9

Table 19-3. INTIICO Signal Generation Timing and Wait Control

Notes 1. The slave device's INTIIC0 signal and wait period occurs at the falling edge of the ninth clock only when there is a match with the address set to the SVA0 register.

At this point, ACK is generated regardless of the value set to the IICC0.ACKE0 bit. For a slave device that has received an extension code, the INTIIC0 signal occurs at the falling edge of the eighth clock. When the address does not match after restart, the INTIIC0 signal is generated at the falling edge of the ninth clock, but no wait occurs.

- 2. If the received address does not match the contents of the SVA0 register and extension codes have not been received, neither the INTIIC0 signal nor a wait occurs.
- **Remark** The numbers in the table indicate the number of the serial clock's clock signals. Interrupt requests and wait control are both synchronized with the falling edge of these clock signals.

(1) During address transmission/reception

- Slave device operation: Interrupt and wait timing are determined depending on the conditions in Notes 1 and 2 above regardless of the WTIM0 bit.
- Master device operation: Interrupt and wait timing occur at the falling edge of the ninth clock regardless of the WTIM0 bit.

(2) During data reception

• Master/slave device operation: Interrupt and wait timing are determined according to the WTIM0 bit.

(3) During data transmission

• Master/slave device operation: Interrupt and wait timing are determined according to the WTIM0 bit.

(4) Wait cancellation method

The four wait cancellation methods are as follows.

- By writing data to the IIC0 register
- By setting the IICC0.WREL0 bit (canceling wait state)
- By setting the IICC0.STT0 bit (generating start condition)^{Note}
- By setting the IICC0.SPT0 bit (generating stop condition)^{Note}

Note Master only

When an 8-clock wait has been selected (WTIM0 bit = 0), whether or not \overline{ACK} has been generated must be determined prior to wait cancellation.

(5) Stop condition detection

The INTIIC0 signal is generated when a stop condition is detected.

19.8 Address Match Detection Method

When in I²C bus mode, the master device can select a particular slave device by transmitting the corresponding slave address.

Address match detection is performed automatically by hardware. An INTIIC0 interrupt request signal occurs when a local address has been set to the SVA0 register and when the address set to the SVA0 register matches the slave address sent by the master device, or when an extension code has been received.

19.9 Error Detection

In I²C bus mode, the status of the serial data bus (SDA0) during data transmission is captured by the IIC0 register of the transmitting device, so the IIC0 register data prior to transmission can be compared with the transmitted IIC0 register data to enable detection of transmission errors. A transmission error is judged as having occurred when the compared data values do not match.

19.10 Extension Code

<R>

- (1) When the higher 4 bits of the receive address are either 0000 or 1111, the extension code flag (EXC0) is set for extension code reception and an interrupt request signal (INTIIC0) is issued at the falling edge of the eighth clock. The local address stored in the SVA0 register is not affected.
- (2) If 11110xx0 is set to the SVA0 register by a 10-bit address transfer and 11110xx0 is transferred from the master device, the results are as follows. Note that the INTIIC0 signal occurs at the falling edge of the eighth clock.
 - Higher 4 bits of data match: IICS0.EXC0 bit = 1
 - 7 bits of data match: IICS0.COI0 bit = 1
- (3) Since the processing after the INTIICO signal occurs differs according to the data that follows the extension code, such processing is performed by software.
- The slave that has received an extension code is always under communication, even if the addresses mismatch. For example, when operation as a slave is not desired after the extension code is received, set the IICC0.LREL0 bit to 1 and the CPU will enter the next communication wait state.

Slave Address	R/W Bit	Description	
0000 000	0	General call address	
0000 000	1	Start byte	
0000 001	х	CBUS address	
0000 010	х	Address that is reserved for different bus format	
1111 0xx	х	10-bit slave address specification	

Table 19-4. Extension Code Bit Definition	Table 19-4.	Extension	Code Bit	Definitions
---	-------------	-----------	----------	-------------

19.11 Arbitration

When several master devices simultaneously generate a start condition (when the IICC0.STT0 bit is set to 1 before the IICS0.STD0 bit is set to 1), communication among the master devices is performed as the number of clocks is adjusted until the data differs. This kind of operation is called arbitration.

When one of the master devices loses in arbitration, an arbitration loss flag (IICS0.ALD0 bit) is set (1) via the timing by which the arbitration loss occurred, and the SCL0 and SDA0 lines are both set for high impedance, which releases the bus.

The arbitration loss is detected based on the timing of the next interrupt request signal (INTIIC0) (the eighth or ninth clock, when a stop condition is detected, etc.) and the ALD0 bit = 1 setting that has been made by software.

For details of interrupt generation timing, refer to 19.6 I²C Interrupt Request Signals (INTIICO).




Figure 19-11. Arbitration Timing Example

Status During Arbitration	Interrupt Request Generation Timing
During address transmission	At falling edge of eighth or ninth clock following byte transfer ^{Note 1}
Read/write data after address transmission	
During extension code transmission	
Read/write data after extension code transmission	
During data transmission	
During ACK transfer period after data reception	
When restart condition is detected during data transfer	
When stop condition is detected during data transfer	When stop condition is generated (when IICC0.SPIE0 bit = 1) ^{Note 2}
When the SDA0 pin is at low level while attempting to generate a restart condition	At falling edge of eighth or ninth clock following byte transfer ^{Note 1}
When stop condition is detected while attempting to generate a restart condition	When stop condition is generated (when SPIE0 bit = 1) ^{Note 2}
When the SDA0 pin is at low level while attempting to generate a stop condition	At falling edge of eighth or ninth clock following byte transfer ^{Note 1}
When the SCL0 pin is at low level while attempting to generate a restart condition	

Table 19-5. Status During Arbitration and Interrupt Request Generation Timing

- **Notes 1.** When the IICC0.WTIM0 bit = 1, an interrupt request occurs at the falling edge of the ninth clock. When the WTIM0 bit = 0 and the extension code's slave address is received, an interrupt request occurs at the falling edge of the eighth clock.
 - 2. When there is a possibility that arbitration will occur, set the SPIE0 bit = 1 for master device operation.

19.12 Wakeup Function

The I²C bus slave function is a function that generates an interrupt request signal (INTIIC0) when a local address or extension code has been received.

This function makes processing more efficient by preventing unnecessary interrupt requests from occurring when addresses do not match.

When a start condition is detected, wakeup standby mode is set. This wakeup standby mode is in effect while addresses are transmitted due to the possibility that an arbitration loss may change the master device (which has generated a start condition) to a slave device.

However, when a stop condition is detected, the IICC0.SPIE0 bit is set regardless of the wake up function, and this determines whether interrupt requests are enabled or disabled.

19.13 Communication Reservation

19.13.1 When communication reservation function is enabled (IICF0.IICRSV0 bit = 0)

To start master device communications when not currently using a bus, a communication reservation can be made to enable transmission of a start condition when the bus is released. There are two modes under which the bus is not used.

- When arbitration results in neither master nor slave operation
- When an extension code is received and slave operation is disabled (ACK is not returned and the bus was released when the IICC0.LREL0 bit was set to "1").

If the IICC0.STT0 bit is set (1) while the bus is not used, a start condition is automatically generated and wait status is set after the bus is released (after a stop condition is detected).

<R>

A communication is automatically started as the master by setting the IICC0.SPIE0 bit to 1, detecting the bus release due to an interrupt request (INTIIC0) occurrence (detecting a stop condition), and then writing the address to the IIC0 register. Before detecting a stop condition, data written to the IIC0 register is set to invalid.

When the STT0 bit has been set (1), the operation mode (as start condition or as communication reservation) is determined according to the bus status.

If the bus has been releaseda start condition is generated If the bus has not been released (standby mode)communication reservation

To detect which operation mode has been determined for the STT0 bit, set the STT0 bit (1), wait for the wait period, then check the IICS0.MSTS0 bit.

Wait periods, which should be set via software, are listed in Table 19-6. These wait periods can be set via the settings for the IICX0.CLX0, IICCL0.SMC0, IICCL0.CL01, and IICCL0.CL00 bits.

<R>

Table 19-0. Wait Fellous						
CLX0	SMC0	CL01	CL00	Selected Clock	Wait Period	
0	0	0	0	fxx/2	46 clocks	
0	0	0	1	fxx/2	86 clocks	
0	0	1	0	fxx	43 clocks	
0	0	1	1	fxx/3	102 clocks	
0	1	0	1/0	fxx/2	30 clocks	
0	1	1	0	fxx	15 clocks	
0	1	1	1	fxx/3	36 clocks	
1	1	0	1/0	fxx/2	18 clocks	

fxx

9 clocks

Table 19-6. Wait Periods

1

1

1

0

The communication reservation timing is shown below.




Figure 19-12. Communication Reservation Timing

Communication reservations are accepted via the following timing. After the IICS0.STD0 bit is set to 1, a communication reservation can be made by setting the IICC0.STT0 bit to 1 before a stop condition is detected.




Figure 19-13. Timing for Accepting Communication Reservations

The communication reservation flowchart is illustrated below.




Figure 19-14. Communication Reservation Flowchart

19.13.2 When communication reservation function is disabled (IICF0.IICRSV0 bit = 1)

When the IICC0.STT0 bit is set when the bus is not used in a communication during bus communication, this request is rejected and a start condition is not generated. The following two statuses are included in the status where bus is not used.

- When arbitration results in neither master nor slave operation
- When an extension code is received and slave operation is disabled (ACK is not returned and the bus was released when the IICC0.LREL0 bit was set to 1)

To confirm whether the start condition was generated or request was rejected, check the IICF0.STCF0 flag. The time shown in Table 19-7 is required until the STCF0 flag is set after setting the STT0 bit = 1. Therefore, secure the time by software.

CL01	CL00	Selected Clock	Wait Period
0	0	fxx/2	6 clocks
0	1	fxx/2	6 clocks
1	0	fxx	3 clocks
1	1	fxx/3	9 clocks

Table 19-7. Wait Periods

Remark ×: don't care

19.14 Cautions

(1) When IICF0.STCEN0 bit = 0

Immediately after l^2C0 operation is enabled, the bus communication status (IICF0.IICBSY0 bit = 1) is recognized regardless of the actual bus status. To execute master communication in the status where a stop condition has not been detected, generate a stop condition and then release the bus before starting the master communication.

Use the following sequence for generating a stop condition.

<1> Set the IICCL0 register. <2> Set the IICC0.IICE0 bit. <3> Set the IICC0.SPT0 bit.

(2) When IICF0.STCEN0 bit = 1

Immediately after l^2C0 operation is enabled, the bus released status (IICBSY0 bit = 0) is recognized regardless of the actual bus status. To generate the first start condition (IICC0.STT0 bit = 1), it is necessary to confirm that the bus has been released, so as to not disturb other communications.

- <R> (3) When the IICC0.IICE0 bit of the V850ES/KG1 is set to 1 while communications with other devices are in progress, the start condition may be detected depending on the status of the communication line. Be sure to set the IICC0.IICE0 bit to 1 when the SCL0 and SDA0 lines are high level.
- <R> (4) Determine the operation clock frequency by the IICCL0 and IICX0 registers before enabling the operation (IICC0.IICE0 bit = 1). To change the operation clock frequency, clear the IICC0.IICE0 bit to 0 once.
- <R> (5) After the IICC0.STT0 and IICC0.SPT0 bits have been set to 1, they must not be re-set without being cleared to 0 first.
- <R> (6) If transmission has been reserved, set the IICC0.SPIE0 bit to 1 so that an interrupt request is generated by the detection of a stop condition. After an interrupt request has been generated, the wait state will be released by writing communication data to I²C0, then transferring will begin. If an interrupt is not generated by the detection of a stop condition, transmission will halt in the wait state because an interrupt request was not generated. However, it is not necessary to set the SPIE0 bit to 1 for the software to detect the IICS0.MSTS0 bit.

19.15 Communication Operations <R>

The following shows three operation procedures with the flowchart.

(1) Master operation in single master system

The flowchart when using the V850ES/KG1 as the master in a single master system is shown below. This flowchart is broadly divided into the initial settings and communication processing. Execute the initial settings at startup. If communication with the slave is required, prepare the communication and then execute communication processing.

(2) Master operation in multimaster system

In the I²C0 bus multimaster system, whether the bus is released or used cannot be judged by the I²C bus specifications when the bus takes part in a communication. Here, when data and clock are at a high level for a certain period (1 frame), the V850ES/KG1 takes part in a communication with bus released state.

This flowchart is broadly divided into the initial settings, communication waiting, and communication processing. The processing when the V850ES/KG1 loses in arbitration and is specified as the slave is omitted here, and only the processing as the master is shown. Execute the initial settings at startup to take part in a communication. Then, wait for the communication request as the master or wait for the specification as the The actual communication is performed in the communication processing, and it supports the slave. transmission/reception with the slave and the arbitration with other masters.

(3) Slave operation

An example of when the V850ES/KG1 is used as the slave of the I²C0 bus is shown below.

When used as the slave, operation is started by an interrupt. Execute the initial settings at startup, then wait for the INTIIC0 interrupt occurrence (communication waiting). When the INTIIC0 interrupt occurs, the communication status is judged and its result is passed as a flag over to the main processing.

By checking the flags, necessary communication processing is performed.

19.15.1 Master operation in single master system




Figure 19-15. Master Operation in Single Master System

19.15.2 Master operation in multimaster system






Figure 19-16. Master Operation in Multimaster System (1/3)










19.15.3 Slave operation

The following shows the processing procedure of the slave operation.

Basically, the operation of the slave device is event-driven. Therefore, processing by an INTIIC0 interrupt (processing requiring a significant change of the operation status, such as stop condition detection during communication) is necessary.

The following description assumes that data communication does not support extension codes. Also, it is assumed that the INTIIC0 interrupt servicing performs only status change processing and that the actual data communication is performed during the main processing.





Therefore, the following three flags are prepared so that the data transfer processing can be performed by transmitting these flags to the main processing instead of the INTIICO signal.

(1) Communication mode flag

 This flag indicates the following communication statuses.

 Clear mode:
 Data communication not in progress

 Communication mode:
 Data communication in progress (valid address detection stop condition detection, ACK from master not detected, address mismatch)

(2) Ready flag

This flag indicates that data communication is enabled. This is the same status as an INTIIC0 interrupt during normal data transfer. This flag is set in the interrupt processing block and cleared in the main processing block. The ready flag for the first data for transmission is not set in the interrupt processing block, so the first data is transmitted without clearance processing (the address match is regarded as a request for the next data).

(3) Communication direction flag

This flag indicates the direction of communication and is the same as the value of the IICS0.TRC0 bit.

The following shows the operation of the main processing block during slave operation.


Start I²C0 and wait for the communication enabled status. When communication is enabled, perform transfer using the communication mode flag and ready flag (the processing of the stop condition and start condition is performed by interrupts, conditions are confirmed by flags).

For transmission, repeat the transmission operation until the master device stops returning \overline{ACK} . When the master device stops returning \overline{ACK} , transfer is complete.

For reception, receive the required number of data and do not return ACK for the next data immediately after transfer is complete. After that, the master device generates the stop condition or restart condition. This causes exit from communications.







The following shows an example of the processing of the slave device by an INTIIC0 interrupt (it is assumed that no extension codes are used here). During an INTIIC0 interrupt, the status is confirmed and the following steps are executed.

- <1> When a stop condition is detected, communication is terminated.
- <2> When a start condition is detected, the address is confirmed. If the address does not match, communication is terminated. If the address matches, the communication mode is set and wait is released, and operation returns from the interrupt (the ready flag is cleared).
- <3> For data transmission/reception, when the ready flag is set, operation returns from the interrupt while the I²C0 bus remains in the wait status.

Remark <1> to <3> in the above correspond to <1> to <3> in Figure 19-19 Slave Operation Flowchart (2).




Figure 19-19. Slave Operation Flowchart (2)

19.16 Timing of Data Communication


When using I²C bus mode, the master device generates an address via the serial bus to select one of several slave devices as its communication partner.


After outputting the slave address, the master device transmits the IICS0.TRC0 bit that specifies the data transfer direction and then starts serial communication with the slave device.

The IIC0 register's shift operation is synchronized with the falling edge of the serial clock (SCL0 pin). The transmit data is transferred to the SO latch and is output (MSB first) via the SDA0 pin.

Data input via the SDA0 pin is captured by the IIC0 register at the rising edge of the SCL0 pin.

The data communication timing is shown below.













Figure 19-20. Example of Master to Slave Communication (When 9-Clock Wait Is Selected for Both Master and Slave) (2/3)




















20.1 Overview

The V850ES/KG1 is provided with a dedicated interrupt controller (INTC) for interrupt servicing and realize an interrupt function that can service interrupt requests from a total of 38 to 42 sources.

An interrupt is an event that occurs independently of program execution, and an exception is an event whose occurrence is dependent on program execution.

The V850ES/KG1 can process interrupt requests from the on-chip peripheral hardware and external sources. Moreover, exception processing can be started by the TRAP instruction (software exception) or by generation of an exception event (fetching of an illegal opcode) (exception trap).

20.1.1 Features

	Interrupt Source			V850ES/KG1
Interrupt	Non-maskable	External		1 channel (NMI pin)
function	interrupt	Internal		2 channels (WDT1, WDT2)
	Maskable interrupt	External		7 channels (all edge detection interrupts)
		Internal	WDT1	1 channel
			TMP ^{Note 1}	3 channels
			тмо	8 channels
			тмн	2 channels
			TM5	2 channels
			WТ	2 channels
			BRG	1 channel
			UART	6 channels
			CSI0	2 channels
			CSIA	2 channels
			IIC ^{Note 2}	1 channel
			KR	1 channel
			AD	1 channel
			Total	32 channels
Exception	Software exception			16 channels (TRAP00H to TRAP0FH)
function				16 channels (TRAP10H to TRAP1FH)
	Exception trap			2 channels (ILGOP/DBG0)

Notes 1. Only in the μ PD703215, 703215Y, 70F3215H, 70F3215HY

2. Only in products with an I²C bus (Y products)

Table 20-1 lists the interrupt/exception sources.

Туре	Classification	Default Priority	Name	Trigger	Interrupt Source	Exception Code	Handler Address	Restored PC	Interrupt Control Register
Reset	Interrupt	_	RESET	RESET pin input	Pin	0000H	0000000H	Undefined	-
				Internal reset input from WDT1, WDT2	WDT1 WDT2				
Non-	Interrupt	-	NMI	NMI pin valid edge input	Pin	0010H	00000010H	nextPC	-
maskable		-	INTWDT1	WDT1 overflow (when non- maskable interrupt selected)	WDT1	0020H	00000020H	Note 1	-
		Ι	INTWDT2	WDT2 overflow (when non- maskable interrupt selected)	WDT2	0030H	00000030H	Note 1	_
Software	Exception	-	TRAP0n ^{Note 2}	TRAP instruction	_	004nH ^{№® 2}	00000040H	nextPC	-
exception		-	TRAP1n ^{№™ 2}	TRAP instruction	_	005nH ^{№® 2}	00000050H	nextPC	-
Exception trap	Exception	-	ILGOP/ DBG0	Illegal opcode/DBTRAP instruction	-	0060H	00000060H	nextPC	-
Maskable	Interrupt	0	INTWDTM1	WDT1 overflow (when interval timer selected)	WDT1	0080H	00000080H	nextPC	WDT1IC
		1	INTP0	INTP0 pin valid edge input	Pin	0090H	00000090H	nextPC	PIC0
		2	INTP1	INTP1 pin valid edge input	Pin	00A0H	000000A0H	nextPC	PIC1
		3	INTP2	INTP2 pin valid edge input	Pin	00B0H	000000B0H	nextPC	PIC2
		4	INTP3	INTP3 pin valid edge input	Pin	00C0H	000000C0H	nextPC	PIC3
		5	INTP4	INTP4 pin valid edge input	Pin	00D0H	000000D0H	nextPC	PIC4
		6	INTP5	INTP5 pin valid edge input	Pin	00E0H	000000E0H	nextPC	PIC5
		7	INTP6	INTP6 pin valid edge input	Pin	00F0H	000000F0H	nextPC	PIC6
		8	INTTM000	TM00 and CR000 match	тмоо	0100H	00000100H	nextPC	TM0IC00
		9	INTTM001	TM00 and CR001 match	тмоо	0110H	00000110H	nextPC	TM0IC01
		10	INTTM010	TM01 and CR010 match	TM01	0120H	00000120H	nextPC	TM0IC10
		11	INTTM011	TM01 and CR011 match	TM01	0130H	00000130H	nextPC	TM0IC11
		12	INTTM50	TM50 and CR50 match	TM50	0140H	00000140H	nextPC	TM5IC0
		13	INTTM51	TM51 and CR51 match	TM51	0150H	00000150H	nextPC	TM5IC1
		14	INTCSI00	CSI00 transfer completion	CS100	0160H	00000160H	nextPC	CSI0IC0
		15	INTCSI01	CSI01 transfer completion	CSI01	0170H	00000170H	nextPC	CSI0IC1
		16	INTSRE0	UART0 reception error occurrence	UART0	0180H	00000180H	nextPC	SREIC0
		17	INTSR0	UART0 reception completion	UART0	0190H	00000190H	nextPC	SRIC0
		18	INTST0	UART0 transmission completion	UART0	01A0H	000001AH	nextPC	STIC0
		19	INTSRE1	UART1 reception error occurrence	UART1	01B0H	000001B0H	nextPC	SREIC1
		20	INTSR1	UART1 reception completion	UART1	01C0H	000001C0H	nextPC	SRIC1
		21	INTST1	UART1 transmission completion	UART1	01D0H	000001D0H	nextPC	STIC1

Table 20-1. Interrupt Source List (1/2)	Table 20-1.	Interrupt Source	List (1/2)
---	-------------	------------------	------------

Notes 1. For restoration in the case of INTWDT1 and INTWDT2, refer to 20.10 Cautions.

2. n = 0 to FH

Туре	Classification	Default Priority	Name	Trigger	Interrupt Source	Exception Code	Handler Address	Restored PC	Interrupt Control Register
Maskable	Interrupt	22	INTTMH0	TMH0 and CMP00/CMP01 match	тмно	01E0H	000001E0H	nextPC	TMHIC0
		23	INTTMH1	TMH1 and CMP10/CMP11 match	TMH1	01F0H	000001F0H	nextPC	TMHIC1
		24	INTCSIA0	CSIA0 transfer completion	CSIA0	0200H	00000200H	nextPC	CSIAIC0
		25	INTIIC0 ^{Note 1}	I ² C0 transfer completion	I ² C0	0210H	00000210H	nextPC	IICIC0
		26	INTAD	A/D conversion completion	A/D	0220H	00000220H	nextPC	ADIC
		27	INTKR	Key return interrupt	KR	0230H	00000230H	nextPC	KRIC
		28	INTWTI	Watch timer interval	wт	0240H	00000240H	nextPC	WTIIC
		29	INTWT	Watch timer reference time	WТ	0250H	00000250H	nextPC	WTIC
		30	INTBRG	8-bit counter of prescaler 3 and PRSCM match	Prescaler 3	0260H	00000260H	nextPC	BRGIC
		31	INTTM020	TM02 and CR020 match	TM02	0270H	00000270H	nextPC	TM0IC20
		32	INTTM021	TM02 and CR021 match	TM02	0280H	00000280H	nextPC	TM0IC21
		33	INTTM030	TM03 and CR030 match	ТМ03	0290H	00000290H	nextPC	TM0IC30
		34	INTTM031	TM03 and CR031 match	ТМ03	02A0H	000002A0H	nextPC	TM0IC31
		35	INTCSIA1	CSIA1 transfer completion	CSIA1	02B0H	000002B0H	nextPC	CSIAIC1
		45	INTTP00V ^{Note 2}	TMP0 overflow	TMP0	03A0H	000003A0H	nextPC	TP0OVIC
		46	INTTP0CC0 ^{Note 2}	TP0CCR0 capture/ TMP0 and TP0CCR0 match	TMP0	03B0H	000003B0H	nextPC	TP0CCIC0
		47	INTTP0CC1 ^{Note 2}	TP0CCR1 capture/ TMP0 and TP0CCR1 match	TMP0	03C0H	000003C0H	nextPC	TP0CCIC1

Table 20-1. Interrupt Source List (2/2)

Notes 1. Only in the µPD703212Y, 703213Y, 703214Y, 703215Y, 70F3214Y, 70F3214HY, 70F3215HY

2. Only in the μPD703215, 703215Y, 70F3215H, 70F3215HY

Remarks 1. Default priority: The priority order when two or more maskable interrupt requests with the same priority level are generated at the same time. The highest priority is 0.

The priority of non-maskable interrupt request is as follows.

INTWDT2 > INTWDT1 > NMI

- Restored PC: The value of the program counter (PC) saved to EIPC, FEPC, or DBPC when interrupt/exception processing is started. The restored PC when a non-maskable or maskable interrupt is acknowledged while either of the following instructions is being executed does not become nextPC (when an interrupt is acknowledged during the execution of an instruction, the execution of that instruction is stopped and is resumed following completion of interrupt servicing).
 - Load instructions (SLD.B, SLD.BU, SLD.H, SLD.HU, SLD.W)
 - Divide instructions (DIV, DIVH, DIVU, DIVHU)
 - PREPARE, DISPOSE instructions (only when an interrupt occurs before stack pointer update)

The PC value at which processing is started following interrupt/exception processing.

2. The execution address of the illegal opcode when an illegal opcode exception occurs is calculated with (Restored PC – 4).

nextPC:

20.2 Non-Maskable Interrupts

Non-maskable interrupt request signals are acknowledged unconditionally, even when interrupts are disabled (DI state). Non-maskable interrupts (NMI) are not subject to priority control and take precedence over all other interrupt request signals.

The following three types of non-maskable interrupt request signals are available in the V850ES/KG1.

- NMI pin input (NMI)
- Non-maskable interrupt request signal (INTWDT1) due to overflow of watchdog timer 1
- Non-maskable interrupt request signal (INTWDT2) due to overflow of watchdog timer 2

There are four choices for the valid edge of an NMI pin, namely: rising edge, falling edge, both edges, and no edge detection.

The non-maskable interrupt request signal (INTWDT1) due to overflow of watchdog timer 1 functions by setting the WDTM1.WDTM14 and WDTM1.WDTM13 bits to 10.

The non-maskable interrupt request signal (INTWDT2) due to overflow of watchdog timer 2 functions by setting the WDTM2.WDM21 and WDTM2.WDM20 bits to 01.

When two or more non-maskable interrupts occur simultaneously, they are processed in a sequence determined by the following priority order (the interrupt request signals with low priority level are ignored).

INTWDT2 > INTWDT1 > NMI

If during NMI processing, an NMI, INTWDT1, or INTWDT2 request signal newly occurs, processing is performed as follows.

(1) If an NMI request signal newly occurs during NMI processing

The new NMI request signal is held pending regardless of the value of the PSW.NP bit. The NMI request signal held pending is acknowledged upon completion of processing of the NMI currently being executed (following RETI instruction execution).

(2) If an INTWDT1 request signal newly occurs during NMI processing

If the NP bit remains set (to 1) during NMI processing, the new INTWDT1 request signal is held pending. The INTWDT1 request signal held pending is acknowledged upon completion of processing of the NMI currently being executed (following RETI instruction execution).

If the NP bit is cleared (to 0) during NMI processing, a newly generated INTWDT1 request signal is executed (NMI processing is interrupted).

(3) If an INTWDT2 request signal newly occurs during NMI processing

A newly generated INTWDT2 request signal is executed regardless of the value of the NP bit (NMI processing is interrupted).

Caution For non-maskable interrupt servicing from non-maskable interrupt request signals (INTWDT1, INTWDT2), refer to 20.10 Cautions.





Figure 20-1. Acknowledging Non-Maskable Interrupt Request Signals (1/2)





20.2.1 Operation

Upon generation of a non-maskable interrupt request signal, the CPU performs the following processing and transfers control to a handler routine.

- <1> Saves the restored PC to FEPC.
- <2> Saves the current PSW to FEPSW.
- <3> Writes the exception code (0010H, 0020H, 0030H) to the higher halfword (FECC) of ECR.
- <4> Sets the PSW.NP and PSW.ID bits to 1 and clears the PSW.EP bit to 0.
- <5> Loads the handler address (00000010H, 00000020H, 00000030H) of the non-maskable interrupt to the PC and transfers control.

Figure 20-2 shows the servicing flow for non-maskable interrupts.




Figure 20-2. Non-Maskable Interrupt Servicing

20.2.2 Restore

Execution is restored from non-maskable interrupt servicing by the RETI instruction.

(1) In case of NMI

Restore from NMI processing is done with the RETI instruction.

When the RETI instruction is executed, the CPU performs the following processing and transfers control to the address of the restored PC.

- (i) Loads the values of the restored PC and PSW from FEPC and FEPSW, respectively, because the PSW.EP bit and the PSW.NP bit are 0 and 1, respectively.
- (ii) Transfers control back to the loaded address of the restored PC and PSW.

Figure 20-3 shows the processing flow of the RETI instruction.




Figure 20-3. RETI Instruction Processing

(2) In case of INTWDT1, INTWDT2 signals

For non-maskable interrupt servicing by the non-maskable interrupt request signals (INTWDT1, INTWDT2), refer to **20.10 Cautions**.

20.2.3 NP flag

The NP flag is a status flag that indicates that non-maskable interrupt servicing is in progress. This flag is set when a non-maskable interrupt request has been acknowledged, and masks all non-maskable requests to prevent multiple interrupts.

	et: 00000020)H									
3	31	8	7	6	5	4	3	2	1	0	
PSW		0	NP	ΕP	ID	SAT	CY	٥٧	S	Z	
_											
Γ	NP	NMI servicin	ng stat	us							
	0	No non-maskable interrupt servicing									
Γ	0	Non-maskable interrupt serving in progress									

20.3 Maskable Interrupts

Maskable interrupt request signals can be masked by interrupt control registers. The V850ES/KG1 has 35 to 39 maskable interrupt sources (refer to **20.1.1 Features**).

If two or more maskable interrupt request signals are generated at the same time, they are acknowledged according to the default priority. In addition to the default priority, eight levels of interrupt priorities can be specified by using the interrupt control registers, allowing programmable priority control.

When an interrupt request signal has been acknowledged, the interrupt disabled (DI) status is set and the acknowledgment of other maskable interrupt request signals is disabled.

When the EI instruction is executed in an interrupt servicing routine, the interrupt enabled (EI) status is set, which enables acknowledgment of interrupt request signals having a priority higher than that of the interrupt request signal currently in progress. Note that only interrupt request signals with a higher priority have this capability; interrupt request signals with the same priority level cannot be nested.

To use multiple interrupts, it is necessary to save EIPC and EIPSW to memory or a register before executing the EI instruction, and restore EIPC and EIPSW to the original values by executing the DI instruction before the RETI instruction.

When the WDTM1.WDTM14 bit is cleared to 0, the watchdog timer 1 overflow interrupt functions as a maskable interrupt (INTWDTM1).

20.3.1 Operation

If a maskable interrupt request signal is generated, the CPU performs the following processing and transfers control to a handler routine.

<1> Saves the restored PC to EIPC.

- <2> Saves the current PSW to EIPSW.
- <3> Writes an exception code to the lower halfword of ECR (EICC).
- <4> Sets the PSW.ID bit to 1 and clears the PSW.EP bit to 0.
- <5> Loads the corresponding handler address to the PC and transfers control.

The maskable interrupt request signal masked by INTC and the maskable interrupt request signal that occurs while another interrupt is being serviced (when PSW.NP bit = 1 or ID bit = 1) are held pending internally. When the interrupts are unmasked, or when the NP bit = 0 and the ID bit = 0 by using the RETI and LDSR instructions, a new maskable interrupt servicing is started in accordance with the priority of the pending maskable interrupt request signal.

Figure 20-4 shows the servicing flow for maskable interrupts.




Figure 20-4. Maskable Interrupt Servicing

20.3.2 Restore

Execution is restored from maskable interrupt servicing by the RETI instruction.

When the RETI instruction is executed, the CPU performs the following processing and transfers control to the address of the restored PC.

- (1) Loads the values of the restored PC and PSW from EIPC and EIPSW because the PSW.EP bit and the PSW.NP bit are both 0.
- (2) Transfers control to the loaded address of the restored PC and PSW.

Figure 20-5 shows the processing flow of the RETI instruction.




Figure 20-5. RETI Instruction Processing


20.3.3 Priorities of maskable interrupts


INTC provides a multiple interrupt servicing in which an interrupt can be acknowledged while another interrupt is being serviced. Multiple interrupts can be controlled by priority levels.


There are two types of priority level control: control based on the default priority levels, and control based on the programmable priority levels specified by the interrupt priority level specification bit (xxICn.xxPRn bit). When two or more interrupts having the same priority level specified by xxPRn are generated at the same time, interrupts are serviced in order depending on the priority level allocated to each interrupt request (default priority level) beforehand. For more information, refer to **Table 20-1 Interrupt Source List**. Programmable priority control divides interrupt requests into eight levels by setting the priority level specification flag.


Note that when an interrupt request signal is acknowledged, the PSW.ID flag is automatically set (1). Therefore, when multiple interrupts are to be used, clear (0) the ID flag beforehand (for example, by placing the EI instruction into the interrupt service program) to enable interrupts.

- Remark xx: Identifying name of each peripheral unit (refer to Table 20-2 Interrupt Control Registers (xxICn))
 - n: Peripheral unit number (refer to Table 20-2 Interrupt Control Registers (xxICn))












Figure 20-7. Example of Servicing Simultaneously Generated Interrupt Request Signals

20.3.4 Interrupt control register (xxICn)

An interrupt control register is assigned to each maskable interrupt and sets the control conditions for each maskable interrupt request. The interrupt control registers can be read or written in 8-bit or 1-bit units.

Reset sets this register to 47H.

Caution Be sure to read the xxICn.xxIFn bit while interrupts are disabled (DI). If the xxIFn bit is read while interrupts are enabled (EI), an incorrect value may be read if there is a conflict between acknowledgment of the interrupt and reading of the bit.

xxlCnxxlKn000xxPRn2xxPRn1xxPRn0xxlFnInterrupt request not generated0Interrupt request not generated1Interrupt request generated1Interrupt request generated0Enables interrupt servicing1Disables interrupt servicing (pending)1Disables interrupt servicing (pending)1Disables interrupt servicing (pending)1Disables interrupt servicing (pending)1Disables interrupt servicing (pending)001Specifies level 0 (highest)0010010101101010101110 <td< th=""><th></th><th><7></th><th><6></th><th>5</th><th>4</th><th>3</th><th>2</th><th>1</th><th>0</th></td<>		<7>	<6>	5	4	3	2	1	0			
0Interrupt request not generated1Interrupt request generatedxxMKnInterrupt mask flag0Enables interrupt servicing1Disables interrupt servicing (pending)xxPRn2xxPRn1xxPRn0Interrupt priority specification bit00001Specifies level 0 (highest)0101010110101110 <td>xxICn</td> <td>xxlFn</td> <td>xxMKn</td> <td>0</td> <td>0</td> <td>0</td> <td>xxPRn2</td> <td>xxPRn1</td> <td>xxPRn0</td>	xxICn	xxlFn	xxMKn	0	0	0	xxPRn2	xxPRn1	xxPRn0			
0Interrupt request not generated1Interrupt request generatedxxMKnInterrupt mask flag0Enables interrupt servicing1Disables interrupt servicing (pending)xxPRn2xxPRn1xxPRn0Interrupt priority specification bit00001Specifies level 0 (highest)0101010110101110 <td></td> <td>xxlFn</td> <td></td> <td></td> <td>Interru</td> <td>pt reques</td> <td>st flag^{Note}</td> <td></td> <td></td>		xxlFn			Interru	pt reques	st flag ^{Note}					
xxMKnInterrupt mask flag0Enables interrupt servicing1Disables interrupt servicing (pending)xxPRn2xxPRn1xxPRn2xxPRn1000001Specifies level 0 (highest)0101010110101110		0	Interrupt	Interrupt request not generated								
0Enables interrupt servicing1Disables interrupt servicing (pending)xxPRn2xxPRn1xxPRn0000000001010101010101011011011011101110111011101110111011 </td <td></td> <td>1</td> <td>Interrupt</td> <td>request gei</td> <td>nerated</td> <td></td> <td></td> <td></td> <td></td>		1	Interrupt	request gei	nerated							
0Enables interrupt servicing1Disables interrupt servicing (pending)xxPRn2xxPRn1xxPRn0000000001010101010101011011011011101110111011101110111011 </td <td></td> <td></td> <td></td> <td></td> <td colspan="8"></td>												
1Disables interrupt servicing (pending)xxPRn2xxPRn1xxPRn0Interrupt priority specification bit000Specifies level 0 (highest)001Specifies level 1010Specifies level 2011Specifies level 3100Specifies level 4101Specifies level 5												
xxPRn2xxPRn1xxPRn0Interrupt priority specification bit000Specifies level 0 (highest)001Specifies level 1010Specifies level 2011Specifies level 3100Specifies level 4101Specifies level 5												
0 0 0 Specifies level 0 (highest) 0 0 1 Specifies level 1 0 1 0 Specifies level 2 0 1 1 Specifies level 3 1 0 0 Specifies level 4 1 0 1 Specifies level 5		1 Disables interrupt servicing (pending)										
0 0 0 Specifies level 0 (highest) 0 0 1 Specifies level 1 0 1 0 Specifies level 2 0 1 1 Specifies level 3 1 0 0 Specifies level 4 1 0 1 Specifies level 5												
0 0 1 Specifies level 1 0 1 0 Specifies level 2 0 1 1 Specifies level 3 1 0 0 Specifies level 4 1 0 1 Specifies level 5								cification bi	: 			
0 1 0 Specifies level 2 0 1 1 Specifies level 3 1 0 0 Specifies level 4 1 0 1 Specifies level 5							nighest)					
0 1 1 Specifies level 3 1 0 0 Specifies level 4 1 0 1 Specifies level 5												
1 0 0 Specifies level 4 1 0 1 Specifies level 5												
1 0 1 Specifies level 5												
1 1 0 Specifies level 6 1 1 1 Specifies level 7 (lowest)							owest)					
			1	I	opecilies		Swear)					

The following table lists the addresses and bits of the interrupt control registers.

Address	Register				Bi	ts			
		<7>	<6>	5	4	3	2	1	0
FFFFF110H	WDT1IC	WDT1IF	WDT1MK	0	0	0	WDT1PR2	WDT1PR1	WDT1PR0
FFFFF112H	PIC0	PIF0	PMK0	0	0	0	PPR02	PPR01	PPR00
FFFFF114H	PIC1	PIF1	PMK1	0	0	0	PPR12	PPR11	PPR10
FFFFF116H	PIC2	PIF2	PMK2	0	0	0	PPR22	PPR21	PPR20
FFFFF118H	PIC3	PIF3	PMK3	0	0	0	PPR32	PPR31	PPR30
FFFFF11AH	PIC4	PIF4	PMK4	0	0	0	PPR42	PPR41	PPR40
FFFFF11CH	PIC5	PIF5	PMK5	0	0	0	PPR52	PPR51	PPR50
FFFFF11EH	PIC6	PIF6	PMK6	0	0	0	PPR62	PPR61	PPR60
FFFFF120H	TM0IC00	TM0IF00	TM0MK00	0	0	0	TM0PR002	TM0PR001	TM0PR000
FFFFF122H	TM0IC01	TM0IF01	TM0MK01	0	0	0	TM0PR012	TM0PR011	TM0PR010
FFFFF124H	TM0IC10	TM0IF10	TM0MK10	0	0	0	TM0PR102	TM0PR101	TM0PR100
FFFFF126H	TM0IC11	TM0IF11	TM0MK11	0	0	0	TM0PR112	TM0PR111	TM0PR110
FFFFF128H	TM5IC0	TM5IF0	TM5MK0	0	0	0	TM5PR02	TM5PR01	TM5PR00
FFFFF12AH	TM5IC1	TM5IF1	TM5MK1	0	0	0	TM5PR12	TM5PR11	TM5PR10
FFFFF12CH	CSI0IC0	CSI0IF0	CSI0MK0	0	0	0	CSI0PR02	CSI0PR01	CSI0PR00
FFFFF12EH	CSI0IC1	CSI0IF1	CSI0MK1	0	0	0	CSI0PR12	CSI0PR11	CSI0PR10
FFFFF130H	SREIC0	SREIF0	SREMK0	0	0	0	SREPR02	SREPR01	SREPR00
FFFFF132H	SRIC0	SRIF0	SRMK0	0	0	0	SRPR02	SRPR01	SRPR00
FFFFF134H	STIC0	STIF0	STMK0	0	0	0	STPR02	STPR01	STPR00
FFFFF136H	SREIC1	SREIF1	SREMK1	0	0	0	SREPR12	SREPR11	SREPR10
FFFFF138H	SRIC1	SRIF1	SRMK1	0	0	0	SRPR12	SRPR11	SRPR10
FFFFF13AH	STIC1	STIF1	STMK1	0	0	0	STPR12	STPR11	STPR10
FFFFF13CH	TMHIC0	TMHIF0	TMHMK0	0	0	0	TMHPR02	TMHPR01	TMHPR00
FFFFF13EH	TMHIC1	TMHIF1	TMHMK1	0	0	0	TMHPR12	TMHPR11	TMHPR10
FFFFF140H	CSIAIC0	CSIAIF0	CSIAMK0	0	0	0	CSIAPR02	CSIAPR01	CSIAPR00
FFFFF142H	IICIC0 ^{Note 1}	IICIF0	IICMK0	0	0	0	IICPR02	IICPR01	IICPR00
FFFFF144H	ADIC	ADIF	ADMK	0	0	0	ADPR2	ADPR1	ADPR0
FFFFF146H	KRIC	KRIF	KRMK	0	0	0	KRPR2	KRPR1	KRPR0
FFFFF148H	WTIIC	WTIIF	WTIMK	0	0	0	WTIPR2	WTIPR1	WTIPR0
FFFFF14AH	WTIC	WTIF	WTMK	0	0	0	WTPR2	WTPR1	WTPR0
FFFFF14CH	BRGIC	BRGIF	BRGMK	0	0	0	BRGPR2	BRGPR1	BRGPR0
FFFFF14EH	TM0IC20	TM0IF20	TM0MK20	0	0	0	TM0PR202	TM0PR201	TM0PR200
FFFFF150H	TM0IC21	TM0IF21	TM0MK21	0	0	0	TM0PR212	TM0PR211	TM0PR210
FFFFF152H	TM0IC30	TM0IF30	TM0MK30	0	0	0	TM0PR302	TM0PR301	TM0PR300
FFFFF154H	TM0IC31	TM0IF31	TM0MK31	0	0	0	TM0PR312	TM0PR311	TM0PR310
FFFFF156H	CSIAIC1	CSIAIF1	CSIAMK1	0	0	0	CSIAPR12	CSIAPR11	CSIAPR10
FFFFF174H	TP00VIC ^{Note 2}	TP00VIF	TP00VMK	0	0	0	TP00VPR2	TP00VPR1	TP00VPR0
	TP0CCIC0 ^{Note 2}	TP0CCIF0	TP0CCMK0	0	0	0	TP0CCPR02	TP0CCPR01	TP0CCPR00
	TP0CCIC1 ^{Note 2}	TO0CCIF1	TP0CCMK1	0		-			

Table 20-2. Interrupt Control Registers (xxICn)

Notes 1. Only in the μ PD703212Y, 703213Y, 703214Y, 703215Y, 70F3214Y, 70F3214HY, 70F3215HY

2. Only in the μPD703215, 703215Y, 70F3215H, 70F3215HY

20.3.5 Interrupt mask registers 0 to 3 (IMR0 to IMR3)

These registers set the interrupt mask status for maskable interrupts. The xxMKn bit of the IMR0 to IMR3 registers and the xxMKn bit of the xxICn register are respectively linked.

The IMRm register can be read or written in 16-bit units (m = 0 to 3).

When the higher 8 bits of the IMRk register are treated as the IMRkH register and the lower 8 bits of the IMRk register as the IMRkL register, they can be read or written in 8-bit or 1-bit units (k = 0, 1).

Caution In the device file, the xxMKn bit of the xxICn register is defined as a reserved word. Therefore, if bit manipulation is performed using the name xxMKn, the xxICn register, not the IMRm register, is rewritten (as a result, the IMRm register is also rewritten).

15 CSI0MK1 7	14 CSI0MK0	13	12				
	CSI0MK0		1	11	10	9	8
7		TM5MK1	TM5MK0	TM0MK11	TM0MK10	TM0MK01	TM0MK00
	6	5	4	3	2	1	0
PMK6	PMK5	PMK4	PMK3	PMK2	PMK1	PMK0	WDT1MK
eset: FFFFI	H R/W	Addres		FFFF102H FFFFF102		FFFFf10	3H
15	14	13	12	11	10	9	8
ТМОМК20	BRGMK	WTMK	WTIMK	KRMK	ADMK	IICMK0	CSIAMK0
7	6	5	4	3	2	1	0
TMHMK1	ТМНМК0	STMK1	SRMK1	SREMK1	STMK0	SRMK0	SREMK0
			,				
							8
							1
			1				0
1	1	1	1	CSIAMK1	TM0MK31	ТМОМКЗО	TM0MK21
eset: FFFF	H R/W	Addres	s: IMR3, II	MR3L FFF	FF106H		
15	14	13	12	11	10	9	8
1	1	1	1	1	1	1	1
7	6	5	4	3	2	1	0
1	1	1	TP0CCMK1	TP0CCMK0	TP0OVMK	1	1
xxMKn			Interrupt n	nask flag se	ettina		
0	Enables	nterrupt se					
1		· ·	0				
L		P · · ·	3				
1-bit units Only in the	, specify t e μPD703	hese bits 215, 703	as bits 0 t 215Y, 70F	to 7 of the 3215H, 7	IMR0H ar 0F3215H\	nd IMR1F /	H registers
<pre>kx: Identify</pre>	ing name	of each				-	Interrupt
	ТМОМК20 7 ТМНМК1 eset: FFFFI 15 1 7 1 1 1 1 7 1 7 1 7 <	TM0MK20 BRGMK 7 6 TMHMK1 TMHMK0 eset: FFFFH R/W 15 14 1 1 7 6 1 1 7 6 1 1 7 6 1 1 7 6 1 1 7 6 1 1 7 6 1 1 7 6 1 1 7 6 1 1 7 6 1 1 7 6 1 1 7 6 1 1 7 6 1 1 7 0 1 Disables When reading from 1-bit units, specify t Only in the µPD703	15 14 13 TMOMK20 BRGMK WTMK 7 6 5 TMHMK1 TMHMK0 STMK1 eset: FFFFH R/W Address 15 14 13 1 1 1 7 6 5 11 1 1 7 6 5 1 1 1 7 6 5 1 1 1 7 6 5 1 1 1 7 6 5 1 1 1 7 6 5 1 1 1 7 6 5 1 1 1 7 6 5 1 1 1 7 6 5 1 1 1 7 6 5 1 1 1 8 1 1 <t< td=""><td>IMR1L 15 14 13 12 TMOMK20 BRGMK WTMK WTIMK 7 6 5 4 TMHMK1 TMHMK0 STMK1 SRMK1 eset: FFFFH R/W Address: IMR2, II 15 14 13 12 1 1 1 1 7 6 5 4 1 1 1 1 7 6 5 4 1 1 1 1 7 6 5 4 1 1 1 1 7 6 5 4 1 1 1 1 7 6 5 4 1 1 1 1 7 6 5 4 1 1 1 1 7 6 5 4 1 1 1 1 7 6 5 4</td><td>IMR1L FFFF102 15 14 13 12 11 TMOMK20 BRGMK WTMK WTIMK KRMK 7 6 5 4 3 TMHMK1 TMHMK0 STMK1 SRMK1 SREMK1 eset: FFFFH R/W Address: IMR2, IMR2L FFF 15 14 13 12 11 1 1 1 1 1 7 6 5 4 3 1 1 1 1 1 1 7 6 5 4 3 1 1 1 1 1 1 7 6 5 4 3 1 1 1 1 1 1 7 6 5 4 3 1 1 1 1 1 1 1 1 1 1</td><td>IMR1L FFFF102H, IMR1H151413121110TM0MK20BRGMKWTMKWTIMKKRMKADMK765432TMHMK1TMHMK0STMK1SRMK1SREMK1STMK0eset: FFFFHR/WAddress:IMR2, IMR2LFFFFF104H15141312111011111176543211111176543211111176543211111176543211111176543211111176543211111176543211111176543211111176543211111176543211111176</td></t<> <td>IMR1L FFFFF102H, IMR1H FFFFF102H, IMR1H FFFFF102H, IMR1H FFFFF102H, IMR1H FFFFF102H, IMR1H FFFFF102H, IICMK0 15 14 13 12 11 10 9 TMOMK20 BRGMK WTMK WTIMK KRMK ADMK IICMK0 7 6 5 4 3 2 1 TMHMK1 TMHMK0 STMK1 SRMK1 SREMK1 STMK0 SRMK0 eset: FFFFH R/W Address: IMR2, IMR2L FFFFF104H 15 14 13 12 11 10 9 1 1 1 1 1 1 1 7 6 5 4 3 2 1 1 1 1 1 1 1 1 7 6 5 4 3 2 1 15 14 13 12 11 0 9 1 1 1 1 1 1 1 7 6</td>	IMR1L 15 14 13 12 TMOMK20 BRGMK WTMK WTIMK 7 6 5 4 TMHMK1 TMHMK0 STMK1 SRMK1 eset: FFFFH R/W Address: IMR2, II 15 14 13 12 1 1 1 1 7 6 5 4 1 1 1 1 7 6 5 4 1 1 1 1 7 6 5 4 1 1 1 1 7 6 5 4 1 1 1 1 7 6 5 4 1 1 1 1 7 6 5 4 1 1 1 1 7 6 5 4 1 1 1 1 7 6 5 4	IMR1L FFFF102 15 14 13 12 11 TMOMK20 BRGMK WTMK WTIMK KRMK 7 6 5 4 3 TMHMK1 TMHMK0 STMK1 SRMK1 SREMK1 eset: FFFFH R/W Address: IMR2, IMR2L FFF 15 14 13 12 11 1 1 1 1 1 7 6 5 4 3 1 1 1 1 1 1 7 6 5 4 3 1 1 1 1 1 1 7 6 5 4 3 1 1 1 1 1 1 7 6 5 4 3 1 1 1 1 1 1 1 1 1 1	IMR1L FFFF102H, IMR1H151413121110TM0MK20BRGMKWTMKWTIMKKRMKADMK765432TMHMK1TMHMK0STMK1SRMK1SREMK1STMK0eset: FFFFHR/WAddress:IMR2, IMR2LFFFFF104H15141312111011111176543211111176543211111176543211111176543211111176543211111176543211111176543211111176543211111176543211111176543211111176	IMR1L FFFFF102H, IMR1H FFFFF102H, IMR1H FFFFF102H, IMR1H FFFFF102H, IMR1H FFFFF102H, IMR1H FFFFF102H, IICMK0 15 14 13 12 11 10 9 TMOMK20 BRGMK WTMK WTIMK KRMK ADMK IICMK0 7 6 5 4 3 2 1 TMHMK1 TMHMK0 STMK1 SRMK1 SREMK1 STMK0 SRMK0 eset: FFFFH R/W Address: IMR2, IMR2L FFFFF104H 15 14 13 12 11 10 9 1 1 1 1 1 1 1 7 6 5 4 3 2 1 1 1 1 1 1 1 1 7 6 5 4 3 2 1 15 14 13 12 11 0 9 1 1 1 1 1 1 1 7 6

20.3.6 In-service priority register (ISPR)


This register holds the priority level of the maskable interrupt currently being acknowledged. When the interrupt request signal is acknowledged, the bit of this register corresponding to the priority level of that interrupt request signal is set (1) and remains set while the interrupt is being serviced.

When the RETI instruction is executed, the bit among those that are set (1) in the ISPR register that corresponds to the interrupt request signal having the highest priority is automatically cleared (0) by hardware. However, it is not cleared (0) when execution is returned from non-maskable interrupt servicing or exception processing.

This register is read-only, in 8-bit or 1-bit units.

Reset sets this register to 00H.

Caution If an interrupt is acknowledged while the ISPR register is being read in the interrupt enabled (EI) status, the value of the ISPR register after the bits of the register have been set to 1 by acknowledging the interrupt may be read. To accurately read the value of the ISPR register before an interrupt is acknowledged, read the register while interrupts are disabled (DI status).



20.3.7 ID flag

The interrupt disable flag (ID) is allocated to the PSW and controls the maskable interrupt's operating state, and stores control information regarding enabling/disabling reception of interrupt request signals.

After reset, this flag is set to 00000020H.

	31				8	7	6	5	4	3	2	1	0
PSW			0 NP EP ID SAT CY OV S								S	Z	
г	ID Mackable interrupt convising exection ^{Note}												
_	ID		Maskable interrupt servicing specification ^{Note}										
	0 Maskable interrupt request signal acknowledgment enabled												
	1		Maskable interrupt	request signal	acknowledgr	nent o	disabl	ed					
	Note		upt disable flag (ID set (1) by the DI	,	d algorid ((0) h	, the	- 1 :	ooteuu	otion	lto	volu	

20.3.8 Watchdog timer mode register 1 (WDTM1)

This register is a special register that can be written to only in a special sequence. To generate a maskable interrupt (INTWDT1), clear the WDTM14 bit to 0.

This register can be read or written in 8-bit or 1-bit units (for details, refer to **CHAPTER 12 WATCHDOG TIMER FUNCTIONS**).

After res	et: 00H	R/W A	Address: Fl	FFF6C2H								
	<7>	6	5	4	3	2	1	0				
WDTM1	RUN1	0	0	WDTM14	WDTM13	0	0	0				
	RUN1		Watch	dog timer o	peration mo	ode select	ion ^{Note 1}					
	0	Stop cour	t operation	1								
	1	Clear cou	nter and st	art count op	peration							
	WDTM14	WDTM13	VDTM13 Watchdog timer operation mode selection ^{Note 2}									
	0	0										
	0	1										
	1	0	Watchdog (Generate									
	1	1	(Generate non-maskable interrupt INTWDT1 when overflow occurs) 1 Watchdog timer mode 2 (Start WDTRES2 reset operation when overflow occurs)									
	There 2. Once by sol 3. For no	fore, once the WDT ftware. Re on-maska	e counting M14 and eset is the ble interru	starts, it o WDTM13 only way	cannot be bits have to clear th ng due to	stopped been set iese bits.	except reat (1), they	cannot be	e cleared (0) quest signal			

20.4 External Interrupt Request Input Pins (NMI, INTP0 to INTP6)

20.4.1 Noise elimination

(1) Noise elimination for NMI pin

The NMI pin includes a noise eliminator that operates using analog delay. Therefore, a signal input to the NMI pin is not detected as an edge unless it maintains its input level for a certain period. The edge is detected only after a certain period has elapsed.

The NMI pin is used for releasing the STOP mode. In the STOP mode, noise elimination using the system clock is not performed because the internal system clock is stopped.

(2) Noise elimination for INTP0 to INTP6 pins

The INTP0 to INTP6 pins include a noise eliminator that operates using analog delay. Therefore, a signal input to each pin is not detected as an edge unless it maintains its input level for a certain period. The edge is detected only after a certain period has elapsed.

20.4.2 Edge detection

The valid edges of the NMI and INTP0 to INTP6 pins can be selected from the following four types for each pin.

- Falling edge
- Rising edge
- Both edges
- No edge detection

After reset, the edge detection for the NMI pin is set to "no edge detection". Therefore, interrupt requests cannot be acknowledged (the NMI pin functions as a normal port) unless a valid edge is specified by the INTR0, INTF0, INTR9H, and INTF9H registers.

When using the P02/NMI pin as an output port, set the NMI pin valid edge to "no edge detection".

(1) External interrupt rising and falling edge specification registers 0 (INTR0, INTF0)

These are 8-bit registers that specify detection of the rising and falling edges of the NMI and INTP0 to INTP3 pins.

These registers can be read or written in 8-bit or 1-bit units. Reset sets these registers to 00H.

Caution When switching to the port function from the external interrupt function (alternate function), edge detection may be performed. Therefore, set the port mode after setting the INTF0n and INTR0n bits = 00.

After res	set: 00H	R/W	Address: I	NTR0 FFFI	FFC20H, IN	NTF0 FFFF	FC00H		
	7	6	5	4	3	2	1	0	_
INTR0	0	INTR06	INTR05	INTR04	INTR03	INTR02	0	0	
		INTP3	INTP2	INTP1	INTP0	NMI			-
	7	6	5	4	3	2	1	0	_
INTF0	0	INTF06	INTF05	INTF04	INTF03	INTF02	0	0]
		INTP3	INTP2	INTP1	INTP0	NMI			•
Remar	'k Forsp	pecification	n of the va	alid edge,	refer to Ta	able 20-3	i.		

INTF0n	INTR0n	Valid edge specification (n = 2 to 6)
0	0	No edge detection
0	1	Rising edge
1	0	Falling edge
1	1	Both edges

Remark n = 2: Control of NMI pin

n = 3 to 6: Control of INTP0 to INTP3 pins

(2) External interrupt rising and falling edge specification registers 9H (INTR9H, INTF9H) These are 8-bit registers that specify detection of the rising edge of the INTP4 to INTP6 pins. These registers can be read or written in 8-bit or 1-bit units. Reset sets these registers to 00H.

Caution When switching to the port function from the external interrupt function (alternate function), edge detection may be performed. Therefore, set the port mode after setting the INTF9n and INTR9n bits = 00.

After res	et: 00H	R/W	Address: IN	ITR9H FF	FFFC33H,	INTF9H FF	FFFC13H		
	7	6	5	4	3	2	1	0	
INTR9H	INTR915	INTR914	INTR913	0	0	0	0	0	
	INTP6	INTP5	INTP4						
	7	6	5	4	3	2	1	0	1
INTF9H	INTF915	INTF914	INTF913	0	0	0	0	0	
	INTP6	INTP5	INTP4						
Remark	For spe	ecification	of the vali	d edge, i	refer to Ta	ble 20-4.			

Table 20-4. INTP4 to INTP6 Pins Valid Edge Specification

INTF9n	INTR9n	Valid edge specification ($n = 13$ to 15)
0	0	No edge detection
0	1	Rising edge
1	0	Falling edge
1	1	Both edges

Remark n = 13 to 15: Control of INTP4 to INTP6 pins

20.5 Software Exceptions

A software exception is generated when the CPU executes the TRAP instruction. Software exceptions can always be acknowledged.

20.5.1 Operation

If a software exception occurs, the CPU performs the following processing and transfers control to a handler routine.

- <1> Saves the restored PC to EIPC.
- <2> Saves the current PSW to EIPSW.
- <3> Writes an exception code to the lower 16 bits (EICC) of ECR (interrupt source).
- <4> Sets the PSW.EP and PSW.ID bits to 1.
- <5> Loads the handler address (00000040H or 00000050H) for the software exception routine to the PC and transfers control.

Figure 20-8 shows the software exception processing flow.




Figure 20-8. Software Exception Processing

The handler address is determined by the operand (vector) of the TRAP instruction. If the vector is 00H to 1FH, the handler address is 00000040H, and if the vector is 10H to 1FH, the handler address is 00000050H.

20.5.2 Restore


Execution is restored from software exception processing by the RETI instruction.

When the RETI instruction is executed, the CPU performs the following processing and transfers control to the address of the restored PC.

- <1> Loads the restored PC and PSW from EIPC and EIPSW because the PSW.EP bit is 1.
- <2> Transfers control to the address of the restored PC and PSW.

Figure 20-9 shows the processing flow of the RETI instruction.





20.5.3 EP flag

The EP flag, which is bit 6 of the PSW, is a status flag that indicates that exception processing is in progress. It is set when an exception occurs.


					_					
	31	3	3 7	6	5	4	3	2	1	0
PSW		0	NP	EP	ID	SAT	CY	ov	S	Z
	EP	Exception proc	essing	status	6					
		Exception processing not in progress								
	0	Exception processing not in progress								

20.6 Exception Trap

The exception trap is an interrupt that is requested when the illegal execution of an instruction takes place. In the V850ES/KG1, an illegal opcode trap (ILGOP: illegal opcode trap) is considered as an exception trap.

20.6.1 Illegal opcode

An illegal opcode is defined as an instruction with instruction opcode (bits 10 to 5) = 111111B, sub-opcode (bits 26 to 23) = 0111B to 1111B, and sub-opcode (bit 16) = 0B. When such an instruction is executed, an exception trap is generated.




Caution It is recommended not to use illegal opcode because instructions may newly be assigned in the future.


(1) Operation

Upon generation of an exception trap, the CPU performs the following processing and transfers control to a handler routine.

- <1> Saves the restored PC to DBPC.
- <2> Saves the current PSW to DBPSW.
- <3> Sets the PSW.NP, PSW.EP, and PSW.ID bits.
- <4> Loads the handler address (0000060H) for the exception trap routine to the PC and transfers control.

Figure 20-10 shows the exception trap processing flow.






(2) Restore


Execution is restored from exception trap processing by the DBRET instruction. When the DBRET instruction is executed, the CPU performs the following processing and transfers control to the address of the restored PC.

<1> Loads the restored PC and PSW from DBPC and DBPSW.

<2> Transfers control to the loaded address of the restored PC and PSW.

Figure 20-11 shows the processing flow for restore from exception trap processing.





20.6.2 Debug trap

A debug trap is an exception that occurs upon execution of the DBTRAP instruction and that can be acknowledged at all times.

When a debug trap occurs, the CPU performs the following processing.

(1) Operation

- <1> Saves the restored PC to DBPC.
- <2> Saves the current PSW to DBPSW.
- <3> Sets the PSW.NP, PSW.EP, and PSW.ID bits to 1.
- <4> Sets the handler address (0000060H) for the debug trap routine to the PC and transfers control.

Figure 20-12 shows the debug trap processing flow.




Figure 20-12. Debug Trap Processing


(2) Restore

Execution is restored from debug trap processing by the DBRET instruction. When the DBRET instruction is executed, the CPU performs the following processing and transfers control to the address of the restored PC.

<1> Loads the restored PC and PSW from DBPC and DBPSW.

<2> Transfers control to the loaded address of the restored PC and PSW.

Figure 20-13 shows the processing flow for restore from debug trap processing.





20.7 Multiple Interrupt Servicing Control

Multiple interrupt servicing control is a function that stops an interrupt service routine currently in progress if a higher priority interrupt request signal is generated, and processes the acknowledgment operation of the higher priority interrupt request signal.

If an interrupt request signal with a lower or equal priority is generated and a service routine is currently in progress, the later interrupt request signal will be held pending.

Multiple interrupt servicing control is performed when interrupts are enabled (PSW.ID bit = 0). Even in an interrupt servicing routine, multiple interrupt control must be performed while interrupts are enabled (ID bit = 0). If a maskable interrupt or software exception is generated in a maskable interrupt or software exception service program, EIPC and EIPSW must be saved.

The following example illustrates the procedure.


(1) To acknowledge maskable interrupt request signals in service program

Service program for maskable interrupt or exception

 EIPC saved to memory or register 	
 EIPSW saved to memory or register 	
 El instruction (enables interrupt acknowledgment) 	
	\leftarrow Acknowledges maskable interrupt
 DI instruction (disables interrupt acknowledgment) 	
 Saved value restored to EIPSW 	
 Saved value restored to EIPC 	
RETI instruction	

(2) To generate exception in service program

Service program for maskable interrupt or exception



Priorities 0 to 7 (0 is the highest) can be set for each maskable interrupt request in multiple interrupt servicing control by software. To set a priority level, write values to the xxICn.xxPRn0 to xxICn.xxPRn2 bits corresponding to each maskable interrupt request. After reset, interrupt requests are masked by the xxICn.xxMKn bit, and the priority is set to level 7 by the xxPRn0 to xxPRn2 bits.

Priorities of maskable interrupts are as follows.

(High) Level 0 > Level 1 > Level 2 > Level 3 > Level 4 > Level 5 > Level 6 > Level 7 (Low)

Interrupt servicing that has been suspended as a result of multiple interrupt servicing control is resumed after the interrupt servicing of the higher priority has been completed and the RETI instruction has been executed. A pending interrupt request signal is acknowledged after the current interrupt servicing has been completed and the RETI instruction has been executed.


Caution In a non-maskable interrupt servicing routine (in the time until the RETI instruction is executed), maskable interrupts are not acknowledged and held pending.

20.8 Interrupt Response Time

Except in the following cases, the CPU interrupt response time is a minimum of 4 clocks. If inputting consecutive interrupt request signals, at least 4 clocks must be placed between each interrupt request signal.

- IDLE/STOP mode
- External bus access
- Consecutive interrupt request non-sample instruction (refer to 20.9 Periods in Which Interrupts Are Not Acknowledged by CPU)
- Access to interrupt control register
- Access to peripheral I/O register

Figure 20-14. Pipeline Operation During Interrupt Request Signal Acknowledgment (Outline)




<R> 20.9 Periods in Which Interrupts Are Not Acknowledged by CPU

Interrupts are acknowledged by the CPU while an instruction is being executed. However, no interrupt is acknowledged between an interrupt request non-sample instruction and the next instruction (interrupt is held pending). The following instructions are interrupt request non-sample instructions.

- El instruction
- DI instruction
- LDSR reg2, 0x5 instructions (vs. PSW)
- Store instruction for the PRCMD register
- · Store instruction and SET1, NOT1, and CLR1 manipulation instructions for the following registers
 - Interrupt-related registers:
 - Interrupt control register (xxICn), interrupt mask registers 0 to 3 (IMR0 to IMR3)
 - Power save control register (PSC)

20.10 Cautions

Design the system so that restoring by the RETI instruction is as follows after a non-maskable interrupt triggered by a non-maskable interrupt request signal (INTWDT1/INTWDT2) is serviced.





CHAPTER 21 KEY INTERRUPT FUNCTION

21.1 Function


A key interrupt request signal (INTKR) can be generated by inputting a falling edge to the eight key input pins (KR0 to KR7) by setting the KRM register.

Caution If any of the KR0 to KR7 pins is at low level, the INTKR signal is not generated even if a falling edge is input to another pin.

Flag	Pin Description
KRM0	Controls KR0 signal in 1-bit units
KRM1	Controls KR1 signal in 1-bit units
KRM2	Controls KR2 signal in 1-bit units
KRM3	Controls KR3 signal in 1-bit units
KRM4	Controls KR4 signal in 1-bit units
KRM5	Controls KR5 signal in 1-bit units
KRM6	Controls KR6 signal in 1-bit units
KRM7	Controls KR7 signal in 1-bit units

Table 21-1. Assignment of Key Return Detection Pins

Figure 21-1. Key Return Block Diagram



21.2 Register

(1) Key return mode register (KRM)

The KRM register controls the KRM0 to KRM7 bits using the KR0 to KR7 signals. This register can be read or written in 8-bit or 1-bit units. Reset sets this register to 00H.

After res	et: 00H	R/W A	Address: Ff	FFF300H					
	7	6	5	4	3	2	1	0	
KRM	KRM7	KRM6	KRM5	KRM4	KRM3	KRM2	KRM1	KRM0	
	KRMn			Key re	turn mode	control			
	0	Does not	detect key	return sign	al				
	1	Detects ke	ey return si	gnal					
Cautio	gene (DI), (KRI0 rk For	rated. To and ther C.KRIF bit	o prevent n enable t) to 0.	t this, ch interrupt	ange the ts (EI) a ings, refe	KRM rea	gister aft ring the	er disabli interrupt	TKR) may be ng interrupts request flag nen Port Pins

CHAPTER 22 STANDBY FUNCTION

22.1 Overview

The power consumption of the system can be effectively reduced by using the standby modes in combination and selecting the appropriate mode for the application. The available standby modes are listed in Table 22-1.


Mode	Functional Outline
HALT mode	Mode to stop only the operating clock of the CPU
IDLE mode	Mode to stop all the operations of the internal circuits except the oscillator ^{Note 1}
STOP mode	Mode to stop all the operations of the internal circuits except the subclock oscillator.Note 2
Subclock operation mode	Mode to use the subclock as the internal system clock
Sub-IDLE mode	Mode to stop all the operations of the internal circuits, except the oscillator, in the subclock operation mode

Table 22-1. Standby Modes

Notes 1. The PLL does not stop. To realize low power consumption, stop the PLL and then shift to the IDLE mode.


2. Change to the clock-through mode, stop the PLL, then shift to the STOP mode. For details, refer to CHAPTER 6 CLOCK GENERATION FUNCTION.

Figure 22-1. Status Transition (1/2)



- subclock)), unmasked external interrupt request signal (INTP0 to INTP6 pin input), or unmasked internal interrupt request signal from peripheral functions operable in IDLE mode.4. Non-maskable interrupt request signal (NMI pin input, INTWDT2 (when the CPU is operating on the
- 4. Non-maskable interrupt request signal (NMI pin input, IN I WD I 2 (when the CPU is operating on the subclock)), unmasked external interrupt request signal (INTP0 to INTP6 pin input), or unmasked internal interrupt request signal from peripheral functions operable in STOP mode.
- 5. Reset by RESET pin input or watchdog timer 2 (when the CPU is operating on the subclock) overflow (WDTRES2).





22.2 Registers

(1) Power save control register (PSC)

This is an 8-bit register that controls the standby function. The STP bit of this register is used to specify the standby mode. The PSC register is a special register that can be written to only in a special sequence (refer to **3.4.7 Special registers**).

This register can be read or written in 8-bit or 1-bit units.

Reset sets this register to 00H.

	<7>	6	<5>	<4>	3	2	<1>	0	
PSC	NMI2M	0	NMIOM	INTM	0	0	STP	0	
								<u>. </u>	
	NMI2M	(Control of rel	easing sta	ndby mode	e ^{Note} by IN⊺	WDT2 sigr	nal	
	0	Releasin	Releasing standby mode ^{Note} by INTWDT2 signal enabled						
	1	Releasin	leleasing standby mode ^{Note} by INTWDT2 signal disabled						
	L	NMI0M Control of releasing standby mode ^{Note} by NMI pin input							
	0		Releasing standby mode ^{Note} by NMI pin input enabled						
	1	Releasin	Releasing standby mode ^{Note} by NMI pin input disabled						
					. Noto .				
	INTM		of releasing s	-					
	0		g standby m			•			
	1	Releasin	g standby m	odenote by i	naskable i	nterrupt re	quest signa	is disabled	
	STP			Standb	y mode ^{Note}	setting			
	0	Normal r	node						
	1	Standby	mode ^{Note}						
interru	NMI2M, I g of NMI upt reque	NMIOM, a I2M, NM est signa	and INTM IOM, and I being he	bits, and INTM bit Id pendir	the STF s becom ng when	bit are nes inva the IDLE	set to 1 lid. If th E/STOP m		

(2) Power save mode register (PSMR)

This is an 8-bit register that controls the operation status in the standby mode and the clock operation. This register can be read or written in 8-bit or 1-bit units. Reset sets this register to 00H.

PSMR	7 XTSTP	6 0	5 0	4	3	2	0	<0> PSM	
	XTSTP		Sp	pecification	of subclock	c oscillator	use		
	0	Subclock	oscillator u	ised					
	1	Subclock	Subclock oscillator not used						
	PSM		Spe	cification of	f operation	in standby	mode		
	0	IDLE mod	de						
	1	STOP mo	ode						
		1							

(3) Oscillation stabilization time selection register (OSTS)

The wait time until the oscillation stabilizes after the STOP mode is released is controlled by the OSTS register. The OSTS register can be read or written in 8-bit units. Reset sets this register to 01H.

After res	et: 01H	R/W	Address: F	FFFF6C0	н				
	7	6	5	4	3	2	1	0	
OSTS	0	0	0	0	0	OSTS2	OSTS1	OSTS0	
	OSTS2	OSTS1	OSTS0	Se	lection of os	cillation st	abilization	time	
						f	x		
					4 MHz	5 N	1Hz	10 MHz	
	0	0	0	2 ¹³ /fx	2.048 ms	1.63	38 ms	0.819 ms	
	0	0	1	2 ¹⁵ /fx	8.192 ms	6.55	54 ms	3.277 ms	
	0	1	0	2 ¹⁶ /fx	16.38 ms	13.1	11 ms	6.554 ms	
	0	1	1	2 ¹⁷ /fx	32.77 ms		-	13.11 ms	
	1	0	0	2 ¹⁸ /fx	65.54 ms	52.4	13 ms	26.21 ms	
	1	0	1	2 ¹⁹ /fx	131.1 ms			52.43 ms	
	1	1	0	2 ²⁰ /fx	262.1 ms	209	.7 ms	104.9 ms	
	1	1	1	2 ²¹ /fx	524.3 ms	419	.4 ms	209.7 ms	
	ther the	-	-			-			le, regardless errupt reques
				STOP	node release				
							٨		
		Voltage w	aveform of	X1 pin	·	vvV\/\	ſ		
	Voltage waveform of X1 pin a								
 Be sure to clear bits 3 to 7 to "0". The oscillation stabilization time following reset release is 2¹⁵/fx (because the initial value of the OSTS register = 01H). The oscillation stabilization time is also inserted during external clock input. 									
Remark fx: Main clo	ock oscilla	tion freque	ency						

22.3 HALT Mode

22.3.1 Setting and operation status

The HALT mode is set when a dedicated instruction (HALT) is executed in the normal operation mode.

In the HALT mode, the clock oscillator continues operating. Only clock supply to the CPU is stopped; clock supply to the other on-chip peripheral functions continues.

As a result, program execution is stopped, and the internal RAM retains the contents before the HALT mode was set. The on-chip peripheral functions that are independent of instruction processing by the CPU continue operating.

Table 22-3 shows the operation status in the HALT mode.

The average power consumption of the system can be reduced by using the HALT mode in combination with the normal operation mode for intermittent operation.

Cautions 1. Insert five or more NOP instructions after the HALT instruction.

2. If the HALT instruction is executed with an unmasked interrupt request signal held pending, the system shift to the HALT mode, but the HALT mode is immediately released by the pending interrupt request signal.

22.3.2 Releasing HALT mode

The HALT mode is released by a non-maskable interrupt request signal (NMI pin input, INTWDT1, INTWDT2 signal), an unmasked maskable interrupt request signal, and reset signal (RESET pin input, WDTRES1, WDTRES2 signal).

After the HALT mode has been released, the normal operation mode is restored.

(1) Releasing HALT mode by non-maskable interrupt request signal or unmasked maskable interrupt request signal

The HALT mode is released by a non-maskable interrupt request signal or an unmasked maskable interrupt request signal, regardless of the priority of the interrupt request. If the HALT mode is set in an interrupt servicing routine, however, an interrupt request that is issued later is serviced as follows.

- (a) If an interrupt request signal with a priority lower than that of the interrupt request currently being serviced is issued, only the HALT mode is released, and that interrupt request signal is not acknowledged. The interrupt request signal itself is retained.
- (b) If an interrupt request with a priority higher than that of the interrupt request signal currently being serviced is issued (including a non-maskable interrupt request signal), the HALT mode is released and that interrupt request signal is acknowledged.

Release Source	Interrupt Enabled (EI) Status	Interrupt Disabled (DI) Status				
Non-maskable interrupt request signal	Execution branches to the handler address					
Maskable interrupt request signal	Execution branches to the handler address or the next instruction is executed	The next instruction is executed				

Table 22-2. Operation After Releasing HALT Mode by Interrupt Request Signal

(2) Releasing HALT mode by reset

The same operation as the normal reset operation is performed.

Table 22-3.	Operation	Status in	HALT Mode
-------------	-----------	-----------	-----------

Setting of HALT Mode		When CPU Is Operating with Main Clock		
Item		When Subclock Is Not Used	When Subclock Is Used	
CPU		Stops operation		
ROM correction		Stops operation		
Main clock oscillator		Oscillation enabled		
Subclock oscillator	r	_	Oscillation enabled	
Interrupt controller		Operable		
Timer P (TMP0) ^{Note}	e 1	Operable		
16-bit timers (TM0	0 to TM03)	Operable		
8-bit timers (TM50	, TM51)	Operable		
Timer H (TMH0, T	MH1)	Operable		
Watch timer		Operable when main clock output is selected as count clock	Operable	
Watchdog timer 1		Operable		
Watchdog timer 2		Operable when main clock is selected as count clock	Operable	
Serial interface	CSI00, CSI01	Operable		
	CSIA0, CSIA1	Operable		
	I ² C0 ^{Note 2}	Operable		
	UART0, UART1	Operable		
Key interrupt funct	ion	Operable		
A/D converter		Operable		
D/A converter		Operable when real-time output mode is selected		
Regulator		Operation continues		
Real-time output		Operable		
Port function		Retains status before HALT mode was set.		
External bus interface		Refer to 2.2 Pin Status.		
Internal data		The CPU registers, statuses, data, and all other internal data such as the contents of the internal RAM are retained as they were before the HALT mode was set.		

Notes 1. Only in the μPD703215, 703215Y, 70F3215H, 70F3215HY

2. Only in the μPD703212Y, 703213Y, 703214Y, 703215Y, 70F3214Y, 70F3214HY, 70F3215HY

<R>

22.4 IDLE Mode

22.4.1 Setting and operation status

The IDLE mode is set by clearing the PSMR.PSM bit to 0 and setting the PSC.STP bit to 1 in the normal operation mode.

In the IDLE mode, the clock oscillator continues operation but clock supply to the CPU and other on-chip peripheral functions stops.

As a result, program execution stops and the contents of the internal RAM before the IDLE mode was set are retained. The CPU and other on-chip peripheral functions stop operating. However, the on-chip peripheral functions that can operate with the subclock or an external clock continue operating.

Table 22-5 shows the operation status in the IDLE mode.

The IDLE mode can reduce the power consumption more than the HALT mode because it stops the operation of the on-chip peripheral functions. The main clock oscillator does not stop, so the normal operation mode can be restored without waiting for the oscillation stabilization time after the IDLE mode has been released, in the same manner as when the HALT mode is released.

Caution Insert five or more NOP instructions after the instruction that stores data in the PSC register to set the IDLE mode.

22.4.2 Releasing IDLE mode

The IDLE mode is released by a non-maskable interrupt request signal (NMI pin input, INTWDT2 signal (when the CPU is operating on the subclock)), unmasked external interrupt request signal (INTP0 to INTP6 pin input), unmasked internal interrupt request signal from the peripheral functions operable in the IDLE mode, or reset (RESET pin input, WDTRES2 signal (when the CPU is operating on the subclock)).

After the IDLE mode has been released, the normal operation mode is restored.

(1) Releasing IDLE mode by non-maskable interrupt request signal or unmasked maskable interrupt request signal

The IDLE mode is released by a non-maskable interrupt request signal or an unmasked maskable interrupt request signal, regardless of the priority of the interrupt request. If the IDLE mode is set in an interrupt servicing routine, however, an interrupt request that is issued later is processed as follows.

- (a) If an interrupt request signal with a priority lower than that of the interrupt request currently being serviced is issued, only the IDLE mode is released, and that interrupt request signal is not acknowledged. The interrupt request signal itself is retained.
- (b) If an interrupt request signal with a priority higher than that of the interrupt request currently being serviced is issued (including a non-maskable interrupt request signal), the IDLE mode is released and that interrupt request signal is acknowledged.

Release Source	Interrupt Enabled (EI) Status Interrupt Disabled (DI) Status		
Non-maskable interrupt request signal	Execution branches to the handler address		
Maskable interrupt request signal	Execution branches to the handler address or the next instruction is executed	The next instruction is executed	

Table 22-4. Operation After Releasing IDLE Mode by Interrupt Request Signal

Caution The interrupt request signal that is disabled by setting the PSC.NMI2M, PSC.NMI0M, and PSC.INTM bits to 1 (interrupt disabled) becomes invalid and the IDLE mode is not released.

(2) Releasing IDLE mode by reset

The same operation as the normal reset operation is performed.

Setting of IDLE Mode		When CPU Is Opera	ating with Main Clock	
Item		When Subclock Is Not Used	When Subclock Is Used	
CPU		Stops operation		
ROM correction		Stops operation		
Main clock oscilla	tor	Oscillation enabled		
Subclock oscillato	or	_	Oscillation enabled	
Interrupt controlle	r	Stops operation		
Timer P (TMP0) ^{NG}	te 1	Stops operation		
16-bit timers (TM00 to TM03)		TM00, TM02, TM03: Stop operation TM01: Operable when INTWT is selected as count clock and fBRG is selected as count clock of WT	TM00, TM02, TM03: Stop operation TM01: Operable when INTWT is selected as count clock	
8-bit timers (TM5	D, TM51)	 Operable when TI5n is selected as count of Operable when INTTM010 is selected as count of 		
Timer H (TMH0)		Stops operation		
Timer H (TMH1)		Stops operation	Operable when fxT is selected as count clo	
Watch timer		Operable when main clock is selected as count clock	Operable	
Watchdog timer 1		Stops operation		
Watchdog timer 2		Stops operation	Operable when f_{xT} is selected as count clo	
Serial interface	CSI00, CSI01	Operable when SCK0n input clock is selected as operation clock		
	CSIA0, CSIA1	Stops operation		
	I ² C0 ^{Note 2}	Stops operation		
	UART0	Operable when ASCK0 is selected as count	clock	
	UART1	Stops operation		
Key interrupt fund	tion	Operable		
A/D converter		Stops operation ^{Note 3}		
D/A converter		Operable However, the DACSn register cannot be updated because the CPU is stopped.		
Regulator		Operation continues		
Real-time output		Operable when INTTM5n is selected as real- IDLE mode. However, the RTBH0 and RTBL0 registers c stopped.		
Port function		Retains status before IDLE mode was set.		
External bus inter	face	Refer to 2.2 Pin Status.		
Internal data		The CPU registers, statuses, data, and all other internal data such as the contents of the internal RAM are retained as they were before the IDLE mode was set.		

Table 22-5. Operation Status in IDLE Mode

Notes 1. Only in the μPD703215, 703215Y, 70F3215H, 70F3215HY

2. Only in the μPD703212Y, 703213Y, 703214Y, 703215Y, 70F3214Y, 70F3214HY, 70F3215HY

3. Set the ADM.ADCS and ADM.ADCS2 bits to 00B.

Remark n = 0, 1

<R>

22.5 STOP Mode

22.5.1 Setting and operation status

The STOP mode is set when the PSMR.PSM bit is set to 1 and the PSC.STP bit is set to 1 in the normal operation mode.

In the STOP mode, the subclock oscillator continues operating but the main clock oscillator stops. Clock supply to the CPU and the on-chip peripheral functions is stopped.

As a result, program execution is stopped, and the contents of the internal RAM before the STOP mode was set are retained. The on-chip peripheral functions that operate with the clock oscillated by the subclock oscillator or an external clock continue operating.

Table 22-7 shows the operation status in the STOP mode.

Because the STOP stops operation of the main clock oscillator, it reduces the power consumption to a level lower than the IDLE mode. If the subclock oscillator and external clock are not used, the power consumption can be minimized with only leakage current flowing.

Caution Insert five or more NOP instructions after the instruction that stores data in the PSC register to set the STOP mode.

22.5.2 Releasing STOP mode

The STOP mode is released by a non-maskable interrupt request signal (NMI pin input, INTWDT2 signal (when the CPU is operating on the subclock)), unmasked external interrupt request signal (INTP0 to INTP6 pin input), unmasked internal interrupt request signal from the peripheral functions operable in the STOP mode, or reset (RESET pin input, WDTRES2 signal (when the CPU is operating on the subclock)).

After the STOP mode has been released, the normal operation mode is restored after the oscillation stabilization time has been secured.

(1) Releasing STOP mode by non-maskable interrupt request signal or unmasked maskable interrupt request signal

The STOP mode is released by a non-maskable interrupt request signal or an unmasked maskable interrupt request signal, regardless of the priority of the interrupt request. If the software STOP mode is set in an interrupt servicing routine, however, an interrupt request that is issued later is serviced as follows.

- (a) If an interrupt request signal with a priority lower than that of the interrupt request currently being serviced is issued, only the STOP mode is released, and that interrupt request signal is not acknowledged. The interrupt request signal itself is retained.
- (b) If an interrupt request signal with a priority higher than that of the interrupt request currently being serviced is issued (including a non-maskable interrupt request signal), the STOP mode is released and that interrupt request signal is acknowledged.

Release Source	Interrupt Enabled (EI) Status	Interrupt Disabled (DI) Status	
Non-maskable interrupt request signal	Execution branches to the handler address		
Maskable interrupt request signal	Execution branches to the handler address or the next instruction is executed	The next instruction is executed	

Table 22-6. Operation After Releasing STOP Mode by Interrupt Request Signal

Caution The interrupt request signal that is disabled by setting the PSC.NMI2M, PSC.NMI0M, and PSC.INTM bits to 1 (interrupt disabled) becomes invalid and the STOP mode is not released.

(2) Releasing STOP mode by reset

The same operation as the normal reset operation is performed.

Se	tting of STOP Mode	When CPU Is Operating with Main Clock		
Item		When Subclock Is Not Used	When Subclock Is Used	
CPU		Stops operation	·	
ROM correction		Stops operation		
Main clock oscillat	or	Oscillation stops		
Subclock oscillator	r	_	Oscillation enabled	
Interrupt controller		Stops operation	·	
Timer P (TMP0) ^{Note}	91	Stops operation		
16-bit timers (TM00 to TM03)		Stops operation	TM00, TM02, TM03: Stop operation TM01: Operable when INTWT is selected as count clock and f_{XT} is selected as count clock of WT	
8-bit timers (TM50, TM51)		Operable when TI5n is selected as count clock	Operable when TI5n is selected as count clock or when INTTM010 is selected as count clock and TM01 is enabled in STOP mode	
Timer H (TMH0)		Stops operation		
Timer H (TMH1)		Stops operation	Operable when f_{XT} is selected as count clock	
Watch timer		Stops operation	Operable when f_{XT} is selected as count clock	
Watchdog timer 1		Stops operation		
Watchdog timer 2		Stops operation	Operable when f_{xT} is selected as count clock	
Serial interface	CSI00, CSI01	Operable when SCK0n input clock is selected as operation clock		
	CSIA0, CSIA1	Stops operation		
	I ² C0 ^{Note 2}	Stops operation		
	UART0	Operable when ASCK0 is selected as count	clock	
	UART1	Stops operation		
Key interrupt funct	ion	Operable		
A/D converter		Stops operation ^{Note 3}		
D/A converter		Operable However, the DACSn register cannot be updated because the CPU is stopped.		
Regulator		Stops operation		
Real-time output		Operable when INTTM5n is selected as real-time output trigger and TM5n is enabled in STOP mode. However, the RTBH0 and RTBL0 registers cannot be updated because the CPU is stopped.		
Port function		Retains status before STOP mode was set.		
External bus interface		Refer to 2.2 Pin Status.		
Internal data		The CPU registers, statuses, data, and all other internal data such as the contents of the internal RAM are retained as they were before the STOP mode was set.		

Table 22-7.	Operation	Status	in	STOP	Mode
-------------	-----------	--------	----	------	------

Notes 1. Only in the μPD703215, 703215Y, 70F3215H, 70F3215HY

2. Only in the μPD703212Y, 703213Y, 703214Y, 703215Y, 70F3214Y, 70F3214HY, 70F3215HY

<R> 3. Set the ADM.ADCS and ADM.ADCS2 bits to 00B.

Remark n = 0, 1

<R>


<R>

22.5.3 Securing oscillation stabilization time when STOP mode is released

When the STOP mode is released, only the oscillation stabilization time set by the OSTS register elapses. If the STOP mode has been released by reset, however, the reset value of the OSTS register, 2^{15} /fx (8.192 ms at fx = 4 MHz) elapses.

The operation performed when the STOP mode is released by an interrupt request signal is shown below.

Figure 22-2. Oscillation Stabilization Time



Caution For details of the OSTS register, refer to 22.2 (3) Oscillation stabilization time selection register (OSTS).

22.6 Subclock Operation Mode

22.6.1 Setting and operation status

The subclock operation mode is set when the PCC.CK3 bit is set to 1 in the normal operation mode.

When the subclock operation mode is set, the internal system clock is changed from the main clock to the subclock. When the PCC.MCK bit is set to 1, the operation of the main clock oscillator is stopped. As a result, the system operates only with the subclock.

Table 22-8 shows the operation status in subclock operation mode.

In the subclock operation mode, the power consumption can be reduced to a level lower than in the normal operation mode because the subclock is used as the internal system clock. In addition, the power consumption can be further reduced to the level of the STOP mode by stopping the operation of the main clock oscillator.

- Cautions 1. When manipulating the CK3 bit, do not change the set values of the PCC.CK2 to PCC.CK0 bits (using a bit manipulation instruction to manipulate the bit is recommended). For details, refer to 6.3 (1) Processor clock control register (PCC).
 - If the following conditions are not satisfied, change the CK2 to CK0 bits so that the conditions are satisfied and set the subclock operation mode. Internal system clock (fcLk) > Subclock (fxT: 32.768 kHz) × 4

Remark Internal system clock (fcLk): Clock generated from the main clock (fxx) by setting bits CK2 to CK0

22.6.2 Releasing subclock operation mode

The subclock operation mode is released when the CK3 bit is cleared to 0 or by reset ($\overline{\text{RESET}}$ pin input, WDTRES1, WDTRES2 signal). If the main clock is stopped (MCK bit = 1), set the MCK bit to 1, secure the oscillation stabilization time of the main clock by software, and clear the CK3 bit to 0.

The normal operation mode is restored when the subclock operation mode is released.

Caution When manipulating the CK3 bit, do not change the set values of the CK2 to CK0 bits (using a bit manipulation instruction to manipulate the bit is recommended). For details, refer to 6.3 (1) Processor clock control register (PCC).

Setting of Subclock Operation Item Mode		Oper	ation Status	
		When Main Clock Is Oscillating	When Main Clock Is Stopped	
CPU		Operable		
ROM correction		Operable		
Subclock oscillato	or	Oscillation enabled		
Interrupt controlle	er	Operable		
Timer P (TMP0) ^{NG}	ote 1	Operable Stops operation		
16-bit timers (TM00 to TM03)		Operable	TM00, TM02, TM03: Stop operation TM01: Operable when INTWT is selected as count clock and fxT is selected as count clock of WT	
8-bit timers (TM50, TM51)		Operable	 Operable when TI5n is selected as count clock Operable when INTTM010 is selected as count clock and when TM01 is enabled in subclock operation mode 	
Timer H (TMH0)		Operable	Stops operation	
Timer H (TMH1)		Operable	Operable when fxT is selected as count clock	
Watch timer		Operable Operable when fxT is selected as count of		
Watchdog timer 1	l	Stops operation		
Watchdog timer 2	2	Operable	Operable when fxT is selected as count clock	
Serial interface	CSI00, CSI01	Operable	Operable when SCK0n input clock is selected as operation clock	
	CSIA0, CSIA1	Operable	Stops operation	
	I ² C0 ^{Note 2}	Operable	Stops operation	
	UART0	Operable	Operable when ASCK0 is selected as count clock	
	UART1	Operable	Stops operation	
Key interrupt fund	tion	Operable		
A/D converter		Operable	Stops operation	
D/A converter		Operable		
Regulator		Operation continues		
Real-time output		Operable	Operable when INTTM5n is selected as real-time output trigger and TI5n is selected as count clock of TM5n	
Port function		Settable		
External bus interface		Operable		
Internal data		Settable		

Table 22-8. Operation Status in Subclock Operation Mode

Notes 1. Only in the μ PD703215, 703215Y, 70F3215H, 70F3215HY

2. Only in the μPD703212Y, 703213Y, 703214Y, 703215Y, 70F3214Y, 70F3214HY, 70F3215HY

Remark n = 0, 1

<R>

<R> <R>

22.7 Sub-IDLE Mode

22.7.1 Setting and operation status

The sub-IDLE mode is set when the PSMR.PSM bit is cleared to 0 and the PSC.STP bit is set to 1 in the subclock operation mode.

In this mode, the clock oscillator continues operation but clock supply to the CPU and the other on-chip peripheral functions is stopped.

As a result, program execution is stopped and the contents of the internal RAM before the sub-IDLE mode was set are retained. The CPU and the other on-chip peripheral functions are stopped. However, the on-chip peripheral functions that can operate with the subclock or an external clock continue operating.

Table 22-10 shows the operation status in the sub-IDLE mode.

Because the sub-IDLE mode stops operation of the CPU and other on-chip peripheral functions, it can reduce the power consumption more than the subclock operation mode. If the sub-IDLE mode is set after the main clock has been stopped, the power consumption can be reduced to a level as low as that in the STOP mode.

<R> Caution Insert five or more NOP instructions after the instruction that stores data in the PSC register to set the sub-IDLE mode.

22.7.2 Releasing sub-IDLE mode

The sub-IDLE mode is released by a non-maskable interrupt request signal (NMI pin input, INTWDT2 signal (when the CPU is operating on the subclock)), unmasked external interrupt request signal (INTP0 to INTP6 pin input), unmasked internal interrupt request signal from the peripheral functions operable in the sub-IDLE mode, or reset (RESET pin input, WDTRES2 signal (when the CPU is operating on the subclock)).

When the sub-IDLE mode is released by an interrupt request signal, the subclock operation mode is set. If it is released by reset, the normal operation mode is restored.

(1) Releasing sub-IDLE mode by non-maskable interrupt request signal or unmasked maskable interrupt request signal

The sub-IDLE mode is released by a non-maskable interrupt request signal or an unmasked maskable interrupt request signal, regardless of the priority of the interrupt request. If the sub-IDLE mode is set in an interrupt servicing routine, however, an interrupt request signal that is issued later is serviced as follows.

- (a) If an interrupt request signal with a priority lower than that of the interrupt request currently being serviced is issued, only the sub-IDLE mode is released, and that interrupt request signal is not acknowledged. The interrupt request signal itself is retained.
- (b) If an interrupt request signal with a priority higher than that of the interrupt request currently being serviced is issued (including a non-maskable interrupt request signal), the sub-IDLE mode is released and that interrupt request signal is acknowledged.

Release Source	Interrupt Enabled (EI) Status	Interrupt Disabled (DI) Status	
Non-maskable interrupt request signal	Execution branches to the handler address		
Maskable interrupt request signal	Execution branches to the handler address or the next instruction is executed	The next instruction is executed	

Table 22-9. Operation After Releasing Sub-IDLE Mode by Interrupt Request Signal

Caution The interrupt request signal that is disabled by setting the PSC.NMI2M, PSC.NMI0M, and PSC.INTM bits to 1 (interrupt disabled) becomes invalid and the sub-IDLE mode is not released.

(2) Releasing sub-IDLE mode by reset

The same operation as the normal reset operation is performed.

	Setting of Sub-IDLE	Operation Status		
Item	Mode	When Main Clock Is Oscillating	When Main Clock Is Stopped	
CPU		Stops operation		
ROM correction		Stops operation		
Subclock oscillato	r	Oscillation enabled		
Interrupt controlle	r	Stops operation		
Timer P (TMP0) ^{№1}	e 1	Stops operation		
16-bit timers (TM00 to TM03)		TM00, TM02, TM03: Stop operation TM01: Operable when INTWT is selected as count clock	TM00, TM02, TM03: Stop operation TM01: Operable when INTWT is selected as count clock and fxT is selected as count clock of WT	
8-bit timers (TM50, TM51)		 Operable when TI5n is selected as count clock Operable when INTTM010 is selected as count clock and when TM01 is enabled in sub-IDLE mode 		
Timer H (TMH0)		Stops operation		
Timer H (TMH1)		Operable when fxT is selected as count clock		
Watch timer		Operable	Operable when f_{XT} is selected as count close	
Watchdog timer 1		Stops operation		
Watchdog timer 2		Operable when f_{XT} is selected as count clock		
Serial interface	CSI00, CSI01	Operable when $\overline{\text{SCK0n}}$ input clock is selected as operation clock		
	CSIA0, CSIA1	Stops operation		
	I ² C0 ^{Note 2}	Stops operation		
	UART0	Operable when ASCK0 is selected as count clock		
	UART1	Stops operation		
Key interrupt func	tion	Operable		
A/D converter		Stops operation ^{Note 3}		
D/A converter		Operable However, the DACSn register cannot be updated because the CPU is stopped.		
Regulator		Stops operation		
Real-time output		Operable when INTTM5n is selected as real-time output trigger and TM5n is enabled in sub-IDLE mode		
Port function		Retains status before sub-IDLE mode was set.		
External bus interface		Refer to 2.2 Pin Status.		
Internal data		The CPU registers, statuses, data, and all other internal data such as the contents of the internal RAM are retained as they were before the sub-IDLE mode was set.		

Table 22-10. Operation Status in Sub-IDLE Mode

Notes 1. Only in the μPD703215, 703215Y, 70F3215H, 70F3215HY

2. Only in the μPD703212Y, 703213Y, 703214Y, 703215Y, 70F3214Y, 70F3214HY, 70F3215HY

3. Set the ADM.ADCS and ADM.ADCS2 bits to 00B.

Remark n = 0, 1

<R>

<R>

<R>

<R>

<R> <R>

CHAPTER 23 RESET FUNCTION

23.1 Overview


The following reset functions are available.


- Reset function by RESET pin input
- Reset function by overflow of watchdog timer 1 (WDTRES1)
- Reset function by overflow of watchdog timer 2 (WDTRES2)

If the RESET pin goes high, the reset status is released, and the CPU starts executing the program. Initialize the contents of each register in the program as necessary.

The RESET pin has a noise eliminator that operates by analog delay to prevent malfunction caused by noise.

23.2 Configuration





23.3 Operation

The system is reset, initializing each hardware unit, when a low level is input to the **RESET** pin or if watchdog timer 1 or watchdog timer 2 overflows (WDTRES1 or WDTRES2).

While a low level is being input to the RESET pin, the main clock oscillator stops. Therefore, the overall power consumption of the system can be reduced.

If the RESET pin goes high or if the WDTRES1 or WDTRES2 signal is received, the reset status is released.

If the reset status is released by $\overline{\text{RESET}}$ pin input or the WDTRES2 signal, the oscillation stabilization time elapses (reset value of OSTS register: 2¹⁵/fxx) and then the CPU starts program execution.

If the reset status is released by the WDTRES1 signal, the oscillation stabilization time is not inserted because the main system clock oscillator does not stop.

<R>

Table 23-1. Hardware Status on RESET Pin Input or Occurrence of WDTRES2 Signal

Item	During Reset	After Reset	
Main clock oscillator (fx)	Oscillation stops	Oscillation starts	
Subclock oscillator (fxr)	Oscillation continues		
Peripheral clock (fxx to fxx/1024)	Operation stops	Operation starts after securing oscillation stabilization time	
Internal system clock (fcLK)	Operation stops	Operation starts after securing oscillation stabilization time (initialized to fxx/8)	
CPU clock (fcpu)	Operation stops	Operation starts after securing oscillation stabilization time (initialized to fxx/8)	
Watchdog timer 1 clock (fxw)	Operation stops	Operation starts	
CPU	Initialized	Program execution starts after securing oscillation stabilization time	
Internal RAM	Undefined if power-on reset or writing dat (data is damaged). Otherwise value immediately before reset	a to RAM (by CPU) and reset input conflict is retained.	
I/O lines	High impedance		
On-chip peripheral I/O registers	Initialized to specified status		
Watchdog timer 2	Operation stops	Operation starts after securing oscillation stabilization time	
Other on-chip peripheral functions	Operation stops	Operation can be started after securing oscillation stabilization time	

<R>

Table 23-2. Hardware Status on Occurrence of WDTRES1 Signal

Item	During Reset	After Reset		
Main clock oscillator (fx)	Oscillation continues	Oscillation continues		
Subclock oscillator (fxT)	Oscillation continues			
Peripheral clock (fxx to fxx/1024)	Operation stops	Operation starts		
Internal system clock (fclk)	Oscillation continues (initialized to fxx/8)			
CPU clock (fcpu)	Oscillation continues (initialized to fxx/8)	Oscillation continues (initialized to fxx/8)		
Watchdog timer 1 clock (fxw)	Operation continues			
Internal RAM	Undefined if writing data to RAM (by CPU or DMA) and reset input conflict (data is damaged). Otherwise value immediately before reset is retained.			
I/O lines	High impedance			
On-chip peripheral I/O registers	Initialized to specified status			
Watchdog timer 2	Operation stops	Operation starts		
Other on-chip peripheral functions	Operation stops	Operation can be started		






Figure 23-2. Hardware Status on RESET Pin Input











Figure 23-5. Timing of Reset Operation by Watchdog Timer 2




CHAPTER 24 REGULATOR


24.1 Overview

The V850ES/KG1 includes a regulator to reduce the power consumption and noise.

This regulator supplies a stepped-down V_{DD} power supply voltage to the oscillator block and internal logic circuits (except the A/D converter, D/A converter, and output buffer). The regulator output voltage is set to 3.6 V (TYP.).

<R> Caution When using the regulator (REGC = 10 μ F), the external clock cannot be input to the main clock oscillator or subclock oscillator.






24.2 Operation

The regulator stops operating in the following modes and the supply voltage to the oscillator is V_{DD} (but only when REGC = 10 μ F).

- During reset
- In STOP mode
- In sub-IDLE mode

When using the regulator, be sure to connect a capacitor (10 μ F) to the REGC pin to stabilize the regulator output. A diagram of the regulator pin connections is shown below.





CHAPTER 25 ROM CORRECTION FUNCTION

25.1 Overview

The ROM correction function is used to replace part of the program in the internal ROM with the program of an external memory or the internal RAM.

By using this function, program bugs found in the internal ROM can be corrected.

Up to four address can be specified for correction.




Figure 25-1. Block Diagram of ROM Correction

25.2 Registers

(1) Correction address registers 0 to 3 (CORAD0 to CORAD3)

These registers are used to set the first address of the program to be corrected.

The program can be corrected at up to four places because four CORADn registers are provided.

The CORADn register can be read or written in 32-bit units.


If the higher 16 bits of the CORADn register are used as the CORADnH register, and the lower 16 bits as the CORADnL register, these registers can be read or written in 16-bit units.

Reset sets these registers to 0000000H.

Because the ROM capacity differs depending on the product, set correction addresses in the following ranges.

μPD703212, 703212Υ (64 KB):	0000000H to 000FFFEH
μPD703213, 703213Υ (96 KB):	0000000H to 0017FFEH
μPD703214, 703214Y, 70F3214, 70F3214Y, 70F3214H,	
70F3214HY (128 KB):	0000000H to 001FFFEH
μ PD703215, 703215Y, 70F3215H, 70F3215HY (256 KB):	0000000H to 003FFFEH

Bits 0 and 20 to 31 are fixed to 0.



(2) Correction control register (CORCN)

This register disables or enables the correction operation at the address specified by the CORADn register. Each channel can be enabled or disabled by this register.

This register can be read or written in 8-bit or 1-bit units.

Reset sets this register to 00H.

After res	et: 00H	R/W	Address:	FFFF880	ЮН			
	7	6	5	4	<3>	<2>	<1>	<0>
CORCN	0	0	0	0	COREN3	COREN2	COREN1	COREN0
	CORENn		(Correction	operation er	nable/disab	le	
	0	Disabled						
	1	Enabled						
	Remark	n = 0 to 3	3					

Table 25-1. Correspondence Between CORCN Register Bits and CORADn Registers

CORCN Register Bit	Corresponding CORADn Register
COREN3	CORAD3
COREN2	CORAD2
COREN1	CORAD1
COREN0	CORAD0

25.3 ROM Correction Operation and Program Flow

- <1> If the address to be corrected and the fetch address of the internal ROM match, the fetch code is replaced by the DBTRAP instruction.
- <2> When the DBTRAP instruction is executed, execution branches to address 00000060H.
- <3> Software processing after branching causes the result of ROM correction to be judged (the fetch address and ROM correction operation are confirmed) and execution to branch to the correction software.
- <4> After the correction software has been executed, the return address is set, and return processing is started by the DBRET instruction.
- Cautions 1. The software that performs <3> and <4> must be executed in the external memory/internal RAM.
 - 2. When setting an address to be corrected to the CORADn register, clear the higher bits to 0 in accordance with the capacity of the internal ROM.
 - 3. The ROM correction function cannot be used to correct the data of the internal ROM. It can only be used to correct instruction codes. If ROM correction is used to correct data, that data is replaced with the DBTRAP instruction code.




Figure 25-2. ROM Correction Operation and Program Flow

CHAPTER 26 FLASH MEMORY (SINGLE POWER)

The following products are the flash memory versions (single power) of the V850ES/KG1.

- Caution There are differences in noise immunity and noise radiation between the flash memory and mask ROM versions. When pre-producing and application set with the flash memory version and then mass-producing it with the mask ROM version, be sure to conduct sufficient evaluation for the commercial samples (not engineering samples) of the mask ROM version. For the electrical specifications related to the flash memory rewriting, refer to CHAPTER 29 ELECTRICAL SPECIFICATIONS (256 KB MASK ROM VERSION, SINGLE-POWER FLASH MEMORY VERSION).
- μPD70F3214H, 70F3214HY: 128 KB flash memory
- μPD70F3215H, 70F3215HY: 256 KB flash memory

Flash memory versions are commonly used in the following development environments and mass production applications.

- O For altering software after the V850ES/KG1 is soldered onto the target system.
- O For data adjustment when starting mass production.
- O For differentiating software according to the specification in small scale production of various models.
- O For facilitating inventory management.
- O For updating software after shipment.

26.1 Features

- O 4-byte/1-clock access (when instruction is fetched)
- O Capacity: 256/128 KB
- O Write voltage: Erase/write with a single power supply
- O Rewriting method
 - Rewriting by communication with dedicated flash programmer via serial interface (on-board/off-board programming)
 - Rewriting flash memory by user program (self programming)
- O Flash memory write prohibit function supported (security function)
- O Safe rewriting of entire flash memory area by self programming using boot swap function
- O Interrupts can be acknowledged during self programming.

Caution <u>When writing/erasing the flash memory using a flash programmer, a single-power flash memory</u> <u>differs from a two-power flash memory in the following points.</u>

- A flash programming mode setting pin (FLMD1 pin) must be connected in addition to the pins connected in a two-power flash memory.
- The pin used as a handshake signal differs when writing/erasing the flash memory with CSI + HS communication.

Two-power flash memory: PCS1/CS1

Single-power flash memory: PCM0/WAIT

26.2 Memory Configuration

The 256/128 KB internal flash memory area is divided into 128/64 blocks and can be programmed/erased in block units. All the blocks can also be erased at once.

When the boot swap function is used, the physical memory (blocks 0 to 3) located at the addresses of boot area 0 is replaced by the physical memory (blocks 4 to 7) located at the addresses of boot area 1. For details of the boot swap function, refer to **26.5 Rewriting by Self Programming**.




Figure 26-1. Flash Memory Mapping

26.3 Functional Outline

The internal flash memory of the V850ES/KG1 can be rewritten by using the rewrite function of the dedicated flash programmer, regardless of whether the V850ES/KG1 has already been mounted on the target system or not (on-board/off-board programming).

In addition, a security function that prohibits rewriting the user program written to the internal flash memory is also supported, so that the program cannot be changed by an unauthorized person.

The rewrite function using the user program (self programming) is ideal for an application where it is assumed that the program is changed after production/shipment of the target system. A boot swap function that rewrites the entire flash memory area safely is also supported. In addition, interrupt servicing is supported during self programming, so that the flash memory can be rewritten under various conditions, such as while communicating with an external device.

Rewrite Method	Functional Outline	Operation Mode
On-board programming	Flash memory can be rewritten after the device is mounted on the target system, by using a dedicated flash programmer.	Flash memory programming mode
Off-board programming	Flash memory can be rewritten before the device is mounted on the target system, by using a dedicated flash programmer and a dedicated program adapter board (FA series).	
Self programming	Flash memory can be rewritten by executing a user program that has been written to the flash memory in advance by means of on-board/off- board programming. (During self-programming, instructions cannot be fetched from or data access cannot be made to the internal flash memory area. Therefore, the rewrite program must be transferred to the internal RAM or external memory in advance).	Normal operation mode

Table 26-1. Rewrite Method

Remark The FA series is a product of Naito Densei Machida Mfg. Co., Ltd.

	Function	Functional Outline	Support (O: Support	ed, \times : Not supported)
			On-Board/Off-Board Programming	Self Programming
	Block erasure	The contents of specified memory blocks are erased.	0	0
	Chip erasure	The contents of the entire memory area are erased all at once.	0	×
	Write	Writing to specified addresses, and a verify check to see if write level is secured are performed.	0	0
	Verify/checksum	Data read from the flash memory is compared with data transferred from the flash programmer.	0	× (Can be read by user program)
	Blank check	The erasure status of the entire memory is checked.	0	0
<r></r>	Security setting	Use of the block erase command, chip erase command, program command, and read command can be prohibited, and rewriting boot area can be prohibited.	0	× (Supported only when setting is changed from enable to prohibit)

Table 26-2. Basic Functions

The following table lists the security functions. The block erase command prohibit, chip erase command prohibit, and program command prohibit functions are enabled by default after shipment, and security can be set by rewriting via on-board/off-board programming. Each security function can be used in combination with the others at the same time.

<R>

Table 26-3. Security Functions

Function	Function Outline
Block erase command prohibit	Execution of a block erase command on all blocks is prohibited. Setting of prohibition can be initialized by execution of a chip erase command.
Chip erase command prohibit	Execution of block erase and chip erase commands on all the blocks is prohibited. Once prohibition is set, setting of prohibition cannot be initialized because the chip erase command cannot be executed.
Program command prohibit	Program and block erase commands on all the blocks are prohibited. Setting of prohibition can be initialized by execution of the chip erase command.
Read command prohibit	Read command on all the blocks is prohibited. Setting of prohibition can be initialized by execution of the chip erase command.
Boot area rewrite prohibit	Boot areas from block 0 to the specified last block can be protected. The protected boot area cannot be rewritten (erased and written). Setting of prohibition cannot be initialized by execution of the chip erase command.

<	R	>

Table 26-4. Security Setting

Function		ations When Each Security Is Set Executable, –: Not Supported)	Notes on Se	curity Setting
	On-Board/ Off-Board Programming	Self Programming	On-Board/ Off-Board Programming	Self Programming
Block erase command prohibit	Block erase command: \times Chip erase command: \checkmark Program command: \checkmark Read command: \checkmark	Block erasure (FlashBlockErase): √ Chip erasure: – Write (FlashWordWrite): √ Read (FlashWordRead): √	Setting of prohibition can be initialized by chip erase command.	Supported only when setting is changed from enable to prohibit
Chip erase command prohibit	Block erase command: \times Chip erase command: \times Program command: \checkmark Read command: \checkmark	Block erasure (FlashBlockErase): √ Chip erasure: – Write (FlashWordWrite): √ Read (FlashWordRead): √	Setting of prohibition cannot be initialized.	
Program command prohibit	Block erase command: \times Chip erase command: $\sqrt{^{Note 1}}$ Program command: \times Read command: $$	Block erasure (FlashBlockErase): √ Chip erasure: – Write (FlashWordWrite): √ Read (FlashWordRead): √	Setting of prohibition can be initialized by chip erase command.	
Read command prohibit	Block erase command: $$ Chip erase command: $$ Program command: $$ Read command: \times	Block erasure (FlashBlockErase): √ Chip erasure: – Write (FlashWordWrite): √ Read (FlashWordRead): √	Setting of prohibition can be initialized by chip erase command.	
Boot area rewrite prohibit	Block erase command: √ ^{Note 2} Chip erase command: × Program command: √ ^{Note 2} Read command: √	Block erasure (FlashBlockErase): √ Chip erasure: – Write (FlashWordWrite): √ Read (FlashWordRead): √	Setting of prohibition cannot be initialized.	

Notes 1. In this case, since the erase command is invalid, data different from the data already written in the flash memory cannot be written.

2. The boot area for which rewriting is prohibited is invalid.

<R> (1) Security setting by PG-FP4 (Security flag settings)

When disabling the read command (Disable Read), to raise the security level, it is recommended to also disable the block erase command (Disable Block Erase) and program command (Disable Program). Furthermore, when rewriting program is not necessary similarly to the mask ROM versions, additionally disable the chip erase command (Disable Chip Erase).


Supply voltage	Command options
Vdd [V] 05.00	I ■ Blank check before Erase
Vdd2 [V] 00.00	Read verify after Program
On Target 🔽	Security flag after Program
Vdd monitoring 🔽	Checksum after Program
· · · · · · · · · · · · · · · · · · ·	Security flag settings
Vpp [V] 00.00	🗖 Disable Chip Erase
Cik Vdd	Disable Block Erase
	🔽 Disable Program
Serial Port Vdd	🔽 Disable Read
Reset Vdd	Disable Boot block cluster reprogramming
H/S Input Vdd	Reset vector: 000000 h
Program download/upload	Boot block cluster setting
Enable two Program Areas	End Boot block
	☐ Show Address


26.4 Rewriting by Dedicated Flash Programmer

The flash memory can be rewritten by using a dedicated flash programmer after the V850ES/KG1 is mounted on the target system (on-board programming). The flash memory can also be rewritten before the device is mounted on the target system (off-board programming) by using a dedicated program adapter (FA series).

26.4.1 Programming environment

The following shows the environment required for writing programs to the flash memory of the V850ES/KG1.





A host machine is required for controlling the dedicated flash programmer.

UART0 or CSI00 is used for the interface between the dedicated flash programmer and the V850ES/KG1 to perform writing, erasing, etc. A dedicated program adapter (FA series) is required for off-board writing.


Remark The FA series is a product of Naito Densei Machida Mfg. Co., Ltd.

26.4.2 Communication mode

Communication between the dedicated flash programmer and the V850ES/KG1 is performed by serial communication using the UART0 or CSI00 interfaces of the V850ES/KG1.

(1) UART0

Transfer rate: 9,600 to 153,600 bps



(2) CSI00

Serial clock: 2.4 kHz to 2.5 MHz (MSB first)




Figure 26-4. Communication with Dedicated Flash Programmer (CSI00)

(3) CSI00 + HS

Serial clock: 2.4 kHz to 2.5 MHz (MSB first)




Figure 26-5. Communication with Dedicated Flash Programmer (CSI00 + HS)

The dedicated flash programmer outputs the transfer clock, and the V850ES/KG1 operates as a slave.

When the PG-FP4 is used as the dedicated flash programmer, it generates the following signals to the V850ES/KG1. For details, refer to the **PG-FP4 User's Manual (U15260E)**.

		PG-FP4	V850ES/KG1	Proce	ssing for Conr	nection
Signal Name	I/O	Pin Function	Pin Name	UART0	CS100	CSI00 + HS
FLMD0	Output	Write enable/disable	FLMD0	O	0	O
FLMD1	Output	Write enable/disable	FLMD1	ONote 1	ONote 1	ONote 1
VDD	-	VDD voltage generation/voltage monitor	VDD	0	0	O
GND	_	Ground	Vss	0	0	0
CLK	Output	Clock output to V850ES/KG1	X1, X2	× ^{Note 2}	$\times^{^{\rm Note 2}}$	× ^{Note 2}
RESET	Output	Reset signal	RESET	0	0	O
SI/RxD	Input	Receive signal	SO00	0	0	0
SO/TxD	Output	Transmit signal	S100	O	0	O
SCK	Output	Transfer clock	SCK00	×	0	O
HS	Input	Handshake signal for CSI00 + HS communication	PCM0	×	×	O

Table 26-5. Signal Connections of Dedicated Flash Programmer (PG-FP4)

Notes 1. Wire the pin as shown in Figures 26-6 and 26-7, or connect it to GND on board via a pull-down resistor.

2. Connect these pins to supply a clock from the PG-FP4 (wire as shown in Figures 26-6 and 26-7, or create an oscillator on board and supply the clock).

Remark O: Must be connected.

 $\times:$ Does not have to be connected.

Pin Configuration of Flash Programmer (PG-FP4)		Pin Name on	With CSI00-HS		With	With CSI00			With UART0			
Signal Name	I/O	Pin Function	FA Board	Pin Name	Pin	No.	Pin Name	Pin	No.	Pin Name	Pin	No.
					GC	GF	-	GC	GF		GC	GF
SI/RxD	Input	Receive signal	SI	P41/SO00	23	25	P41/SO00	23	25	P30/TXD0	25	27
SO/TxD	Output	Transmit signal	SO	P40/SI00	22	24	P40/SI00	22	24	P31/RXD0	26	28
SCK	Output	Transfer clock	SCK	P42/SCK00	24	26	P42/SCK00	24	26	Not needed	Not no	eeded
CLK	Output	Clock to V850ES/KG1	X1	X1	12	14	X1	12	14	X1	12	14
			X2	X2 ^{Note 1}	13	15	X2 ^{Note 1}	13	15	X2 ^{Note 1}	13	15
/RESET	Output	Reset signal	/RESET	RESET	14	16	RESET	14	16	RESET	14	16
FLMD0	Input	Write voltage	FLMD0	FLMD0	8	10	FLMD0	8	10	FLMD0	8	10
FLMD1	Input	Write voltage	FLMD1	PDL5/AD5/ FLMD1	76	78	PDL5/AD5/ FLMD1	76	78	PDL5/AD5/ FLMD1	76	78
HS	Input	Handshake signal for CSI00 + HS communication	RESERVE/ HS	PCM0/ WAIT ^{Note 2}	61	63	Not needed	Not ne	eeded	Not needed	Not ne	eeded
VDD	-	VDD voltage	VDD	VDD	9	11	VDD	9	11	VDD	9	11
		generation/voltage		BVDD	70	72	BVDD	70	72	BVDD	70	72
		monitor		EVDD	34	36	EVDD	34	36	EVDD	34	36
				AV _{REF0}	1	3	AV _{REF0}	1	3	AV _{REF0}	1	3
				AV _{REF1}	5	7	AV _{REF1}	5	7	AV _{REF1}	5	7
GND	-	Ground	GND	Vss	11	13	Vss	11	13	Vss	11	13
				AVss	2	4	AVss	2	4	AVss	2	4
				BVss	69	71	BVss	69	71	BVss	69	71
				EVss	33	35	EVss	33	35	EVss	33	35

Table 26-6. Wiring Between μ PD70F3214H, 70F3214HY, 70F3215H, and 70F3215HY, and PG-FP4

Notes 1. When using the clock out of the flash programmer, connect CLK of the programmer to X1, and connect its inverse signal to X2.

2. The pin differs when it is used in a two-power flash memory.

Cautions 1. Be sure to connect the REGC pin in either of the following ways.

- Connect to GND via a 10 μ F capacitor
- Directly connect to VDD
- 2. When connecting the REGC pin to GND via a 10 μ F capacitor, the clock cannot be supplied from the CLK pin of the flash programmer.

Supply the clock by creating an oscillator on the board.

Remark GC: 100-pin plastic LQFP (fine pitch) (14×14)

GF: 100-pin plastic QFP (14 × 20)



Figure 26-6. Wiring Example of V850ES/KG1 Flash Writing Adapter (FA-100GC-8EU-A) (1/2)




Figure 26-6. Wiring Example of V850ES/KG1 Flash Writing Adapter (FA-100GC-8EU-A) (2/2) <R> Notes 1. Wire the FLMD1 pin as shown in the figure, or connect it to GND on board via a pull-down resistor. 2. Be sure to connect the REGC pin in either of the following ways. Connect to GND via a 10 µF capacitor. • Directly connect to VDD. When connecting the REGC pin to GND via a 10 µF capacitor, the clock cannot be supplied from the CLK pin of the flash programmer. Supply the clock by creating an oscillator on the board. 3. The above figure shows an example of wiring when the clock is supplied from the PG-FP4. Be sure to set and connect as follows when the clock is supplied from the PG-FP4. • Set J1 of the flash adapter (FA) to the VDD side. • Connect CLKOUT of FA to CLKIN of FA. • Connect X1 of FA to X1 of the device. • Connect X2 of FA to X2 of the device. If an oscillator is created on the flash adapter and a clock is supplied, the above setting and connections will not necessary. The following shows a circuit example. X1 X2 \bigcirc 4. Corresponding pin when using UART0 5. Unlike a two-power flash memory, a flash programming mode setting pin is required in a singlepower flash memory. 6. The pin differs when it is used in a two-power flash memory. Remarks 1. Handle the pins not described above in accordance with the specified handling of unused pins (refer to 2.3 Pin I/O Circuits and Recommended Connection of Unused Pins). When connecting to VDD via a resistor, use of a resistor of 1 k Ω to 10 k Ω is recommended.

- 2. This adapter is for a 100-pin plastic LQFP (fine pitch) package.
- 3. This diagram shows the wiring when using a handshake-supporting CSI.






Figure 26-7. Wiring Example of V850ES/KG1 Flash Writing Adapter (FA-100GF-3BA-A) (2/2) <R> Notes 1. Wire the FLMD1 pin as shown in the figure, or connect it to GND on board via a pull-down resistor. 2. Be sure to connect the REGC pin in either of the following ways. Connect to GND via a 10 µF capacitor. • Directly connect to VDD. When connecting the REGC pin to GND via a 10 µF capacitor, the clock cannot be supplied from the CLK pin of the flash programmer. Supply the clock by creating an oscillator on the board. 3. The above figure shows an example of wiring when the clock is supplied from the PG-FP4. Be sure to set and connect as follows when the clock is supplied from the PG-FP4. • Set J1 of the flash adapter (FA) to the VDD side. • Connect CLKOUT of FA to CLKIN of FA. • Connect X1 of FA to X1 of the device. • Connect X2 of FA to X2 of the device. If an oscillator is created on the flash adapter and a clock is supplied, the above setting and connections will not necessary. The following shows a circuit example. X1 X2 \bigcirc 4. Corresponding pin when using UART0 5. Unlike a two-power flash memory, a flash programming mode setting pin is required in a singlepower flash memory. 6. The pin differs when it is used in a two-power flash memory. Remarks 1. Handle the pins not described above in accordance with the specified handling of unused pins (refer to 2.3 Pin I/O Circuits and Recommended Connection of Unused Pins).

When connecting to V_DD via a resistor, use of a resistor of 1 k Ω to 10 k Ω is recommended.

- 2. This adapter is for a 100-pin plastic QFP package.
- 3. This diagram shows the wiring when using a handshake-supporting CSI.

26.4.3 Flash memory control

The following shows the procedure for manipulating the flash memory.






Figure 26-8. Procedure for Manipulating Flash Memory

26.4.4 Selection of communication mode

In the V850ES/KG1, the communication mode is selected by inputting pulses (12 pulses max.) to the FLMD0 pin after switching to the flash memory programming mode. The FLMD0 pulse is generated by the dedicated flash programmer.

The following shows the relationship between the number of pulses and the communication mode.






26.4.5 Communication commands

The V850ES/KG1 communicates with the dedicated flash programmer by means of commands. The signals sent from the dedicated flash programmer to the V850ES/KG1 are called "commands". The response signals sent from the V850ES/KG1 to the dedicated flash programmer are called "response commands".

Figure 26-10. Communication Commands



The following shows the commands for flash memory control in the V850ES/KG1. All of these commands are issued from the dedicated flash programmer, and the V850ES/KG1 performs the processing corresponding to the commands.

Classification	Command Name		Support		Function
		CS100	CSI00 + HS	UART0	
Blank check	Block blank check command	\checkmark	\checkmark	\checkmark	Checks if the contents of the memory in the specified block have been correctly erased.
Erase	Chip erase command		\checkmark	\checkmark	Erases the contents of the entire memory.
	Block erase command	\checkmark	\checkmark	\checkmark	Erases the contents of the memory of the specified block.
Write	Program command	\checkmark	\checkmark	\checkmark	Writes the specified address range, and executes a contents verify check.
Verify	Verify command	\checkmark	\checkmark	\checkmark	Compares the contents of memory in the specified address range with data transferred from the flash programmer.
	Checksum command	\checkmark	\checkmark	\checkmark	Reads the checksum in the specified address range.
System setting, control	Silicon signature command	\checkmark	\checkmark	\checkmark	Reads silicon signature information.
	Security setting command	V	\checkmark	\checkmark	Disables the chip erase command, block erase command, program command, and read command and disables rewriting of the boot area.

Table 26-7. Flash Memory Control Commands

26.4.6 Pin connection

When performing on-board writing, mount a connector on the target system to connect to the dedicated flash programmer. Also, incorporate a function on-board to switch from the normal operation mode to the flash memory programming mode.

In the flash memory programming mode, all the pins not used for flash memory programming become the same status as that immediately after reset. Therefore, pin handling is required when the external device does not acknowledge the status immediately after a reset.

(1) FLMD0 pin

In the normal operation mode, input a voltage of Vss level to the FLMD0 pin. In the flash memory programming mode, supply a write voltage of V_{DD} level to the FLMD0 pin.

Because the FLMD0 pin serves as a write protection pin in the self programming mode, a voltage of V_{DD} level must be supplied to the FLMD0 pin via port control, etc., before writing to the flash memory. For details, refer to **26.5.5 (1)** FLMD0 pin.




Figure 26-11. FLMD0 Pin Connection Example

(2) FLMD1 pin

When 0 V is input to the FLMD0 pin, the FLMD1 pin does not function. When V_{DD} is supplied to the FLMD0 pin, the flash memory programming mode is entered, so 0 V must be input to the FLMD1 pin. The following shows an example of the connection of the FLMD1 pin.






Table 26-8. Relationship Between FLMD0 and FLMD1 Pins and Operation Mode When Reset Is Released

FLMD0	FLMD1	Operation Mode			
0	don't care	Normal operation mode			
V _{DD}	0	Flash memory programming mode			
VDD	Vdd	Setting prohibited			

(3) Serial interface pin

The following shows the pins used by each serial interface.


Serial Interface	Pins Used
UART0	TXD0, RXD0
CSI00	SO00, SI00, SCK00
CSI00 + HS	SO00, SI00, SCK00, PCM0


Table 26-9. Pins Used by Serial Interfaces

When connecting a dedicated flash programmer to a serial interface pin that is connected to another device on-board, care should be taken to avoid conflict of signals and malfunction of the other device.

(a) Conflict of signals

When the dedicated flash programmer (output) is connected to a serial interface pin (input) that is connected to another device (output), a conflict of signals occurs. To avoid the conflict of signals, isolate the connection to the other device or set the other device to the output high-impedance status.





(b) Malfunction of other device

When the dedicated flash programmer (output or input) is connected to a serial interface pin (input or output) that is connected to another device (input), the signal is output to the other device, causing the device to malfunction. To avoid this, isolate the connection to the other device.






Figure 26-14. Malfunction of Other Device

(4) RESET pin

When the reset signals of the dedicated flash programmer are connected to the RESET pin that is connected to the reset signal generator on-board, a conflict of signals occurs. To avoid the conflict of signals, isolate the connection to the reset signal generator.

When a reset signal is input from the user system in the flash memory programming mode, the programming operation will not be performed correctly. Therefore, do not input signals other than the reset signals from the dedicated flash programmer.





(5) Port pins (including NMI)

When the system shifts to the flash memory programming mode, all the pins that are not used for flash memory programming are in the same status as that immediately after reset. If the external device connected to each port does not recognize the status of the port immediately after reset, pins require appropriate processing, such as connecting to V_{DD} via a resistor or connecting to V_{SS} via a resistor.

(6) Other signal pins

Connect X1, X2, XT1, XT2, and REGC in the same status as that in the normal operation mode.


(7) Power supply


Supply the same power (VDD, VSS, EVDD, EVSS, AVSS, BVDD, BVSS, AVREF0, AVREF1) as in normal operation mode.

26.5 Rewriting by Self Programming

26.5.1 Overview

The V850ES/KG1 supports a flash macro service that allows the user program to rewrite the internal flash memory by itself. By using this interface and a self programming library that is used to rewrite the flash memory with a user application program, the flash memory can be rewritten by a user application transferred in advance to the internal RAM or external memory. Consequently, the user program can be upgraded and constant data can be rewritten in the field.






26.5.2 Features

(1) Secure self programming (boot swap function)

The V850ES/KG1 supports a boot swap function that can exchange the physical memory (blocks 0 to 3) of boot area 0 with the physical memory (blocks 4 to 7) of boot area 1. By writing the start program to be rewritten to boot area 1 in advance and then swapping the physical memory, the entire area can be safely rewritten even if a power failure occurs during rewriting because the correct user program always exists in boot area 0.





(2) Interrupt support

Instructions cannot be fetched from the flash memory during self programming. Conventionally, therefore, a user handler written to the flash memory could not be used even if an interrupt occurred.

<R>

With the V850ES/KG1, to use an interrupt during self programming, processing transits to the specific address^{Note} in the internal RAM. Allocate the jump instruction that transits processing to the user interrupt servicing at the specific address^{Note} in the internal RAM.

 Note
 NMI interrupt:
 Start address of internal RAM


 Maskable interrupt:
 Start address of internal RAM + 4 addresses

26.5.3 Standard self programming flow

The entire processing to rewrite the flash memory by flash self programming is illustrated below.



Figure 26-18. Standard Self Programming Flow



26.5.4 Flash functions

Function Name	Outline	Support
FlashEnv	Initialization of flash control macro	\checkmark
FlashBlockErase	Erasure of only specified one block	V
FlashWordWrite	Writing from specified address	\checkmark
FlashBlockIVerify	Internal verification of specified block	V
FlashBlockBlankCheck	Blank check of specified block	V
FlashFLMDCheck	Check of FLMD pin	\checkmark
FlashGetInfo	Reading of flash information	\checkmark
FlashSetInfo	Setting of flash information	\checkmark
FlashBootSwap	Swapping of boot area	\checkmark
FlashWordRead	Reading data from specified address	\checkmark

Table 26-10. Main Flash Function List

 Remark
 For details, refer to the V850 Series Flash Memory Self Programming (Single Power Supply Flash Memory) User's Manual.

Contact an NEC Electronics sales representative for the above manual.

26.5.5 Pin processing

(1) FLMD0 pin

The FLMD0 pin is used to set the operation mode when reset is released and to protect the flash memory from being written during self rewriting. It is therefore necessary to keep the voltage applied to the FLMD0 pin at 0 V when reset is released and a normal operation is executed. It is also necessary to apply a voltage of V_{DD} level to the FLMD0 pin during the self programming mode period via port control before the memory is rewritten.

When self programming has been completed, the voltage on the FLMD0 pin must be returned to 0 V.




Figure 26-19. Mode Change Timing

<R> 26.5.6 Internal resources used

The following table lists the internal resources used for self programming. These internal resources can also be used freely for purposes other than self programming.

Resource Name	Description
Entry RAM area (internal RAM/external RAM size: 136 bytes)	Routines and parameters used for the flash macro service are located in this area. The entry program and default parameters are copied by calling a library initialization function.
Stack area (stack size: 600 bytes)	An extension of the stack used by the user is used by the library (can be used in both the internal RAM and external RAM).
Library code (code size: Approx. 1600 bytes)	Program entity of library (can be used anywhere other than the flash memory block to be manipulated).
Application program	Executed as user application. Calls flash functions.
Maskable interrupt	Can be used in user application execution status or self programming status. To use this interrupt in the self-programming status, since the processing transits to the address of the internal RAM start address + 4 addresses ^{Note 1} , allocate the jump instruction that transits the processing to the user interrupt servicing at the address of the internal RAM start address + 4 addresses ^{Note 1} in advance.
NMI interrupt	Can be used in user application execution status or self programming status. To use this interrupt in the self-programming status, since the processing transits to the address of the internal RAM start address ^{Note 2} , allocate the jump instruction that transits the processing to the user interrupt servicing at the internal RAM start address ^{Note 2} in advance.
TM50, TM51	Because TM50 and TM51 are used in the flash macro service, do not use them in the self programming status. When using TM50 and TM51 after self programming, set them again.

Table 26-11. Internal Resources Used	Table 26-11.	Internal	Resources	Used
--------------------------------------	--------------	----------	-----------	------

Notes 1. μPD70F3214H, 70F3214HY: 3FFD804H μPD70F3215H, 70F3215HY: 3FFB004H

- **2.** μPD70F3214H, 70F3214HY: 3FFD800H μPD70F3215H, 70F3215HY: 3FFB000H
- Remark For details, refer to the V850 Series Flash Memory Self Programming (Single Power Supply Flash Memory) User's Manual.

Contact an NEC Electronics sales representative for the above manual.

CHAPTER 27 FLASH MEMORY (TWO POWER)

The following products are the on-chip flash memory versions (two power) of the V850ES/KG1.

- Caution There are differences in noise immunity and noise radiation between the flash memory and mask ROM versions. When pre-producing and application set with the flash memory version and then mass-producing it with the mask ROM version, be sure to conduct sufficient evaluation for the commercial samples (not engineering samples) of the mask ROM version. For the electrical specifications related to the flash memory rewriting, refer to CHAPTER 30 ELECTRICAL SPECIFICATIONS (STANDARD PRODUCTS (MASK ROM VERSION OF 128 KB OR LESS AND TWO-POWER FLASH MEMORY VERSION), (A) GRADE PRODUCTS).
- μPD70F3214, 70F3214Y: Products with 128 KB flash memory

When an instruction is fetched from this flash memory, 4 bytes can be accessed with 1 clock, in the same manner as the mask ROM versions.

Data can be written to the flash memory with the flash memory mounted on the target system (on-board). Connect a dedicated flash programmer to the target system to write the flash memory.

The following are the assumed environments and applications of flash memory.

- O Changing software after soldering the V850ES/KG1 onto the target system
- O Producing many variations of a product in small quantities by changing the software
- O Adjusting data when mass production is started

27.1 Features

- 4-byte/1-clock access (during instruction fetch access)
- Erasing all areas at once
- Communication with dedicated flash programmer via serial interface
- Erase/write voltage: VPP = 10 V
- On-board programming

Remark For the differences between a two-power flash memory and single-power flash memory, refer to Caution in 26.1 Features.

27.2 Writing with Flash Programmer

Data can be written to the flash memory on-board or off-board, by using a dedicated flash programmer.

(1) On-board programming

The contents of the flash memory can be rewritten after the V850ES/KG1 has been mounted on the target system. The connectors that connect the dedicated flash programmer must be mounted on the target system.

(2) Off-board programming

Data can be written to the flash memory with a dedicated program adapter (FA series) before the V850ES/KG1 is mounted on the target system.

Remark The FA series is a product of Naito Densei Machida Mfg. Co., Ltd.

Pin Configuration of Flash Programmer (PG-FP4)		Pin Name on	With CSI00-HS		With CSI00		With UART0		
Signal Name	I/O	Pin Function	FA Board	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.
					GC		GC		GC
SI/RxD	Input	Receive signal	SI	P41/SO00	23	P41/SO00	23	P30/TXD0	25
SO/TxD	Output	Transmit signal	SO	P40/SI00	22	P40/SI00	22	P31/RXD0	26
SCK	Output	Transfer clock	SCK	P42/SCK00	24	P42/SCK00	24	Not needed	Not needed
CLK	Output	Clock to V850ES/KG1	X1	X1	12	X1	12	X1	12
		X2	X2 ^{Note 1}	13	X2 ^{Note 1}	13	X2 ^{Note 1}	13	
/RESET	Output	Reset signal	/RESET	RESET	14	RESET	14	RESET	14
VPP	Output	Write voltage	VPP	Vpp	8	VPP	8	VPP	8
HS	Input	Handshake signal for CSI00 + HS communication	RESERVE/ HS	PCS1/ CS1 ^{Note 2}	60	Not needed	Not needed	Not needed	Not needed
5	VDD voltage	VDD	VDD	9	VDD	9	Vdd	9	
	generation/voltage monitor		BVDD	70	BVDD	70	BVDD	70	
			EVDD	34	EVDD	34	EVDD	34	
			AVREFO	1	AVREFO	1	AVREFO	1	
			AV _{REF1}	5	AV _{REF1}	5	AV _{REF1}	5	
GND –	-	– Ground	GND	Vss	11	Vss	11	Vss	11
			AVss	2	AVss	2	AVss	2	
				BVss	69	BVss	69	BVss	69
			EVss	33	EVss	33	EVss	33	

Table 27-1. Wiring Between µPD70F3214 and 70F3214Y, and PG-FP4

Notes 1. When using the clock out of the flash programmer, connect CLK of the programmer to X1, and connect its inverse signal to X2.

2. The pin differs when it is used in a single-power flash memory.

Cautions 1. Be sure to connect the REGC pin in either of the following ways.

- Connect to GND via a 10 μ F capacitor
- Directly connect to VDD
- 2. When connecting the REGC pin to GND via a 10 μ F capacitor, the clock cannot be supplied from the CLK pin of the flash programmer.

Supply the clock by creating an oscillator on the board.

Remark GC: 100-pin plastic LQFP (fine pitch) (14×14)



Figure 27-1. Wiring Example of V850ES/KG1 Flash Writing Adapter (FA-100GC-8EU-A) (1/2)





Figure 27-1. Wiring Example of V850ES/KG1 Flash Writing Adapter (FA-100GC-8EU-A) (2/2)




- 2. This adapter is for a 100-pin plastic LQFP (fine pitch) package.
- 3. This diagram shows the wiring when using a handshake-supporting CSI.

27.3 Programming Environment

The environment required for writing a program to the flash memory of the V850ES/KG1 is illustrated below.





A host machine that controls the dedicated flash programmer is necessary.


To interface between the flash programmer and the V850ES/KG1, UART0 or CSI00 is used for manipulation such as writing and erasing. To write the flash memory off-board, a dedicated program adapter (FA series) is necessary.


27.4 Communication Mode

Communication between the dedicated flash programmer and the V850ES/KG1 is established by serial communication via UART0 or CSI00 of the V850ES/KG1.

(1) UART0


Transfer rate: 9600 to 153600 bps (LSB first)





(2) CSI00

Transfer rate: 2.4 kHz to 2.5 MHz (MSB first)





(3) CSI communication mode supporting handshake

Transfer rate: 2.4 kHz to 2.5 MHz (MSB first)




Figure 27-5. Communication with Flash Programmer (CSI00 + H/S)

If the PG-FP4 is used as the flash programmer, the PG-FP4 generates the following signals for the V850ES/KG1. For details, refer to the **PG-FP4 User's Manual (U15260E)**.

PG-FP4			V850ES/KG1	Connection	
Signal Name	I/O	Pin Function	Pin Name	CSI00	UART0
VPP	Output	Write voltage	VPP	0	O
VDD	I/O	VDD voltage generation/voltage monitoring	Vdd	0	O
GND	-	Ground	Vss	0	O
CLK	Output	Clock output to V850ES/KG1	X1, X2 ^{Note}	0	0
RESET	Output	Reset signal	RESET	0	O
SI/RxD	Input	Receive signal	SO00/TXD0	0	O
SO/TxD	Output	Transmit signal	SI00/RXD0	0	O
SCK	Output	Transfer clock	SCK00	0	×
H/S	Input	Handshake signal of CSI00 + HS communication	PCS1	\triangle	×

Table 27-2. Signals Generated by Dedicated Flash Programmer (PG-FP4)

Note For off-board writing only: connect the clock output of the flash programmer to X1 and its inverse signal to X2.

Remark O: Be sure to connect the pin.

- O: The pin does not have to be connected if the signal is generated on the target board.
- \times : The pin does not have to be connected.
- \bigtriangleup : In handshake mode

27.5 Pin Processing

To write the flash memory on-board, connectors that connect the flash programmer must be provided on the target system. First provide a function that selects the normal operation mode or flash memory programming mode on the board.

When the flash memory programming mode is set, all the pins not used for programming the flash memory are in the same status as immediately after reset. Therefore, if the external device does not recognize the state immediately after reset, the pins must be processed as described below.

27.5.1 VPP pin

In the normal operation mode, connect the VPP pin to Vss. In the flash memory programming mode, a write voltage of 10 V is supplied to the VPP pin. An example of connection of the VPP pin is illustrated below.




Figure 27-6. Example of Connection of VPP Pin

27.5.2 Serial interface pins

The pins used by each serial interface are listed below.


Serial Interface	Pins Used	
CS100	SO00, SI00, SCK00	
CSI00 + HS	SO00, SI00, SCK00, PCS1	
UART0	TXD0, RXD0	


Table 27-3. Pins Used by Each Serial Interface

To connect the dedicated flash programmer to the pins of a serial interface that is connected to another device on the board, care must be exercised so that signals do not collide or that the other device does not malfunction.

(1) Signal collision

If the flash programmer (output) is connected to a pin (input) of a serial interface connected to another device (output), signal collision takes place. To avoid this collision, either isolate the connection with the other device, or make the other device go into an output high-impedance state.





(2) Malfunction of other device

If the dedicated flash programmer (output or input) is connected to a pin (input or output) of a serial interface connected to another device (input), a signal may be output to the other device, causing the device to malfunction. To avoid this malfunction, isolate the connection with the other device.




Figure 27-8. Malfunction of Other Device

27.5.3 RESET pin

If the reset signal of the flash programmer is connected to the RESET pin that is connected to the reset signal generator on the board, signal collision takes place. To prevent this collision, isolate the connection with the reset signal generator.

If the reset signal is input from the user system while the flash memory programming mode is set, the flash memory will not be correctly programmed. Do not input any signal other than the reset signal of the flash programmer.




Figure 27-9. Signal Collision (RESET Pin)

27.5.4 Port pins

When the system shifts to the flash memory programming mode, all the pins that are not used for flash memory programming are in the same status as that immediately after reset. If the external device connected to each port does not recognize the status of the port immediately after reset, pins require appropriate processing, such as connecting to V_{DD} via a resistor or connecting to V_{SS} via a resistor.

27.5.5 Other signal pins

Connect the X1, X2, XT1, XT2, and REGC pins in the same status as in the normal operation mode.

To input the operating clock from the programmer, however, connect the clock out of the programmer to X1, and its inverse signal to X2.


27.5.6 Power supply


Supply the same power as in the normal operation mode for the power supply (VDD, VSS, AVREF0, AVREF1, AVSS, BVDD, BVSS, EVDD, and EVSS).

27.6 Programming Method

27.6.1 Controlling flash memory

The following figure illustrates the procedure to manipulate the flash memory.





27.6.2 Flash memory programming mode

To rewrite the contents of the flash memory by using the dedicated flash programmer, set the V850ES/KG1 in the flash memory programming mode. To set the mode, set the VPP pin and clear the reset signal.

Change the mode by using a jumper when writing the flash memory on-board.




Figure 27-11. Flash Memory Programming Mode

27.6.3 Selecting communication mode

In the V850ES/KG1 a communication mode is selected by inputting pulses (up to 8 pulses) to the V_{PP} pin after the flash memory programming mode is entered. These V_{PP} pulses are generated by the flash programmer.

The following table shows the relationship between the number of pulses and communication modes.


VPP Pulse Communication Mode		Remark		
0 CSI00		V850ES/KG1 operates as slave with MSB first.		
3 CSI00 + HS		V850ES/KG1 operates as slave with MSB first.		
8 UARTO		Communication rate: 9600 bps (after reset), LSB first		
Other	RFU	Setting prohibited		


Table 27-4. Communication Modes

Caution When UART0 is selected, the receive clock is calculated based on the reset command sent from the dedicated flash programmer after the VPP pulse has been received.

27.6.4 Communication commands

The V850ES/KG1 communicates with the flash programmer by using commands. The signals sent from the flash programmer to the V850ES/KG1 are called "commands", and the commands sent from the V850ES/KG1 to the flash programmer are called "response commands".





The flash memory control commands of the V850ES/KG1 are listed in the table below. All these commands are issued from the programmer and the V850ES/KG1 performs processing corresponding to the respective commands.

Classification	Command Name	Function
Verify	Batch verify command	Compares the contents of the entire memory with the input data.
Erase	Batch erase command	Erases the contents of the entire memory.
Blank check	Batch blank check command	Checks the erasure status of the entire memory.
Data write	High-speed write command	Writes data by specifying the write address and number of bytes to be written, and executes a verify check.
	Successive write command	Writes data from the address following that of the high-speed write command executed immediately before, and executes a verify check.
System setting, control	Status read command	Obtains the operation status
	Oscillation frequency setting command	Sets the oscillation frequency
	Erase time setting command	Sets the erase time for batch erase
	Write time setting command	Sets the write time for writing data
	Baud rate setting command	Sets the baud rate when UART is used
	Silicon signature command	Reads the silicon signature information
	Reset command	Escapes from each status

Table 27-5. Flash Memory Control Commands

The V850ES/KG1 returns a response command for the command issued by the dedicated flash programmer. The response commands sent from the V850ES/KG1 are listed below.

Table 27-6.	Response	Commands
-------------	----------	----------

Command Name	Function		
ACK	Acknowledges command/data.		
NAK	Acknowledges illegal command/data.		

CHAPTER 28 ON-CHIP DEBUG FUNCTION

The V850ES/KG1 is not provided with an on-chip debug function. However, a pseudo on-chip debug function can be realized by using the on-chip debug emulator (MINICUBE[®]) and debug adapter (QB-V850ESKX1-DA). For the connection example, refer to **A.4.4 When using MINICUBE QB-V850MINI**.

28.1 ROM Security Function


28.1.1 Security ID

The flash memory versions of the V850ES/KG1 perform authentication using a 10-byte ID code to prevent the contents of the flash memory from being read by an unauthorized person during on-chip debugging by the on-chip debug emulator.

Set the ID code in the 10-byte on-chip flash memory area from 0000070H to 0000079H to allow the debugger perform ID authentication.

If the IDs match, the security is released and reading flash memory and using the on-chip debug emulator are enabled.

- Set the 10-byte ID code to 0000070H to 0000079H.
- Bit 7 of 0000079H is the on-chip debug emulator enable flag.
 (0: Disable, 1: Enable)
- When the on-chip debug emulator is started, the debugger requests ID input. When the ID code input on the debugger and the ID code set in 0000070H to 0000079H match, the debugger starts.
- Debugging cannot be performed if the on-chip debug emulator enable flag is 0, even if the ID codes match.



<R>

28.1.2 Setting

The following shows how to set the ID code as shown in Table 28-1.

When the ID code is set as shown in Table 28-1, the ID code input in the configuration dialog box of the ID850QB is "123456789ABCDEF123D4".

Address	Value
0x70	0x12
0x71	0x34
0x72	0x56
0x73	0x78
0x74	0x9A
0x75	0xBC
0x76	0xDE
0x77	0XF1
0x78	0x23
0x79	0xD4

Table 28-1. ID Code

The ID code can be specified for the device file that supports the CA850 Ver. 2.60 or later and the security ID by the PM+ linker option setting.

Compiler Common Options
File Startup Link Directive ROM Flash Device
☐ 256M Byte Mode
BPC Register:
0x123456789ABCDEF123D4
This edit box can be specified a security ID by hexadecimal.
When it is specified, -Xsid option of the linker is set.
OK Cancel <u>Apply</u> Help

[Program example (when using CA850 Ver. 2.60 or later)]

```
#
          _____
#
     SECURTTYID
  _____
            "SECURITY ID" -- Interrupt handler address 0x70
     .section
     .word
            0x78563412 --0-3 byte code
                      --4-7 byte code
     .word
           0xF1DEBC9A
     .hword
            0xD423
                      --8-9 byte code
 Remark Add the above program example to the startup files.
```

28.2 Cautions

- (1) If a reset signal is input (from the target system or a reset signal from an internal reset source) during RUN (program execution), the break function may malfunction.
- (2) Even if the reset signal is masked by the mask function, the I/O buffer (port pin) may be reset if a reset signal is input from a pin.
- (3) Because a software breakpoint set in the internal flash memory is realized by the ROM correction function, it is made temporarily invalid by target reset or internal reset generated by watchdog timer 2. The breakpoint becomes valid again when a hardware break or forced break occurs, but a software break does not occur until then.
- (4) Pin reset during a break is masked and the CPU and peripheral I/O are not reset. If pin reset or internal reset is generated as soon as the flash memory is rewritten by DMA or read by the RAM monitor function while the user program is being executed, the CPU and peripheral I/O may not be correctly reset.
- (5) ROM correction cannot be emulated.

CHAPTER 29 ELECTRICAL SPECIFICATIONS (256 KB MASK ROM VERSION, SINGLE-POWER FLASH MEMORY VERSION)

256 KB mask ROM versions are as follows.

μPD703215, 703215Y

Single-power flash memory versions are as follows.

μPD70F3214H, 70F3214HY, 70F3215H, 70F3215HY

Absolute Maximum Ratings $(T_A = 25^{\circ}C)$ (1/2)

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	VDD	VDD = EVDD = AVREF0	-0.3 to +6.5	V
	BVDD	BVdd ≤ Vdd	-0.3 to V _{DD} + 0.3 ^{Note 1}	V
	EVDD	VDD = EVDD = AVREFO	-0.3 to +6.5	V
	AV _{REF0}	VDD = EVDD = AVREF0	-0.3 to +6.5	V
	AV _{REF1}	AV _{REF1} ≤ V _{DD} (D/A output mode) AV _{REF1} = AV _{REF0} = V _{DD} (port mode)	-0.3 to V _{DD} + 0.3 ^{Note 1}	V
	Vss	Vss = EVss = BVss = AVss	-0.3 to +0.3	V
	AVss	Vss = EVss = BVss = AVss	-0.3 to +0.3	V
	BVss	Vss = EVss = BVss = AVss	-0.3 to +0.3	V
	EVss	Vss = EVss = BVss = AVss	-0.3 to +0.3	V
Input voltage	VII	P00 to P06, P30 to P35, P38, P39, P40 to P42, P50 to P55, P90 to P915, RESET, FLMD0	-0.3 to EV _{DD} + 0.3 ^{Note 1}	V
	Vı2	PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15, PDH0 to PDH5	-0.3 to BV _{DD} + 0.3 ^{Note 1}	V
	Vı3	P10, P11	-0.3 to AV _{REF1} + 0.3 ^{Note 1}	V
	V _{I4}	P36, P37	-0.3 to +13 ^{Note 2}	V
	V ₁₅	X1, X2, XT1, XT2	-0.3 to V _{DD} + 0.3 ^{Note 1}	V
Analog input voltage	VIAN	P70 to P77	-0.3 to AVREF0 + 0.3 ^{Note 1}	V

Notes 1. Be sure not to exceed the absolute maximum ratings (MAX. value) of each supply voltage.

2. When an on-chip pull-up resistor is not specified by a mask option. The same as V₁₁ when a pull-up resistor is specified.

- Cautions 1. Do not directly connect the output (or I/O) pins of IC products to each other, or to VDD, Vcc, and GND. Open-drain pins or open-collector pins, however, can be directly connected to each other. Direct connection of the output pins between an IC product and an external circuit is possible, if the output pins can be set to the high-impedance state and the output timing of the external circuit is designed to avoid output conflict.
 - 2. Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded. The ratings and conditions indicated for DC characteristics and AC characteristics represent the quality assurance range during normal operation.

Parameter	Symbol	Conditions	Conditions		Unit
Output current, low	lol	Note	Per pin	20	mA
		P36 to P39		30	mA
		P00 to P06, P30 to P39, P40 to P42	Total of all	35	mA
		P50 to P55, P90 to P915	pins: 70 mA	35	mA
		PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6	Total of all pins:	35	mA
		PDL0 to PDL15, PDH0 to PDH5	70 mA	35	mA
Output current, high	Іон	Note	Per pin Total of all	-10	mA
		P00 to P06, P30 to P35, P40 to P42		-30	mA
		P50 to P55, P90 to P915	pins: –60 mA	-30	mA
		PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6	Total of all pins: –60 mA	-30	mA
		PDL0 to PDL15, PDH0 to PDH5		-30	mA
Operating ambient	TA	Normal operation mode		-40 to +85	°C
temperature		Flash programming mode		-40 to +85	°C
Storage temperature	Tstg	Mask ROM version		-65 to +150	°C
		Flash memory version		-40 to +125	°C

Absolute Maximum Ratings (T_A = 25°C) (2/2)

Note P00 to P06, P10, P11, P30 to P35, P40 to P42, P50 to P55, P90 to P915, PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15, PDH0 to PDH5

- Cautions 1. Do not directly connect the output (or I/O) pins of IC products to each other, or to VDD, Vcc, and GND. Open-drain pins or open-collector pins, however, can be directly connected to each other. Direct connection of the output pins between an IC product and an external circuit is possible, if the output pins can be set to the high-impedance state and the output timing of the external circuit is designed to avoid output conflict.
 - 2. Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded. The ratings and conditions indicated for DC characteristics and AC characteristics represent the quality assurance range during normal operation.

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input capacitance	Cı	fx = 1 MHz	P70 to P77			15	pF
I/O capacitance	Сю	Unmeasured pins	Note			15	pF
		returned to 0 V	P36 to P39			20	pF


Note P00 to P06, P10, P11, P30 to P35, P40 to P42, P50 to P55, P90 to P915, PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15, PDH0 to PDH5

Remark fx: Main clock oscillation frequency

$\begin{array}{l} \textbf{Operating Conditions} \\ \textbf{(T_A = -40 to +85^{\circ}C, V_{DD} = EV_{DD} = AV_{REF0} = 2.7 to 5.5 V, 2.7 V \leq BV_{DD} \leq V_{DD}, 2.7 V \leq AV_{REF1} \leq V_{DD}, V_{SS} = EV_{SS} = BV_{SS} = AV_{SS} = 0 V, C_L = 50 pF) \end{array}$

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Internal system clock	fclк	In PLL mode	REGC = V_{DD} = 4.5 to 5.5 V	0.25		20	MHz
frequency			$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	0.25		16	MHz
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V	0.25		16	MHz
			$REGC = V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$	0.25		10	MHz
		In clock-through mode	REGC = 10 μF, V _{DD} = 4.0 to 5.5 V	0.0625		10	MHz
			REGC = V _{DD} = 2.7 to 5.5 V	0.0625		10	MHz
		Operating with subclock	REGC = V_{DD} = 2.7 to 5.5 V or REGC = 10 μ F, V_{DD} = 4.0 to 5.5 V		32.768		kHz

Internal System Clock Frequency vs. Supply Voltage



Operating Conditions for EEPROM Emulation


 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}$

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Internal system clock	fclк	In PLL mode	REGC = V _{DD} = 4.5 to 5.5 V	0.25		16	MHz
frequency			REGC = V _{DD} = 4.0 to 5.5 V	0.25		12	MHz
			REGC = 10 μF, V _{DD} = 4.0 to 5.5 V	0.25		6	MHz
			REGC = V _{DD} = 2.7 to 5.5 V	0.25		6	MHz
		In clock-through	REGC = V _{DD} = 4.0 to 5.5 V	0.0625		10	MHz
		mode	REGC = 10 μF, V _{DD} = 4.0 to 5.5 V	0.0625		6	MHz
			REGC = V _{DD} = 2.7 to 5.5 V	0.0625		6	MHz
		Operating with subclock	Notes 1, 2		32.768		kHz

Notes 1. REGC = VDD = 2.7 to 5.5 V or REGC = 10 μ F, VDD = 4.0 to 5.5 V

2. Do not stop the main clock.

Internal System Clock Frequency vs. Supply Voltage



Main Clock Oscillator Characteristics

(1) Crystal resonator, ceramic resonator (T_A = -40 to +85°C, V_{DD} = 2.7 to 5.5 V, V_{SS} = 0 V)

Recommended Circuit	Parameter		Conditions	MIN.	TYP.	MAX.	Unit
	Oscillation	In PLL mode	$REGC = V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$	2		5	MHz
	frequency		$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	2		4	MHz
X1 X2	(fx) ^{Note 1}		REGC = 10 μF, V _{DD} = 4.0 to 5.5 V	2		4	MHz
			$REGC = V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$	2		2.5	MHz
	Ir	In clock-	$REGC = V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$	2		10	MHz
		through mode	REGC = 10 μF, V _{DD} = 4.0 to 5.5 V	2		10	MHz
	Oscillation stabilization	After reset is released	OSTS0 = 1		2 ¹⁵ /fx		s
	time ^{Note 2}	After STOP mo	de is released		Note 3		s

Notes 1. Indicates only oscillator characteristics.

- 2. Time required to stabilize the resonator after reset or STOP mode is released.
- **3.** The value differs depending on the OSTS register settings.

(2) External clock (T_A = -40 to $+85^{\circ}$ C, REGC = V_{DD} = 2.7 to 5.5 V, V_{SS} = 0 V)

Recommended Circuit	Parameter	Conditions		MIN.	TYP.	MAX.	Unit
	Input	In PLL mode	REGC = V_{DD} = 4.5 to 5.5 V	2		5	MHz
	frequency		REGC = V_{DD} = 4.0 to 5.5 V	2		4	MHz
	(fx) ^{Note}		REGC = V_{DD} = 2.7 to 5.5 V	2		2.5	MHz
External clock		In clock-	REGC = V_{DD} = 2.7 to 5.5 V	2		10	MHz
		through mode					

Note 7	The duty ratio	of the input waveform	must be within $50\% \pm 5\%$.
--------	----------------	-----------------------	---------------------------------

- Cautions 1. When using the main clock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.
 - Keep the wiring length as short as possible.
 - Do not cross the wiring with the other signal lines.
 - Do not route the wiring near a signal line through which a high fluctuating current flows.
 - Always make the ground point of the oscillator capacitor the same potential as Vss.
 - Do not ground the capacitor to a ground pattern through which a high current flows.
 - Do not fetch signals from the oscillator.
 - 2. When the main clock is stopped and the device is operating on the subclock, wait until the oscillation stabilization time has been secured by the program before switching back to the main clock.
 - 3. When REGC = 10 μ F, the supply voltage to the oscillator is the on-chip regulator output (3.6 V (TYP.)). However, the supply voltage to the oscillator is V_{DD} in the following modes.
 - After reset (except during WDTRES1 and oscillation stabilization time)
 - In STOP mode
 - In Sub-IDLE mode

Subclock Oscillator Characteristics

Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
	Oscillation frequency (fxT) ^{Note 1}		32	32.768	35	kHz
	Oscillation stabilization time ^{Note 2}			10		S

(1) Crystal resonator (T_A = -40 to $+85^{\circ}$ C, V_{DD} = 2.7 to 5.5 V, V_{SS} = 0 V)

Notes 1. Indicates only oscillator characteristics.

2. Time required from when V_{DD} reaches oscillation voltage range (2.7 V (MIN.)) to when the crystal resonator stabilizes.

(2) External clock ($T_A = -40$ to $+85^{\circ}C$, REGC = V_{DD} = 2.7 to 5.5 V, V_{SS} = 0 V)

Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
XT1 XT2	Input frequency (fxT) ^{Note}	REGC = V _{DD} = 2.7 to 5.5 V	32		35	kHz

Note The duty ratio of the input waveform must be within $50\% \pm 5\%$.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vss.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.
- 2. The subclock oscillator is designed as a low-amplitude circuit for reducing power consumption, and is more prone to malfunction due to noise than the main clock oscillator. Particular care is therefore required with the wiring method when the subclock is used.
- 3. When REGC = 10 μ F, the supply voltage to the oscillator is the on-chip regulator output (3.6 V (TYP.)). However, the supply voltage to the oscillator is V_{DD} in the following modes.
 - After reset (except during WDTRES1 and oscillation stabilization time)
 - In STOP mode
 - In Sub-IDLE mode

PLL Characteristics (T_A = -40 to +85°C, V_{DD} = 2.7 to 5.5 V, V_{SS} = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input frequency	fx		2		5	MHz
Output frequency	fxx		8		20	MHz
Lock time	tpll	After VDD reaches 2.7 V (MIN.)			200	μs

Cautions 1. When using the subclock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}) (1/6)$

Parameter	Symbol	Condit	ions	MAX.	Unit
Output current, high	Іон1	Per pin for P00 to P06, P10, F P42, P50 to P55, P90 to P915	, ,	-5.0	mA
		Total of P00 to P06, P30 to	EV _{DD} = 4.0 to 5.5 V	-30	mA
		P35, P40 to P42	EV _{DD} = 2.7 to 5.5 V	-15	mA
		Total of P50 to P55, P90 to	$EV_{DD} = 4.0$ to 5.5 V	-30	mA
		P915	EV _{DD} = 2.7 to 5.5 V	-15	mA
	Іон2	Per pin for PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDH0 to PDH5, PDL0 to PDL15		-5.0	mA
		Total of PCM0 to PCM3,	BV _{DD} = 4.0 to 5.5 V	-30	mA
		PCS0, PCS1, PCT0, PCT1, PCT4, PCT6	BV _{DD} = 2.7 to 5.5 V	-15	mA
		Total of PDL0 to PDL15,	BV _{DD} = 4.0 to 5.5 V	-30	mA
		PDH0 to PDH5	BV _{DD} = 2.7 to 5.5 V	-15	mA
Output current, low	IOL1	Per pin for P00 to P06, P10, F P42, P50 to P55, P90 to P915		10	mA
		Per pin for P36 to P39	EV _{DD} = 4.0 to 5.5 V	15	mA
			EV _{DD} = 2.7 to 5.5 V	8	mA
		Total of P00 to P06, P30 to P3	37, P40 to P42	30	mA
		Total of P38, P39, P50 to P55	, P90 to P915	30	mA
	IOL2	Per pin for PCM0 to PCM3, P PCT4, PCT6, PDH0 to PDH5,		10	mA
		Total of PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6		30	mA
		Total of PDL0 to PDL15, PDH	0 to PDH5	30	mA

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$ (2/6)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input voltage, high	VIH1	Note 1	0.7EVDD		EVDD	V
	V _{IH2}	Note 2	0.8EVDD		EVDD	V
	VIH3	Note 3	0.7BVDD		BVDD	V
	VIH4	P70 to P77	0.7AVREF0		AV _{REF0}	V
	VIH5	P10, P11 ^{Note 4}	0.7AVREF1		AV _{REF1}	V
	VIH6	P36, P37	0.7EVDD		12 ^{Note 5}	V
	VIH7 ^{Note 6}	X1, X2, XT1, XT2	V _{DD} - 0.5		VDD	V
Input voltage, low	VIL1	Note 1	EVss		0.3EVDD	V
	VIL2	Note 2	EVss		0.2EV _{DD}	V
	VIL3	Note 3	BVss		0.3BVDD	V
	VIL4	P70 to P77	AVss		0.3AVREF0	V
	VIL5	P10, P11 ^{Note 4}	AVss		0.3AV _{REF1}	V
	VIL6	P36, P37	EVss		0.3EV _{DD}	V
	VIL7 ^{Note 6}	X1, X2, XT1, XT2	Vss		0.4	V

Notes 1. P00, P01, P30, P41, P98, P911 and their alternate-function pins.

2. RESET, FLMD0, P02 to P06, P31 to P35, P38, P39, P40, P42, P50 to P55, P90 to P97, P99, P910, P912 to P915 and their alternate-function pins.

- **3.** PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15, PDH0 to PDH5 and their alternate-function pins.
- 4. When used as port pins, set $AV_{REF1} = AV_{REF0} = V_{DD}$.
- 5. When an on-chip pull-up resistor is not specified by a mask option. EVDD when a pull-up resistor is specified.
- 6. When external clock is used.

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$ (3/6)

Parameter	Symbol	C	conditions	MIN.	TYP.	MAX.	Unit
Output voltage, high	V _{OH1}	Note 1	Iон = -2.0 mA, EV _{DD} = 4.0 to 5.5 V	EV _{DD} - 1.0		EVDD	V
		Note 2	Iон = -0.1 mA, EV _{DD} = 2.7 to 5.5 V	EV _{DD} - 0.5		EVDD	V
	Vон2	Note 3	Iон = -2.0 mA, BVpd = 4.0 to 5.5 V	BV _{DD} - 1.0		BVdd	V
		Note 4	Iон = -0.1 mA, BVpd = 2.7 to 5.5 V	BV _{DD} - 0.5		BVdd	V
	Vонз	P10, P11 ^{Note 5}	Іон = -2.0 mA	AVREF1 - 1.0		AV _{REF1}	V
			Іон = -0.1 mA	AVREF1 - 0.5		AV _{REF1}	V
Output voltage, low	V _{OL1}	Note 6	IoL = 2.0 mA ^{Note 7}	0		0.8	V
	VOL2	Note 8	lo∟ = 2.0 mA	0		0.8	V
	V OL3	P10, P11 ^{Note 5}	lo∟ = 2.0 mA	0		0.8	V
	Vol4	P36 to P39	Io∟ = 15 mA, EV _{DD} = 4.0 to 5.5 V	0		2.0	V
			Io∟ = 8 mA, EV _{DD} = 3.0 to 5.5 V	0		1.0	V
			I _{OL} = 5 mA, EV _{DD} = 2.7 to 5.5 V	0		1.0	V
Input leakage current, high	Іцн	$V_{\text{IN}} = V_{\text{DD}}$				3.0	μA
Input leakage current, low	Ilil	VIN = 0 V				-3.0	μA
Output leakage current, high	Ігон	Vo = Vdd				3.0	μA
Output leakage current, low	Ilol	Vo = 0 V				-3.0	μA
Pull-up resistor	R∟	$V_{IN} = 0 V$		10	30	100	kΩ

Notes 1. Total of P00 to P06, P30 to P35, P40 to P42 and their alternate-function pins: $I_{OH} = -30$ mA, total of P50 to P55, P90 to P915 and their alternate-function pins: $I_{OH} = -30$ mA.

- **2.** Total of P00 to P06, P30 to P35, P40 to P42 and their alternate-function pins: $I_{OH} = -15$ mA, total of P50 to P55, P90 to P915 and their alternate-function pins: $I_{OH} = -15$ mA.
- **3.** Total of PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6: I_{OH} = -30 mA, total of PDH0 to PDH5, PDL0 to PDL15 and their alternate-function pins: I_{OH} = -30 mA.
- 4. Total of PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6: $I_{OH} = -15 \text{ mA}$, total of PDH0 to PDH5, PDL0 to PDL15 and their alternate-function pins: $I_{OH} = -15 \text{ mA}$.
- 5. When used as port pins, set $AV_{REF1} = AV_{REF0} = V_{DD}$.
- 6. Total of P00 to P06, P30 to P37, P40 to P42 and their alternate-function pins: $I_{OL} = 30$ mA, total of P38, P39, P50 to P55, P90 to P915 and their alternate-function pins: $I_{OL} = 30$ mA.
- 7. Refer to IoL1 for IoL of P36 to P39.
- **8.** Total of PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6 and their alternate-function pins: Io_L = 30 mA, total of PDH0 to PDH5, PDL0 to PDL15 and their alternate-function pins: Io_L = 30 mA.

$(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \leq \text{BV}_{DD} \leq \text{V}_{DD}, 2.7 \text{ V} \leq \text{AV}_{\text{REF1}} \leq \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = 10^{10} \text{ C}_{10} \text{ C}_$
AVss = 0 V) (4/6)

Parameter	Symbol	Conditions	MIN.	TYP. ^{Note 2}	MAX.	Unit			
Supply current ^{Note 1}	IDD1	Normal operation mode (all peripheral functions operation	ating)						
(<i>µ</i> PD70F3215H, 70F3215HY)		fxx = 20 MHz (fx = 5 MHz) (in PLL mode) REGC = V _{DD} = 5 V \pm 10%		55	75	mA			
		fxx = 16 MHz (fx = 4 MHz) (in PLL mode) V _{DD} = 5 V \pm 10%, REGC = 10 μ F		34	50	mA			
		fxx = 10 MHz (in clock-through mode) REGC = V_{DD} = 3 V ±10%		18	37	mA			
	IDD2	HALT mode (all peripheral functions operating)							
		$f_{XX} = 20 \text{ MHz} (f_X = 5 \text{ MHz}) (\text{in PLL mode})$ $REGC = V_{DD} = 5 \text{ V} \pm 10\%$		29	43	mA			
		fxx = 16 MHz (fx = 4 MHz) (in PLL mode) V _{DD} = 5 V \pm 10%, REGC = 10 μ F		17	31	mA			
		$f_{XX} = 10 \text{ MHz}$ (in clock-through mode) REGC = V _{DD} = 3 V ±10%		10	17	mA			
	Idd3	IDLE mode (watch timer operating)							
		$f_x = 5 \text{ MHz}$ (when PLL mode off) REGC = V _{DD} = 5 V ±10%		2.1	3.3	mA			
		fx = 4 MHz (when PLL mode off) V _{DD} = 5 V ±10%, REGC = 10 μ F		1.5	2.7	mA			
		fx = 10 MHz (in clock-through mode) REGC = V_{DD} = 3 V ±10%		1.5	2.7	mA			
	IDD4	Subclock operation mode (fxr = 32.768 kHz) Main oscillation stopped		250	420	μA			
	IDD5	Sub-IDLE mode (fxt = 32.768 kHz) Watch timer operating, main oscillation stopped		20	75	μA			
	IDD6	STOP mode							
		Subclock oscillating		15	60	μA			
		Subclock stopped (XT1 = Vss, PSMR.XTSTP bit = 1)		0.1	30	μΑ			
	IDD7	Flash memory erase/write (T _A = -40 to $+85^{\circ}$ C)	_						
		fxx = 20 MHz (fx = 5 MHz) (in PLL mode) REGC = V_{DD} = 5 V $\pm 10\%$		55	75	mA			
		fxx = 16 MHz (fx = 4 MHz) (in PLL mode) V_{DD} = 5 V \pm 10%, REGC = 10 μ F		34	50	mA			
		$f_{XX} = 10 \text{ MHz}$ (in clock-through mode) REGC = V _{DD} = 3 V ±10%		18	37	mA			

Notes 1. Total current of VDD, EVDD, and BVDD (all ports stopped). AVREF0 and AVREF1 are not included.

- **2.** TYP. values are formed using the following voltage.
 - $V_{DD} = 5.0 \text{ V}$ when $V_{DD} = 5 \text{ V} \pm 10\%$

 V_{DD} = 3.0 V when V_{DD} = 3 V $\pm 10\%$

- Remark fxx: Main clock frequency
 - fx: Main clock oscillation frequency
 - fxT: Subclock frequency

$(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \leq \text{BV}_{DD} \leq \text{V}_{DD}, 2.7 \text{ V} \leq \text{AV}_{\text{REF1}} \leq \text{V}_{DD}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = \text{BV}_{\text{SS}} = 1000 \text{ s}^{-1} $
AVss = 0 V) (5/6)

Parameter	Symbol	Conditions	MIN.	TYP. ^{Note 2}	MAX.	Unit				
Supply current ^{Note 1}	IDD1	Normal operation mode (all peripheral functions operating)								
(<i>u</i> PD70F3214H, 70F3214HY)		fxx = 20 MHz (fx = 5 MHz) (in PLL mode) REGC = V_{DD} = 5 V $\pm 10\%$		51	70	mA				
OF3214HY)		fxx = 16 MHz (fx = 4 MHz) (in PLL mode) V _{DD} = 5 V \pm 10%, REGC = 10 μ F		32	47	mA				
		f_{XX} = 10 MHz (in clock-through mode) REGC = V _{DD} = 3 V ±10%		17	34	mA				
	IDD2	HALT mode (all peripheral functions operating)	HALT mode (all peripheral functions operating)							
		fxx = 20 MHz (fx = 5 MHz) (in PLL mode) REGC = V_{DD} = 5 V $\pm 10\%$		25	38	mA				
		fxx = 16 MHz (fx = 4 MHz) (in PLL mode) V _{DD} = 5 V \pm 10%, REGC = 10 μ F		15	28	mA				
		$f_{XX} = 10 \text{ MHz}$ (in clock-through mode) REGC = V _{DD} = 3 V ±10%		9	15	mA				
	Idd3	IDLE mode (watch timer operating)								
		$f_x = 5 \text{ MHz}$ (when PLL mode off) REGC = V _{DD} = 5 V ±10%		1.8	2.9	mA				
		fx = 4 MHz (when PLL mode off) V _{DD} = 5 V \pm 10%, REGC = 10 μ F		1.4	2.4	mA				
		fx = 10 MHz (in clock-through mode) REGC = V_{DD} = 3 V ±10%		1.4	2.4	mA				
	IDD4	Subclock operation mode (fxr = 32.768 kHz) Main oscillation stopped		240	400	μA				
	IDD5	Sub-IDLE mode (fxt = 32.768 kHz) Watch timer operating, main oscillation stopped		20	75	μA				
	IDD6	STOP mode		<u> </u>						
		Subclock oscillating		15	60	μA				
		Subclock stopped (XT1 = Vss, PSMR.XTSTP bit = 1)		0.1	30	μΑ				
	IDD7	Flash memory erase/write (T _A = -40 to $+85^{\circ}$ C)								
		$f_{XX} = 20 \text{ MHz } (f_X = 5 \text{ MHz}) \text{ (in PLL mode)}$ $REGC = V_{DD} = 5 \text{ V} \pm 10\%$		51	70	mA				
		fxx = 16 MHz (fx = 4 MHz) (in PLL mode) V _{DD} = 5 V \pm 10%, REGC = 10 μ F		32	47	mA				
		$f_{XX} = 10 \text{ MHz}$ (in clock-through mode) REGC = $V_{DD} = 3 \text{ V} \pm 10\%$		17	34	mA				

Notes 1. Total current of VDD, EVDD, and BVDD (all ports stopped). AVREF0 and AVREF1 are not included.

2. TYP. values are formed using the following voltage.

VDD=5.0~V when $V\text{DD}=5~V~\pm10\%$

VDD = 3.0 V when VDD = 3 V $\pm10\%$

- Remark fxx: Main clock frequency
 - fx: Main clock oscillation frequency
 - fxT: Subclock frequency

$(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \leq \text{BV}_{DD} \leq \text{V}_{DD}, 2.7 \text{ V} \leq \text{AV}_{\text{REF1}} \leq \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = 10^{\circ}\text{C}, \text{V}_{SS} = 10^{\circ$	
AVss = 0 V) (6/6)	

Parameter	Symbol	Conditions	MIN.	TYP. ^{Note 2}	MAX.	Unit				
Supply current ^{Note 1}	IDD1	Normal operation mode (all peripheral functions operating)								
(<i>µ</i> PD703215, 703215Y)		fxx = 20 MHz (fx = 5 MHz) (in PLL mode) REGC = V_{DD} = 5 V $\pm 10\%$		44	65	mA				
		f _{xx} = 16 MHz (f _x = 4 MHz) (in PLL mode) V _{DD} = 5 V \pm 10%, REGC = 10 μ F		26	44	mA				
		f_{XX} = 10 MHz (in clock-through mode) REGC = V _{DD} = 3 V ±10%		13	26	mA				
	IDD2	HALT mode (all peripheral functions operating)		•						
		fxx = 20 MHz (fx = 5 MHz) (in PLL mode) REGC = V _{DD} = 5 V \pm 10%		29	40	mA				
		f _{xx} = 16 MHz (f _x = 4 MHz) (in PLL mode) V _{DD} = 5 V \pm 10%, REGC = 10 μ F		16	29	mA				
		f_{XX} = 10 MHz (in clock-through mode) REGC = V _{DD} = 3 V ±10%		8	16	mA				
	Idd3	IDLE mode (watch timer operating)								
		$f_x = 5$ MHz (when PLL mode off) REGC = V _{DD} = 5 V ±10%		1.7	2.7	mA				
		fx = 4 MHz (when PLL mode off) V _{DD} = 5 V \pm 10%, REGC = 10 μ F		12	2.0	mA				
		$f_x = 10 \text{ MHz}$ (in clock-through mode) REGC = V _{DD} = 3 V ±10%		1.2	2.0	mA				
	IDD4	Subclock operation mode (fxr = 32.768 kHz) Main oscillation stopped		100	220	μA				
	IDD5	Sub-IDLE mode (fxt = 32.768 kHz) Watch timer operating, main oscillation stopped		20	75	μA				
	IDD6	STOP mode								
		Subclock oscillating		15	60	μA				
		Subclock stopped (XT1 = Vss, PSMR.XTSTP bit = 1)		0.1	30	μA				

Notes 1. Total current of VDD, EVDD, and BVDD (all ports stopped). AVREF0 and AVREF1 are not included.

2. TYP. values are formed using the following voltage. $V_{DD} = 5.0 \text{ V}$ when $V_{DD} = 5 \text{ V} \pm 10\%$

 $V_{DD} = 3.0 \text{ V}$ when $V_{DD} = 3 \text{ V} \pm 10\%$


- Remark fxx: Main clock frequency
 - fx: Main clock oscillation frequency
 - fxT: Subclock frequency

Data Retention Characteristics


STOP Mode ($T_A = -40$ to $+85^{\circ}C$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention voltage	VDDDR	STOP mode	2.0		5.5	v
STOP release signal input time	t DREL		0			μs


Caution Shifting to STOP mode and restoring from STOP mode must be performed within the rated operating range.




AC Test Input Measurement Points (VDD, AVREF0, AVREF1, EVDD, BVDD)



AC Test Output Measurement Points




Load Conditions



CLKOUT Output Timing (TA = -40 to +85°C, VDD = EVDD = AVREF0 = 2.7 to 5.5 V, 2.7 V \leq BVDD \leq VDD, 2.7 V \leq AVREF1 \leq VDD, VSS = EVSS = BVSS = AVSS = 0 V, CL = 50 pF)

Parameter	Sym	bol	Conditions	MIN.	MAX.	Unit
Output cycle	tсүк	<1>		50 ns	30.6 <i>µ</i> s	
High-level width	twкн	<2>	V _{DD} = 4.0 to 5.5 V	tсүк/2 – 17		ns
			V _{DD} = 2.7 to 5.5 V	tсүк/2 – 26		ns
Low-level width	twĸ∟	<3>	V _{DD} = 4.0 to 5.5 V	tсук/2 – 17		ns
			V _{DD} = 2.7 to 5.5 V	tсүк/2 – 26		ns
Rise time	tкв	<4>	V _{DD} = 4.0 to 5.5 V		17	ns
			V _{DD} = 2.7 to 5.5 V		26	ns
Fall time	tкғ	<5>	V _{DD} = 4.0 to 5.5 V		17	ns
			V _{DD} = 2.7 to 5.5 V		26	ns

Clock Timing



Bus Timing

(1) In multiplex bus mode

(a) Read/write cycle (CLKOUT asynchronous)

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 4.0 \text{ to } 5.5 \text{ V}, 4.0 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 4.0 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}) (1/2)$

Parameter	Symbo	bl	Conditions	MIN.	MAX.	Unit
Address setup time (to ASTB \downarrow)	t sast	<6>		(0.5 + tasw)T - 23		ns
Address hold time (from ASTB \downarrow)	t HSTA	<7>		(0.5 + tанw)T – 15		ns
Delay time from $\overline{\mathrm{RD}}\downarrow$ to address float	t FRDA	<8>			16	ns
Data input setup time from address	tsaid	<9>			(2 + n + tasw + tahw)T - 40	ns
Data input setup time from $\overline{RD} \downarrow$	tsrid	<10>			(1 + n)T – 25	ns
Delay time from ASTB \downarrow to $\overline{\text{RD}}$, $\overline{\text{WRm}}\downarrow$	t dstrdwr	<11>		(0.5 + tанw)T – 20		ns
Data input hold time (from \overline{RD})	thrdid	<12>		0		ns
Address output time from $\overline{\mathrm{RD}}$	t drda	<13>		(1 + i)T – 16		ns
Delay time from RD, WRm↑ to ASTB↑	t DRDWRST	<14>		0.5T – 10		ns
Delay time from $\overline{RD} \uparrow$ to $ASTB \downarrow$	t DRDST	<15>		(1.5 + i + tasw)T - 10		ns
RD, WRm low-level width	twrdwrl	<16>		(1 + n)T – 10		ns
ASTB high-level width	twsтн	<17>		(1 + i + tasw)T – 25		ns
Data output time from $\overline{WRm} \downarrow$	towrod	<18>			20	ns
Data output setup time (to WRm↑)	tsodwr	<19>		(1 + n)T – 25		ns
Data output hold time (from $\overline{\text{WRm}}$)	thwrod	<20>		T – 15		ns
WAIT setup time (to address)	tsawt1	<21>	n ≥ 1		(1.5 + tasw + tahw)T - 45	ns
	tsawt2	<22>			(1.5 + n + tasw + tahw)T - 45	ns
WAIT hold time (from address)	thawt1	<23>	n ≥ 1	(0.5 + n + tasw + tahw)T		ns
	thawt2	<24>		(1.5 + n + tasw + tahw)T		ns
$\overline{\text{WAIT}}$ setup time (to ASTB \downarrow)	tsstwt1	<25>	n ≥ 1		(1 + tанw)T – 32	ns
	tsstwt2	<26>			(1 + n + tанw)T – 32	ns
$\overline{\text{WAIT}}$ hold time (from ASTB \downarrow)	tHSTWT1	<27>	n ≥ 1	(n + tанw)T		ns
	tHSTWT2	<28>		(1 + n + tанw)Т		ns

Remarks 1. tasw: Number of address setup wait clocks (0 or 1)

tanw: Number of address hold wait clocks (0 or 1)

- **2.** T = 1/fcpu (fcpu: CPU operating clock frequency)
- n: Number of wait clocks inserted in the bus cycle The sampling timing changes when a programmable wait is inserted.
- **4.** m = 0, 1
- 5. i: Number of idle states inserted after a read cycle (0 or 1)
- 6. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

Parameter	Symbol		Conditions	MIN.	MAX.	Unit	
Address setup time (to ASTB \downarrow)	t sast	<6>		(0.5 + tasw)T - 42		ns	
Address hold time (from ASTB \downarrow)	t HSTA	<7>		(0.5 + tанw)T – 30		ns	
Delay time from $\overline{\mathrm{RD}}\downarrow$ to address float	t FRDA	<8>			32	ns	
Data input setup time from address	tsaid	<9>			(2 + n + tasw + taнw)T - 72	ns	
Data input setup time from $\overline{\mathrm{RD}}\downarrow$	tsrid	<10>			(1 + n)T – 40	ns	
Delay time from ASTB \downarrow to $\overline{\text{RD}}, \overline{\text{WRm}}\downarrow$	t dstrdwr	<11>		(0.5 + tанw)T – 35		ns	
Data input hold time (from $\overline{\text{RD}}\uparrow$)	thrdid	<12>		0		ns	
Address output time from $\overline{\mathrm{RD}} \uparrow$	t DRDA	<13>		(1 + i)T – 32		ns	
Delay time from $\overline{\text{RD}}$, $\overline{\text{WRm}}$ to ASTB	t DRDWRST	<14>		0.5T – 20		ns	
Delay time from $\overline{\mathrm{RD}}$ to ASTB	t DRDST	<15>		(1.5 + i + tasw)T – 20		ns	
RD, WRm low-level width	twrdwrl	<16>		(1 + n)T – 20		ns	
ASTB high-level width	twsтн	<17>		(1 + i + tasw)T – 50		ns	
Data output time from $\overline{WRm}\downarrow$	towrod	<18>			35	ns	
Data output setup time (to \overline{WRm})	tsodwr	<19>		(1 + n)T – 40		ns	
Data output hold time (from \overline{WRm})	thwrod	<20>		T – 30		ns	
WAIT setup time (to address)	tsawt1	<21>	n ≥ 1		(1.5 + tasw + tahw)T - 80	ns	
	tsawt2	<22>			(1.5 + n + tasw + tahw)T - 80	ns	
WAIT hold time (from address)	thawt1	<23>	n ≥ 1	(0.5 + n + tasw + taнw)Т		ns	
	tHAWT2	<24>		(1.5 + n + tasw + taнw)Т		ns	
$\overline{\text{WAIT}}$ setup time (to ASTB \downarrow)	tsstwt1	<25>	n ≥ 1		(1 + tанw)T – 60	ns	
	tsstwt2	<26>			(1 + n + tанw)T – 60	ns	
$\overline{\text{WAIT}}$ hold time (from ASTB \downarrow)	tHSTWT1	<27>	n ≥ 1	(n + tанw)Т		ns	
	tHSTWT2	<28>		(1 + n + tанw)Т		ns	

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = 10^{\circ}\text{C}, \text{V}_{DD} = 1$
BVss = AVss = 0 V, CL = 50 pF) (2/2)

Caution Set the following in accordance with the usage conditions of the CPU operating clock frequency (k = 0, 1).

• 70 ns < 1/fcpu < 84 ns


Set an address setup wait (AWC.ASWk bit = 1).

62.5 ns < 1/fcpu < 70 ns
 Set an address setup wait (ASWk bit = 1) and address hold wait (AWC.AHWk bit = 1).


```
Remarks 1. tasw: Number of address setup wait clocks (0 or 1)
```

tahw: Number of address hold wait clocks (0 or 1)

- **2.** T = 1/fcpu (fcpu: CPU operating clock frequency)
- n: Number of wait clocks inserted in the bus cycle The sampling timing changes when a programmable wait is inserted.
- **4.** m = 0, 1
- 5. i: Number of idle states inserted after a read cycle (0 or 1)
- 6. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.



Read Cycle (CLKOUT Asynchronous): In Multiplex Bus Mode



Write Cycle (CLKOUT Asynchronous): In Multiplex Bus Mode

(b) Read/write cycle (CLKOUT synchronous): In multiplex bus mode

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 4.0 \text{ to } 5.5 \text{ V}, 4.0 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 4.0 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = 1000 \text{ cm}^{-1} \text{ cm}^{$
BVss = AVss = 0 V, C∟ = 50 pF) (1/2)

Parameter	Sym	bol	Conditions	MIN.	MAX.	Unit
Delay time from CLKOUT [↑] to address	tdka	<29>		0	19	ns
Delay time from CLKOUT [↑] to address float	tfka	<30>		0	14	ns
Delay time from CLKOUT \downarrow to ASTB	t dkst	<31>		0	23	ns
Delay time from CLKOUT \uparrow to $\overline{\text{RD}}$, $\overline{\text{WRm}}$	t dkrdwr	<32>		-22	0	ns
Data input setup time (to CLKOUT↑)	tsidk	<33>		15		ns
Data input hold time (from CLKOUT [↑])	tнкір	<34>		0		ns
Data output delay time from CLKOUT \uparrow	tdкор	<35>			19	ns
$\overline{\text{WAIT}}$ setup time (to CLKOUT \downarrow)	tswтк	<36>		15		ns
$\overline{\text{WAIT}}$ hold time (from CLKOUT \downarrow)	tнкwт	<37>		0		ns

Remarks 1. m = 0, 1


2. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}) (2/2)$


Parameter	Symbol		Conditions	MIN.	MAX.	Unit
Delay time from CLKOUT↑ to address	tdka	<29>		0	19	ns
Delay time from CLKOUT [↑] to address	tғка	<30>		0	18	ns
float						
Delay time from CLKOUT↓ to ASTB	t dkst	<31>		0	55	ns
Delay time from CLKOUT↑ to RD, WRm	t dkrdwr	<32>		-22	0	ns
Data input setup time (to CLKOUT [↑])	tsidk	<33>		30		ns
Data input hold time (from CLKOUT↑)	tнкір	<34>		0		ns
Data output delay time from CLKOUT [↑]	tокор	<35>			19	ns
$\overline{\text{WAIT}}$ setup time (to CLKOUT \downarrow)	tswтк	<36>		25		ns
$\overline{\text{WAIT}}$ hold time (from CLKOUT \downarrow)	tнкwт	<37>		0		ns

Remarks 1. m = 0, 1

2. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.



Read Cycle (CLKOUT Synchronous): In Multiplex Bus Mode



Write Cycle (CLKOUT Synchronous): In Multiplex Bus Mode

(2) In separate bus mode

(a) Read cycle (CLKOUT asynchronous): In separate bus mode

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 4.0 \text{ to } 5.5 \text{ V}, 4.0 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 4.0 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}) (1/2)$

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
Address setup time (to $\overline{RD}\downarrow$)	tsard	<38>		(0.5 + tasw)T – 50		ns
Address hold time (from $\overline{RD}\uparrow$)	thard	<39>		iT – 13		ns
RD low-level width	twrdl	<40>		(1.5 + n + tанw)T – 15		ns
Data setup time (to $\overline{RD}\uparrow$)	tsisd	<41>		30		ns
Data hold time (from $\overline{RD}\uparrow$)	thisd	<42>		0		ns
Data setup time (to address)	tsaid	<43>			(2 + n + tasw + taнw)T - 65	ns
$\overline{\text{WAIT}}$ setup time (to $\overline{\text{RD}}\downarrow$)	tsrdwt1	<44>	n ≥ 1		(0.5 + tанw)T – 32	ns
	tsrdwt2	<45>			(0.5 + n + tанw)T – 32	ns
$\overline{\text{WAIT}}$ hold time (from $\overline{\text{RD}}\downarrow$)	thrdwt1	<46>	n ≥ 1	(n – 0.5 + tанw)Т		ns
	thrdwt2	<47>		(n + 0.5 + tанw)Т		ns
WAIT setup time (to address)	tsawt1	<48>	n ≥ 1		(1 + tasw + taнw)T - 65	ns
	tsawt2	<49>			(1 + n + tasw + tahw)T - 65	ns
WAIT hold time (from address)	thawt1	<50>	n ≥ 1	(n + tasw + taнw)T		ns
	thawt2	<51>		(1 + n + tasw + tahw)T		ns

Caution Set the following in accordance with the usage conditions of the CPU operating clock frequency (k = 0, 1).

1/fcpu < 100 ns

Set an address setup wait (ASWk bit = 1).

Remarks 1. tasw: Number of address setup wait clocks (0 or 1)

tanw: Number of address hold wait clocks (0 or 1)

- 2. T = 1/fcpu (fcpu: CPU operating clock frequency)
- **3.** n: Number of wait clocks inserted in the bus cycle The sampling timing changes when a programmable wait is inserted
- **4.** i: Number of idle states inserted after a read cycle (0 or 1)
- 5. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

Parameter	Symb	Symbol		MIN.	MAX.	Unit
Address setup time (to $\overline{RD}\downarrow$)	t SARD	<38>		(0.5 + tasw)T - 100		ns
Address hold time (from \overline{RD}^{\uparrow})	thard	<39>		iT – 26		ns
RD low-level width	twrdl	<40>		(1.5 + n + tанw)T – 30		ns
Data setup time (to $\overline{RD}\uparrow$)	tsisd	<41>		60		ns
Data hold time (from \overline{RD})	thisd	<42>		0		ns
Data setup time (to address)	tsaid	<43>			(2 + n + tasw + tahw)T - 120	ns
$\overline{\text{WAIT}}$ setup time (to $\overline{\text{RD}}\downarrow$)	tsrdwt1	<44>	n ≥ 1		(0.5 + tанw)T – 50	ns
	tsrdwt2	<45>			(0.5 + n + tанw)T – 50	ns
$\overline{\text{WAIT}}$ hold time (from $\overline{\text{RD}}\downarrow$)	thrdwt1	<46>	n ≥ 1	(n – 0.5 + tанw)Т		ns
	thrdwt2	<47>		(n + 0.5 + tанw)Т		ns
WAIT setup time (to address)	tsawt1	<48>	n ≥ 1		(1 + tasw + tahw)T – 130	ns
	tsawt2	<49>			(1 + n + tasw + tahw)T - 130	ns
WAIT hold time (from address)	thawt1	<50>	n ≥ 1	(n + tasw + taнw)T		ns
	thawt2	<51>		(1 + n + tasw + tahw)T		ns

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{C}_{L} = 50 \text{ pF}$ (2/2)


Caution Set the following in accordance with the usage conditions of the CPU operating clock frequency (k = 0, 1).

1/fcPU < 200 ns Set an address setup wait (ASWk bit = 1).

Remarks 1. tasw: Number of address setup wait clocks (0 or 1)

tahw: Number of address hold wait clocks (0 or 1)

- **2.** T = 1/fcpu (fcpu: CPU operating clock frequency)
- n: Number of wait clocks inserted in the bus cycle The sampling timing changes when a programmable wait is inserted.
- 4. i: Number of idle states inserted after a read cycle (0 or 1)
- 5. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.



Read Cycle (CLKOUT Asynchronous): In Separate Bus Mode

(b) Write cycle (CLKOUT asynchronous): In separate bus mode

Parameter	Syml	loc	Conditions	MIN.	MAX.	Unit
Address setup time (to $\overline{\text{WRm}}\downarrow$)	t SAWR	<52>		(1 + tasw + tahw)T - 60		ns
Address hold time (from $\overline{WRm}^{\uparrow}$)	thawr	<53>		0.5T – 10		ns
WRm low-level width	twwRL	<54>		(0.5 + n)T – 10		ns
Delay time from WRm↓ to data output	toosdw	<55>		-5		ns
Data setup time (to WRm↑)	tsosdw	<56>		(0.5 + n)T – 20		ns
Data hold time (from $\overline{\text{WRm}}$)	thosdw	<57>		0.5T – 20		ns
Data setup time (to address)	t saod	<58>		(1 + tasw + tahw)T - 30		ns
$\overline{\text{WAIT}}$ setup time (to $\overline{\text{WRm}}\downarrow$)	tswrwt1	<59>	n ≥ 1	30		ns
	tswrwt2	<60>			nT – 30	ns
$\overline{\text{WAIT}}$ hold time (from $\overline{\text{WRm}}\downarrow$)	thwrwt1	<61>	n ≥ 1	0		ns
	thwrwt2	<62>		nT		ns
WAIT setup time (to address)	tsawt1	<63>	n ≥ 1		(1 + tasw + taнw)T - 45	ns
	tsawt2	<64>			(1 + n + tasw + taнw)T – 45	ns
WAIT hold time (from address)	thawt1	<65>	n ≥ 1	(n + tasw + taнw)T		ns
	thawt2	<66>		(1 + n + tasw + taнw)T		ns

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 4.0 \text{ to } 5.5 \text{ V}, 4.0 \text{ V} \leq \text{BV}_{DD} \leq \text{V}_{DD}, 4.0 \text{ V} \leq \text{AV}_{\text{REF1}} \leq \text{V}_{DD}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = 10^{\circ}\text{C}$
BVss = AVss = 0 V, CL = 50 pF) (1/2)

Caution Set the following in accordance with the usage conditions of the CPU operating clock frequency (k = 0, 1).

• 1/fcpu < 60 ns

Set an address setup wait (ASWk bit = 1).

Remarks 1. m = 0, 1

- 2. tasw: Number of address setup wait clocks (0 or 1) tahw: Number of address hold wait clocks (0 or 1)
- 3. T = 1/fcpu (fcpu: CPU operating clock frequency)
- 4. n: Number of wait clocks inserted in the bus cycle
 - The sampling timing changes when a programmable wait is inserted.
- 5. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

Parameter	Symb	ol	Conditions	MIN.	MAX.	Unit
Address setup time (to $\overline{\text{WRm}}\downarrow$)	t SAWR	<52>		(1 + tasw + tahw)T – 100		ns
Address hold time (from WRm↑)	t HAWR	<53>		0.5T – 10		ns
WRm low-level width	twwRL	<54>		(0.5 + n)T – 10		ns
Delay time from WRm↓ to data output	toosow	<55>		-5		ns
Data setup time (to WRm↑)	tsosow	<56>		(0.5 + n)T – 35		ns
Data hold time (from $\overline{\text{WRm}}$)	thosdw	<57>		0.5T – 35		ns
Data setup time (to address)	tsaod	<58>		(1 + tasw + taнw)T – 55		ns
$\overline{\text{WAIT}}$ setup time (to $\overline{\text{WRm}}\downarrow$)	tswrwt1	<59>	n ≥ 1	50		ns
	tswrwt2	<60>			nT – 50	ns
$\overline{\text{WAIT}}$ hold time (from $\overline{\text{WRm}}\downarrow$)	thwrwt1	<61>	n ≥ 1	0		ns
	thwrwt2	<62>		nT		ns
WAIT setup time (to address)	tsawt1	<63>	n ≥ 1		(1 + tasw + taнw)T – 100	ns
	tsawt2	<64>			(1 + n + tasw + tahw)T – 100	ns
WAIT hold time (from address)	thawt1	<65>	n ≥ 1	(n + tasw + taнw)T		ns
	thawt2	<66>		(1 + n + tasw + taнw)T		ns

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}) (2/2)$

Caution Set the following in accordance with the usage conditions of the CPU operating clock frequency (k = 0, 1).


• 1/fcpu < 100 ns

Set an address setup wait (ASWk bit = 1).

Remarks 1. m = 0, 1

- 2. tasw: Number of address setup wait clocks (0 or 1) tahw: Number of address hold wait clocks (0 or 1)
- **3.** T = 1/fcpu (fcpu: CPU operating clock frequency)
- n: Number of wait clocks inserted in the bus cycle The sampling timing changes when a programmable wait is inserted.
- 5. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

Write Cycle (CLKOUT Asynchronous): In Separate Bus Mode



(c) Read cycle (CLKOUT synchronous): In separate bus mode

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 4.0 \text{ to } 5.5 \text{ V}, 4.0 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 4.0 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}) (1/2)$


Parameter	Symbol		Conditions	MIN.	MAX.	Unit
Delay time from CLKOUT↑ to address, CS	tdksa	<67>		0	35	ns
Data input setup time (to CLKOUT [↑])	t sisdk	<68>		15		ns
Data input hold time (from CLKOUT [↑])	t HKISD	<69>		0		ns
Delay time from CLKOUT↓↑ to RD	t dksr	<70>		0	6	ns
WAIT setup time (to CLKOUT [↑])	tswтк	<71>		20		ns
WAIT hold time (from CLKOUT [↑])	tнкwт	<72>		0		ns

Remark The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}) (2/2)$

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
Delay time from CLKOUT↑ to address, CS	tdksa	<67>		0	65	ns
Data input setup time (to CLKOUT↑)	t sisdk	<68>		30		ns
Data input hold time (from CLKOUT [↑])	t HKISD	<69>		0		ns
Delay time from CLKOUT $\downarrow\uparrow$ to \overline{RD}	t dksr	<70>		0	10	ns
WAIT setup time (to CLKOUT [↑])	tswтк	<71>		40		ns
WAIT hold time (from CLKOUT [↑])	tнкwт	<72>		0		ns

Remark The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.



Read Cycle (CLKOUT Synchronous, 1 Wait): In Separate Bus Mode

(d) Write cycle (CLKOUT synchronous): In separate bus mode

$(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 4.0 \text{ to } 5.5 \text{ V}, 4.0 \text{ V} \leq \text{BV}_{DD} \leq \text{V}_{DD}, 4.0 \text{ V} \leq \text{AV}_{\text{REF1}} \leq \text{V}_{DD}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = 10^{\circ}\text{C}, \text{V}_{\text{SS}} =$
BVss = AVss = 0 V, C∟ = 50 pF) (1/2)

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
Delay time from CLKOUT↑ to address, CS	T DKSA	<73>		0	35	ns
Data output delay time from CLKOUT↑	tdksd	<74>		0	10	ns
Delay time from CLKOUT $\uparrow \downarrow$ to WRm	t DKSW	<75>		0	10	ns
WAIT setup time (to CLKOUT↑)	tswтк	<76>		20		ns
WAIT hold time (from CLKOUT [↑])	tнкwт	<77>		0		ns

Remarks 1. m = 0, 1


2. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}) (2/2)$

Parameter	Symbo	ol	Conditions	MIN.	MAX.	Unit
Delay time from CLKOUT↑ to address, CS	T DKSA	<73>		0	65	ns
Data output delay time from CLKOUT1	tdksd	<74>		0	15	ns
Delay time from CLKOUT↑↓ to WRm	toksw	<75>		0	15	ns
WAIT setup time (to CLKOUT↑)	tswтк	<76>		40		ns
$\overline{\text{WAIT}}$ hold time (from CLKOUT [↑])	tнкwт	<77>		0		ns

Remarks 1. m = 0, 1

2. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.



Write Cycle (CLKOUT Synchronous): In Separate Bus Mode

(3) Bus hold

(a) CLKOUT asynchronous

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 4.0 \text{ to } 5.5 \text{ V}, 4.0 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 4.0 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}) (1/2)$

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
HLDRQ high-level width	twнqн	<78>		T + 10		ns
HLDAK low-level width	twhal	<79>		T – 15		ns
Delay time from HLDAK↑ to bus output	tdhac	<80>		-40		ns
Delay time from $\overline{\text{HLDRQ}}\downarrow$ to $\overline{\text{HLDAK}}\downarrow$	tdhqha1	<81>			(2n + 7.5)T + 40	ns
Delay time from HLDRQ↑ to HLDAK↑	tdhqha2	<82>		0.5T	1.5T + 40	ns

Remarks 1. T = 1/fcPU (fcPU: CPU operating clock frequency)

2. n: Number of wait clocks inserted in the bus cycle

The sampling timing changes when a programmable wait is inserted.

3. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}) (2/2)$

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
HLDRQ high-level width	twнqн	<78>		T + 10		ns
HLDAK low-level width	twhal	<79>		T – 15		ns
Delay time from HLDAK↑ to bus output	t DHAC	<80>		-80		ns
Delay time from $\overline{\text{HLDRQ}}\downarrow$ to $\overline{\text{HLDAK}}\downarrow$	tDHQHA1	<81>			(2n + 7.5)T + 70	ns
Delay time from HLDRQ↑ to HLDAK↑	tdhqha2	<82>		0.5T	1.5T + 70	ns


Remarks 1. T = 1/fcpu (fcpu: CPU operating clock frequency)

2. n: Number of wait clocks inserted in the bus cycle

The sampling timing changes when a programmable wait is inserted.

3. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

Bus Hold (CLKOUT Asynchronous)



(b) CLKOUT synchronous

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 4.0 \text{ to } 5.5 \text{ V}, 4.0 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 4.0 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}) (1/2)$

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
\overline{HLDRQ} setup time (to CLKOUT \downarrow)	tsнак	<83>		15		ns
HLDRQ hold time (from CLKOUT↓)	tнкна	<84>		0		ns
Delay time from CLKOUT↑ to bus float	t dkf	<85>			20	ns
Delay time from CLKOUT↑ to HLDAK	t dkha	<86>			20	ns


Remark The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}) (2/2)$

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
\overline{HLDRQ} setup time (to CLKOUT \downarrow)	tsнак	<83>		25		ns
\overline{HLDRQ} hold time (from CLKOUT \downarrow)	tнкнq	<84>		0		ns
Delay time from CLKOUT \uparrow to bus float	t dkf	<85>			40	ns
Delay time from CLKOUT↑ to HLDAK	t dkha	<86>			40	ns

Remark The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

Bus Hold (CLKOUT Synchronous)



Basic Operation

(1) Reset/external interrupt timing

$(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF})$


Parameter	Sym	nbol	Conditions		MIN.	MAX.	Unit
RESET low-level width	twrsL1	<87>	Reset	Reset in power-on status			μs
	twrsl2	<88>	Power	Power-on-reset when REGC = VDD			μs
			Note	Note tv _R > 150 μs			μs
				tvв ≤ 150 <i>μ</i> s	40		μs
NMI high-level width	twnih	<89>	Analog	noise elimination	1		μs
NMI low-level width	twnil	<90>	Analog	noise elimination	1		μs
INTPn high-level width	twiтн	<91>	n = 0 to 6 (analog noise elimination)		600		ns
INTPn low-level width	twi⊤∟	<92>	n = 0 te	o 6 (analog noise elimination)	600		ns

Note Power-on-reset when REGC = 10 μ F

Remarks 1. tvn: Time required for VDD to reach 0 V to 4.0 V (= operation lower-limit voltage)

2. The above specification shows the pulse width that is accurately detected as a valid edge. If a pulse narrower than the above specification is input, therefore, it may also be detected as a valid edge.

Reset/Interrupt



Timer Timing

 $(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF})$

Parameter	Syr	nbol	Conditions	MIN.	MAX.	Unit
TI0n high-level width	tтюн	<93>	REGC = V _{DD} = 4.5 to 5.5 V	2T _{smp0} + 100 ^{Note 1}		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	2T _{smp0} + 200 ^{Note 1}		ns
TI0n low-level width	t⊤ıo∟	<94>	$REGC = V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$	2T _{smp0} + 100 ^{Note 1}		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	2T _{smp0} + 200 ^{Note 1}		ns
TI5m high-level width	tтısн	<95>	REGC = V _{DD} = 4.5 to 5.5 V	50		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	100		ns
TI5m low-level width	t⊤ıs∟	<96>	REGC = V _{DD} = 4.5 to 5.5 V	50		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	100		ns
TIP0m high-level width	tтірн	<97>	REGC = V _{DD} = 4.5 to 5.5 V	$np \times T_{smpp} + 100^{\text{Note 2}}$		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	$np \times T_{smpp} + 200^{\text{Note 2}}$		ns
TIP0m low-level width	t TIPL	<98>	REGC = V _{DD} = 4.5 to 5.5 V	$np \times T_{\text{smpp}} + 100^{\text{Note 2}}$		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	$np \times T_{smpp} + 200^{\text{Note 2}}$		ns

Notes 1. T_{smp0}: Timer 0 count clock cycle

However, $T_{smp0} = 4/f_{XX}$ when TIOn is used as an external event count input.

 np: Number of sampling clocks set by the PmNFC.PmNFSTS bit T_{smpp}: Digital noise elimination sampling clock cycle of TIP0m pin


If TIP00 is used as an external event count input or an external trigger input, however, $T_{smpp} = 0$ (digital noise is not eliminated).

Remarks 1. n = 00, 01, 10, 11, 20, 21, 30, 31

m = 0, 1

2. The above specification shows the pulse width that is accurately detected as a valid edge. If a pulse narrower than the above specification is input, therefore, it may also be detected as a valid edge.

Timer Input Timing



UART Timing

$(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{\text{REF1}} \le \text{V}_{DD}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = \text{BV}_{\text{SS}} = \text{AV}_{\text{SS}} = 0 \text{ V}, \text{CL} = 50 \text{ pF}$

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Transmit rate				312.5	kbps
ASCK0 frequency		REGC = V _{DD} = 4.5 to 5.5 V		12	MHz
		REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V		6	MHz

CSI0 Timing

(1) Master mode

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}$

Parameter	Sym	bol	Conditions	MIN.	MAX.	Unit
SCK0n cycle time	tkCY1	<99>	REGC = V _{DD} = 4.0 to 5.5 V	200		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	400		ns
SCK0n high-/low-level width	tĸнı, tĸ∟ı	<100>		tkcy1/2-30		ns
SI0n setup time (to SCK0n)	tsik1	<101>	$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	30		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	50		ns
SI0n hold time (from SCK0n)	tksi1	<102>	REGC = V _{DD} = 4.0 to 5.5 V	30		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	50		ns
Delay time from SCK0n to SO0n	tkso1	<103>	REGC = V _{DD} = 4.0 to 5.5 V		30	ns
output			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V		60	ns


Remark n = 0, 1

(2) Slave mode

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}$

Parameter	Sym	bol	Conditions	MIN.	MAX.	Unit
SCK0n cycle time	t ксү2	<99>	REGC = V _{DD} = 4.0 to 5.5 V	200		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	400		ns
SCK0n high-/low-level width	tĸн₂, tĸ∟₂	<100>	$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	45		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	90		ns
SI0n setup time (to SCK0n)	tsik2	<101>	REGC = V _{DD} = 4.0 to 5.5 V	30		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	60		ns
SI0n hold time (from SCK0n)	tksi2	<102>	REGC = V _{DD} = 4.0 to 5.5 V	30		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	60		ns
Delay time from SCK0n to SO0n	tĸso2	<103>	REGC = V _{DD} = 4.0 to 5.5 V		50	ns
output			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V		100	ns

Remark n = 0, 1



CSIA Timing

(1) Master mode

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \leq \text{BV}_{DD} \leq \text{V}_{DD}, 2.7 \text{ V} \leq \text{AV}_{\text{REF1}} \leq \text{V}_{DD}, \text{Vss} = \text{EV}_{\text{Ss}} = \text{BV}_{\text{Ss}} = \text{AV}_{\text{Ss}} = 0 \text{ V}, \text{CL} = 50 \text{ pF}$

Parameter	Sym	nbol	Conditions	MIN.	MAX.	Unit
SCKAn cycle time	tксүз	<104>	REGC = V_{DD} = 4.0 to 5.5 V	500		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	1000		ns
SCKAn high-/low-level width	tкнз, tк∟з	<105>		tксүз/2 — 30		ns
SIAn setup time (to SCKAn↑)	tsıкз	<106>	$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	30		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	60		ns
SIAn hold time (from $\overline{\text{SCKAn}}$)	tหรเช	<107>	$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	30		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	60		ns
Delay time from $\overline{\operatorname{SCKAn}}\downarrow$ to SOAn	tкsoз	<108>	REGC = V_{DD} = 4.0 to 5.5 V		30	ns
output			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V		60	ns

Remark n = 0, 1


(2) Slave mode

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \leq \text{BV}_{DD} \leq \text{V}_{DD}, 2.7 \text{ V} \leq \text{AV}_{\text{REF1}} \leq \text{V}_{DD}, \text{Vss} = \text{EV}_{\text{Ss}} = \text{BV}_{\text{Ss}} = \text{AV}_{\text{Ss}} = 0 \text{ V}, \text{CL} = 50 \text{ pF}$

Parameter	Sym	nbol	Conditions	MIN.	MAX.	Unit
SCKAn cycle time	t ксү4	<104>	REGC = V_{DD} = 4.0 to 5.5 V	840		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	1700		ns
SCKAn high-/low-level width	tkh4, tkl4	<105>		tkcy4/2 - 30		ns
SIAn setup time (to SCKAn↑)	tsik4	<106>	$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	50		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	100		ns
SIAn hold time (from $\overline{\text{SCKAn}}$)	tksi4	<107>	REGC = V_{DD} = 4.0 to 5.5 V	tcy×2+15 ^{Note}		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	tcy×2+30 ^{Note}		ns
Delay time from $\overline{SCKAn}\downarrow$ to SOAn	tkso4	<108>	REGC = V _{DD} = 4.0 to 5.5 V		tcv × 2 + 30 ^{Note}	ns
output			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V		$t_{CY} \times 2 + 60^{Note}$	ns

Note tcy: fscka cycle

Remark n = 0, 1




I²C Bus Mode (Y Products (Products with On-Chip I²C) Only)

$(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \leq \text{BV}_{DD} \leq \text{V}_{DD}, 2.7 \text{ V} \leq \text{AV}_{\text{REF1}} \leq \text{V}_{DD}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = 10^{-10} \text{ C}$
BVss = AVss = 0 V, CL = 50 pF)

Pa	rameter	Syr	nbol	Norma	al Mode	High-Spe	ed Mode	Unit
				MIN.	MAX.	MIN.	MAX.	
SCL0 clock free	quency	fclк		0	100	0	400	kHz
Bus free time (Between start	and stop conditions)	t BUF	<109>	4.7	-	1.3	-	μs
Hold time ^{Note 1}		thd:sta	<110>	4.0	-	0.6	_	μs
SCL0 clock low	r-level width	tLOW	<111>	4.7	-	1.3	_	μs
SCL0 clock hig	h-level width	tніgн	<112>	4.0	-	0.6	_	μs
Setup time for s conditions	start/restart	tsu:sta	<113>	4.7	-	0.6	_	μs
Data hold time	CBUS compatible master	thd:dat	<114>	5.0	-	-	_	μs
	l ² C mode			0 ^{Note 2}	-	0 ^{Note 2}	0.9 ^{Note 3}	μs
Data setup time	9	tsu:dat	<115>	250	-	100 ^{Note 4}	_	ns
SDA0 and SCL	0 signal rise time	t₽	<116>	-	1000	20 + 0.1Cb ^{Note 5}	300	ns
SDA0 and SCL	0 signal fall time	t⊧	<117>	-	300	20 + 0.1Cb ^{Note 5}	300	ns
Stop condition	setup time	tsu:sto	<118>	4.0	-	0.6	-	μs
Pulse width of s input filter	spike suppressed by	tsp	<119>	_	-	0	50	ns
Capacitance lo	ad of each bus line	Cb		-	400	-	400	pF

Notes 1. At the start condition, the first clock pulse is generated after the hold time.

- 2. The system requires a minimum of 300 ns hold time internally for the SDA0 signal (at VIHmin. of SCL0 signal) in order to occupy the undefined area at the falling edge of SCL0.
- **3.** If the system does not extend the SCL0 signal low hold time (tLow), only the maximum data hold time (tHD:DAT) needs to be satisfied.
- **4.** The high-speed mode l²C bus can be used in the normal-mode l²C bus system. In this case, set the high-speed mode l²C bus so that it meets the following conditions.
 - If the system does not extend the SCL0 signal's low state hold time: tsu:DAT $\geq 250~\text{ns}$
 - If the system extends the SCL0 signal's low state hold time: Transmit the following data bit to the SDA0 line prior to the SCL0 line release (tRmax. + tsu:DAT = 1000 + 250 = 1250 ns: Normal mode l²C bus specification).
- 5. Cb: Total capacitance of one bus line (unit: pF)



I²C Bus Mode (Y Products (Products with On-Chip I²C) Only)

A/D Converter

 $(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution			10	10	10	bit
Overall error ^{Note 1}	AINL	$4.0 \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$		±0.2	±0.4	%FSR
		$2.7 \leq AV_{\text{REF0}} \leq 4.0 \text{ V}$		±0.3	±0.6	%FSR
Conversion time	t CONV	$4.0 \le AV_{\text{REF0}} \le 5.5 \text{ V}$	14		100	μs
		$2.7 \leq AV_{\text{REF0}} \leq 4.0 \text{ V}$	17		100	μs
Zero-scale error ^{Note 1}	Ezs	$4.0 \le AV_{\text{REF0}} \le 5.5 \text{ V}$			±0.4	%FSR
		$2.7 \leq AV_{\text{REF0}} \leq 4.0 \text{ V}$			±0.6	%FSR
Full-scale error ^{Note 1}	Efs	$4.0 \le AV_{\text{REF0}} \le 5.5 \text{ V}$			±0.4	%FSR
		$2.7 \leq AV_{\text{REF0}} \leq 4.0 \text{ V}$			±0.6	%FSR
Non-linearity error ^{Note 2}	ILE	$4.0 \le AV_{\text{REF0}} \le 5.5 \text{ V}$			±2.5	LSB
		$2.7 \leq AV_{\text{REF0}} \leq 4.0 \text{ V}$			±4.5	LSB
Differential linearity	DLE	$4.0 \le AV_{\text{REF0}} \le 5.5 \text{ V}$			±1.5	LSB
error ^{Note 2}		$2.7 \leq AV_{\text{REF0}} \leq 4.0 \text{ V}$			±2.0	LSB
Analog input voltage	VIAN		0		AV _{REF0}	V
AVREF0 current	IA REF0	When using A/D converter		1.3	2.5	mA
		When not using A/D converter ^{Note 3}		1.0	10	μA

Notes 1. Excluding quantization error (±0.05 %FSR).

2. Excluding quantization error (± 0.5 LSB).

3. ADM.ADCS bit = 0, ADM.ADCS2 bit = 0

Remark LSB: Least Significant Bit

FSR: Full Scale Range

D/A Converter

 $(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Resolution						8	bit
Overall error ^{Notes 1, 2}		Load condition	on = 2 M Ω			1.2	%FSR
		Load condition	on = 4 M Ω			0.8	%FSR
		Load condition	on = 10 M Ω			0.6	%FSR
Settling time ^{Note 2}		C = 30 pF	$V_{DD} = 4.5$ to 5.5 V			10	μs
			$V_{DD} = 2.7 \text{ to } 4.5 \text{ V}$			15	μs
Output resistance ^{Note 3}	Ro	Output data:	DACSn register = 55H		8		kΩ
AVREF1 currentNote 4	IAV _{REF1}	During D/A c	conversion		1.5	3.0	mA
		When D/A co	onversion stopped		1.0	10	μA

Notes 1. Excluding quantization error (±0.2 %FSR).

2. R is the D/A converter output pin load resistance, and C is the D/A converter output pin load capacitance.

3. Value of 1 channel of D/A converter

4. Value of 2 channels of D/A converter

Remark n = 0, 1

Flash Memory Programming Characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{ C}_{L} = 50 \text{ pF}$

(1) Basic characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Programming operation		REGC = V _{DD} = 4.5 to 5.5 V	2		20	MHz
frequency		REGC = V _{DD} = 4.0 to 5.5 V	2		16	MHz
		REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V	2		16	MHz
		REGC = V _{DD} = 2.7 to 5.5 V	2		10	MHz
Supply voltage	VDD		2.7		5.5	V
Number of rewrites	CERWR	Note	100		Times	
Programming temperature	twrw		-40		+85	°C

Note When writing initially to shipped products, it is counted as one rewrite for both "erase to write" and "write only".


Example (P: Write, E: Erase)

Shipped product $\longrightarrow P \rightarrow E \rightarrow P \rightarrow E \rightarrow P$: 3 rewrites Shipped product $\rightarrow E \rightarrow P \rightarrow E \rightarrow P \rightarrow E \rightarrow P$: 3 rewrites

(2) Serial write operation characteristics

Parameter	Syr	nbol	Conditions	MIN.	TYP.	MAX.	Unit
Setup time from VDDT to FLMD0T	top	<120>		10 ms		3 s	
Start time from RESET (after oscillation stabilization time secured) to FLMD0 pulse input	trp	<121>		66611.2/fx			S
FLMD0 pulse high-/low-level width	t₽w	<122>		10		100	μs
FLMD0 pulse rise time	tR	<123>				50	ns
FLMD0 pulse fall time	t⊧	<124>				50	ns

Flash Write Mode Setting Timing



CHAPTER 30 ELECTRICAL SPECIFICATIONS (STANDARD PRODUCTS (MASK ROM VERSION OF 128 KB OR LESS AND TWO-POWER FLASH MEMORY VERSION), (A) GRADE PRODUCTS)

Standard products are as follows.

μPD703212, 703212Y, 703213, 703213Y, 703214, 703214Y, 70F3214, 70F3214Y

(A) grade products are as follows.

µPD703212(A), 703212Y(A), 703213(A), 703213Y(A), 703214(A), 703214Y(A), 70F3214(A), 70F3214Y(A)

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	VDD	VDD = EVDD = AVREF0	-0.3 to +6.5	V
	VPP	Flash memory version, Note 1	-0.3 to +10.5	V
	BVDD	$BV_{DD} \leq V_{DD}$	-0.3 to V _{DD} + $0.3^{Note 2}$	V
	EVDD	VDD = EVDD = AVREF0	-0.3 to +6.5	V
	AV _{REF0}	VDD = EVDD = AVREF0	-0.3 to +6.5	V
	AV _{REF1}	$AV_{REF1} \le V_{DD}$ (D/A output mode) $AV_{REF1} = AV_{REF0} = V_{DD}$ (port mode)	-0.3 to V _{DD} + $0.3^{Note 2}$	V
	Vss	Vss = EVss = BVss = AVss	-0.3 to +0.3	V
	AVss	Vss = EVss = BVss = AVss	-0.3 to +0.3	V
	BVss	Vss = EVss = BVss = AVss	-0.3 to +0.3	V
	EVss	Vss = EVss = BVss = AVss	-0.3 to +0.3	V
Input voltage	VII	P00 to P06, P30 to P35, P38, P39, P40 to P42, P50 to P55, P90 to P915, RESET	-0.3 to EV _{DD} + $0.3^{Note 2}$	V
	Vı2	PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15, PDH0 to PDH5	-0.3 to BV _{DD} + 0.3 ^{Note 2}	V
	VI3	P10, P11	-0.3 to AV _{REF1} + 0.3 ^{Note 2}	V
	V _{I4}	P36, P37	-0.3 to +13 ^{Note 3}	V
	V ₁₅	X1, X2, XT1, XT2	-0.3 to V _{DD} + 0.3 ^{Note 2}	V
Analog input voltage	VIAN	P70 to P77	-0.3 to AVREF0 + 0.3 ^{Note 2}	V


Absolute Maximum Ratings (T_A = 25°C) (1/2)

- **Notes 1.** Make sure that the following conditions of the VPP voltage application timing are satisfied when the flash memory is written.
 - When supply voltage rises

VPP must exceed VDD 15 μ s or more after VDD has reached the lower-limit value (2.7 V) of the operating voltage range (see a in the figure below).

• When supply voltage drops

VDD must be lowered 10 μ s or more after VPP falls below the lower-limit value (2.7 V) of the operating voltage range of VDD (see b in the figure below).



- 2. Be sure not to exceed the absolute maximum ratings (MAX. value) of each supply voltage.
- 3. When an on-chip pull-up resistor is not specified by a mask option. The same as V₁₁ when a pull-up resistor is specified.

Parameter	Symbol	Conditions		Ratings	Unit
Output current, low	lo∟	Note	Per pin	20	mA
		P36 to P39		30	mA
		P00 to P06, P30 to P39, P40 to P42	Total of all	35	mA
		P50 to P55, P90 to P915	pins: 70 mA	35	mA
		PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6	Total of all pins:	35	mA
		PDL0 to PDL15, PDH0 to PDH5	70 mA	35	mA
Output current, high	Іон	Note	Per pin	-10	mA
		P00 to P06, P30 to P35, P40 to P42	Total of all	-30	
		P50 to P55, P90 to P915	pins: –60 mA	-30	mA
		PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6	Total of all pins:	-30	mA
		PDL0 to PDL15, PDH0 to PDH5	–60 mA	-30	mA
Operating ambient temperature	TA			-40 to +85	°C
Storage temperature	Tstg	Mask ROM version		-65 to +150	°C
		Flash memory version		-40 to +125	°C

Absolute Maximum Ratings (T_A = 25°C) (2/2)

Note P00 to P06, P10, P11, P30 to P35, P40 to P42, P50 to P55, P90 to P915, PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15, PDH0 to PDH5

- Cautions 1. Do not directly connect the output (or I/O) pins of IC products to each other, or to VDD, VCC, and GND. Open-drain pins or open-collector pins, however, can be directly connected to each other. Direct connection of the output pins between an IC product and an external circuit is possible, if the output pins can be set to the high-impedance state and the output timing of the external circuit is designed to avoid output conflict.
 - 2. Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded. The ratings and conditions indicated for DC characteristics and AC characteristics represent the quality assurance range during normal operation.

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit	
Input capacitance	Ci	fx = 1 MHz	P70 to P77			15	pF
I/O capacitance	Сю	Unmeasured pins	Note			15	pF
		returned to 0 V	P36 to P39			20	pF

Note P00 to P06, P10, P11, P30 to P35, P40 to P42, P50 to P55, P90 to P915, PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15, PDH0 to PDH5

Remark fx: Main clock oscillation frequency

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input frequency	fx		2		5	MHz
Output frequency	fxx		8		20	MHz
Lock time	t PLL	After VDD reaches 2.7 V (MIN.)			200	μs

PLL Characteristics ($T_A = -40$ to $+85^{\circ}C$, $V_{DD} = 2.7$ to 5.5 V, $V_{SS} = 0$ V)


Operating Conditions

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}$

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Internal system clock	fclĸ	In PLL mode	REGC = V_{DD} = 4.5 to 5.5 V	0.25		20	MHz
frequency			$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	0.25		16	MHz
			REGC = 10 μF, V _{DD} = 4.0 to 5.5 V	0.25		16	MHz
			REGC = V _{DD} = 2.7 to 5.5 V	0.25		10	MHz
		In clock-through mode	REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V	0.0625		10	MHz
			REGC = V _{DD} = 2.7 to 5.5 V	0.0625		10	MHz
		Operating with subclock	REGC = V_{DD} = 2.7 to 5.5 V or REGC = 10 μ F, V_{DD} = 4.0 to 5.5 V		32.768		kHz

Remark fx: Main clock oscillation frequency

Internal System Clock Frequency vs. Supply Voltage



Main Clock Oscillator Characteristics

Recommended Circuit	Parameter		Conditions	MIN.	TYP.	MAX.	Unit
	Oscillation	In PLL mode	REGC = V_{DD} = 4.5 to 5.5 V	2		5	MHz
X1 X2	frequency		REGC = V _{DD} = 4.0 to 5.5 V	2		4	MHz
	(fx) ^{Note 1}		REGC = 10 μF, V _{DD} = 4.0 to 5.5 V	2		4	MHz
			REGC = V _{DD} = 2.7 to 5.5 V	2		2.5	MHz
		In clock-	$REGC = V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$	2		10	MHz
7/7		through mode	REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V	2		10	MHz
	Oscillation stabilization	After reset is released	OSTS0 = 1		2 ¹⁵ /fx		S
	time ^{Note 2}	After STOP mo	de is released		Note 3		s

(1) Crystal resonator, ceramic resonator ($T_A = -40$ to $+85^{\circ}C$, $V_{DD} = 2.7$ to 5.5 V, $V_{SS} = 0$ V)

Notes 1. Indicates only oscillator characteristics.

- 2. Time required to stabilize the resonator after reset or STOP mode is released.
- **3.** The value differs depending on the OSTS register settings.

(2) External clock (T_A = -40 to $+85^{\circ}$ C, REGC = V_{DD} = 2.7 to 5.5 V, V_{SS} = 0 V)

Recommended Circuit	Parameter		MIN.	TYP.	MAX.	Unit		
<u>x1 x2</u> f	Input	In PLL mode	REGC = V_{DD} = 4.5 to 5.5 V	2		5	MHz	
	frequency		REGC = V_{DD} = 4.0 to 5.5 V	2		4	MHz	
	(fx) ^{Note}		REGC = V _{DD} = 2.7 to 5.5 V	2		2.5	MHz	
		In clock-	REGC = V _{DD} = 2.7 to 5.5 V	2		10	MHz	
		through mode						

Note The duty ratio of the input waveform must be within $50\% \pm 5\%$.

Cautions 1. When using the main clock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vss.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.
- 2. When the main clock is stopped and the device is operating on the subclock, wait until the oscillation stabilization time has been secured by the program before switching back to the main clock.
- 3. When REGC = 10 μ F, the supply voltage to the oscillator is the on-chip regulator output (3.6 V (TYP.)). However, the supply voltage to the oscillator is V_{DD} in the following modes.
 - After reset (except during WDTRES1 and oscillation stabilization time)
 - In STOP mode
 - In Sub-IDLE mode

Manufacturer	Product Name	Туре	Oscillation Frequency	Recomme	ended Circui	t Constant	Oscillation Voltage Range		
			fxx (MHz)	C1 (pF)	C2 (pF)	Rd (kΩ)	MIN. (V)	MAX. (V)	
Murata Mfg.	CSTCC2M00G56-R0	SMD	2.000	47	47	0	2.7	5.5	
Co., Ltd.	CSTCC3M00G56-R0	SMD	3.000	47	47	0	2.7	5.5	
	CSTCR4M00G55-R0	SMD	4.000	39	39	0	2.7	5.5	
	CSTLS4M00G56-B0			47	47	0	2.7	5.5	
	CSTCR5M00G55-R0	SMD	5.000	39	39	0	2.7	5.5	
	CSTLS5M00G56-B0			47	47	0	2.7	5.5	
	CSTCE10M0G52-R0	SMD	10.000	10	10	0	2.7	5.5	
	CSTLS10M0G53-B0			15	15	0	2.7	5.5	
	CSTCC2M00G56A-R0	SMD	2.000	47	47	0	2.7	5.5	
	CSTCC3M00G56A-R0	SMD	3.000	47	47	0	2.7	5.5	
	CSTCR4M00G55A-R0	SMD	4.000	39	39	0	2.7	5.5	
	CSTCR5M00G55A-R0	SMD	5.000	39	39	0	2.7	5.5	
	CSTCE10M0G52A-R0	SMD	10.000	10	10	0	2.7	5.5	

(i) Murata Manufacturing Co., Ltd.: Ceramic resonator (T_A = -40 to +85°C)

Caution This oscillator constant is a reference value based on evaluation under a specific environment by the resonator manufacturer. If optimization of oscillator characteristics is necessary in the actual application, apply to the resonator manufacturer for evaluation on the implementation circuit. The oscillation voltage and oscillation frequency indicate only oscillator characteristics. Use the V850ES/KG1 so that the internal operating conditions are within the specifications of the DC and AC characteristics.

Subclock Oscillator Characteristics

Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
	Oscillation frequency (fxT) ^{Note 1}		32	32.768	35	kHz
	Oscillation stabilization time ^{Note 2}			10		S

(1) Crystal resonator (T_A = -40 to $+85^{\circ}$ C, V_{DD} = 2.7 to 5.5 V, V_{SS} = 0 V)

Notes 1. Indicates only oscillator characteristics.

2. Time required from when V_{DD} reaches oscillation voltage range (2.7 V (MIN.)) to when the crystal resonator stabilizes.

(2) External clock ($T_A = -40$ to $+85^{\circ}C$, REGC = $V_{DD} = 2.7$ to 5.5 V, Vss = 0 V)

Recommended Circuit Parameter		Conditions	MIN.	TYP.	MAX.	Unit
XT1 XT2	Input frequency (f _{XT}) ^{Note}	REGC = V _{DD} = 2.7 to 5.5 V	32		35	kHz

Note The duty ratio of the input waveform must be within $50\% \pm 5\%$.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vss.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.
- 2. The subclock oscillator is designed as a low-amplitude circuit for reducing power consumption, and is more prone to malfunction due to noise than the main clock oscillator. Particular care is therefore required with the wiring method when the subclock is used.
- 3. When REGC = 10 μ F, the supply voltage to the oscillator is the on-chip regulator output (3.6 V
 - (TYP.)). However, the supply voltage to the oscillator is V_{DD} in the following modes.
 - After reset (except during WDTRES1 and oscillation stabilization time)
 - In STOP mode
 - In Sub-IDLE mode

Cautions 1. When using the subclock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}) (1/5)$

Parameter	Symbol	Condit	ions	MAX.	Unit
Output current, high	Іон1	Per pin for P00 to P06, P10, F P42, P50 to P55, P90 to P915		-5.0	mA
		Total of P00 to P06, P30 to	EV _{DD} = 4.0 to 5.5 V	-30	mA
		P35, P40 to P42	EV _{DD} = 2.7 to 5.5 V	-15	mA
		Total of P50 to P55, P90 to P915	EV _{DD} = 4.0 to 5.5 V	-30	mA
			EV _{DD} = 2.7 to 5.5 V	-15	mA
	Іон2	Per pin for PCM0 to PCM3, P PCT4, PCT6, PDH0 to PDH5,		-5.0	mA
		Total of PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6	BV _{DD} = 4.0 to 5.5 V	-30	mA
			BV _{DD} = 2.7 to 5.5 V	-15	mA
		Total of PDL0 to PDL15,	BV _{DD} = 4.0 to 5.5 V	-30	mA
		PDH0 to PDH5	BV _{DD} = 2.7 to 5.5 V	-15	mA
Output current, low	IOL1	Per pin for P00 to P06, P10, P11, P30 to P35, P40 to P42, P50 to P55, P90 to P915		10	mA
		Per pin for P36 to P39	EV _{DD} = 4.0 to 5.5 V	15	mA
			EV _{DD} = 2.7 to 5.5 V	8	mA
		Total of P00 to P06, P30 to P37, P40 to P42		30	mA
		Total of P38, P39, P50 to P55	30	mA	
	IOL2	Per pin for PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDH0 to PDH5, PDL0 to PDL15		10	mA
		Total of PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6		30	mA
		Total of PDL0 to PDL15, PDH	0 to PDH5	30	mA

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$ (2/5)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input voltage, high	VIH1	Note 1	0.7EVDD		EVDD	V
	VIH2	Note 2	0.8EVDD		EVDD	V
	Vінз	Note 3	0.7BVDD		BVDD	V
	VIH4	P70 to P77	0.7AVREF0		AV _{REF0}	V
	VIH5	P10, P11 ^{Note 4}	0.7AVREF1		AV _{REF1}	V
	VIH6	P36, P37	0.7EVDD		12 ^{Note 5}	V
	VIH7 ^{Note 6}	X1, X2, XT1, XT2	$V_{\text{DD}}-0.5$		V _{DD}	V
Input voltage, low	VIL1	Note 1	EVss		0.3EVDD	V
	VIL2	Note 2	EVss		0.2EVDD	V
	VIL3	Note 3	BVss		0.3BVDD	V
	VIL4	P70 to P77	AVss		0.3AVREF0	V
	VIL5	P10, P11 ^{Note 4}	AVss		0.3AV _{REF1}	ro V
	VIL6	P36, P37	EVss		0.3EV _{DD}	V
	VIL7 ^{Note 6}	X1, X2, XT1, XT2	Vss		0.4	V

Notes 1. P00, P01, P30, P41, P98, P911 and their alternate-function pins.

2. RESET, P02 to P06, P31 to P35, P38, P39, P40, P42, P50 to P55, P90 to P97, P99, P910, P912 to P915 and their alternate-function pins.

- **3.** PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15, PDH0 to PDH5 and their alternate-function pins.
- 4. When used as port pins, set $AV_{REF1} = AV_{REF0} = V_{DD}$.
- 5. When an on-chip pull-up resistor is not specified by a mask option. EVDD when a pull-up resistor is specified.
- 6. When external clock is used.

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}) (3/5)$

Parameter	Symbol	C	Conditions	MIN.	TYP.	MAX.	Unit
Output voltage, high	Vон1	Note 1	Iон = -2.0 mA, EV _{DD} = 4.0 to 5.5 V	EV _{DD} - 1.0		EVDD	V
		Note 2	Iон = -0.1 mA, EVpd = 2.7 to 5.5 V	EV _{DD} - 0.5		EVDD	V
	Vон2	Note 3	$I_{OH} = -2.0 \text{ mA},$ BV _{DD} = 4.0 to 5.5 V	BV _{DD} - 1.0		BVDD	V
		Note 4	$I_{OH} = -0.1 \text{ mA},$ BV _{DD} = 2.7 to 5.5 V	BV _{DD} - 0.5		BVdd	V
	Vонз	P10, P11 ^{Note 5}	Іон = -2.0 mA	AVREF1 - 1.0		AV _{REF1}	V
			Iон = -0.1 mA	AV _{REF1} – 0.5		AV _{REF1}	V
Output voltage, low	V _{OL1}	Note 6	IOL = 2.0 mA ^{Note 7}	0		0.8	V
	V _{OL2}	Note 8	IOL = 2.0 mA ^{Note 7}	0		0.8	V
	Vol3	P10, P11 ^{Note 5}	lo∟ = 2 mA	0		0.8	V
	Vol4	P36 to P39	Io∟ = 15 mA, EV _{DD} = 4.0 to 5.5 V	0		2.0	V
			Io∟ = 8 mA, EV _{DD} = 3.0 to 5.5 V	0		1.0	V
			Io∟ = 5 mA, EV _{DD} = 2.7 to 5.5 V	0		1.0	V
Input leakage current, high	Ішн	$V_{\text{IN}} = V_{\text{DD}}$				3.0	μA
Input leakage current, low	Ilil	VIN = 0 V	$V_{IN} = 0 V$			-3.0	μA
Output leakage current, high	Ігон	Vo = Vdd				3.0	μA
Output leakage current, low	Ilol	Vo = 0 V				-3.0	μA
Pull-up resistor	R∟	VIN = 0 V		10	30	100	kΩ
VPP supply voltage ^{Note 9}	V _{PP1}	Normal operation		0		0.2Vdd	V

<R>

Notes 1. Total of P00 to P06, P30 to P35, P40 to P42 and their alternate-function pins: $I_{OH} = -30 \text{ mA}$, total of P50 to P55, P90 to P915 and their alternate-function pins: $I_{OH} = -30 \text{ mA}$.

- **2.** Total of P00 to P06, P30 to P35, P40 to P42 and their alternate-function pins: $I_{OH} = -15$ mA, total of P50 to P55, P90 to P915 and their alternate-function pins: $I_{OH} = -15$ mA.
- **3.** Total of PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6: $I_{OH} = -30 \text{ mA}$, total of PDH0 to PDH5, PDL0 to PDL15 and their alternate-function pins: $I_{OH} = -30 \text{ mA}$.
- 4. Total of PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6: $I_{OH} = -15 \text{ mA}$, total of PDH0 to PDH5, PDL0 to PDL15 and their alternate-function pins: $I_{OH} = -15 \text{ mA}$.
- 5. When used as port pins, set $AV_{REF1} = AV_{REF0} = V_{DD}$.
- **6.** Total of P00 to P06, P30 to P37, P40 to P42 and their alternate-function pins: $I_{OL} = 30$ mA, total of P38, P39, P50 to P55, P90 to P915 and their alternate-function pins: $I_{OL} = 30$ mA.
- 7. Refer to IOL1 for IOL of P36 to P39.
- **8.** Total of PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6 and their alternate-function pins: Io_L = 30 mA, total of PDH0 to PDH5, PDL0 to PDL15 and their alternate-function pins: Io_L = 30 mA.
- **9.** μPD70F3214, 70F3214Y only

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{Vss} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}) (4/5)$

Parameter	Symbol	Conditions		MIN.	TYP. ^{Note 2}	MAX.	Unit
Supply current ^{Note 1} (flash memory version)	Idd1	Normal operation	fxx = 20 MHz (fx = 5 MHz) (in PLL mode) REGC = V _{DD} = 5 V ±10%		43	60	mA
			fxx = 16 MHz (fx = 4 MHz) (in PLL mode) REGC = 10 μ F V _{DD} = 5 V ±10%		27	40	mA
			fxx = 10 MHz (fx = 10 MHz) REGC = V _{DD} = 3 V ±10%		14	29	mA
	IDD2	HALT mode	fxx = 20 MHz (fx = 5 MHz) (in PLL mode) REGC = V _{DD} = 5 V ±10%		18	28	mA
			fxx = 16 MHz (fx = 4 MHz) (in PLL mode) REGC = 10 μ F V _{DD} = 5 V ±10%		11	20	mA
			fxx = 10 MHz (fx = 10 MHz) REGC = V _{DD} = 3 V ±10%		6	11	mA
	Годз	IDLE mode	fx = 5 MHz (when PLL mode off) REGC = V_{DD} = 5 V ±10%		1200	2000	μA
			fx = 4 MHz (when PLL mode off) REGC = 10 μ F V _{DD} = 5 V ±10%		900	1600	μA
			fx = 10 MHz (when PLL mode off) REGC = V_{DD} = 3 V ±10%		900	1600	μA
	IDD4	Subclock operating mode	fxr = 32.768 kHz Main clock stopped		190	320	μA
	IDD5	Subclock IDLE mode	$f_{xT} = 32.768 \text{ kHz}$ Main clock stopped, watch timer operating		15	60	μA
	Idde	STOP mode	Subclock stopped (XT1 = Vss, when PSMR.XTSTP bit = 1)		0.1	30	μA

Notes 1. Total current of VDD, EVDD, and BVDD (all ports stopped). AVREF0 and AVREF1 are not included.

2. TYP. values are formed using the following voltage.

 $V_{DD} = 5.0 \text{ V}$ when $V_{DD} = 5 \text{ V} \pm 10\%$ $V_{DD} = 3.0 \text{ V}$ when $V_{DD} = 3 \text{ V} \pm 10\%$

- Remark fxx: Main clock frequency
 - fx: Main clock oscillation frequency
 - fxT: Subclock frequency

DC Characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}) (5/5)$

Parameter	Symbol		Conditions	MIN.	TYP. ^{Note 2}	MAX.	Unit
Supply current ^{Note 1} (mask ROM version)	Idd1	Normal operation	fxx = 20 MHz (fx = 5 MHz) (in PLL mode) REGC = V _{DD} = 5 V ±10%		30	45	mA
			fxx = 16 MHz (fx = 4 MHz) (in PLL mode) REGC = 10 μ F V _{DD} = 5 V ±10%		18	30	mA
			fxx = 10 MHz (fx = 10 MHz) REGC = V _{DD} = 3 V ±10%		9	18	mA
	IDD2	HALT mode	fxx = 20 MHz (fx = 5 MHz) (in PLL mode) REGC = V _{DD} = 5 V ±10%		17	25	mA
			fxx = 16 MHz (fx = 4 MHz) (in PLL mode) REGC = 10 μF V _{DD} = 5 V ±10%		10	18	mA
			fxx = 10 MHz (fx = 10 MHz) REGC = V _{DD} = 3 V ±10%		5	10	mA
	Idd3	IDLE mode	$\label{eq:result} \begin{array}{l} fx = 5 \mbox{ MHz} \\ (\mbox{when PLL mode off}) \\ \mbox{REGC} = V_{\mbox{DD}} = 5 \mbox{ V} \pm 10\%^{\mbox{Note 3}} \end{array}$		900	1400	μA
			fx = 4 MHz (when PLL mode off) REGC = 10 μ F V _{DD} = 5 V ±10%		600	1000	μA
			fx = 10 MHz (when PLL mode off) REGC = V_{DD} = 3 V ±10%		600	1000	μΑ
	IDD4	Subclock operating mode	fxt = 32.768 kHz Main clock stopped		70	160	μA
	Idd5	Subclock IDLE mode	fxr = 32.768 kHz Main clock stopped, watch timer operating		15	60	μA
	Idd6	STOP mode	Subclock stopped (XT1 = Vss, when PSMR.XTSTP bit = 1)		0.1	30	μA

Notes 1. Total current of VDD, EVDD, and BVDD (all ports stopped). AVREF0 and AVREF1 are not included.

2. TYP. values are formed using the following voltage.

VDD=5.0~V when $V\text{DD}=5~V\pm10\%$

VDD=3.0~V when $V\text{DD}=3~V\pm10\%$


- 3. When the capacitance of the capacitor in the oscillator is 15 pF.
- **Remark** fxx: Main clock frequency
 - fx: Main clock oscillation frequency
 - fxT: Subclock frequency

Data Retention Characteristics

STOP Mode ($T_A = -40$ to $+85^{\circ}C$)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention voltage	VDDDR	STOP mode	2.0		5.5	V
STOP release signal input time	t DREL		0			μs

Caution Shifting to STOP mode and restoring from STOP mode must be performed within the rated operating range.




AC Characteristics


AC Test Input Measurement Points (VDD, AVREF0, AVREF1, EVDD, BVDD)



AC Test Output Measurement Points




Load Conditions



$\label{eq:clkout} \begin{array}{l} \text{ClkOUT Output Timing} \\ (\text{T}_{\text{A}} = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{\text{DD}} = \text{EV}_{\text{DD}} = \text{AV}_{\text{REF0}} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \leq \text{BV}_{\text{DD}} \leq \text{V}_{\text{DD}}, 2.7 \text{ V} \leq \text{AV}_{\text{REF1}} \leq \text{V}_{\text{DD}}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = \text{BV}_{\text{SS}} = \text{AV}_{\text{SS}} = 0 \text{ V}, \text{C}_{\text{L}} = 50 \text{ pF} \end{array}$

Parameter	Sym	bol	Conditions	MIN.	MAX.	Unit
Output cycle	tсүк	<1>		50 ns	30.6 <i>µ</i> s	
High-level width	twкн	<2>	V _{DD} = 4.0 to 5.5 V	tсүк/2 – 17		ns
			V _{DD} = 2.7 to 5.5 V	tсук/2 – 26		ns
Low-level width	twĸ∟	<3>	V _{DD} = 4.0 to 5.5 V	tсүк/2 – 17		ns
			V _{DD} = 2.7 to 5.5 V	tсүк/2 – 26		ns
Rise time	tĸĸ	<4>	V _{DD} = 4.0 to 5.5 V		17	ns
			V _{DD} = 2.7 to 5.5 V		26	ns
Fall time	tкғ	<5>	V _{DD} = 4.0 to 5.5 V		17	ns
			V _{DD} = 2.7 to 5.5 V		26	ns

Clock Timing



Bus Timing

(1) In multiplex bus mode

(a) Read/write cycle (CLKOUT asynchronous)

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 4.0 \text{ to } 5.5 \text{ V}, 4.0 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 4.0 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}) (1/2)$

	Parameter	Symbo	ol	Conditions	MIN.	MAX.	Unit
	Address setup time (to ASTB \downarrow)	t sast	<6>		(0.5 + tasw)T - 23		ns
<r></r>	Address hold time (from ASTB↓)	t HSTA	<7>		(0.5 + tанw)T – 15		ns
	Delay time from $\overline{\mathrm{RD}}\downarrow$ to address float	t FRDA	<8>			16	ns
	Data input setup time from address	tsaid	<9>			(2 + n + tasw + tahw)T - 40	ns
<r></r>	Data input setup time from $\overline{\text{RD}} \downarrow$	tsrid	<10>			(1 + n)T – 25	ns
	Delay time from ASTB \downarrow to $\overline{\mathrm{RD}}, \overline{\mathrm{WRm}} \downarrow$	t dstrdwr	<11>		(0.5 + tанw)T – 20		ns
	Data input hold time (from \overline{RD})	thrdid	<12>		0		ns
	Address output time from $\overline{\text{RD}} \uparrow$	t drda	<13>		(1 + i)T – 16		ns
	Delay time from $\overline{\text{RD}}, \overline{\text{WRm}}^{\uparrow}$ to ASTB [↑]	t DRDWRST	<14>		0.5T – 10		ns
	Delay time from $\overline{\mathrm{RD}}$ to ASTB	t drdst	<15>		(1.5 + i + tasw)T - 10		ns
	RD, WRm low-level width	twrdwrl	<16>		(1 + n)T – 10		ns
<r></r>	ASTB high-level width	twsтн	<17>		(1 + i + tasw)T – 25		ns
	Data output time from $\overline{\text{WRm}}\downarrow$	towrod	<18>			20	ns
	Data output setup time (to $\overline{\text{WRm}}$)	tsodwr	<19>		(1 + n)T – 25		ns
	Data output hold time (from \overline{WRm})	thwrod	<20>		T – 15		ns
	WAIT setup time (to address)	tsawt1	<21>	n ≥ 1		(1.5 + tasw + tahw)T - 45	ns
		tsawt2	<22>			(1.5 + n + tasw + taнw)T – 45	ns
	WAIT hold time (from address)	thawt1	<23>	n ≥ 1	(0.5 + n + tasw + tahw)T		ns
		thawt2	<24>		(1.5 + n + tasw + tahw)T		ns
	$\overline{\text{WAIT}}$ setup time (to ASTB \downarrow)	tsstwt1	<25>	n ≥ 1		(1 + tанw)T – 32	ns
		tsstwt2	<26>			(1 + n + tанw)T – 32	ns
	WAIT hold time (from ASTB↓)	tHSTWT1	<27>	n ≥ 1	(n + tанw)T		ns
		tHSTWT2	<28>		(1 + n + tанw)Т		ns

Remarks 1. tasw: Number of address setup wait clocks (0 or 1)

tanw: Number of address hold wait clocks (0 or 1)

- **2.** T = 1/fcpu (fcpu: CPU operating clock frequency)
- n: Number of wait clocks inserted in the bus cycle The sampling timing changes when a programmable wait is inserted.
- **4.** m = 0, 1
- 5. i: Number of idle states inserted after a read cycle (0 or 1)
- 6. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

	Parameter	Symbol		Conditions	MIN.	MAX.	Unit
	Address setup time (to ASTB \downarrow)	t sast	<6>		(0.5 + tasw)T – 42		ns
<r></r>	Address hold time (from ASTB \downarrow)	t HSTA	<7>		(0.5 + tанw)T – 30		ns
	Delay time from $\overline{\mathrm{RD}}\downarrow$ to address float	t frda	<8>			32	ns
	Data input setup time from address	tsaid	<9>			(2 + n + tasw + tahw)T - 72	ns
<r></r>	Data input setup time from $\overline{RD} {\downarrow}$	tsrid	<10>			(1 + n)T – 40	ns
	Delay time from ASTB \downarrow to $\overline{\text{RD}}, \overline{\text{WRm}}\downarrow$	t dstrdwr	<11>		(0.5 + tанw)T – 35		ns
	Data input hold time (from $\overline{\text{RD}}^{\uparrow}$)	thrdid	<12>		0		ns
	Address output time from $\overline{\rm RD} \uparrow$	t drda	<13>		(1 + i)T – 32		ns
	Delay time from $\overline{\text{RD}}, \overline{\text{WRm}}$ to ASTB \uparrow	t DRDWRST	<14>		0.5T – 20		ns
	Delay time from $\overline{RD} \uparrow$ to $ASTB \downarrow$	t drdst	<15>		(1.5 + i + tasw)T – 20		ns
	RD, WRm low-level width	twrdwrl	<16>		(1 + n)T – 20		ns
<r></r>	ASTB high-level width	twsтн	<17>		(1 + i + tasw)T – 50		ns
	Data output time from $\overline{WRm} \downarrow$	towrod	<18>			35	ns
	Data output setup time (to $\overline{\text{WRm}}$)	tsodwr	<19>		(1 + n)T – 40		ns
	Data output hold time (from $\overline{\text{WRm}}^\uparrow$)	thwrod	<20>		T – 30		ns
	WAIT setup time (to address)	tsawt1	<21>	n ≥ 1		(1.5 + tasw + tahw)T - 80	ns
		tsawt2	<22>			(1.5 + n + tasw + tahw)T - 80	ns
	WAIT hold time (from address)	thawt1	<23>	n ≥ 1	(0.5 + n + tasw + taнw)Т		ns
		thawt2	<24>		(1.5 + n + tasw + taнw)Т		ns
	WAIT setup time (to ASTB↓)	tsstwt1	<25>	n ≥ 1		(1 + tанw)T – 60	ns
		tsstwt2	<26>			(1 + n + tанw)T – 60	ns
	WAIT hold time (from ASTB↓)	tHSTWT1	<27>	n ≥ 1	(n + tанw)Т		ns
		tнรтwт2	<28>		(1 + n + tанw)Т		ns

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{C}_{L} = 50 \text{ pF}) (2/2)$

Caution Set the following in accordance with the usage conditions of the CPU operating clock frequency (k = 0, 1).

• 70 ns < 1/fcpu < 84 ns

Set an address setup wait (AWC.ASWk bit = 1).


• 62.5 ns < 1/fcpu < 70 ns

Set an address setup wait (ASWk bit = 1) and address hold wait (AWC.AHWk bit = 1).


Remarks 1. tasw: Number of address setup wait clocks (0 or 1)

tanw: Number of address hold wait clocks (0 or 1)

- 2. T = 1/fcpu (fcpu: CPU operating clock frequency)
- n: Number of wait clocks inserted in the bus cycle The sampling timing changes when a programmable wait is inserted.
- **4.** m = 0, 1
- 5. i: Number of idle states inserted after a read cycle (0 or 1)
- 6. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.



Read Cycle (CLKOUT Asynchronous): In Multiplex Bus Mode



Write Cycle (CLKOUT Asynchronous): In Multiplex Bus Mode

(b) Read/write cycle (CLKOUT synchronous): In multiplex bus mode

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 4.0 \text{ to } 5.5 \text{ V}, 4.0 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 4.0 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}) (1/2)$

Parameter	Sym	bol	Conditions	MIN.	MAX.	Unit
Delay time from CLKOUT↑ to address	t dka	<29>		0	19	ns
Delay time from CLKOUT↑ to address float	tfka	<30>		0	14	ns
Delay time from CLKOUT↓ to ASTB	t DKST	<31>		0	23	ns
Delay time from CLKOUT↑ to RD, WRm	t dkrdwr	<32>		-22	0	ns
Data input setup time (to CLKOUT \uparrow)	tsidk	<33>		15		ns
Data input hold time (from CLKOUT↑)	tнкір	<34>		0		ns
Data output delay time from CLKOUT↑	tокор	<35>			19	ns
$\overline{\text{WAIT}}$ setup time (to CLKOUT \downarrow)	tswтк	<36>		15		ns
$\overline{\text{WAIT}}$ hold time (from CLKOUT \downarrow)	tнкwт	<37>		0		ns

Remarks 1. m = 0, 1


$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}) (2/2)$

Parameter	Sym	bol	Conditions	MIN.	MAX.	Unit
Delay time from CLKOUT↑ to address	tdka	<29>		0	19	ns
Delay time from CLKOUT↑ to address	tfka	<30>		0	18	ns
float						
Delay time from CLKOUT \downarrow to ASTB	t DKST	<31>		0	55	ns
Delay time from CLKOUT↑ to RD, WRm	t dkrdwr	<32>		-22	0	ns
Data input setup time (to CLKOUT↑)	tsidk	<33>		30		ns
Data input hold time (from CLKOUT [↑])	tнкір	<34>		0		ns
Data output delay time from CLKOUT \uparrow	tdкор	<35>			19	ns
$\overline{\text{WAIT}}$ setup time (to CLKOUT \downarrow)	tswтк	<36>		25		ns
$\overline{\text{WAIT}}$ hold time (from CLKOUT \downarrow)	tнкwт	<37>		0		ns


Remarks 1. m = 0, 1

2. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

^{2.} The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.



Read Cycle (CLKOUT Synchronous): In Multiplex Bus Mode



Write Cycle (CLKOUT Synchronous): In Multiplex Bus Mode

(2) In separate bus mode

(a) Read cycle (CLKOUT asynchronous): In separate bus mode

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 4.0 \text{ to } 5.5 \text{ V}, 4.0 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 4.0 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{C}_{L} = 50 \text{ pF} (1/2)$

Parameter	Symb	lol	Conditions	MIN.	MAX.	Unit
Address setup time (to $\overline{RD}\downarrow$)	tsard	<38>		(0.5 + tasw)T - 50		ns
Address hold time (from $\overline{RD}\uparrow$)	thard	<39>		iT – 13		ns
RD low-level width	twrdl	<40>		(1.5 + n + tанw)T – 15		ns
Data setup time (to $\overline{RD}\uparrow$)	tsisd	<41>		30		ns
Data hold time (from $\overline{RD}\uparrow$)	thisd	<42>		0		ns
Data setup time (to address)	tsaid	<43>			(2 + n + tasw + tahw)T - 65	ns
$\overline{\text{WAIT}}$ setup time (to $\overline{\text{RD}}\downarrow$)	tsrdwt1	<44>	n ≥ 1		(0.5 + tанw)T – 32	ns
	tsrdwt2	<45>			(0.5 + n + tанw)T – 32	ns
$\overline{\text{WAIT}}$ hold time (from $\overline{\text{RD}}\downarrow$)	thrdwt1	<46>	n ≥ 1	(n – 0.5 + tанw)T		ns
	thrdwt2	<47>		(n + 0.5 + tанw)T		ns
WAIT setup time (to address)	tsawt1	<48>	n ≥ 1		(1 + tasw + taнw)T - 65	ns
	tsawt2	<49>			(1 + n + tasw + taнw)T - 65	ns
WAIT hold time (from address)	thawt1	<50>	n ≥ 1	(n + tasw + taнw)T		ns
	thawt2	<51>		(1 + n + tasw + tahw)T		ns

Caution Set the following in accordance with the usage conditions of the CPU operating clock frequency (k = 0, 1).

• 1/fcpu < 100 ns

Set an address setup wait (ASWk bit = 1).

- **Remarks 1.** tasw: Number of address setup wait clocks (0 or 1) tahw: Number of address hold wait clocks (0 or 1)
 - **2.** T = 1/fcpu (fcpu: CPU operating clock frequency)
 - **3.** n: Number of wait clocks inserted in the bus cycle The sampling timing changes when a programmable wait is inserted
 - **4.** i: Number of idle states inserted after a read cycle (0 or 1)
 - 5. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

Parameter	Symb	ol	Conditions	MIN.	MAX.	Unit
Address setup time (to $\overline{RD}\downarrow$)	tsard	<38>		(0.5 + tasw)T - 100		ns
Address hold time (from $\overline{RD}\uparrow$)	thard	<39>		iT – 26		ns
RD low-level width	twrdl	<40>		(1.5 + n + tанw)T – 30		ns
Data setup time (to \overline{RD})	tsisd	<41>		60		ns
Data hold time (from \overline{RD})	thisd	<42>		0		ns
Data setup time (to address)	tsaid	<43>			(2 + n + tasw + tahw)T - 120	ns
$\overline{\text{WAIT}}$ setup time (to $\overline{\text{RD}}\downarrow$)	tsrdwt1	<44>	n ≥ 1		(0.5 + tанw)T – 50	ns
	tsrdwt2	<45>			(0.5 + n + tанw)T – 50	ns
$\overline{\text{WAIT}}$ hold time (from $\overline{\text{RD}}\downarrow$)	thrdwt1	<46>	n ≥ 1	(n – 0.5 + tанw)Т		ns
	thrdwt2	<47>		(n + 0.5 + tанw)Т		ns
WAIT setup time (to address)	tsawt1	<48>	n ≥ 1		(1 + tasw + tahw)T – 130	ns
	tsawt2	<49>			(1 + n + tasw + taнw)T – 130	ns
WAIT hold time (from address)	thawt1	<50>	n ≥ 1	(n + tasw + taнw)T		ns
	thawt2	<51>		(1 + n + tasw + taнw)T		ns

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}) (2/2)$

Caution Set the following in accordance with the usage conditions of the CPU operating clock frequency (k = 0, 1).


• 1/fcPU < 200 ns Set an address setup wait (ASWk bit = 1).

Remarks 1. tasw: Number of address setup wait clocks (0 or 1)

tanw: Number of address hold wait clocks (0 or 1)

- **2.** T = 1/fcpu (fcpu: CPU operating clock frequency)
- n: Number of wait clocks inserted in the bus cycle The sampling timing changes when a programmable wait is inserted.
- 4. i: Number of idle states inserted after a read cycle (0 or 1)
- 5. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

Read Cycle (CLKOUT Asynchronous): In Separate Bus Mode



(b) Write cycle (CLKOUT asynchronous): In separate bus mode

Parameter	Sym	bol	Conditions	MIN.	MAX.	Unit
Address setup time (to $\overline{\text{WRm}}\downarrow$)	t SAWR	<52>		(1 + tasw + tahw)T - 60		ns
Address hold time (from $\overline{\text{WRm}}^\uparrow$)	thawr	<53>		0.5T – 10		ns
WRm low-level width	twwRL	<54>		(0.5 + n)T – 10		ns
Delay time from $\overline{WRm} \downarrow$ to data output	tdosdw	<55>		-5		ns
Data setup time (to WRm↑)	tsosdw	<56>		(0.5 + n)T – 20		ns
Data hold time (from $\overline{\text{WRm}}$)	thospw	<57>		0.5T – 20		ns
Data setup time (to address)	tsaod	<58>		(1 + tasw + tahw)T - 30		ns
$\overline{\text{WAIT}}$ setup time (to $\overline{\text{WRm}}\downarrow$)	tswrwr1	<59>	n ≥ 1	30		ns
	tswrwt2	<60>			nT – 30	ns
$\overline{\text{WAIT}}$ hold time (from $\overline{\text{WRm}}\downarrow$)	thwrwt1	<61>	n ≥ 1	0		ns
	thwrwt2	<62>		nT		ns
WAIT setup time (to address)	tsaw⊤1	<63>	n ≥ 1		(1 + tasw + taнw)T - 45	ns
	tsawt2	<64>			(1 + n + tasw + taнw)T - 45	ns
WAIT hold time (from address)	thawt1	<65>	n ≥ 1	(n + tasw + taнw)T		ns
	thawt2	<66>		(1 + n + tasw + tahw)T		ns

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 4.0 \text{ to } 5.5 \text{ V}, 4.0 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 4.0 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{C}_{L} = 50 \text{ pF}) (1/2)$

Caution Set the following in accordance with the usage conditions of the CPU operating clock frequency (k = 0, 1).

• 1/fcpu < 60 ns Set an address setup wait (ASWk bit = 1).

Remarks 1. m = 0, 1

- tasw: Number of address setup wait clocks (0 or 1) tahw: Number of address hold wait clocks (0 or 1)
- 3. T = 1/fcpu (fcpu: CPU operating clock frequency)
- 4. n: Number of wait clocks inserted in the bus cycle

The sampling timing changes when a programmable wait is inserted.

5. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

Parameter	Syml	ool	Conditions	MIN.	MAX.	Unit
Address setup time (to $\overline{\text{WRm}}\downarrow$)	t SAWR	<52>		(1 + tasw + taнw)T – 100		ns
Address hold time (from WRm↑)	thawr	<53>		0.5T – 10		ns
WRm low-level width	twwRL	<54>		(0.5 + n)T – 10		ns
Delay time from WRm↓ to data output	toosdw	<55>		-5		ns
Data setup time (to WRm↑)	tsosdw	<56>		(0.5 + n)T – 35		ns
Data hold time (from $\overline{\text{WRm}}$)	thosdw	<57>		0.5T – 35		ns
Data setup time (to address)	t SAOD	<58>		(1 + tasw + tahw)T – 55		ns
$\overline{\text{WAIT}}$ setup time (to $\overline{\text{WRm}}\downarrow$)	tswrwt1	<59>	n ≥ 1	50		ns
	tswrwt2	<60>			nT – 50	ns
$\overline{\text{WAIT}}$ hold time (from $\overline{\text{WRm}}\downarrow$)	thwrwt1	<61>	n ≥ 1	0		ns
	thwrwt2	<62>		nT		ns
WAIT setup time (to address)	tsawt1	<63>	n ≥ 1		(1 + tasw + tahw)T – 100	ns
	tsawt2	<64>			(1 + n + tasw + tahw)T - 100	ns
WAIT hold time (from address)	thawt1	<65>	n ≥ 1	(n + tasw + taнw)T		ns
	thawt2	<66>		(1 + n + tasw + taнw)T		ns

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = 10^{\circ}\text{C}$
BVss = AVss = 0 V, CL = 50 pF) (2/2)


Caution Set the following in accordance with the usage conditions of the CPU operating clock frequency (k = 0, 1).

• 1/fcpu < 100 ns

Set an address setup wait (ASWk bit = 1).

Remarks 1. m = 0, 1

- tasw: Number of address setup wait clocks (0 or 1) tahw: Number of address hold wait clocks (0 or 1)
- **3.** T = 1/fcpu (fcpu: CPU operating clock frequency)
- n: Number of wait clocks inserted in the bus cycle The sampling timing changes when a programmable wait is inserted.
- 5. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.



Write Cycle (CLKOUT Asynchronous): In Separate Bus Mode

(c) Read cycle (CLKOUT synchronous): In separate bus mode

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 4.0 \text{ to } 5.5 \text{ V}, 4.0 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 4.0 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = 1000 \text{ cm}^{-1} \text{ cm}^{$
BVss = AVss = 0 V, C∟ = 50 pF) (1/2)


Parameter	Symbol		Conditions	MIN.	MAX.	Unit
Delay time from CLKOUT↑ to address, CS	T DKSA	<67>		0	35	ns
Data input setup time (to CLKOUT [↑])	t sisdk	<68>		15		ns
Data input hold time (from CLKOUT ^{\uparrow})	t HKISD	<69>		0		ns
Delay time from CLKOUT↓↑ to RD	t dksr	<70>		0	6	ns
WAIT setup time (to CLKOUT [↑])	tswтк	<71>		20		ns
WAIT hold time (from CLKOUT [↑])	tнкwт	<72>		0		ns

Remark The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = 10^{\circ}\text{C}$
BVss = AVss = 0 V, CL = 50 pF) (2/2)

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
Delay time from CLKOUT↑ to address, CS	T DKSA	<67>		0	65	ns
Data input setup time (to CLKOUT↑)	t sisdk	<68>		30		ns
Data input hold time (from CLKOUT \uparrow)	t HKISD	<69>		0		ns
Delay time from CLKOUT↓↑ to RD	t dksr	<70>		0	10	ns
WAIT setup time (to CLKOUT [↑])	tswтк	<71>		40		ns
WAIT hold time (from CLKOUT [↑])	tнкwт	<72>		0		ns

Remark The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.



Read Cycle (CLKOUT Synchronous, 1 Wait): In Separate Bus Mode

(d) Write cycle (CLKOUT synchronous): In separate bus mode

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 4.0 \text{ to } 5.5 \text{ V}, 4.0 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 4.0 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = 1000 \text{ cm}^{-1} \text{ cm}^{$
BVss = AVss = 0 V, C∟ = 50 pF) (1/2)

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
Delay time from CLKOUT↑ to address, CS	t dksa	<73>		0	35	ns
Data output delay time from CLKOUT [↑]	t dksd	<74>		0	10	ns
Delay time from CLKOUT↑↓ to WRm	t DKSW	<75>		0	10	ns
WAIT setup time (to CLKOUT [↑])	tswтк	<76>		20		ns
WAIT hold time (from CLKOUT [↑])	tнкwт	<77>		0		ns

Remarks 1. m = 0, 1


2. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF} (2/2)$

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
Delay time from CLKOUT↑ to address, CS	T DKSA	<73>		0	65	ns
Data output delay time from CLKOUT1	toksd	<74>		0	15	ns
Delay time from CLKOUT $\uparrow \downarrow$ to WRm	t DKSW	<75>		0	15	ns
WAIT setup time (to CLKOUT [↑])	tswтк	<76>		40		ns
WAIT hold time (from CLKOUT↑)	tнкwт	<77>		0		ns

Remarks 1. m = 0, 1

2. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.



Write Cycle (CLKOUT Synchronous): In Separate Bus Mode

(3) Bus hold

(a) CLKOUT asynchronous

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 4.0 \text{ to } 5.5 \text{ V}, 4.0 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 4.0 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}) (1/2)$

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
HLDRQ high-level width	twнqн	<78>		T + 10		ns
HLDAK low-level width	twhal	<79>		T – 15		ns
Delay time from HLDAK↑ to bus output	tdнас	<80>		-40		ns
Delay time from $\overline{\text{HLDRQ}}\downarrow$ to $\overline{\text{HLDAK}}\downarrow$	tdhqha1	<81>			(2n + 7.5)T + 40	ns
Delay time from HLDRQ↑ to HLDAK↑	tdhqha2	<82>		0.5T	1.5T + 40	ns

Remarks 1. T = 1/fcPU (fcPU: CPU operating clock frequency)

2. n: Number of wait clocks inserted in the bus cycle

The sampling timing changes when a programmable wait is inserted.

3. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}) (2/2)$

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
HLDRQ high-level width	twнqн	<78>		T + 10		ns
HLDAK low-level width	twhal	<79>		T – 15		ns
Delay time from HLDAK to bus output	t DHAC	<80>		-80		ns
Delay time from $\overline{\text{HLDRQ}}\downarrow$ to $\overline{\text{HLDAK}}\downarrow$	tdhqha1	<81>			(2n + 7.5)T + 70	ns
Delay time from HLDRQ↑ to HLDAK↑	tdhqha2	<82>		0.5T	1.5T + 70	ns


Remarks 1. T = 1/fcpu (fcpu: CPU operating clock frequency)

2. n: Number of wait clocks inserted in the bus cycle

The sampling timing changes when a programmable wait is inserted.

3. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

Bus Hold (CLKOUT Asynchronous)



(b) CLKOUT synchronous

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 4.0 \text{ to } 5.5 \text{ V}, 4.0 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 4.0 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}) (1/2)$

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
\overline{HLDRQ} setup time (to CLKOUT \downarrow)	tsнак	<83>		15		ns
$\overline{\text{HLDRQ}}$ hold time (from CLKOUT \downarrow)	tнкнq	<84>		0		ns
Delay time from CLKOUT↑ to bus float	t DKF	<85>			20	ns
Delay time from CLKOUT↑ to HLDAK	tdкна	<86>			20	ns


Remark The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}) (2/2)$

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
\overline{HLDRQ} setup time (to CLKOUT \downarrow)	tsнак	<83>		25		ns
\overline{HLDRQ} hold time (from $CLKOUT\downarrow$)	tнкнq	<84>		0		ns
Delay time from CLKOUT \uparrow to bus float	t dkf	<85>			40	ns
Delay time from CLKOUT↑ to HLDAK	tdкна	<86>			40	ns

Remark The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

Bus Hold (CLKOUT Synchronous)



Basic Operation

(1) Reset/external interrupt timing

$(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{Vss} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF})$


Parameter	Sym	nbol		Conditions	MIN.	MAX.	Unit
RESET low-level width	twrsL1	<87>	Reset	in power-on status	2		μs
	twrsl2	<88>	Power	-on-reset when REGC = VDD	2		μs
			Note	tvr > 150 μs	10		μs
				tvr ≤ 150 <i>μ</i> s	40		μs
NMI high-level width	twnih	<89>	Analog	noise elimination	1		μs
NMI low-level width	twnil	<90>	Analog	g noise elimination	1		μs
INTPn high-level width	twiтн	<91>	n = 0 t	o 6 (analog noise elimination)	600		ns
INTPn low-level width	twi⊤∟	<92>	n = 0 t	o 6 (analog noise elimination)	600		ns

Note Power-on-reset when REGC = 10 μ F

Remarks 1. tvR: Time required for VDD to reach 0 V to 4.0 V (= operation lower-limit voltage)

2. The above specification shows the pulse width that is accurately detected as a valid edge. If a pulse narrower than the above specification is input, therefore, it may also be detected as a valid edge.

Reset/Interrupt



<R>

Timer Timing

 $(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \leq \text{BV}_{DD} \leq \text{V}_{DD}, 2.7 \text{ V} \leq \text{AV}_{\text{REF1}} \leq \text{V}_{DD}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = \text{BV}_{\text{SS}} = \text{AV}_{\text{SS}} = 0 \text{ V}, \text{CL} = 50 \text{ pF})$

Parameter	Syr	nbol	Conditions	MIN.	MAX.	Unit
TI0n high-level width	tтюн	<93>	$REGC = V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$	2T _{smp0} + 100 ^{Note}		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	2T _{smp0} + 200 ^{Note}		ns
TI0n low-level width	t⊤ıo∟	<94>	$REGC = V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$	2T _{smp0} + 100 ^{Note}		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	2T _{smp0} + 200 ^{Note}		ns
TI5m high-level width	tтısн	<95>	REGC = V_{DD} = 4.5 to 5.5 V	50		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	100		ns
TI5m low-level width	t⊤ıs∟	<96>	REGC = V _{DD} = 4.5 to 5.5 V	50		ns
			REGC = 10 μF, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	100		ns

Note T_{smp0}: Timer 0 count clock cycle


However, $T_{smp0} = fxx/4$ when TIOn is used as an external event count input.

Remarks 1. n = 00, 01, 10, 11, 20, 21, 30, 31

m = 0, 1

2. The above specification shows the pulse width that is accurately detected as a valid edge. If a pulse narrower than the above specification is input, therefore, it may also be detected as a valid edge.

Timer Input Timing



UART Timing

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}$

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Transmit rate				312.5	kbps
ASCK0 frequency		REGC = V _{DD} = 5 V ±10%		12	MHz
		REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V		6	MHz

CSI0 Timing

(1) Master mode

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}$

Parameter	Sym	bol	Conditions	MIN.	MAX.	Unit
SCK0n cycle time	tkcy1	<99>	REGC = V _{DD} = 4.0 to 5.5 V	200		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	400		ns
SCK0n high-/low-level width	tкн1, tк∟1	<100>		tксү1/2 – 30		ns
SI0n setup time (to SCK0n)	tsik1	<101>	REGC = V _{DD} = 4.0 to 5.5 V	30		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	50		ns
SI0n hold time (from SCK0n)	tksi1	<102>	REGC = V _{DD} = 4.0 to 5.5 V	30		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	50		ns
Delay time from SCK0n to SO0n	tkso1	<103>	REGC = V _{DD} = 4.0 to 5.5 V		30	ns
output			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V		60	ns


Remark n = 0, 1

(2) Slave mode

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}$

Parameter	Sym	bol	Conditions	MIN.	MAX.	Unit
SCK0n cycle time	t ксү2	<99>	REGC = V_{DD} = 4.0 to 5.5 V	200		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	400		ns
SCK0n high-/low-level width	tкн2, tкL2	<100>	$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	45		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	90		ns
SI0n setup time (to SCK0n)	tsik2	<101>	REGC = V_{DD} = 4.0 to 5.5 V	30		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	60		ns
SI0n hold time (from SCK0n)	tksi2	<102>	REGC = V _{DD} = 4.0 to 5.5 V	30		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	60		ns
Delay time from SCK0n to SO0n	tkso2	<103>	REGC = V _{DD} = 4.0 to 5.5 V		50	ns
output			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V		100	ns

Remark n = 0, 1



CSIA Timing

(1) Master mode

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}$

Parameter	Sym	nbol	Conditions	MIN.	MAX.	Unit
SCKAn cycle time	tксүз	<104>	REGC = V _{DD} = 4.0 to 5.5 V	500		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	1000		ns
SCKAn high-/low-level width	tкнз, tк∟з	<105>		tксүз/2 — 30		ns
SIAn setup time (to SCKAn↑)	tsık3	<106>	REGC = V _{DD} = 4.0 to 5.5 V	30		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	60		ns
SIAn hold time (from $\overline{\text{SCKAn}}$)	tหรเช	<107>	REGC = V _{DD} = 4.0 to 5.5 V	30		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	60		ns
Delay time from $\overline{\operatorname{SCKAn}}\downarrow$ to SOAn	tкsoз	<108>	REGC = V _{DD} = 4.0 to 5.5 V		30	ns
output			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V		60	ns

Remark n = 0, 1


(2) Slave mode

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}$

	Parameter	Sym	npol	Conditions	MIN.	MAX.	Unit
	SCKAn cycle time	t ксү4	<104>	REGC = V _{DD} = 4.0 to 5.5 V	840		ns
				REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	1700		ns
	SCKAn high-/low-level width	tĸн4, tĸ∟4	<105>		tксү₄/2− 30		ns
	SIAn setup time (to SCKAn↑)	tsik4	<106>	$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	50		ns
				REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	100		ns
<r></r>	SIAn hold time (from $\overline{\text{SCKAn}}$)	tksi4	<107>	REGC = V _{DD} = 4.0 to 5.5 V	$t_{CY} \times 2 + 15^{Note}$		ns
<r></r>				REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	tcv×2+30 ^{Note}		ns
	Delay time from $\overline{SCKAn}\downarrow$ to SOAn	tkso4	<108>	$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$		tcy×2+30 ^{Note}	ns
	output			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V		$t_{CY} \times 2 + 60^{Note}$	ns

Note tcy: fscka cycle

Remark n = 0, 1




I²C Bus Mode (Y Products (Products with On-Chip I²C) Only)

$(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \leq \text{BV}_{DD} \leq \text{V}_{DD}, 2.7 \text{ V} \leq \text{AV}_{\text{REF1}} \leq \text{V}_{DD}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = 10^{-10} \text{ C}$
BVss = AVss = 0 V, CL = 50 pF)

Pa	rameter	Syn	nbol	Norma	al Mode	High-Spe	ed Mode	Unit
				MIN.	MAX.	MIN.	MAX.	
SCL0 clock free	quency	fclк		0	100	0	400	kHz
Bus free time (Between start	and stop conditions)	tbur	tbuf <109>		_	1.3	_	μs
Hold time ^{Note 1}		thd:sta	<110>	4.0	-	0.6	-	μs
SCL0 clock low	-level width	t∟ow	<111>	4.7	-	1.3	-	μs
SCL0 clock hig	h-level width	tніgн	<112>	4.0	_	0.6	_	μs
Setup time for s conditions	start/restart	tsu:sta	<113>	4.7	_	0.6	-	μs
Data hold time	CBUS compatible master	thd:dat	<114>	5.0	_	-	_	μs
	I ² C mode			0 ^{Note 2}	-	0 ^{Note 2}	0.9 ^{Note 3}	μs
Data setup time	9	tsu:dat	<115>	250	-	100 ^{Note 4}	-	ns
SDA0 and SCL	0 signal rise time	tr	<116>	-	1000	20 + 0.1Cb ^{Note 5}	300	ns
SDA0 and SCL	0 signal fall time	t⊧	<117>	_	300	20 + 0.1Cb ^{Note 5}	300	ns
Stop condition	setup time	tsu:sto	<118>	4.0	-	0.6	-	μs
Pulse width of s input filter	spike suppressed by	ts₽	<119>	_	_	0	50	ns
Capacitance loa	ad of each bus line	Cb		_	400	_	400	pF

Notes 1. At the start condition, the first clock pulse is generated after the hold time.

- 2. The system requires a minimum of 300 ns hold time internally for the SDA0 signal (at VIHmin. of SCL0 signal) in order to occupy the undefined area at the falling edge of SCL0.
- **3.** If the system does not extend the SCL0 signal low hold time (tLow), only the maximum data hold time (tHD:DAT) needs to be satisfied.
- **4.** The high-speed mode l²C bus can be used in the normal-mode l²C bus system. In this case, set the high-speed mode l²C bus so that it meets the following conditions.
 - If the system does not extend the SCL0 signal's low state hold time: tsu:DAT $\geq 250~\text{ns}$
 - If the system extends the SCL0 signal's low state hold time:
 - Transmit the following data bit to the SDA0 line prior to the SCL0 line release (tRmax. + tsu:DAT = 1000
 - + 250 = 1250 ns: Normal mode l^2C bus specification).
- 5. Cb: Total capacitance of one bus line (unit: pF)



I²C Bus Mode (Y Products (Products with On-Chip I²C) Only)

A/D Converter

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution			10	10	10	bit
Overall error ^{Note 1}		$4.0 \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$		±0.2	±0.4	%FSR
		$2.7 \leq AV_{\text{REF0}} \leq 4.0 \text{ V}$		±0.3	±0.6	%FSR
Conversion time	t CONV	$4.0 \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$	14		100	μs
		$2.7 \leq AV_{\text{REF0}} \leq 4.0 \text{ V}$	17		100	μs
Zero-scale error ^{Note 1}		$4.0 \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$			±0.4	%FSR
		$2.7 \leq AV_{\text{REF0}} \leq 4.0 \text{ V}$			±0.6	%FSR
Full-scale error ^{Note 1}		$4.0 \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$			±0.4	%FSR
		$2.7 \leq AV_{\text{REF0}} \leq 4.0 \text{ V}$			±0.6	%FSR
Non-linearity error ^{Note 2}		$4.0 \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$			±2.5	LSB
		$2.7 \leq AV_{\text{REF0}} \leq 4.0 \ V$			±4.5	LSB
Differential linearity		$4.0 \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$			±1.5	LSB
error ^{Note 2}		$2.7 \leq AV_{\text{REF0}} \leq 4.0 \text{ V}$			±2.0	LSB
Analog input voltage	VIAN		0		AV _{REF0}	V
AVREF0 current	IA REF0	When using A/D converter		1.0	2.0	mA
		When not using A/D converter ^{Note 3}		1.0	10	μA

Notes 1. Excluding quantization error (±0.05 %FSR).

2. Excluding quantization error (±0.5 LSB).

3. ADM.ADCS bit = 0, ADM.ADCS2 bit = 0

Remark LSB: Least Significant Bit

FSR: Full Scale Range

D/A Converter

 $(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{Vss} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Resolution						8	bit
Overall error ^{Notes 1, 2}		Load condition	oad condition = 2 M Ω			1.2	%FSR
		Load condition	on = 4 M Ω			0.8	%FSR
		Load condition	on = 10 MΩ			0.6	%FSR
Settling time ^{Note 2}		C = 30 pF	V _{DD} = 4.5 to 5.5 V			10	μs
			V _{DD} = 2.7 to 4.5 V			15	μs
Output resistance ^{Note 3}	Ro	Output data:	DACSn register = 55H		8		kΩ
AVREF1 currentNote 4	IAV _{REF1}	During D/A conversion			1.5	3.0	mA
		When D/A co	onversion stopped		1.0	10	μA

Notes 1. Excluding quantization error (±0.2 %FSR).

2. R is the D/A converter output pin load resistance, and C is the D/A converter output pin load capacitance.

3. Value of 1 channel of D/A converter

4. Value of 2 channels of D/A converter

Remark n = 0, 1

Flash Memory Programming Characteristics

(TA = 10 to 40°C, VDD = EVDD = AVREF0 = 2.7 to 5.5 V, 2.7 V \leq BVDD \leq VDD, 2.7 V \leq AVREF1 \leq VDD, VSS = EVSS = BVSS = AVSS = 0 V)

(1) Basic characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Programming operation frequency			2		10	MHz
VPP supply voltage	V _{PP2}	During flash memory programming	9.7	10.0	10.3	V
VDD supply current	Idd	When $V_{PP} = V_{PP2}$, fxx = 10 MHz, $V_{DD} = 5.5 V$			60	mA
VPP supply current	IPP	When VPP = VPP2			100	mA
Step erase time	ter	Note 1	0.196	0.2	0.204	S
Overall erase time	tera	When step erase time = 0.2 s, Note 2			20	s/area
Writeback time	twв	Note 3	4.9	5.0	5.1	ms
Number of writebacks	С _{WB}	When writeback time = 1 ms, Note 4			100	Times
Number of erases/writebacks	Cerwb				16	Times
Step write time	twr	Note 5	49	50	51	μs
Overall write time per word	twrw	When step write time = 50 μ s (1 word = 4 bytes), Note 6	49		510	<i>µ</i> s/word
Number of rewrites per area	CERWR	1 erase + 1 write after erase = 1 rewrite, Note 7		20		Count/area

Notes 1. The recommended setting value of the step erase time is 0.2 s.

- 2. The prewrite time prior to erasure and the erase verify time (writeback time) are not included.
- 3. The recommended setting value of the writeback time is 5.0 ms.
- **4.** Writeback is executed once by the issuance of the writeback command. Therefore, the retry count must be the maximum value minus the number of commands issued.
- 5. The recommended setting value of the step writing time is 50 μ s.
- 6. 100 μ s is added to the actual writing time per word. The internal verify time during and after the writing is not included.
- 7. When writing initially to shipped products, it is counted as one rewrite for both "erase to write" and "write only".


Example (P: Write, E: Erase)

Shipped product $\longrightarrow P \rightarrow E \rightarrow P \rightarrow E \rightarrow P$: 3 rewrites Shipped product $\rightarrow E \rightarrow P \rightarrow E \rightarrow P \rightarrow E \rightarrow P$: 3 rewrites

(2) Serial write operation characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Setup time from $V_{\text{DD}} $ to $V_{\text{PP}} $	t DPRSR		15			μs
Setup time from VPP \uparrow to $\overline{\text{RESET}} \uparrow$	t PSRRF		10			μs
Count start time from $\overline{\text{RESET}} \uparrow$ to V_{PPH}	t RFOF		2			μs
Count complete time	tcount				20	ms
VPP counter high-/low-level width	tсн/tс∟		8			μs
VPP pulse low-level input voltage	VPPL		0.8VDD		1.2VDD	V
VPP pulse high-level input voltage	VPPH		9.7	10.0	10.3	V

Flash Write Mode Setting Timing



CHAPTER 31 ELECTRICAL SPECIFICATIONS ((A1) GRADE PRODUCTS)

(A1) grade products are as follows.

µPD703212(A1), 703212Y(A1), 703213(A1), 703213Y(A1), 703214(A1), 703214Y(A1)

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	VDD	$V_{DD} = EV_{DD} = AV_{REF0}$	-0.3 to +6.5	V
	BVDD	$BV_{DD} \leq V_{DD}$	-0.3 to V _{DD} + 0.3 ^{Note 1}	V
	EVDD	VDD = EVDD = AVREF0	-0.3 to +6.5	V
	AV _{REF0}	VDD = EVDD = AVREF0	-0.3 to +6.5	V
	AV _{REF1}	AV _{REF1} ≤ V _{DD} (D/A output mode) AV _{REF1} = AV _{REF0} = V _{DD} (port mode)	-0.3 to V _{DD} + 0.3 ^{Note 1}	V
	Vss	Vss = EVss = BVss = AVss	-0.3 to +0.3	V
	AVss	Vss = EVss = BVss = AVss	-0.3 to +0.3	V
	BVss	Vss = EVss = BVss = AVss -0.3 to +0.3		V
	EVss	Vss = EVss = BVss = AVss	-0.3 to +0.3	V
Input voltage	VII	P00 to P06, P30 to P35, P38, P39, P40 to P42, P50 to P55, P90 to P915, RESET	-0.3 to EV _{DD} + 0.3 ^{Note 1}	V
	Vı2	PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15, PDH0 to PDH5	-0.3 to BV _{DD} + 0.3 ^{Note 1}	V
	Vı3	P10, P11	-0.3 to AV _{REF1} + 0.3 ^{Note 1}	V
	V _{I4}	P36, P37	-0.3 to +13 ^{Note 2}	V
	VI5	X1, X2, XT1, XT2	-0.3 to V _{DD} + 0.3 ^{Note 1}	V
Analog input voltage	VIAN	P70 to P77	-0.3 to AV _{REF0} + 0.3 ^{Note 1}	V

Absolute Maximum Ratings (T_A = 25°C) (1/2)

Notes 1. Be sure not to exceed the absolute maximum ratings (MAX. value) of each supply voltage.

2. When an on-chip pull-up resistor is not specified by a mask option. The same as V_{I1} when a pull-up resistor is specified.

Parameter	Symbol	Conditions		Ratings	Unit
Output current, low	lo∟	Note	Per pin	16	mA
		P36 to P39		24	mA
		P00 to P06, P30 to P39, P40 to P42	Total of all	28	mA
		P50 to P55, P90 to P915	pins: 56 mA	28	mA
		PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6	Total of all pins:	28	mA
		PDL0 to PDL15, PDH0 to PDH5	56 mA	28	mA
Output current, high	Іон	Note	Per pin	-8	mA
		P00 to P06, P30 to P35, P40 to P42	Total of all pins: -48 mA Total of all pins:	-24	mA
		P50 to P55, P90 to P915		-24	mA
		PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6		-24	mA
		PDL0 to PDL15, PDH0 to PDH5	–48 mA	-24	mA
Operating ambient temperature	TA			-40 to +110	°C
Storage temperature	Tstg			-65 to +150	°C

Absolute Maximum Ratings (T_A = 25°C) (2/2)

Note P00 to P06, P10, P11, P30 to P35, P40 to P42, P50 to P55, P90 to P915, PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15, PDH0 to PDH5

- Cautions 1. Do not directly connect the output (or I/O) pins of IC products to each other, or to V_{DD}, V_{CC}, and GND. Open-drain pins or open-collector pins, however, can be directly connected to each other. Direct connection of the output pins between an IC product and an external circuit is possible, if the output pins can be set to the high-impedance state and the output timing of the external circuit is designed to avoid output conflict.
 - 2. Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded. The ratings and conditions indicated for DC characteristics and AC characteristics represent the quality assurance range during normal operation.

Capacitance (T _A =)	$25^{\circ}C$. VDD = EVDD = AV	$V_{\text{REF0}} = \mathbf{B} \mathbf{V}_{\text{DD}} = \mathbf{A} \mathbf{V}_{\text{REF1}} = \mathbf{V}_{\text{SS}}$	s = EVss = BVss = AVss = 0 V

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input capacitance	Ci	fx = 1 MHz	P70 to P77			15	pF
I/O capacitance	Сю	returned to 0 V	Note			15	pF
			P36 to P39			20	pF

Note P00 to P06, P10, P11, P30 to P35, P40 to P42, P50 to P55, P90 to P915, PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15, PDH0 to PDH5

Remark fx: Main clock oscillation frequency


Operating Conditions

$(T_{A} = -40 \text{ to } +110^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \leq \text{BV}_{DD} \leq \text{V}_{DD}, 3.5 \text{ V} \leq \text{AV}_{\text{REF1}} \leq \text{V}_{DD}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = \text{BV}_{\text{SS}} = \text{AV}_{\text{SS}} = 0 \text{ V}, \text{CL} = 50 \text{ pF}$

Parameter	Symbol		Conditions			MAX.	Unit
Internal system clock	fclк	In PLL mode	REGC = V_{DD} = 4.5 to 5.5 V	0.25		20	MHz
frequency			$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	0.25		16	MHz
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V	0.25		16	MHz
			REGC = V _{DD} = 3.5 to 5.5 V	0.25		12	MHz
		In clock-through	REGC = V _{DD} = 3.5 to 5.5 V	0.0625		10	MHz
		mode	REGC = 10 μF, V _{DD} = 4.0 to 5.5 V	0.0625		10	MHz
		Operating with subclock	REGC = V_{DD} = 3.5 to 5.5 V		32.768		kHz

Remark fx: Main clock oscillation frequency

Internal System Clock Frequency vs. Supply Voltage



PLL Characteristics (T_A = -40 to +110°C, V_{DD} = 3.5 to 5.5 V, V_{SS} = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input frequency	fx		2		5	MHz
Output frequency	fxx		8		20	MHz
Lock time	t PLL	After VDD reaches 3.5 V (MIN.)			200	μs

Main Clock Oscillator Characteristics

Recommended Circuit	Parameter		Conditions	MIN.	TYP.	MAX.	Unit
	Oscillation	In PLL mode	REGC = V _{DD} = 4.5 to 5.5 V	2		5	MHz
	frequency (fx) ^{Note 1}		REGC = V _{DD} = 4.0 to 5.5 V	2		4	MHz
X1 X2			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V	2		4	MHz
			REGC = V _{DD} = 3.5 to 5.5 V	2		2.5	MHz
		In clock-	REGC = V _{DD} = 3.5 to 5.5 V	2		10	MHz
	<i>₩</i> <i>₩</i> Oscillation stabilization time ^{Note 2}	through mode	REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V	2		10	MHz
		After reset is released	OSTS0 = 1		2 ¹⁵ /fx		S
		After STOP mo	de is released	İ	Note 3		s

(1) Crystal resonator, ceramic resonator ($T_A = -40$ to $+110^{\circ}$ C, $V_{DD} = 3.5$ to 5.5 V, $V_{SS} = 0$ V)

Notes 1. Indicates only oscillator characteristics.

- 2. Time required to stabilize the resonator after reset or STOP mode is released.
- **3.** The value differs depending on the OSTS register settings.

(2) External clock (T_A = -40 to +110°C, REGC = V_{DD} = 3.5 to 5.5 V, V_{SS} = 0 V)

Recommended Circuit	Parameter	Conditions		MIN.	TYP.	MAX.	Unit
	Input	In PLL mode	REGC = V_{DD} = 4.5 to 5.5 V	2		5	MHz
	frequency		REGC = V _{DD} = 4.0 to 5.5 V	2		4	MHz
	(fx) ^{Note}		REGC = V _{DD} = 3.5 to 5.5 V	2		2.5	MHz
External clock		In clock-	REGC = V _{DD} = 3.5 to 5.5 V	2		10	MHz
		through mode					

Note The duty ratio of the input waveform must be within $50\% \pm 5\%$.

Cautions 1. When using the main clock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vss.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.
- 2. When the main clock is stopped and the device is operating on the subclock, wait until the oscillation stabilization time has been secured by the program before switching back to the main clock.
- 3. When REGC = 10 μ F, the supply voltage to the oscillator is the on-chip regulator output (3.6 V (TYP.)). However, the supply voltage to the oscillator is V_{DD} in the following modes.
 - After reset (except during WDTRES1 and oscillation stabilization time)
 - In STOP mode
 - In Sub-IDLE mode

Subclock Oscillator Characteristics

Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
	Oscillation frequency (fxT) ^{Note 1}		32	32.768	35	kHz
	Oscillation stabilization time ^{Note 2}			10		S

(1) Crystal resonator ($T_A = -40$ to $+110^{\circ}$ C, $V_{DD} = 3.5$ to 5.5 V, $V_{SS} = 0$ V)

Notes 1. Indicates only oscillator characteristics.

2. Time required from when V_{DD} reaches oscillation voltage range (3.5 V (MIN.)) to when the crystal resonator stabilizes.

(2) External clock ($T_A = -40$ to +110°C, REGC = V_{DD} = 3.5 to 5.5 V, V_{SS} = 0 V)

Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
XT1 XT2	Input frequency (fx⊤) ^{Note}	REGC = V _{DD} = 3.5 to 5.5 V	32		35	kHz

Note The duty ratio of the input waveform must be within $50\% \pm 5\%$.

- Cautions 1. When using the subclock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.
 - Keep the wiring length as short as possible.
 - Do not cross the wiring with the other signal lines.
 - Do not route the wiring near a signal line through which a high fluctuating current flows.
 - Always make the ground point of the oscillator capacitor the same potential as Vss.
 - Do not ground the capacitor to a ground pattern through which a high current flows.
 - Do not fetch signals from the oscillator.
 - 2. The subclock oscillator is designed as a low-amplitude circuit for reducing power consumption, and is more prone to malfunction due to noise than the main clock oscillator. Particular care is therefore required with the wiring method when the subclock is used.
 - 3. When REGC = 10 μ F, the supply voltage to the oscillator is the on-chip regulator output (3.6 V (TYP.)). However, the supply voltage to the oscillator is V_{DD} in the following modes.
 - After reset (except during WDTRES1 and oscillation stabilization time)
 - In STOP mode
 - In Sub-IDLE mode

$(T_A = -40 \text{ to } +110^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 3.5 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}) (1/4)$

Parameter	Symbol	Conditi	ons	MAX.	Unit
Output current, high	Іон1	Per pin for P00 to P06, P10, P P42, P50 to P55, P90 to P915		-4.0	mA
		Total of P00 to P06, P30 to	EV _{DD} = 4.0 to 5.5 V	-24	mA
		P35, P40 to P42	EV _{DD} = 3.5 to 5.5 V	-12	mA
		Total of P50 to P55, P90 to	$EV_{DD} = 4.0$ to 5.5 V	-24	mA
		P915	EV _{DD} = 3.5 to 5.5 V	-12	mA
	Іон2	Per pin for PCM0 to PCM3, P0 PCT4, PCT6, PDH0 to PDH5,		-4.0	mA
		Total of PCM0 to PCM3,	BV _{DD} = 4.0 to 5.5 V	-24	mA
		PCS0, PCS1, PCT0, PCT1, PCT4, PCT6	BV _{DD} = 3.5 to 5.5 V	-12	mA
		Total of PDL0 to PDL15, PDH0 to PDH5	BV _{DD} = 4.0 to 5.5 V	-24	mA
			BV _{DD} = 3.5 to 5.5 V	-12	mA
Output current, low	Iol1	Per pin for P00 to P06, P10, P P42, P50 to P55, P90 to P915		8	mA
		Per pin for P36 to P39	EV _{DD} = 4.0 to 5.5 V	12	mA
			EV _{DD} = 3.5 to 5.5 V	6.4	mA
		Total of P00 to P06, P30 to P3	37, P40 to P42	24	mA
		Total of P38, P39, P50 to P55	, P90 to P915	24	mA
	IOL2	Per pin for PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDH0 to PDH5, PDL0 to PDL15		8	mA
		Total of PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6		24	mA
		Total of PDL0 to PDL15, PDH	0 to PDH5	24	mA

 $(T_A = -40 \text{ to } +110^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 3.5 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$ (2/4)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input voltage, high	VIH1	Note 1	0.7EVDD		EVDD	V
	VIH2	Note 2	0.8EVDD		EVDD	V
	VIH3	Note 3	0.7BVDD		BVDD	V
	VIH4	P70 to P77	0.7AVREFO		AV _{REF0}	V
	VIH5	P10, P11 ^{Note 4}	0.7AVREF1		AV _{REF1}	V
	VIH6	P36, P37	0.7EVDD		12 ^{Note 5}	V
	VIH7 ^{Note 6}	X1, X2, XT1, XT2	Vdd - 0.5		VDD	V
Input voltage, low	VIL1	Note 1	EVss		0.3EVDD	V
	VIL2	Note 2	EVss		0.2EVDD	V
	VIL3	Note 3	BVss		0.3BVDD	V
	VIL4	P70 to P77	AVss		0.3AVREF0	V
	VIL5	P10, P11 ^{Note 4}	AVss		0.3AV _{REF1}	V
	VIL6	P36, P37	EVss		0.3EVDD	V
	VIL7 ^{Note 6}	X1, X2, XT1, XT2	Vss		0.4	V

Notes 1. P00, P01, P30, P41, P98, P911 and their alternate-function pins.

- **2.** RESET, P02 to P06, P31 to P35, P38, P39, P40, P42, P50 to P55, P90 to P97, P99, P910, P912 to P915 and their alternate-function pins.
- **3.** PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15, PDH0 to PDH5 and their alternate-function pins.
- 4. When used as port pins, set $AV_{REF1} = AV_{REF0} = V_{DD}$.
- 5. When an on-chip pull-up resistor is not specified by a mask option. EVDD when a pull-up resistor is specified.
- 6. When external clock is used.

$(T_{A} = -40 \text{ to } +110^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \leq \text{BV}_{DD} \leq \text{V}_{DD}, 3.5 \text{ V} \leq \text{AV}_{\text{REF1}} \leq \text{V}_{DD}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = \text{BV}_{\text{SS}} = \text{BV}_{\text{SS}} = 10^{\circ}\text{C}$	
$= AV_{SS} = 0 V) (3/4)$	

Parameter	Symbol	C	Conditions	MIN.	TYP.	MAX.	Unit
Output voltage, high	V _{OH1}	Note 1	Iон = -1.6 mA, EV _{DD} = 4.0 to 5.5 V	EV _{DD} - 1.0		EVDD	V
		Note 2	Iон = -0.08 mA, EV _{DD} = 3.5 to 5.5 V	EV _{DD} - 0.5		EVDD	V
	V _{OH2}	Note 3	$I_{OH} = -1.6 \text{ mA},$ BV _{DD} = 4.0 to 5.5 V	BV _{DD} - 1.0		BVdd	V
		Note 4	Iон = -0.08 mA, BV _{DD} = 3.5 to 5.5 V	BV _{DD} - 0.5		BVdd	V
	Vонз	P10, P11 ^{Note 5}	Іон = -1.6 mA	AVREF1 - 1.0		AV _{REF1}	V
			Iон = -0.08 mA	AV _{REF1} – 0.5		AV _{REF1}	V
1 0 /	Vol1	Note 6	IoL = 1.6 mA ^{Note 7}	0		0.8	V
	Vol2	Note 8	IoL = 1.6 mA ^{Note 7}	0		0.8	V
	Vol3	P10, P11 ^{Note 5}	lo∟ = 1.6 mA	0		0.8	V
	Vol4 P3	P36 to P39	Io∟ = 12 mA, EV _{DD} = 4.0 to 5.5 V	0		2.0	V
			Io∟ = 6.4 mA, EV _{DD} = 3.5 to 5.5 V	0		1.0	V
	Vols	P614, P615	Io∟ = 8 mA, EV _{DD} = 4.0 to 5.5 V	0		2.0	V
			Io∟ = 4 mA, EV _{DD} = 3.5 to 5.5 V	0		1.0	V
Input leakage current, high	Іцн	$V_{IN} = V_{DD}$	•			10.0	μA
Input leakage current, low	Ilil	$V_{IN} = 0 V$				-10.0	μA
Output leakage current, high	Ігон	Vo = Vdd				10.0	μA
Output leakage current, low	Ilol	Vo = 0 V				-10.0	μA
Pull-up resistor	R∟	V1N = 0 V		10	30	120	kΩ

Notes 1. Total of P00 to P06, P30 to P35, P40 to P42 and their alternate-function pins: $I_{OH} = -24 \text{ mA}$, total of P50 to P55, P90 to P915 and their alternate-function pins: $I_{OH} = -24 \text{ mA}$.

- **2.** Total of P00 to P06, P30 to P35, P40 to P42 and their alternate-function pins: $I_{OH} = -12 \text{ mA}$, total of P50 to P55, P90 to P915 and their alternate-function pins: $I_{OH} = -12 \text{ mA}$.
- **3.** Total of PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6: IoH = -24 mA, total of PDH0 to PDH5, PDL0 to PDL15 and their alternate-function pins: IoH = -24 mA.
- 4. Total of PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6: $I_{OH} = -12 \text{ mA}$, total of PDH0 to PDH5, PDL0 to PDL15 and their alternate-function pins: $I_{OH} = -12 \text{ mA}$.
- 5. When used as port pins, set $AV_{REF1} = AV_{REF0} = V_{DD}$.
- **6.** Total of P00 to P06, P30 to P37, P40 to P42 and their alternate-function pins: $I_{OL} = 24 \text{ mA}$, total of P38, P39, P50 to P55, P90 to P915 and their alternate-function pins: $I_{OL} = 24 \text{ mA}$.
- 7. Refer to I_{OL1} for I_{OL} of P36 to P39.
- **8.** Total of PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6 and their alternate-function pins: Io_L = 24 mA, total of PDH0 to PDH5, PDL0 to PDL15 and their alternate-function pins: Io_L = 24 mA.

$(T_A = -40 \text{ to } +110^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 3.5 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$ (4/4)

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Supply current ^{Note}	IDD1	Normal operation All peripheral	fxx = 20 MHz (fx = 5 MHz) (in PLL mode) REGC = V _{DD} = 5 V ±10%		30	47	mA
IDD2		functions operating	fxx = 16 MHz (fx = 4 MHz) (in PLL mode) REGC = 10 μ F V _{DD} = 5 V ±10%		18	32	mA
	IDD2	HALT mode All peripheral functions operating	fxx = 20 MHz (fx = 5 MHz) (in PLL mode) REGC = V _{DD} = 5 V ±10%		17	27	mA
			fxx = 16 MHz (fx = 4 MHz) (in PLL mode) REGC = 10 μ F V _{DD} = 5 V ±10%		10	20	mA
	Іддз	IDLE mode Watch timer operating	fx = 5 MHz (when PLL mode off) REGC = V _{DD} = 5 V ±10%		900	3300	μA
			fx = 4 MHz (when PLL mode off) REGC = 10 μ F V _{DD} = 5 V ±10%		600	2300	μA
	IDD4	Subclock operating mode	f _{XT} = 32.768 kHz Main clock stopped		70	1460	μA
	IDD5	Subclock IDLE mode	f _{XT} = 32.768 kHz Main clock stopped, watch timer operating		15	1360	μA
	IDD6	STOP mode	Subclock stopped (XT1 = Vss, when PSMR.XTSTP bit = 1)		0.1	1330	μA

Note Total current of VDD, EVDD, and BVDD (all ports stopped). AVREF0 and AVREF1 are not included.


- Remark fxx: Main clock frequency
 - fx: Main clock oscillation frequency
 - fxT: Subclock frequency

Data Retention Characteristics


STOP Mode ($T_A = -40$ to $+110^{\circ}C$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention voltage	VDDDR	STOP mode	2.0		5.5	V
STOP release signal input time	t DREL		0			μs


Caution Shifting to STOP mode and restoring from STOP mode must be performed within the rated operating range.




AC Test Input Measurement Points (VDD, AVREF0, AVREF1, EVDD, BVDD)



AC Test Output Measurement Points




Load Conditions



CLKOUT Output Timing (TA = -40 to +110°C, VDD = EVDD = AVREF0 = 3.5 to 5.5 V, 3.5 V \leq BVDD \leq VDD, 3.5 V \leq AVREF1 \leq VDD, VSS = EVSS = BVSS = AVSS = 0 V, CL = 50 pF)

Parameter	Sym	bol	Conditions	MIN.	MAX.	Unit
Output cycle	tсук	<1>		50 ns	30.6 <i>µ</i> s	
High-level width	twкн	<2>	VDD = 4.0 to 5.5 V	tсүк/2 – 18		ns
			V _{DD} = 3.5 to 5.5 V	tсүк/2 – 26		ns
Low-level width	twĸ∟	<3>	V _{DD} = 4.0 to 5.5 V	tсүк/2 – 18		ns
			V _{DD} = 3.5 to 5.5 V	tсүк/2 – 26		ns
Rise time	tкв	<4>	V _{DD} = 4.0 to 5.5 V		18	ns
			V _{DD} = 3.5 to 5.5 V		26	ns
Fall time	tĸŗ	<5>	V _{DD} = 4.0 to 5.5 V		18	ns
			V _{DD} = 3.5 to 5.5 V		26	ns

Clock Timing



Basic Operation

(1) Reset/external interrupt timing

$(T_A = -40 \text{ to } +110^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 3.5 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{ C}_{L} = 50 \text{ pF}$


Parameter	Sym	bol	Conditions		MIN.	MAX.	Unit
RESET low-level width	twrsl1	<87>	Reset	in power-on status	2		μs
	twrsl2	<88>	Power	Power-on-reset when REGC = VDD			μs
			Note	tv _R > 150 μs	10		μs
				tvr ≤ 150 <i>μ</i> s	45		μs
NMI high-level width	twniн	<89>	Analog	g noise elimination	1		μs
NMI low-level width	twnil	<90>	Analog	g noise elimination	1		μs
INTPn high-level width	twiтн	<91>	n = 0 t	n = 0 to 6 (analog noise elimination)			ns
INTPn low-level width	twi⊤∟	<92>	n = 0 t	to 6 (analog noise elimination)	600		ns

Note Power-on-reset when REGC = 10 μ F

Remarks 1. tvr: Time required for VDD to reach 0 V to 4.0 V (= operation lower-limit voltage)

2. The above specification shows the pulse width that is accurately detected as a valid edge. If a pulse narrower than the above specification is input, therefore, it may also be detected as a valid edge.

Reset/Interrupt



Timer Timing

 $(T_A = -40 \text{ to } +110^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 3.5 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{ C}_{L} = 50 \text{ pF}$

Parameter	Syn	nbol	Conditions	MIN.	MAX.	Unit
TIOn high-level width	tтюн	<93>	$REGC = V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$	2T _{smp0} + 100 ^{Note}		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 3.5 to 5.5 V	2T _{smp0} + 200 ^{Note}		ns
TI0n low-level width	t⊤ıo∟	<94>	$REGC = V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$	2T _{smp0} + 100 ^{Note}		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 3.5 to 5.5 V	2T _{smp0} + 200 ^{Note}		ns
TI5m high-level width	tтısн	<95>	REGC = V _{DD} = 4.5 to 5.5 V	50		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 3.5 to 5.5 V	100		ns
TI5m low-level width	t⊤ı5L	<96>	REGC = V _{DD} = 4.5 to 5.5 V	50		ns
			REGC = 10 µF, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 3.5 to 5.5 V	100		ns

Note T_{smp0}: Timer 0 count clock cycle


However, $T_{smp0} = fxx/4$ when TIOn is used as an external event count input.

Remarks 1. n = 00, 01, 10, 11, 20, 21, 30, 31

m = 0, 1

2. The above specification shows the pulse width that is accurately detected as a valid edge. If a pulse narrower than the above specification is input, therefore, it may also be detected as a valid edge.

Timer Input Timing



UART Timing

 $(T_A = -40 \text{ to } +110^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 3.5 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}$

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Transmit rate				312.5	kbps
ASCK0 frequency		REGC = V _{DD} = 5 V ±10%		12	MHz
		REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 3.5 to 5.5 V		6	MHz

CSI0 Timing

(1) Master mode

$(T_A = -40 \text{ to } +110^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 3.5 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}$

Parameter	Sym	bol	Conditions	MIN.	MAX.	Unit
SCK0n cycle time	tkcy1	<99>	REGC = V _{DD} = 4.0 to 5.5 V	200		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 3.5 to 5.5 V	400		ns
SCK0n high-/low-level width	tĸнı, tĸ∟ı	<100>		tkcy1/2-30		ns
SI0n setup time (to SCK0n)	tsik1	<101>	REGC = V_{DD} = 4.0 to 5.5 V	33		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 3.5 to 5.5 V	58		ns
SI0n hold time (from SCK0n)	tksi1	<102>	REGC = V_{DD} = 4.0 to 5.5 V	30		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 3.5 to 5.5 V	50		ns
Delay time from SCK0n to SO0n	tkso1	<103>	REGC = V_{DD} = 4.0 to 5.5 V		30	ns
output			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 3.5 to 5.5 V		60	ns


Remark n = 0, 1

(2) Slave mode

$(T_{A} = -40 \text{ to } +110^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \leq \text{BV}_{DD} \leq \text{V}_{DD}, 3.5 \text{ V} \leq \text{AV}_{\text{REF1}} \leq \text{V}_{DD}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = \text{BV}_{\text{SS}} = \text{AV}_{\text{SS}} = 0 \text{ V}, \text{CL} = 50 \text{ pF}$

Parameter	Sym	bol	Conditions	MIN.	MAX.	Unit
SCK0n cycle time	t ксү2	<99>	REGC = V _{DD} = 4.0 to 5.5 V	200		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 3.5 to 5.5 V	400		ns
SCK0n high-/low-level width	tкн2, tкL2	<100>	REGC = V _{DD} = 4.0 to 5.5 V	45		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 3.5 to 5.5 V	90		ns
SI0n setup time (to SCK0n)	tsik2	<101>	REGC = V _{DD} = 4.0 to 5.5 V	30		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 3.5 to 5.5 V	60		ns
SI0n hold time (from SCK0n)	tksi2	<102>	REGC = V _{DD} = 4.0 to 5.5 V	30		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 3.5 to 5.5 V	60		ns
Delay time from SCK0n to SO0n	tkso2	<103>	REGC = V _{DD} = 4.0 to 5.5 V		50	ns
output			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 3.5 to 5.5 V		100	ns

Remark n = 0, 1



CSIA Timing

(1) Master mode

$(T_A = -40 \text{ to } +110^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 3.5 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}$

Parameter	Syn	nbol	Conditions	MIN.	MAX.	Unit
SCKAn cycle time	tксүз	<104>	$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	500		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 3.5 to 5.5 V	1000		ns
SCKAn high-/low-level width	tкнз, tк∟з	<105>		tксүз/2 — 30		ns
SIAn setup time (to SCKAn↑)	tsik3	<106>	$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	39		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 3.5 to 5.5 V	68		ns
SIAn hold time (from $\overline{\text{SCKAn}}$)	tหรเง	<107>	REGC = V_{DD} = 4.0 to 5.5 V	30		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 3.5 to 5.5 V	60		ns
Delay time from $\overline{\operatorname{SCKAn}}\downarrow$ to SOAn	tкsoз	<108>	REGC = V _{DD} = 4.0 to 5.5 V		30	ns
output			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 3.5 to 5.5 V		60	ns

Remark n = 0, 1

(2) Slave mode


$(T_A = -40 \text{ to } +110^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 3.5 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}$

Parameter	Sym	nbol	Conditions	MIN.	MAX.	Unit
SCKAn cycle time	t ксү4	<104>	REGC = V _{DD} = 4.0 to 5.5 V	840		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 3.5 to 5.5 V	1700		ns
SCKAn high-/low-level width	tĸн4, tĸ∟4	<105>		tkcy4/2 - 30		ns
SIAn setup time (to SCKAn↑)	tsik4	<106>	REGC = V _{DD} = 4.0 to 5.5 V	50		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 3.5 to 5.5 V	100		ns
SIAn hold time (from SCKAn↑)	tksi4	<107>	REGC = V _{DD} = 4.0 to 5.5 V	tcy×2+15		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 3.5 to 5.5 V	tcr×2+30		ns
Delay time from $\overline{SCKAn}\downarrow$ to $SOAn$	tĸso4	<108>	REGC = V _{DD} = 4.0 to 5.5 V		tcr×2+30 ^{Note}	ns
output			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 3.5 to 5.5 V		tcy×2+60 ^{Note}	ns

Note tcy: fscka cycle

<R> <R>

Remark n = 0, 1



I²C Bus Mode (Y Products (Products with On-Chip I²C) Only)

Pa	irameter	Sym	nbol	Norma	al Mode	High-Spe	ed Mode	Unit
				MIN.	MAX.	MIN.	MAX.	
SCL0 clock free	quency	fськ		0	100	0	400	kHz
Bus free time (Between start	and stop conditions)	t BUF	<109>	4.7	_	1.3	_	μs
Hold time ^{Note 1}		thd:sta	<110>	4.0	-	0.6	-	μs
SCL0 clock low	-level width	t∟ow	<111>	4.7	-	1.3	_	μs
SCL0 clock high-level width		tніgн	<112>	4.0	-	0.6	_	μs
Setup time for s conditions	start/restart	tsu:sta	<113>	4.7	-	0.6	-	μs
Data hold time	CBUS compatible master	thd:dat	<114>	5.0	-	-	_	μs
	I ² C mode			0 ^{Note 2}	_	0 ^{Note 2}	0.9 ^{Note 3}	μs
Data setup time	9	tsu:dat	<115>	250	-	100 ^{Note 4}	-	ns
SDA0 and SCL	0 signal rise time	tR	<116>	-	1000	20 + 0.1Cb ^{Note 5}	300	ns
SDA0 and SCL	0 signal fall time	t⊧	<117>	_	300	20 + 0.1Cb ^{Note 5}	300	ns
Stop condition setup time		tsu:sto	<118>	4.0	_	0.6		μs
Pulse width of s input filter	spike suppressed by	tsp	<119>	_	-	0	50	ns
Capacitance lo	ad of each bus line	Cb		_	400	-	400	pF


 $(T_A = -40 \text{ to } +110^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 3.5 \text{ V} \le \text{AV}_{\text{REF1}} \le \text{V}_{DD}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = \text{BV}_{\text{SS}} = \text{AV}_{\text{SS}} = 0 \text{ V}, \text{CL} = 50 \text{ pF}$

Notes 1. At the start condition, the first clock pulse is generated after the hold time.

2. The system requires a minimum of 300 ns hold time internally for the SDA0 signal (at VIHmin. of SCL0 signal) in order to occupy the undefined area at the falling edge of SCL0.

- **3.** If the system does not extend the SCL0 signal low hold time (tLow), only the maximum data hold time (tHD:DAT) needs to be satisfied.
- **4.** The high-speed mode l²C bus can be used in the normal-mode l²C bus system. In this case, set the high-speed mode l²C bus so that it meets the following conditions.
 - If the system does not extend the SCL0 signal's low state hold time: tsu:DAT $\geq 250~\text{ns}$
 - If the system extends the SCL0 signal's low state hold time: Transmit the following data bit to the SDA0 line prior to the SCL0 line release (t_{Rmax} + t_{SU:DAT} = 1000 + 250 = 1250 ns: Normal mode l²C bus specification).
- 5. Cb: Total capacitance of one bus line (unit: pF)





A/D Converter

 $(T_{A} = -40 \text{ to } +110^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 3.5 \text{ V} \le \text{AV}_{\text{REF1}} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution			10	10	10	bit
Overall error ^{Note 1}		$4.0 \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$		±0.2	±0.6	%FSR
		$3.5 \leq AV_{\text{REF0}} \leq 4.0 \text{ V}$		±0.3	±0.8	%FSR
Conversion time	t CONV	$4.0 \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$	14		60	μs
		$3.5 \leq AV_{\text{REF0}} \leq 4.0 \text{ V}$	17		60	μs
Zero-scale error ^{Note 1}		$4.0 \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$			±0.6	%FSR
		$3.5 \leq AV_{\text{REF0}} \leq 4.0 \text{ V}$			±0.8	%FSR
Full-scale error ^{Note 1}		$4.0 \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$			±0.6	%FSR
		$3.5 \leq AV_{\text{REF0}} \leq 4.0 \text{ V}$			±0.8	%FSR
Non-linearity error ^{Note 2}		$4.0 \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$			±4.5	LSB
		$3.5 \leq AV_{\text{REF0}} \leq 4.0 \ V$			±6.5	LSB
Differential linearity		$4.0 \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$			±2.0	LSB
error ^{Note 2}		$3.5 \leq AV_{\text{REF0}} \leq 4.0 \ V$			±2.5	LSB
Analog input voltage	VIAN		0		AV _{REF0}	V
AVREFO current	IA REF0	When using A/D converter		1.0	2.0	mA
		When not using A/D converter ^{Note 3}		1.0	10	μA

Notes 1. Excluding quantization error (±0.05 %FSR).

- **2.** Excluding quantization error (± 0.5 LSB).
- 3. ADM.ADCS bit = 0, ADM.ADCS2 bit = 0

Remark LSB: Least Significant Bit FSR: Full Scale Range

D/A Converter

 $(T_A = -40 \text{ to } +110^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 3.5 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution						8	bit
Overall error ^{Notes 1, 2}		Load conditi	on = 2 M Ω			1.2	%FSR
		Load conditi	on = 4 M Ω			0.8	%FSR
		Load conditi	on = 10 MΩ			0.6	%FSR
Settling time ^{Note 2}		C = 30 pF	V _{DD} = 4.5 to 5.5 V			10	μs
			V _{DD} = 3.5 to 4.5 V			15	μs
Output resistance ^{Note 3}	Ro	Output data: DACSn register = 55H			8		kΩ
AVREF1 currentNote 4	IAV _{REF1}	During D/A conversion			1.5	3.0	mA
		When D/A c	onversion stopped		1.0	10	μA

Notes 1. Excluding quantization error (±0.2 %FSR).

- 2. R is the D/A converter output pin load resistance, and C is the D/A converter output pin load capacitance.
- 3. Value of 1 channel of D/A converter
- 4. Value of 2 channels of D/A converter

CHAPTER 32 ELECTRICAL SPECIFICATIONS ((A2) GRADE PRODUCTS)

(A2) grade products are as follows.

μPD703212(A2), 703212Y(A2), 703213(A2), 703213Y(A2), 703214(A2), 703214Y(A2)

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	VDD	VDD = EVDD = AVREF0	-0.3 to +6.5	V
	BVDD	BV _{DD} ≤ V _{DD}	-0.3 to V _{DD} + 0.3 ^{Note 1}	V
	EVDD	VDD = EVDD = AVREF0	-0.3 to +6.5	V
	AV _{REF0}	VDD = EVDD = AVREF0	-0.3 to +6.5	V
	AV _{REF1}		-0.3 to V _{DD} + $0.3^{Note 1}$	V
	Vss	Vss = EVss = BVss = AVss	-0.3 to +0.3	V
	AVss	Vss = EVss = BVss = AVss	-0.3 to +0.3	V
	BVss	Vss = EVss = BVss = AVss	-0.3 to +0.3	V
	EVss	Vss = EVss = BVss = AVss	-0.3 to +0.3	V
Input voltage	VI1	P00 to P06, P30 to P35, P38, P39, P40 to P42, P50 to P55, P90 to P915, RESET	-0.3 to EV _{DD} + 0.3 ^{Note 1}	V
	V ₁₂	PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15, PDH0 to PDH5	-0.3 to BV _{DD} + 0.3 ^{Note 1}	V
	Vı3	P10, P11	-0.3 to AV _{REF1} + 0.3 ^{Note 1}	V
	V _{I4}	P36, P37	-0.3 to +13 ^{Note 2}	V
	VI5	X1, X2, XT1, XT2	-0.3 to V _{DD} + 0.3 ^{Note 1}	V
Analog input voltage	VIAN	P70 to P77	-0.3 to AVREF0 + 0.3 ^{Note 1}	V

Absolute Maximum Ratings (T_A = 25°C) (1/2)

Notes 1. Be sure not to exceed the absolute maximum ratings (MAX. value) of each supply voltage.

2. When an on-chip pull-up resistor is not specified by a mask option. The same as V₁₁ when a pull-up resistor is specified.

Parameter	Symbol	Conditions		Ratings	Unit
Output current, low	Iol	Note	Per pin	14	mA
		P36 to P39		21	mA
		P00 to P06, P30 to P39, P40 to P42	Total of all	24.5	mA
		P50 to P55, P90 to P915	pins: 49 mA	24.5	mA
		PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6	Total of all pins:	24.5	mA
		PDL0 to PDL15, PDH0 to PDH5	49 mA	24.5	mA
Output current, high	Іон	Note	Per pin	-7	mA
		P00 to P06, P30 to P35, P40 to P42	Total of all	-21	mA
		P50 to P55, P90 to P915	pins: –42 mA	-21	mA
		PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6	Total of all pins:	-21	mA
		PDL0 to PDL15, PDH0 to PDH5	–42 mA	-21	mA
Operating ambient temperature	Та			-40 to +125	°C
Storage temperature	Tstg			-65 to +150	°C

Absolute Maximum Ratings (T_A = 25°C) (2/2)

Note P00 to P06, P10, P11, P30 to P35, P40 to P42, P50 to P55, P90 to P915, PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15, PDH0 to PDH5

- Cautions 1. Do not directly connect the output (or I/O) pins of IC products to each other, or to VDD, Vcc, and GND. Open-drain pins or open-collector pins, however, can be directly connected to each other. Direct connection of the output pins between an IC product and an external circuit is possible, if the output pins can be set to the high-impedance state and the output timing of the external circuit is designed to avoid output conflict.
 - 2. Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded. The ratings and conditions indicated for DC characteristics and AC characteristics represent the quality assurance range during normal operation.

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input capacitance	Ci	fx = 1 MHz	P70 to P77			15	pF
I/O capacitance	Сю	Unmeasured pins	Note			15	pF
		returned to 0 V	P36 to P39			20	pF

Note P00 to P06, P10, P11, P30 to P35, P40 to P42, P50 to P55, P90 to P915, PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15, PDH0 to PDH5

Remark fx: Main clock oscillation frequency


Operating Conditions

 $(T_A = -40 \text{ to } +125^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 3.5 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}$

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Internal system clock	fclĸ	In PLL mode	REGC = V _{DD} = 4.5 to 5.5 V	0.25		16	MHz
frequency			REGC = V _{DD} = 4.0 to 5.5 V	0.25		16	MHz
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V	0.25		16	MHz
			REGC = V _{DD} = 3.5 to 5.5 V	0.25		12	MHz
		In clock-through	REGC = V _{DD} = 3.5 to 5.5 V	0.0625		10	MHz
		mode	REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V	0.0625		10	MHz
		Operating with subclock	$REGC = V_{DD} = 3.5 \text{ to } 5.5 \text{ V}$		32.768		kHz

Remark fx: Main clock oscillation frequency

Internal System Clock Frequency vs. Supply Voltage



PLL Characteristics (T_A = -40 to +125°C, V_{DD} = 3.5 to 5.5 V, V_{SS} = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input frequency	fx		2		4	MHz
Output frequency	fxx		8		16	MHz
Lock time	t PLL	After VDD reaches 3.5 V (MIN.)			200	μs

Main Clock Oscillator Characteristics

(1) Crystal resonator, ceramic resonator (T_A = -40 to +125°C, V_{DD} = 3.5 to 5.5 V, V_{SS} = 0 V)

•		•	,	,	,		
Recommended Circuit	Parameter		Conditions	MIN.	TYP.	MAX.	Unit
	Oscillation	In PLL mode	REGC = V _{DD} = 4.5 to 5.5 V	2		5	MHz
	frequency		$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	2		4	MHz
X1 X2	(fx) ^{Note 1}		REGC = 10 μF, V _{DD} = 4.0 to 5.5 V	2		4	MHz
			REGC = V_{DD} = 3.5 to 5.5 V	2		2.5	MHz
		In clock-	REGC = V_{DD} = 3.5 to 5.5 V	2		10	MHz
		through mode	REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V	2		10	MHz
	Oscillation stabilization	After reset is released	OSTS0 = 1		2 ¹⁵ /fx		s
	time ^{Note 2}	After STOP mo	de is released		Note 3		s

Notes 1. Indicates only oscillator characteristics.

- 2. Time required to stabilize the resonator after reset or STOP mode is released.
- 3. The value differs depending on the OSTS register settings.

(2) External clock (TA = -40 to $+125^{\circ}$ C, REGC = VDD = 3.5 to 5.5 V, Vss = 0 V)

Recommended Circuit	Parameter		Conditions	MIN.	TYP.	MAX.	Unit
	Input	In PLL mode	REGC = V_{DD} = 4.5 to 5.5 V	2		5	MHz
	frequency		REGC = V_{DD} = 4.0 to 5.5 V	2		4	MHz
	(fx) ^{Note}		REGC = V_{DD} = 3.5 to 5.5 V	2		2.5	MHz
External clock		In clock-	REGC = V _{DD} = 3.5 to 5.5 V	2		10	MHz
		through mode					

Note The duty ratio of the input waveform must be	e within 50% ±5%.
--	-------------------

Cautions 1. When using the main clock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vss.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.
- 2. When the main clock is stopped and the device is operating on the subclock, wait until the oscillation stabilization time has been secured by the program before switching back to the main clock.
- 3. When REGC = 10 μ F, the supply voltage to the oscillator is the on-chip regulator output (3.6 V (TYP.)). However, the supply voltage to the oscillator is V_{DD} in the following modes.
 - After reset (except during WDTRES1 and oscillation stabilization time)
 - In STOP mode
 - In Sub-IDLE mode

Subclock Oscillator Characteristics

Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
	Oscillation frequency (fxT) ^{Note 1}		32	32.768	35	kHz
	Oscillation stabilization time ^{Note 2}			10		S

(1) Crystal resonator ($T_A = -40$ to $+125^{\circ}C$, $V_{DD} = 3.5$ to 5.5 V, $V_{SS} = 0$ V)

Notes 1. Indicates only oscillator characteristics.

2. Time required from when V_{DD} reaches oscillation voltage range (3.5 V (MIN.)) to when the crystal resonator stabilizes.

(2) External clock (T_A = -40 to +125°C, REGC = V_{DD} = 3.5 to 5.5 V, V_{SS} = 0 V)

Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
XT1 XT2	Input frequency (fxT) ^{Note}	REGC = V _{DD} = 3.5 to 5.5 V	32		35	kHz

Note The duty ratio of the input waveform must be within $50\% \pm 5\%$.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vss.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.
- 2. The subclock oscillator is designed as a low-amplitude circuit for reducing power consumption, and is more prone to malfunction due to noise than the main clock oscillator. Particular care is therefore required with the wiring method when the subclock is used.
- 3. When REGC = 10 μ F, the supply voltage to the oscillator is the on-chip regulator output (3.6 V
 - (TYP.)). However, the supply voltage to the oscillator is V_{DD} in the following modes.
 - After reset (except during WDTRES1 and oscillation stabilization time)
 - In STOP mode
 - In Sub-IDLE mode

Cautions 1. When using the subclock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

$(T_A = -40 \text{ to } +125^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 3.5 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}) (1/4)$

Parameter	Symbol	Conditi	ons	MAX.	Unit
Output current, high	Іон1	Per pin for P00 to P06, P10, F P42, P50 to P55, P90 to P915	, ,	-3.5	mA
		Total of P00 to P06, P30 to	EV _{DD} = 4.0 to 5.5 V	-21	mA
		P35, P40 to P42	EV _{DD} = 3.5 to 5.5 V	-10.5	mA
		Total of P50 to P55, P90 to	$EV_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	-21	mA
		P915	EV _{DD} = 3.5 to 5.5 V	-10.5	mA
	Іон2	Per pin for PCM0 to PCM3, P0 PCT4, PCT6, PDH0 to PDH5,		-3.5	mA
		Total of PCM0 to PCM3,	BV _{DD} = 4.0 to 5.5 V	-21	mA
		PCS0, PCS1, PCT0, PCT1, PCT4, PCT6	BV _{DD} = 3.5 to 5.5 V	-10.5	mA
		Total of PDL0 to PDL15,	BV _{DD} = 4.0 to 5.5 V	-21	mA
		PDH0 to PDH5	BV _{DD} = 3.5 to 5.5 V	-10.5	mA
Output current, low	Iol1	Per pin for P00 to P06, P10, F P42, P50 to P55, P90 to P915	7	mA	
		Per pin for P36 to P39	EV _{DD} = 4.0 to 5.5 V	10.5	mA
			EV _{DD} = 3.5 to 5.5 V	5.6	mA
		Total of P00 to P06, P30 to P3	37, P40 to P42	21	mA
		Total of P38, P39, P50 to P55	, P90 to P915	21	mA
lol2	IOL2	Per pin for PCM0 to PCM3, P0 PCT4, PCT6, PDH0 to PDH5,		7	mA
		Total of PCM0 to PCM3, PCS PCT4, PCT6	0, PCS1, PCT0, PCT1,	21	mA
		Total of PDL0 to PDL15, PDH	0 to PDH5	21	mA

 $(T_A = -40 \text{ to } +125^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 3.5 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$ (2/4)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input voltage, high	VIH1	Note 1	0.7EVDD		EVDD	V
	VIH2	Note 2	0.8EVDD		EVDD	V
	Vінз	Note 3	0.7BVDD		BVDD	V
	VIH4	P70 to P77	0.7AVREF0		AV _{REF0}	V
	VIH5	P10, P11 ^{Note 4}	0.7AVREF1		AV _{REF1}	V
	VIH6	P36, P37	0.7EVDD		12 ^{Note 5}	V
	VIH7 ^{Note 6}	X1, X2, XT1, XT2	Vdd - 0.5		VDD	V
Input voltage, low	VIL1	Note 1	EVss		0.3EVDD	V
	VIL2	Note 2	EVss		0.2EVDD	V
	VIL3	Note 3	BVss		0.3BVDD	V
	VIL4	P70 to P77	AVss		0.3AVREF0	V
	VIL5	P10, P11 ^{Note 4}	AVss		0.3AV _{REF1}	V
	VIL6	P36, P37	EVss		0.3EVDD	V
	VIL7 ^{Note 6}	X1, X2, XT1, XT2	Vss		0.4	V

Notes 1. P00, P01, P30, P41, P98, P911 and their alternate-function pins.

2. RESET, P02 to P06, P31 to P35, P38, P39, P40, P42, P50 to P55, P90 to P97, P99, P910, P912 to P915 and their alternate-function pins.

- **3.** PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15, PDH0 to PDH5 and their alternate-function pins.
- 4. When used as port pins, set $AV_{REF1} = AV_{REF0} = V_{DD}$.
- 5. When an on-chip pull-up resistor is not specified by a mask option. EVDD when a pull-up resistor is specified.
- 6. When external clock is used.

 $(T_A = -40 \text{ to } +125^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 3.5 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}) (3/4)$

Parameter	Symbol	C	Conditions	MIN.	TYP.	MAX.	Unit
Output voltage, high	V _{OH1}	Note 1	Iон = -1.4 mA, EVpd = 4.0 to 5.5 V	EV _{DD} -1.0		EVDD	V
		Note 2	Iон = -0.07 mA, EV _{DD} = 3.5 to 5.5 V	EV _{DD} - 0.5		EVdd	V
	V _{OH2}	Note 3	Iон = -1.4 mA, BV _{DD} = 4.0 to 5.5 V	BV _{DD} - 1.0		BVdd	V
		Note 4	Iон = -0.07 mA, BV _{DD} = 3.5 to 5.5 V	BV _{DD} - 0.5		BVdd	V
	Vонз	P10, P11 ^{Note 5}	Iон = −1.4 mA	AV _{REF1} – 1.0		AV _{REF1}	V
			Іон = -0.07 mA	AV _{REF1} – 0.5		AV _{REF1}	V
Output voltage, low	V _{OL1}	Note 6	Io∟ = 1.4 mA ^{Note 7}	0		0.8	V
	Vol2	Note 8	IoL = 1.4 mA ^{Note 7}	0		0.8	V
	Vol3	P10, P11 ^{Note 5}	lo∟ = 1.4 mA	0		0.8	V
	Vol4	P36 to P39	Io∟ = 10.5 mA, EV _{DD} = 4.0 to 5.5 V	0		2.0	V
			Io∟ = 5.6 mA, EV _{DD} = 3.5 to 5.5 V	0		1.0	V
Input leakage current, high	Ілн	$V_{\text{IN}} = V_{\text{DD}}$				10.0	μA
Input leakage current, low	Ilil	$V_{IN} = 0 V$				-10.0	μA
Output leakage current, high	Ігон	Vo = Vdd				10.0	μA
Output leakage current, low	Ilol	Vo = 0 V				-10.0	μA
Pull-up resistor	R∟	V1N = 0 V		10	30	120	kΩ

Notes 1. Total of P00 to P06, P30 to P35, P40 to P42 and their alternate-function pins: $I_{OH} = -21 \text{ mA}$, total of P50 to P55, P90 to P915 and their alternate-function pins: $I_{OH} = -21 \text{ mA}$.

- **2.** Total of P00 to P06, P30 to P35, P40 to P42 and their alternate-function pins: $I_{OH} = -10.5$ mA, total of P50 to P55, P90 to P915 and their alternate-function pins: $I_{OH} = -10.5$ mA.
- Total of PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6: IoH = -21 mA, total of PDH0 to PDH5, PDL0 to PDL15 and their alternate-function pins: IoH = -21 mA.
- 4. Total of PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6: $I_{OH} = -10.5 \text{ mA}$, total of PDH0 to PDH5, PDL0 to PDL15 and their alternate-function pins: $I_{OH} = -10.5 \text{ mA}$.
- 5. When used as port pins, set $AV_{REF1} = AV_{REF0} = V_{DD}$.
- 6. Total of P00 to P06, P30 to P37, P40 to P42 and their alternate-function pins: Io_L = 21 mA, total of P38, P39, P50 to P55, P90 to P915 and their alternate-function pins: Io_L = 21 mA.
- 7. Refer to IOL1 for IOL of P36 to P39.
- **8.** Total of PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6 and their alternate-function pins: Io_L = 21 mA, total of PDH0 to PDH5, PDL0 to PDL15 and their alternate-function pins: Io_L = 21 mA.

$(T_{A} = -40 \text{ to } +125^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \leq \text{BV}_{DD} \leq \text{V}_{DD}, 3.5 \text{ V} \leq \text{AV}_{\text{REF1}} \leq \text{V}_{DD}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = \text{BV}_{\text{SS}} = \text{BV}_{\text{SS}} = 10^{\circ} \text{C}, \text{V}_{DD} = 10^$	
$= AV_{SS} = 0 V) (4/4)$	

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Supply current ^{Note}	Idd1	Normal operation All peripheral	fxx = 16 MHz (fx = 4 MHz) (in PLL mode) REGC = V _{DD} = 5 V ±10%		30	43	mA
		functions operating	fxx = 16 MHz (fx = 4 MHz) (in PLL mode) REGC = 10 μ F V _{DD} = 5 V ±10%		18	33	mA
	IDD2	HALT mode All peripheral functions	fxx = 16 MHz (fx = 4 MHz) (in PLL mode) REGC = V _{DD} = 5 V ±10%		17	26	mA
		operating	fxx = 16 MHz (fx = 4 MHz) (in PLL mode) REGC = 10 μ F V _{DD} = 5 V ±10%		10	21	mA
	Idd3	IDLE mode Watch timer operating	$f_x = 4 MHz$ (when PLL mode off) REGC = V _{DD} = 5 V ±10%		900	3700	μA
			fx = 4 MHz (when PLL mode off) REGC = 10 μ F V _{DD} = 5 V ±10%		600	2900	μΑ
	IDD4	Subclock operating mode	fxr = 32.768 kHz Main clock stopped		70	2060	μA
	IDD5	Subclock IDLE mode	fxr = 32.768 kHz Main clock stopped, watch timer operating		15	1960	μA
	IDD6	STOP mode	Subclock stopped (XT1 = Vss, when PSMR.XTSTP bit = 1)		0.1	1930	μA

Note Total current of VDD, EVDD, and BVDD (all ports stopped). AVREF0 and AVREF1 are not included.

Remark fxx: Main clock frequency

fx: Main clock oscillation frequency


fxT: Subclock frequency

Data Retention Characteristics


STOP Mode ($T_A = -40$ to $+125^{\circ}C$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention voltage	VDDDR	STOP mode	2.0		5.5	v
STOP release signal input time	t DREL		0			μs


Caution Shifting to STOP mode and restoring from STOP mode must be performed within the rated operating range.




AC Test Input Measurement Points (VDD, AVREF0, AVREF1, EVDD, BVDD)



AC Test Output Measurement Points



Load Conditions




CLKOUT Output Timing

$(T_A = -40 \text{ to } +125^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 3.5 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}$

Parameter	Sym	bol	Conditions	MIN.	MAX.	Unit
Output cycle	tсүк	<1>		62.5 ns	30.6 <i>µ</i> s	
High-level width	twкн	<2>	V _{DD} = 4.0 to 5.5 V	tсүк/2 – 18		ns
			V _{DD} = 3.5 to 5.5 V	tсүк/2 – 26		ns
Low-level width	twĸ∟	<3>	V _{DD} = 4.0 to 5.5 V	tсүк/2 – 18		ns
			V _{DD} = 3.5 to 5.5 V	tсүк/2 – 26		ns
Rise time	tĸĸ	<4>	V _{DD} = 4.0 to 5.5 V		18	ns
			V _{DD} = 3.5 to 5.5 V		26	ns
Fall time	tкғ	<5>	V _{DD} = 4.0 to 5.5 V		18	ns
			V _{DD} = 3.5 to 5.5 V		26	ns

Clock Timing



Basic Operation

(1) Reset/external interrupt timing

$(T_A = -40 \text{ to } +125^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 3.5 \text{ V} \le \text{AV}_{\text{REF1}} \le \text{V}_{DD}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = \text{BV}_{\text{SS}} = \text{AV}_{\text{SS}} = 0 \text{ V}, \text{ C}_{\text{L}} = 50 \text{ pF}$


Parameter	Sym	bol	Conditions		MIN.	MAX.	Unit
RESET low-level width	twrsL1	<87>	Reset	in power-on status	2		μs
	twrsl2	<88>	Power	r-on-reset when REGC = VDD	2		μs
			Note	tvr > 150 μs	10		μs
				tvr ≤ 150 <i>μ</i> s	45		μs
NMI high-level width	twniн	<89>	Analog	g noise elimination	1		μs
NMI low-level width	twnil	<90>	Analog noise elimination		1		μs
INTPn high-level width	twith	<91>	n = 0 to 6 (analog noise elimination)		600		ns
INTPn low-level width	twi⊤∟	<92>	n = 0 t	to 6 (analog noise elimination)	600		ns

Note Power-on-reset when REGC = 10 μ F

Remarks 1. tvR: Time required for VDD to reach 0 V to 4.0 V (= operation lower-limit voltage)

2. The above specification shows the pulse width that is accurately detected as a valid edge. If a pulse narrower than the above specification is input, therefore, it may also be detected as a valid edge.

Reset/Interrupt



Timer Timing

 $(T_{A} = -40 \text{ to } +125^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 3.5 \text{ V} \le \text{AV}_{\text{REF1}} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{ C}_{L} = 50 \text{ pF})$

Parameter	Syr	nbol	Conditions	MIN.	MAX.	Unit
TIOn high-level width	tтюн	<93>	$REGC = V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$	2T _{smp0} + 100 ^{Note}		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 3.5 to 5.5 V	2T _{smp0} + 200 ^{Note}		ns
TI0n low-level width	t⊤ıo∟	<94>	$REGC = V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$	2T _{smp0} + 100 ^{Note}		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 3.5 to 5.5 V	2T _{smp0} + 200 ^{Note}		ns
TI5m high-level width	tті5н	<95>	REGC = V_{DD} = 4.5 to 5.5 V	50		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 3.5 to 5.5 V	100		ns
TI5m low-level width	t⊤ıs∟	<96>	REGC = V _{DD} = 4.5 to 5.5 V	50		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 3.5 to 5.5 V	100		ns

Note T_{smp0}: Timer 0 count clock cycle


However, $T_{smp0} = fxx/4$ when TIOn is used as an external event count input.

Remarks 1. n = 00, 01, 10, 11, 20, 21, 30, 31

m = 0, 1

2. The above specification shows the pulse width that is accurately detected as a valid edge. If a pulse narrower than the above specification is input, therefore, it may also be detected as a valid edge.

Timer Input Timing



UART Timing

 $(T_A = -40 \text{ to } +125^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 3.5 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{ C}_{L} = 50 \text{ pF}$

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Transmit rate				312.5	kbps
ASCK0 frequency		REGC = V _{DD} = 5 V ±10%		12	MHz
		REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 3.5 to 5.5 V		6	MHz

CSI0 Timing

(1) Master mode

$(T_A = -40 \text{ to } +125^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 3.5 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{ C}_{L} = 50 \text{ pF}$

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
SCK0n cycle time	tkCY1	<99>	$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	200		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 3.5 to 5.5 V	400		ns
SCK0n high-/low-level width	tĸнı, tĸ∟ı	<100>		tkcy1/2-30		ns
SI0n setup time (to SCK0n)	tsik1	<101>	$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	33		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 3.5 to 5.5 V	58		ns
SI0n hold time (from SCK0n)	tksi1	<102>	REGC = V _{DD} = 4.0 to 5.5 V	30		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 3.5 to 5.5 V	50		ns
Delay time from SCK0n to SO0n	tkso1	<103>	REGC = V _{DD} = 4.0 to 5.5 V		30	ns
output			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 3.5 to 5.5 V		60	ns


Remark n = 0, 1

(2) Slave mode

$(T_A = -40 \text{ to } +125^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 3.5 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{ C}_{L} = 50 \text{ pF}$

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
SCK0n cycle time	t ксү2	<99>	REGC = V_{DD} = 4.0 to 5.5 V	200		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 3.5 to 5.5 V	400		ns
SCK0n high-/low-level width	tĸн₂, tĸ∟₂	<100>	$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	45		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 3.5 to 5.5 V	90		ns
SI0n setup time (to SCK0n)	tsik2	<101>	REGC = V_{DD} = 4.0 to 5.5 V	30		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 3.5 to 5.5 V	60		ns
SI0n hold time (from SCK0n)	tksi2	<102>	REGC = V _{DD} = 4.0 to 5.5 V	30		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 3.5 to 5.5 V	60		ns
Delay time from SCK0n to SO0n	tĸso2	<103>	REGC = V _{DD} = 4.0 to 5.5 V		50	ns
output			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 3.5 to 5.5 V		100	ns

Remark n = 0, 1



CSIA Timing

(1) Master mode

$(T_A = -40 \text{ to } +125^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 3.5 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{ C}_{L} = 50 \text{ pF}$

Parameter	Sym	nbol	Conditions	MIN.	MAX.	Unit
SCKAn cycle time	tксүз	<104>	$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	500		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 3.5 to 5.5 V	1000		ns
SCKAn high-/low-level width	tкнз, tк∟з	<105>		tксүз/2 — 30		ns
SIAn setup time (to SCKAn↑)	tsik3	<106>	$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	39		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 3.5 to 5.5 V	68		ns
SIAn hold time (from $\overline{\text{SCKAn}}\uparrow$)	tหรเง	<107>	REGC = V_{DD} = 4.0 to 5.5 V	30		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 3.5 to 5.5 V	60		ns
Delay time from $\overline{\operatorname{SCKAn}}\downarrow$ to SOAn	tкsoз	<108>	REGC = V _{DD} = 4.0 to 5.5 V		30	ns
output			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 3.5 to 5.5 V		60	ns

Remark n = 0, 1


(2) Slave mode

$(T_A = -40 \text{ to } +125^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 3.5 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{ C}_{L} = 50 \text{ pF}$

	Parameter	Sym	nbol	Conditions	MIN.	MAX.	Unit
	SCKAn cycle time	t ксү4	<104>	REGC = V _{DD} = 4.0 to 5.5 V	840		ns
				REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 3.5 to 5.5 V	1700		ns
	SCKAn high-/low-level width	tkh4, tkl4	<105>		tkcy4/2 - 30		ns
	SIAn setup time (to $\overline{\text{SCKAn}}$)	tsik4	<106>	REGC = V _{DD} = 4.0 to 5.5 V	50		ns
				REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 3.5 to 5.5 V	100		ns
<r></r>	SIAn hold time (from $\overline{\text{SCKAn}}$)	tksi4	<107>	REGC = V _{DD} = 4.0 to 5.5 V	tcv×2 + 15		ns
<r></r>				REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 3.5 to 5.5 V	tcr×2+30		ns
	Delay time from $\overline{SCKAn}\downarrow$ to $SOAn$	tkso4	<108>	REGC = V_{DD} = 4.0 to 5.5 V		tcv×2+30 ^{Note}	ns
	output			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 3.5 to 5.5 V		$t_{CY} \times 2 + 60^{Note}$	ns

Note tcy: fscka cycle

Remark n = 0, 1




I²C Bus Mode (Y Products (Products with On-Chip I²C) Only)

Pa	irameter	Syr	nbol	Norma	al Mode	High-Spe	ed Mode	Unit
				MIN.	MAX.	MIN.	MAX.	
SCL0 clock frequency		fclк		0	100	0	400	kHz
Bus free time		t BUF	<109>	4.7	-	1.3	-	μs
(Between start	and stop conditions)							
Hold time ^{Note 1}		thd:sta	<110>	4.0	-	0.6	-	μs
SCL0 clock low	v-level width	t LOW	<111>	4.7	-	1.3	_	μs
SCL0 clock high-level width		tніgн	<112>	4.0	-	0.6	-	μs
Setup time for start/restart conditions		tsu:sta	<113>	4.7	-	0.6	_	μs
Data hold time	CBUS compatible master	thd:dat	<114>	5.0	_	-	_	μs
	I ² C mode			0 ^{Note 2}	-	0 ^{Note 2}	0.9 ^{Note 3}	μs
Data setup time	9	tsu:dat	<115>	250	-	100 ^{Note 4}	-	ns
SDA0 and SCL	0 signal rise time	t₽	<116>	-	1000	20 + 0.1Cb ^{Note 5}	300	ns
SDA0 and SCL0 signal fall time		t⊧	<117>	-	300	20 + 0.1Cb ^{Note 5}	300	ns
Stop condition setup time		tsu:sto	<118>	4.0	-	0.6	_	μs
Pulse width of spike suppressed by input filter		tsp	<119>	_	-	0	50	ns
Capacitance lo	ad of each bus line	Cb		_	400	_	400	pF

 $(T_A = -40 \text{ to } +125^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 3.5 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{ C}_{L} = 50 \text{ pF}$

Notes 1. At the start condition, the first clock pulse is generated after the hold time.

- 2. The system requires a minimum of 300 ns hold time internally for the SDA0 signal (at VIHmin. of SCL0 signal) in order to occupy the undefined area at the falling edge of SCL0.
- **3.** If the system does not extend the SCL0 signal low hold time (tLow), only the maximum data hold time (tHD:DAT) needs to be satisfied.
- **4.** The high-speed mode l²C bus can be used in the normal-mode l²C bus system. In this case, set the high-speed mode l²C bus so that it meets the following conditions.
 - If the system does not extend the SCL0 signal's low state hold time: tsu:DAT $\geq 250~\text{ns}$
 - If the system extends the SCL0 signal's low state hold time: Transmit the following data bit to the SDA0 line prior to the SCL0 line release ($t_{Rmax.} + t_{SU:DAT} = 1000 + 250 = 1250$ ns: Normal mode I²C bus specification).
- 5. Cb: Total capacitance of one bus line (unit: pF)



I²C Bus Mode (Y Products (Products with On-Chip I²C) Only)

A/D Converter

 $(T_A = -40 \text{ to } +125^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 3.5 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution			10	10	10	bit
Overall error ^{Note 1}		$4.0 \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$		±0.2	±0.7	%FSR
		$3.5 \leq AV_{\text{REF0}} \leq 4.0 \text{ V}$		±0.3	±0.9	%FSR
Conversion time	tconv	$4.0 \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$	14		60	μs
		$3.5 \leq AV_{\text{REF0}} \leq 4.0 \text{ V}$	17		60	μs
Zero-scale error ^{Note 1}		$4.0 \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$			±0.7	%FSR
		$3.5 \leq AV_{\text{REF0}} \leq 4.0 \text{ V}$			±0.9	%FSR
Full-scale error ^{Note 1}		$4.0 \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$			±0.7	%FSR
		$3.5 \leq AV_{\text{REF0}} \leq 4.0 \text{ V}$			±0.9	%FSR
Non-linearity error ^{Note 2}		$4.0 \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$			±5.5	LSB
		$3.5 \leq AV_{\text{REF0}} \leq 4.0 \ V$			±7.5	LSB
Differential linearity		$4.0 \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$			±2.5	LSB
error ^{Note 2}		$3.5 \leq AV_{\text{REF0}} \leq 4.0 \ V$			±3.0	LSB
Analog input voltage	VIAN		0		AV _{REF0}	V
AVREFO current	IA REF0	When using A/D converter		1.0	2.0	mA
		When not using A/D converter ^{Note 3}		1.0	10	μA

Notes 1. Excluding quantization error (±0.05 %FSR).

2. Excluding quantization error (± 0.5 LSB).

3. ADM.ADCS bit = 0, ADM.ADCS2 bit = 0

Remark LSB: Least Significant Bit

FSR: Full Scale Range

D/A Converter

 $(T_A = -40 \text{ to } +125^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 3.5 \text{ to } 5.5 \text{ V}, 3.5 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 3.5 \text{ V} \le \text{AV}_{\text{REF1}} \le \text{V}_{DD}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = \text{BV}_{\text{SS}} = \text{AV}_{\text{SS}} = 0 \text{ V})$

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Resolution						8	bit
Overall error ^{Notes 1, 2}		Load conditi	on = 2 M Ω			1.2	%FSR
		Load conditi	on = 4 M Ω			0.8	%FSR
		Load conditi	on = 10 MΩ			0.6	%FSR
Settling time ^{Note 2}		C = 30 pF	V _{DD} = 4.5 to 5.5 V			10	μs
			V _{DD} = 2.7 to 4.5 V			15	μs
Output resistance ^{Note 3}	Ro	Output data:	DACSn register = 55H		8		kΩ
AVREF1 currentNote 4	IAV _{REF1}	During D/A o	During D/A conversion		1.5	3.0	mA
		When D/A co	onversion stopped		1.0	10	μA

Notes 1. Excluding quantization error (±0.2 %FSR).

2. R is the D/A converter output pin load resistance, and C is the D/A converter output pin load capacitance.

3. Value of 1 channel of D/A converter

4. Value of 2 channels of D/A converter

Remark n = 0, 1

26


L -

J

١K

Μ

S




H⊕

IM

S Ν

100-PIN PLASTIC LQFP (FINE PITCH) (14x14)



detail of lead end

NOTE

F

Ρ


G

100O

Each lead centerline is located within 0.08 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS				
Α	16.00±0.20				
В	14.00±0.20				
С	14.00±0.20				
D	16.00±0.20				
F	1.00				
G	1.00				
н	$0.22\substack{+0.05\\-0.04}$				
I	0.08				
J	0.50 (T.P.)				
К	1.00±0.20				
L	0.50±0.20				
М	$0.17\substack{+0.03 \\ -0.07}$				
Ν	0.08				
Р	1.40±0.05				
Q	0.10±0.05				
R	$3^{\circ + 7^{\circ}}_{-3^{\circ}}$				
S	1.60 MAX.				
S100	S100GC-50-8EU, 8EA-2				

100-PIN PLASTIC QFP (14x20)





Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
Α	23.2±0.2
В	20.0±0.2
С	14.0±0.2
D	17.2±0.2
F	0.825
G	0.575
н	$0.32^{+0.08}_{-0.07}$
Ι	0.13
J	0.65 (T.P.)
К	1.6±0.2
L	0.8±0.2
М	$0.17\substack{+0.06\\-0.05}$
Ν	0.10
Р	2.7±0.1
Q	0.125±0.075
R	3°+7° -3°
S	3.0 MAX.
	S100GF-65-JBT-

CHAPTER 34 RECOMMENDED SOLDERING CONDITIONS

The V850ES/KG1 should be soldered and mounted under the following recommended conditions.

For soldering methods and conditions other than those recommended below, contact an NEC Electronics sales representative.

For technical information, see the following website.

Semiconductor Device Mount Manual (http://www.necel.com/pkg/en/mount/index.html)

Table 34-1. Surface Mounting Type Soldering Conditions (1/3)

(1) μ PD703212GC-xxx-8EU: 100-pin plastic LQFP (fine pitch) (14 × 14) μ PD703212YGC-xxx-8EU: 100-pin plastic LQFP (fine pitch) (14 × 14) μ PD703213GC-xxx-8EU: 100-pin plastic LQFP (fine pitch) (14 × 14) μ PD703213YGC-xxx-8EU: 100-pin plastic LQFP (fine pitch) (14 × 14) μ PD703214GC-xxx-8EU: 100-pin plastic LQFP (fine pitch) (14 × 14) μ PD703214YGC-xxx-8EU: 100-pin plastic LQFP (fine pitch) (14 × 14) μ PD7053214YGC-xxx-8EU: 100-pin plastic LQFP (fine pitch) (14 × 14) μ PD7053214YGC-8EU: 100-pin plastic LQFP (fine pitch) (14 × 14) μ PD70F3214YGC-8EU: 100-pin plastic LQFP (fine pitch) (14 × 14)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Time: 30 seconds max. (at 210°C or higher), Count: Two times or less, Exposure limit: 7 days ^{Note} (after that, prebake at 125°C for 10 to 72 hours)	IR35-107-2
VPS	Package peak temperature: 215°C, Time: 25 to 40 seconds (at 200°C or higher), Count: Two times or less, Exposure limit: 7 days ^{Note} (after that, prebake at 125°C for 10 to 72 hours)	VP15-107-2
Partial heating	Pin temperature: 350°C max., Time: 3 seconds max. (per pin row)	-

Note After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).

Remark Soldering conditions for the special grade (A), (A1), and (A2) products are the same as for the standard grade products.

Table 34-1. Surface Mounting Type Soldering Conditions (2/3)

<R> (2) μ PD703212GC-xxx-8EU-A: 100-pin plastic LQFP (fine pitch) (14 × 14) μ PD703213GC-xxx-8EU-A: 100-pin plastic LQFP (fine pitch) (14 × 14) μ PD703214GC-xxx-8EU-A: 100-pin plastic LQFP (fine pitch) (14 × 14) μ PD70F3214GC-8EU-A: 100-pin plastic LQFP (fine pitch) (14 × 14)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 260°C, Time: 60 seconds max. (at 220°C or higher), Count: Three times or less, Exposure limit: 3 days ^{№™} (after that, prebake at 125°C for 20 to 72 hours)	IR60-203-3
Partial heating	Pin temperature: 350°C max., Time: 3 seconds max. (per pin row)	_

Note After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).

Remarks 1. Products with -A at the end of the part number are lead-free products.

2. For soldering methods and conditions other than those recommended below, please contact an NEC Electronics sales representative.

<r> (</r>	(3)	μPD703215GC-xxx-8EA-A:	100-pin plastic LQFP (fine pitch) (14×14)
		μPD703215YGC-xxx-8EA-A:	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)
		μPD70F3214HGC-8EA-A:	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)
		μPD70F3214HYGC-8EA-A:	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)
		μPD70F3215HGC-8EA-A:	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)
		μPD70F3215HYGC-8EA-A:	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 260°C, Time: 60 seconds max. (at 220°C or higher), Count: Three times or less, Exposure limit: 7 days ^{Note} (after that, prebake at 125°C for 20 to 72 hours)	IR60-207-3
Partial heating	Pin temperature: 350°C max., Time: 3 seconds max. (per pin row)	_

Note After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).

Remarks 1. Products with -A at the end of the part number are lead-free products.

2. For soldering methods and conditions other than those recommended below, please contact an NEC Electronics sales representative.

Table 34-1. Surface Mounting Type Soldering Conditions (3/3)

<R>
(4) μ PD703215GF-xxx-JBT-A:
100-pin plastic QFP (14 × 20) μ PD703215YGF-xxx-JBT-A:
100-pin plastic QFP (14 × 20) μ PD70F3214HGF-JBT-A:
100-pin plastic QFP (14 × 20) μ PD70F3214HYGF-JBT-A:
100-pin plastic QFP (14 × 20) μ PD70F3215HGF-JBT-A:
100-pin plastic QFP (14 × 20) μ PD70F3215HYGF-JBT-A:
100-pin plastic QFP (14 × 20) μ PD70F3215HYGF-JBT-A:

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 260°C, Time: 60 seconds max. (at 220°C or higher), Count: Three times or less, Exposure limit: 7 days ^{Note} (after that, prebake at 125°C for 20 to 72 hours)	IR60-207-3
Wave soldering	For details, contact an NEC Electronics sales representative.	_
Partial heating	Pin temperature: 350°C max., Time: 3 seconds max. (per pin row)	_

Note After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).

Remarks 1. Products with -A at the end of the part number are lead-free products.

2. For soldering methods and conditions other than those recommended below, please contact an NEC Electronics sales representative.

APPENDIX A DEVELOPMENT TOOLS

The following development tools are available for the development of systems that employ the V850ES/KG1. Figure A-1 shows the development tool configuration.

• Support for PC98-NX series

Unless otherwise specified, products supported by IBM PC/AT[™] compatibles are compatible with PC98-NX series computers. When using PC98-NX series computers, refer to the explanation for IBM PC/AT compatibles.

Windows[™]

Unless otherwise specified, "Windows" means the following OSs.

- Windows 98, 2000
- Windows Me
- Windows XP
- Windows NT[™] Ver. 4.0





Figure A-1. Development Tool Configuration (1/2)







A.1 Software Package

SP850	Development tools (software) common to the V850 Series are combined in this package.	
V850 Series software package	Part number: µSxxxxSP850	

Remark ×××× in the part number differs depending on the host machine and OS used.

*μ*S<u>××××</u>SP850

XXXX	Host Machine	OS	Supply Medium
AB17	PC-9800 series,	Windows (Japanese version)	CD-ROM
BB17	IBM PC/AT compatibles	Windows (English version)	

A.2 Language Processing Software

CA850 C compiler package	This compiler converts programs written in C language into object codes executable with a microcontroller. This compiler is started from project manager PM+.	
	Part number: µSxxxxCA703000	
DF703218	This file contains information peculiar to the device.	
Device file	This device file should be used in combination with a tool (CA850, SM850, and ID850).	
	The corresponding OS and host machine differ depending on the tool to be used.	

Remark ×××× in the part number differs depending on the host machine and OS used.

$\mu S \times \times \times CA703000$

××××	Host Machine	OS	Supply Medium
AB17	PC-9800 series,	Windows (Japanese version)	CD-ROM
BB17	IBM PC/AT compatibles	Windows (English version)	
3K17	SPARCstation [™]	SunOS [™] (Rel. 4.1.4), Solaris [™] (Rel. 2.5.1)	

A.3 Control Software

PM+ Project manager	This is control software designed to enable efficient user program development in the Windows environment. All operations used in development of a user program, such as starting the editor, building, and starting the debugger, can be performed from PM+. <caution></caution>
	PM+ is included in the C compiler package CA850. It can only be used in Windows.

A.4 Debugging Tools (Hardware)

A.4.1 When using in-circuit emulator IE-V850ES-G1

IE-V850ES-G1 In-circuit emulator		The in-circuit emulator serves to debug hardware and software when developing application systems using a V850 Series product. It corresponds to the integrated debugger ID850. This emulator should be used in combination with a power supply	
		unit, emulation probe, and the interface adapter required to connect this emulator to the host machine.	
IE-70000-CD-IF- PC card interface		This is PC card and interface cable required when using a notebook-type computer as the host machine (PCMCIA socket compatible).	
IE-70000-PCI-IF-A Interface adapter		This adapter is required when using a computer with a PCI bus as the host machine.	
IE-703217-G1-EM1 Emulation board		This board emulates the operations of the peripheral hardware peculiar to a device. It should be used in combination with an in-circuit emulator.	
GXP-CABLE Emulation probe		This probe is used to connect the in-circuit emulator and target system. This is supplied with emulation board IE-703217-G1-EM1.	
EV-703214GC Conversion adapter		This conversion adapter is used to connect the emulation probe and target system board on which a 100-pin plastic LQFP (GC-8EU type) can be mounted.	
	Conversion adapter for GF package ^{№te} (part number pending)	This conversion adapter is used to connect the emulation probe and target system board on which a 100-pin plastic QFP (GF-JBT type) can be mounted.	

Note Under development

Remark EV-703214GC is a product of Application Corporation.

TEL: +81-42-732-1377 Application Corporation

A.4.2 When using in-circuit emulator IE-V850ESK1-ET

IE-V850ESK1-ET ^{Note 1} In-circuit emulator		The in-circuit emulator serves to debug hardware and software when developing application systems using a V850ES/KG1 product. It corresponds to the integrated debugger ID850. This emulator should be used in combination with a power supply unit, emulation probe, and the interface adapter required to connect this emulator to the host machine.
IE-70000-PCI-IF		This adapter is required when using a computer with a PCI bus as the host machine. This is supplied with IE-V850ESK1-ET.
Emulation probe		This probe is used to connect the in-circuit emulator and target system. This is supplied with IE-V850ESK1-ET.
	EV-703214GC Conversion adapter	This conversion adapter is used to connect the emulation probe and target system board on which a 100-pin plastic LQFP (GC-8EU type) can be mounted.
	Conversion adapter for GF package ^{Note 2} (part number pending)	This conversion adapter is used to connect the emulation probe and target system board on which a 100-pin plastic QFP (GF-JBT type) can be mounted.

Notes 1. IE-V850ESK1-ET is supplied with a power supply unit and PCI bus interface adapter IE-70000-PCI-IF-A. It is also supplied with integrated debugger ID850 and a device file as control software.

2. Under development

Remark EV-703214GC is a product of Application Corporation. TEL: +81-42-732-1377 Application Corporation

<R> A.4.3 When using IECUBE[®] QB-V850ESKX1H

The system configuration when connecting the QB-V850ESKX1H to the host machine (PC-9821 series, PC/AT compatible) is shown below. If no option products are prepared, connection is possible.






Figure A-2. System Configuration (QB-V850ESKX1H Used) (2/2)

- **Notes 1.** Obtain the device file from the NEC Electronics website. http://www.necel.com/micro/ods/eng/index.html
 - 2. Under development
 - **3.** Depending on the ordering number, supplied with the device.
 - When QB-V850ESKX1H-ZZZ is ordered The exchange adapter and the target connector are not supplied.
 - When QB-V850ESKX1H-S100GF is ordered The QB-100GF-EA-01S and QB-100GF-TC-01S are supplied.
 - When QB-V850ESKX1H-S100GC is ordered
 - The QB-100GC-EA-01S and QB-100GC-TC-01S are supplied.
 - 4. When using both <9> and <10>, the order between <9> and <10> is not cared.

<5>	QB-V850ESKX1H ^{Note} In-circuit emulator	The in-circuit emulator serves to debug hardware and software when developing application systems using a V850ES/KG1 product. It corresponds to the integrated debugger ID850QB. This emulator should be used in combination with a power supply unit and emulation probe. Use USB to connect this emulator to the host machine.
<3>	USB interface cable	Cable to connect the host machine and the QB-V850ESKX1H.
<4>	AC adapter	100 to 240 V can be supported by replacing the AC plug.
<8>	QB-100GF-EA-01S, QB-100GC-EA-01S Exchange adapter	Adapter to perform pin conversion. • QB-100GF-EA-01S: 100-pin plastic QFP (GF-JBT type) • QB-100GC-EA-01S: 100-pin plastic LQFP (GC-8EA type, GC-8EU type)
<9>	QB-100-CA-01S Check pin adapter	Adapter used in waveform monitoring using the oscilloscope, etc.
<10>	> QB-100-SA-01S Space adapter	Adapter to adjust the height.
<11>	 QB-100GF-MA-01S, QB-100GC-MA-01S Mount adapter 	Adapter to mount the V850ES/KG1 with socket. • QB-100GF-MA-01S: 100-pin plastic QFP (GF-JBT type) • QB-100GC-MA-01S: 100-pin plastic LQFP (GC-8EA type, GC-8EU type)
<12>	> QB-100GF-TC-01S, QB-100GC-TC-01S Target connector	Connector to solder on the target system. • QB-100GF-TC-01S: 100-pin plastic QFP (GF-JBT type) • QB-100GC-TC-01S: 100-pin plastic LQFP (GC-8EA type, GC-8EU type)


Note QB-V850ESKX1H is supplied with a power supply unit, USB interface cable, and flash memory programmer (PG-FPL). It is also supplied with integrated debugger ID850QB as control software.


Remark The numbers in the square brackets correspond to the numbers in Figure A-2.

<R> A.4.4 When using MINICUBE QB-V850MINI

(1) Debug emulation by using MINICUBE and QB-V850ESKX1-DA

The system configuration when connecting the MINICUBE and the debug adapter QB-V850ESKX1-DA to the host machine (PC-9821 series, PC/AT compatible) is shown below. If no option products are prepared, connection is possible.








Figure A-4. System Configuration by Using QB-V850ESKX1-DA (Option Products Not Used)

<1>	Host machine	PC with USB ports	
<2>	CD-ROM ^{Note}	The integrated debugger ID850QB, N-Wire Checker, device driver, documents and so on in the CD-ROM format are included. It is supplied with the MINICUBE.	
<3>	USB interface cable	Cable for USB to connect the host machine and the MINICUBE. It is supplied with the MINICUBE. The cable length is approximately 2 m.	
<4>	MINICUBE On-chip debug emulator	This on-chip debug emulator serves to debug hardware and software when developing application systems using a V850ES/KG1 product. It corresponds to the integrated debugger ID850QB.	
<5>	OCD cable	Cable to connect the MINICUBE and the target system. It is supplied with the MINICUBE. The cable length is approximately 20 cm.	
<6>	QB-V850ESKX1-DA Debug adapter	This operates as an in-circuit emulator by using in combination with the MINICUBE. It is supplied with the MINICUBE.	
<7>	QB-144-CA-01S (option) Check pin adapter	Adapter used in waveform monitoring using the oscilloscope, etc.	
<8>	QB-144-EP-01S (option) Extension probe coaxial type	Probe to connect the QB-V850ESKX1-DA and the exchange adapter. The cable length is approximately 40 cm.	
<9>	QB-100GC-EA-01S, QB-100GF-EA-01S Exchange adapter	Adapter to perform pin conversion. • QB-100GC-EA-01S: 100-pin plastic LQFP (GC-8EA type, GC-8EU type) • QB-100GF-EA-01S: 100-pin plastic QFP (GF-JBT type)	
<10>	QB-100-SA-01S (option) Space adapter	Adapter to adjust the height.	
<11>	QB-100GC-TC-01S, QB-100GF-TC-01S Target connector	Connector to solder on the target system. • QB-100GC-TC-01S: 100-pin plastic LQFP (GC-8EA type, GC-8EU type) • QB-100GF-TC-01S: 100-pin plastic QFP (GF-JBT type)	
<12>	QB-100GC-MA-01S (option), QB-100GF-MA-01S (option) Mount adapter	Adapter to mount the V850ES/KG1 with socket. • QB-100GC-MA-01S: 100-pin plastic LQFP (GC-8EA type, GC-8EU type) • QB-100GF-MA-01S: 100-pin plastic QFP (GF-JBT type)	

Note Obtain the device file from the NEC Electronics website. http://www.necel.com/micro/ods/eng/index.html

Remark The numbers in the square brackets correspond to the numbers in Figures A-3 and A-4.

A.5 Debugging Tools (Software)

SM850 ^{Note} System simulator	This is a system simulator for the V850 Series. The SM850 is Windows-based software. It is used to perform debugging at the C source level or assembler level while simulating the operation of the target system on a host machine. Use of the SM850 allows the execution of application logical testing and performance testing on an independent basis from hardware development, thereby providing higher development efficiency and software quality. It should be used in combination with the device file (sold separately).
ID850	Part number: μ SxxxxSM703000 (SM850)This debugger supports the in-circuit emulators for the V850 Series. The ID850 and
Integrated debugger	ID850QB are Windows-based software.
(supporting in-circuit emulators	It has improved C-compatible debugging functions and can display the results of tracing
IE-V850ES-G1 and IE-V850ESK1-ET)	with the source program using an integrating window function that associates the source
ID850QB	program, disassemble display, and memory display with the trace result.
Integrated debugger	It should be used in combination with the device file (sold separately).
(supporting in-circuit emulator	Part number: μSxxxxID703000 (ID850),
QB-V850ESKX1H)	μSxxxxID703000-QB (ID850QB)

Note Under development

Remark ×××× in the part number differs depending on the host machine and OS used.

μS××××SM703000 μS××××ID703000 μS××××ID703000-QB

××××	Host Machine	OS	Supply Medium
AB17	PC-9800 series,	Windows (Japanese version)	CD-ROM
BB17	IBM PC/AT compatibles	Windows (English version)	

A.6 Embedded Software

RX850, RX850 Pro Real-time OS	The RX850 and RX850 Pro are real-time OSs conforming to μ ITRON 3.0 specifications. A tool (configurator) for generating multiple information tables is supplied. RX850 Pro has more functions than RX850.	
	Part number: μSxxxxRX703000-ΔΔΔΔ (RX850) μSxxxxRX703100-ΔΔΔΔ (RX850 Pro)	
V850mini-NET (provisional name) (Network library)	This is a network library conforming to RFC. It is a lightweight TCP/IP of compact design, requiring only a small memory. In addition to the TCP/IP standard set, an HTTP server, SMTP client, and POP client a also supported.	
RX-FS850 (File system)	This is a FAT file system function. It is a file system that supports the CD-ROM file system function. This file system is used with the real-time OS RX850 Pro.	

Caution To purchase the RX850 or RX850 Pro, first fill in the purchase application form and sign the user agreement.

Remark xxxx and $\Delta\Delta\Delta\Delta$ in the part number differ depending on the host machine and OS used.

μ S××××RX703000- $\Delta\Delta\Delta\Delta$

 $\mu S \times \times \times RX703100 - \Delta \Delta \Delta \Delta$

ΔΔΔΔ	Product Outline	Maximum Number for Use in Mass Production
001	Evaluation object	Do not use for mass-produced product.
100K	Mass-production object	0.1 million units
001M		1 million units
010M		10 million units
S01	Source program	Object source program for mass production

 ××××	Host Machine	OS	Supply Medium
AB17	PC-9800 series,	Windows (Japanese version)	CD-ROM
BB17	PC-9800 series, BM PC/AT compatibles	Windows (English version)	
3K17	SPARCstation	Solaris (Rel. 2.5.1)	

A.7 Flash Memory Writing Tools

Flashpro IV (part number: PG-FP4) Flash programmer	Flash programmer dedicated to microcontrollers with on-chip flash memory.
FA-100GC-8EU-A Flash memory writing adapter	Flash memory writing adapter used connected to the Flashpro IV.FA-100GC-8EU-A: For 100-pin plastic LQFP (GC-8EU type, GC-8EA type)
FA-100GF-3BA-A Flash memory writing adapter	Flash memory writing adapter used connected to the Flashpro IV. • FA-100GF-3BA-A: For 100-pin plastic QFP (GF-JBT type)

Remark FA-100GC-8EU-A and FA-100GF-3BA-A are products of Naito Densei Machida Mfg. Co., Ltd.

TEL: +81-45-475-4191 Naito Densei Machida Mfg. Co., Ltd.

APPENDIX B INSTRUCTION SET LIST

B.1 Conventions

(1) Register symbols used to describe operands

Register Symbol	Explanation
reg1	General-purpose registers: Used as source registers.
reg2	General-purpose registers: Used mainly as destination registers. Also used as source register in some instructions.
reg3	General-purpose registers: Used mainly to store the remainders of division results and the higher 32 bits of multiplication results.
bit#3	3-bit data for specifying the bit number
immX	X bit immediate data
dispX	X bit displacement data
regID	System register number
vector	5-bit data that specifies the trap vector (00H to 1FH)
сссс	4-bit data that shows the condition codes
sp	Stack pointer (r3)
ер	Element pointer (r30)
listX	X item register list

(2) Register symbols used to describe opcodes

Register Symbol	Explanation
R	1-bit data of a code that specifies reg1 or regID
r	1-bit data of the code that specifies reg2
w	1-bit data of the code that specifies reg3
d	1-bit displacement data
1	1-bit immediate data (indicates the higher bits of immediate data)
i	1-bit immediate data
сссс	4-bit data that shows the condition codes
CCCC	4-bit data that shows the condition codes of Bcond instruction
bbb	3-bit data for specifying the bit number
L	1-bit data that specifies a program register in the register list

(3) Register symbols used in operations

Register Symbol	Explanation
<i>←</i>	Input for
GR []	General-purpose register
SR[]	System register
zero-extend (n)	Expand n with zeros until word length.
sign-extend (n)	Expand n with signs until word length.
load-memory (a, b)	Read size b data from address a.
store-memory (a, b, c)	Write data b into address a in size c.
load-memory-bit (a, b)	Read bit b of address a.
store-memory-bit (a, b, c)	Write c to bit b of address a.
saturated (n)	Execute saturated processing of n (n is a 2's complement). If, as a result of calculations, $n \ge 7FFFFFFFH$, let it be 7FFFFFFH. $n \le 80000000H$, let it be 80000000H.
result	Reflects the results in a flag.
Byte	Byte (8 bits)
Halfword	Halfword (16 bits)
Word	Word (32 bits)
+	Addition
-	Subtraction
П	Bit concatenation
x	Multiplication
÷	Division
%	Remainder from division results
AND	Logical product
OR	Logical sum
XOR	Exclusive OR
NOT	Logical negation
logically shift left by	Logical shift left
logically shift right by	Logical shift right
arithmetically shift right by	Arithmetic shift right

(4) Register symbols used in execution clock

Register Symbol	Explanation
i	If executing another instruction immediately after executing the first instruction (issue).
r	If repeating execution of the same instruction immediately after executing the first instruction (repeat).
I	If using the results of instruction execution in the instruction immediately after the execution (latency).

(5) Register symbols used in flag operations

Identifier	Explanation
(Blank)	No change
0	Clear to 0
х	Set or cleared in accordance with the results.
R	Previously saved values are restored.

(6) Condition codes

Condition Code (cccc)	Condition Formula	Explanation
0 0 0 0	OV = 1	Overflow
1000	OV = 0	No overflow
0001	CY = 1	Carry Lower (Less than)
1001	CY = 0	No carry Not lower (Greater than or equal)
0010	Z = 1	Zero
1010	Z = 0	Not zero
0011	(CY or Z) = 1	Not higher (Less than or equal)
1011	(CY or Z) = 0	Higher (Greater than)
0100	S = 1	Negative
1100	S = 0	Positive
0101	_	Always (Unconditional)
1 1 0 1	SAT = 1	Saturated
0110	(S xor OV) = 1	Less than signed
1110	(S xor OV) = 0	Greater than or equal signed
0111	((S xor OV) or Z) = 1	Less than or equal signed
1111	((S xor OV) or Z) = 0	Greater than signed

B.2 Instruction Set (in Alphabetical Order)

Masaria	Onerrad	Quanda	Orantia									1/6)
Mnemonic	Operand	Opcode	Operation			cecut Cloc				Flage	5	
						r	Ι	CY	٥V	S	Z	SAT
ADD	reg1,reg2	rrrrr001110RRRRR	GR[reg2]←GR[reg2]+GR[reg1]		1	1	1	×	×	×	×	
	imm5,reg2	rrrrr010010iiiii	GR[reg2]←GR[reg2]+sign-extend(i	mm5)	1	1	1	×	×	×	×	
ADDI	imm16,reg1,reg2	rrrrr110000RRRRR	GR[reg2]←GR[reg1]+sign-extend(i	mm16)	1	1	1	×	×	×	×	
AND	reg1,reg2	rrrr001010RRRRR	GR[reg2]←GR[reg2]AND GR[reg1]		1	1	1		0	×	×	
ANDI	imm16,reg1,reg2	rrrr110110RRRRR	GR[reg2]←GR[reg1]AND zero-exte	end(imm16)	1	1	1		0	×	×	
Bcond	disp9	ddddd1011dddcccc Note 1	if conditions are satisfied then PC←PC+sign-extend(disp9)	When conditions are satisfied	2	2	2					
		Note 1	then PC←PC+sign-extend(disp9)		Note 2							
				When conditions are not satisfied	1	1	1					
BSH	reg2,reg3	rrrr11111100000 wwwww01101000010	GR[reg3]←GR[reg2] (23 : 16) II GR GR[reg2] (7 : 0) II GR[reg2] (15 : 8)		1	1	1	×	0	×	×	
BSW	reg2,reg3	rrrr11111100000 wwwww01101000000	GR[reg3]←GR[reg2] (7 : 0) II GR[re [reg2] (23 : 16) II GR[reg2] (31 : 24)		1	1	1	×	0	×	×	
CALLT	imm6	0000001000iiiiii	CTPC←PC+2(return PC) CTPSW←PSW adr←CTBP+zero-extend(imm6 logically shift left by 1) PC←CTBP+zero-extend(Load-memory(adr,Halfword))			4	4					
CLR1	bit#3,disp16[reg1]	10bbb111110RRRRR	adr←GR[reg1]+sign-extend(disp16	i)	3	3	3				×	
		dddddddddddddd	Z flag←Not(Load-memory-bit(adr,b Store-memory-bit(adr,bit#3,0)		Note 3	Note 3	Note 3					
	reg2,[reg1]	rrrrr111111RRRRR 0000000011100100	adr←GR[reg1] Z flag←Not(Load-memory-bit(adr,re Store-memory-bit(adr,reg2,0)	eg2))	3 Note3	3 Note 3	3 Note 3				×	
CMOV	cccc,imm5,reg2,reg3	rrrrr111111iiii wwwww011000cccc0	if conditions are satisfied then GR[reg3]—sign-extended(imm5) else GR[reg3]—GR[reg2]			1	1					
	cccc,reg1,reg2,reg3	rrrrr111111RRRR wwwww011001cccc0	if conditions are satisfied then GR[reg3]←GR[reg1] else GR[reg3]←GR[reg2]			1	1					
CMP	reg1,reg2	rrrrr001111RRRRR	result-GR[reg2]-GR[reg1]		1	1	1	×	×	×	×	
	imm5,reg2	rrrrr010011iiiii	result←GR[reg2]–sign-extend(imm5)		1	1	1	×	×	×	×	
CTRET		0000011111100000 0000000101000100	PC←CTPC PSW←CTPSW			3	3	R	R	R	R	R
DBRET		0000011111100000 0000000101000110	PC←DBPC PSW←DBPSW		3	3	3	R	R	R	R	R

Mnemonic	Operand	Opcode	Operation	Execution			Flags					
					Clocl		<u> </u>	014	0	-		
DBTRAP		1111100001000000	DBPC←PC+2 (restored PC) DBPSW←PSW	i 3	r 3	1 3	CY	OV	S	Z	SA	
			PSW.NP←1 PSW.EP←1 PSW.ID←1 PC←00000060H									
DI		0000011111100000 0000000101100000	PSW.ID←1	1	1	1						
DISPOSE	imm5,list12	0000011001iiiiiL LLLLLLLLL00000	sp←sp+zero-extend(imm5 logically shift left by 2) GR[reg in list12]←Load-memory(sp,Word) sp←sp+4 repeat 2 steps above until all regs in list12 is loaded		n+1 Note4	Note4						
	imm5,list12,[reg1]	0000011001iiiiiL LLLLLLLRRRRR Note 5	sp←sp+zero-extend(imm5 logically shift left by 2) GR[reg in list12]←Load-memory(sp,Word) sp←sp+4 repeat 2 steps above until all regs in list12 is loaded PC←GR[reg1]		n+3 Note4	n+3 Note4						
DIV	reg1,reg2,reg3	rrrr111111RRRRR wwwww01011000000	GR[reg2]←GR[reg2]÷GR[reg1] GR[reg3]←GR[reg2]%GR[reg1]	35	35	35		×	×	×		
DIVH	reg1,reg2	rrrr000010RRRRR	GR[reg2]←GR[reg2]÷GR[reg1] ^{№te 6}	35	35	35		×	×	×		
	reg1,reg2,reg3	rrrr111111RRRRR wwww01010000000	GR[reg2]←GR[reg2]÷GR[reg1] ^{№е 6} GR[reg3]←GR[reg2]%GR[reg1]	35	35	35		×	×	×		
DIVHU	reg1,reg2,reg3	rrrr111111RRRRR wwww01010000010	GR[reg2]←GR[reg2]÷GR[reg1] ^{№te 6} GR[reg3]←GR[reg2]%GR[reg1]	34	34	34		×	×	×		
DIVU	reg1,reg2,reg3	rrrr111111RRRRR wwww01011000010	GR[reg2]←GR[reg2]÷GR[reg1] GR[reg3]←GR[reg2]%GR[reg1]	34	34	34		×	×	×		
EI		1000011111100000 0000000101100000	PSW.ID←0	1	1	1						
HALT		0000011111100000 0000000100100000	Stop	1	1	1						
HSW	reg2,reg3	rrrrr11111100000 wwwww01101000100	GR[reg3]←GR[reg2](15 : 0) II GR[reg2] (31 : 16)	1	1	1	×	0	×	×		
JARL	disp22,reg2	rrrrr11110dddddd dddddddddddddd Note 7	GR[reg2]←PC+4 PC←PC+sign-extend(disp22)	2	2	2						
JMP	[reg1]	00000000011RRRRR	PC←GR[reg1]	3	3	3						
JR	disp22	0000011110ddddd dddddddddddddd Note 7	PC←PC+sign-extend(disp22)	2	2	2						
LD.B	disp16[reg1],reg2	rrrrr111000RRRRR dddddddddddddddd	adr←GR[reg1]+sign-extend(disp16) GR[reg2]←sign-extend(Load-memory(adr,Byte))	1	1	Note						
LD.BU	disp16[reg1],reg2	rrrrr11110bRRRRR dddddddddddddd	adr-GR[reg1]+sign-extend(disp16) GR[reg2]-zero-extend(Load-memory(adr,Byte))	1	1	11 Note 11						

Mnemonic	Operand	Opcode	Ope	ration		ecut			I	lags	-	3/6)
					i	Cloc r	< ۱	CY	ov	S	Z	SAT
LD.H	disp16[reg1],reg2	rrrrr111001RRRRR ddddddddddddddd Note 8	adr←GR[reg1]+sign-extend(disp16) GR[reg2]←sign-extend(Load-memory(adr,Halfword))			1	Note			0		
LDSR	reg2,regID	rrrr111111RRRRR 0000000000100000 Note 12	SR[regID]←GR[reg2]	Other than regID = PSW regID = PSW	1	1 1	1 1	×	×	×	×	×
LD.HU	disp16[reg1],reg2	rrrrr111111RRRRR ddddddddddddddd	adr←GR[reg1]+sign-exend GR[reg2]←zero-extend(Lc		1	1	Note 11					
LD.W	disp16[reg1],reg2	rrrrr111001RRRRR ddddddddddddddd	adr←GR[reg1]+sign-exend GR[reg2]←Load-memory(1	1	Note 11					
MOV	reg1,reg2	rrrr000000RRRRR	GR[reg2]←GR[reg1]		1	1	1					
	imm5,reg2	rrrrr010000iiiii	GR[reg2]←sign-extend(im	m5)	1	1	1					
	imm32,reg1	00000110001RRRRR	GR[reg1]←imm32			2	2					
MOVEA	imm16,reg1,reg2	rrrrr110001RRRRR	GR[reg2]←GR[reg1]+sign-extend(imm16)			1	1					
MOVHI	imm16,reg1,reg2	rrrr110010RRRRR	GR[reg2]←GR[reg1]+(imm16 ll 0¹⁵)			1	1					
MUL	reg1,reg2,reg3	rrrr111111RRRRR wwww01000100000	GR[reg3] ∥ GR[reg2]←GR Note 14	[reg2]xGR[reg1]	1	4	5					
	imm9,reg2,reg3	rrrrr111111iiii wwww01001IIII00 Note 13	GR[reg3] ∥ GR[reg2]←GR	[reg2]xsign-extend(imm9)	1	4	5					
MULH	reg1,reg2	rrrr000111RRRRR	GR[reg2]←GR[reg2] ^{№™ 6} xG	R[reg1] ^{Note 6}	1	1	2					
	imm5,reg2	rrrrr010111iiiii	GR[reg2]←GR[reg2] ^{№te 6} xs	ign-extend(imm5)	1	1	2					
MULHI	imm16,reg1,reg2	rrrrr110111RRRRR	GR[reg2]←GR[reg1] ^{№te 6} xir	nm16	1	1	2					
MULU	reg1,reg2,reg3	rrrrr111111RRRRR wwwww01000100010	GR[reg3] II GR[reg2]←GR Note 14	[reg2]xGR[reg1]	1	4	5					
	imm9,reg2,reg3	rrrrr111111iiii wwww01001IIII10 Note 13	GR[reg3] II GR[reg2]←GR[reg2]xzero-extend(imm9)		1	4	5					
NOP		000000000000000000000000000000000000000	Pass at least one clock cycle doing nothing.			1	1					
NOT	reg1,reg2	rrrr000001RRRRR	GR[reg2]←NOT(GR[reg1])		1	1	1		0	×	×	
NOT1	bit#3,disp16[reg1]	01bbb111110RRRRR ddddddddddddddddd	adr←GR[reg1]+sign-exten Z flag←Not(Load-memory Store-memory-bit(adr,bit#3	-bit(adr,bit#3))	3 Note 3	3 Note 3	3 Note 3				×	
	reg2,[reg1]	rrrrr111111RRRRR 0000000011100010	adr←GR[reg1] Z flag←Not(Load-memory		3 Note 3	3 Note 3	3 Note 3				×	
			Store-memory-bit(adr,reg2	2,Z flag)								

(4/0)

Maamania	Onerend	Oneede	Operation	_		ian				``	4/6)
Mnemonic	Operand	Opcode	Operation		ecut Clocl			ſ	-lags	5	
				i	r	I	СҮ	ov	s	z	SAT
OR	reg1,reg2	rrrr001000RRRRR	GR[reg2]←GR[reg2]OR GR[reg1]	1	1	1		0	×	×	
ORI	imm16,reg1,reg2	rrrr110100RRRRR	GR[reg2]←GR[reg1]OR zero-extend(imm16)	1	1	1		0	×	×	
PREPARE	list12,imm5	0000011110iiiiiL LLLLLLLLL00001	Store-memory(sp–4,GR[reg in list12],Word) sp←sp–4 repeat 1 step above until all regs in list12 is stored sp←sp-zero-extend(imm5)		n+1 Note4						
	list12,imm5, sp/imm ^{Note 15}	0000011110iiiiiL LLLLLLLLLff011 imm16/imm32 Note 16	Store-memory(sp-4,GR[reg in list12],Word) $sp \leftarrow sp+4$ repeat 1 step above until all regs in list12 is stored $sp \leftarrow sp$ -zero-extend (imm5) $ep \leftarrow sp/imm$	Note 4	n+2 Note4 Note17	Note 4					
RETI		0000011111100000	if PSW.EP=1 then PC \leftarrow EIPC PSW \leftarrow EIPSW else if PSW.NP=1 then PC \leftarrow FEPC PSW \leftarrow FEPSW else PC \leftarrow EIPC PSW \leftarrow EIPSW	3	3	3	R	R	R	R	R
SAR	reg1,reg2	rrrr111111RRRRR 0000000010100000	GR[reg2]←GR[reg2]arithmetically shift right by GR[reg1]	1	1	1	×	0	×	×	
	imm5,reg2	rrrr010101iiiii	GR[reg2]←GR[reg2]arithmetically shift right by zero-extend (imm5)	1	1	1	×	0	×	×	
SASF	cccc,reg2	rrrr1111110cccc 0000001000000000	if conditions are satisfied then GR[reg2]←(GR[reg2]Logically shift left by 1) OR 0000001H else GR[reg2]←(GR[reg2]Logically shift left by 1) OR 00000000H	1	1	1					
SATADD	reg1,reg2	rrrrr000110RRRRR	GR[reg2]←saturated(GR[reg2]+GR[reg1])	1	1	1	×	×	×	×	×
	imm5,reg2	rrrrr010001iiiii	GR[reg2]←saturated(GR[reg2]+sign-extend(imm5))	1	1	1	×	×	×	×	×
SATSUB	reg1,reg2	rrrr000101RRRRR	GR[reg2]←saturated(GR[reg2]–GR[reg1])	1	1	1	×	×	×	×	×
SATSUBI	imm16,reg1,reg2	rrrr110011RRRRR	GR[reg2]←saturated(GR[reg1]–sign-extend(imm16))	1	1	1	×	×	×	×	×
SATSUBR	reg1,reg2	rrrr000100RRRRR	GR[reg2]←saturated(GR[reg1]–GR[reg2])	1	1	1	×	×	×	×	×
SETF	cccc,reg2	rrrr1111110cccc 00000000000000000000	If conditions are satisfied then GR[reg2]←00000001H else GR[reg2]←00000000H	1	1	1					

(5/6)

Mnemonic	Operand	Opcode	Operation	Ex	ecut	ition Flags			5/6)		
					Cloc	k				1	
				i	r	Т	СҮ	ov	S	Z	SAT
SET1	bit#3,disp16[reg1]	00bbb111110RRRRR	adr←GR[reg1]+sign-extend(disp16)	3	3	3				×	
		dddddddddddddd	Z flag←Not (Load-memory-bit(adr,bit#3))	Note 3	Note 3	Note 3					
			Store-memory-bit(adr,bit#3,1)								
	reg2,[reg1]	rrrrr111111RRRRR	adr←GR[reg1]	3	3	3				×	
		000000011100000	Z flag←Not(Load-memory-bit(adr,reg2))	Note 3	Note 3	Note 3					
			Store-memory-bit(adr,reg2,1)								
SHL	reg1,reg2	rrrrr111111RRRRR 0000000011000000	$GR[reg2] \leftarrow GR[reg2]$ logically shift left by $GR[reg1]$	1	1	1	×	0	×	×	
	imm5,reg2	rrrr010110iiiii	GR[reg2]←GR[reg2] logically shift left by zero-extend(imm5)	1	1	1	×	0	×	×	
SHR	reg1,reg2	rrrrr111111RRRRR 0000000010000000	$GR[reg2] \leftarrow GR[reg2]$ logically shift right by $GR[reg1]$	1	1	1	×	0	×	×	
	imm5,reg2	rrrrr010100iiiii	GR[reg2]←GR[reg2] logically shift right by zero-extend(imm5)	1	1	1	×	0	×	×	
SLD.B	disp7[ep],reg2	rrrr0110dddddd	adr←ep+zero-extend(disp7) GR[reg2]←sign-extend(Load-memory(adr,Byte))	1	1	Note 9					
SLD.BU	disp4[ep],reg2	rrrrr0000110dddd Note 18	adr←ep+zero-extend(disp4) GR[reg2]←zero-extend(Load-memory(adr,Byte))	1	1	Note 9					
SLD.H				1	-						
SLD.H	disp8[ep],reg2	rrrrr1000dddddd Note 19	adr-ep+zero-extend(disp8) GR[reg2]-sign-extend(Load-memory(adr,Halfword))	l '	1	Note 9					
	dian 5 (and name)			-	-						
SLD.HU	disp5[ep],reg2	rrrrr0000111dddd Notes 18, 20	adr←ep+zero-extend(disp5) GR[reg2]←zero-extend(Load-memory(adr,Halfword))	1	1	Note 9					
SLD.W	disp8[ep],reg2	rrrrr1010ddddd0 Note 21	adr←ep+zero-extend(disp8) GR[reg2]←Load-memory(adr,Word)	1	1	Note 9					
SST.B	reg2,disp7[ep]	rrrr0111dddddd	adr←ep+zero-extend(disp7) Store-memory(adr,GR[reg2],Byte)	1	1	1					
SST.H	reg2,disp8[ep]	rrrrr1001dddddd	adr←ep+zero-extend(disp8)	1	1	1					
	0 / 1 1 1	Note 19	Store-memory(adr,GR[reg2],Halfword)								
SST.W	reg2,disp8[ep]	rrrrr1010ddddd1	adr←ep+zero-extend(disp8)	1	1	1					
	-3 /	Note 21	Store-memory(adr,GR[reg2],Word)								
ST.B	reg2,disp16[reg1]	rrrrr111010RRRRR	adr←GR[reg1]+sign-extend(disp16)	1	1	1					
	57 1 -1 - 51	dddddddddddddd	Store-memory(adr,GR[reg2],Byte)								
ST.H	reg2,disp16[reg1]	rrrrr111011RRRRR	adr←GR[reg1]+sign-extend(disp16)	1	1	1					
		ddddddddddddd	Store-memory (adr,GR[reg2], Halfword)								
		Note 8									
ST.W	reg2,disp16[reg1]	rrrrr111011RRRRR	adr←GR[reg1]+sign-extend(disp16)	1	1	1					
		ddddddddddddd1	Store-memory (adr,GR[reg2], Word)								
		Note 8									
STSR	regID,reg2	rrrrr111111RRRRR	GR[reg2]←SR[regID]	1	1	1					
		000000001000000									

6	16	٠١
O	/0))

				1						(6/6)
Mnemonic	Operand	Opcode	Operation		ecuti Clocł			F	lags	;	
				i	r	Ι	СҮ	ov	s	z	SAT
SUB	reg1,reg2	rrrr001101RRRRR	GR[reg2]←GR[reg2]–GR[reg1]	1	1	1	×	×	×	×	
SUBR	reg1,reg2	rrrr001100RRRRR	GR[reg2]←GR[reg1]–GR[reg2]	1	1	1	×	×	×	×	
SWITCH	reg1	00000000010RRRR	adr←(PC+2) + (GR [reg1] logically shift left by 1) PC←(PC+2) + (sign-extend (Load-memory (adr,Halfword)) logically shift left by 1	5	5	5					
SXB	reg1	00000000101RRRRR	GR[reg1]←sign-extend (GR[reg1] (7 : 0))	1	1	1					
SXH	reg1	00000000111RRRRR	GR[reg1]←sign-extend (GR[reg1] (15 : 0))	1	1	1					
TRAP	vector	000001111111iiii	EIPC ←PC+4 (Restored PC) EIPSW ←PSW ECR.EICC ←Interrupt code PSW.EP ←1 PSW.ID ←1 PC ←00000040H (when vector is 00H to 0FH) 00000050H (when vector is 10H to 1FH)	3	3	3					
TST	reg1,reg2	rrrr001011RRRRR	result←GR[reg2] AND GR[reg1]	1	1	1		0	×	×	
TST1	bit#3,disp16[reg1]	11bbb111110RRRRR ddddddddddddddd	adr←GR[reg1]+sign-extend(disp16) Z flag←Not (Load-memory-bit (adr,bit#3))	3 Note 3	3 Note 3	3 Note 3				×	
	reg2, [reg1]	rrrr111111RRRRR 0000000011100110	adr←GR[reg1] Z flag←Not (Load-memory-bit (adr,reg2))	3 Note 3	3 Note 3	3 Note 3				×	
XOR	reg1,reg2	rrrr001001RRRRR	GR[reg2]←GR[reg2] XOR GR[reg1]	1	1	1		0	×	×	
XORI	imm16,reg1,reg2	rrrrr110101RRRRR	GR[reg2]←GR[reg1] XOR zero-extend (imm16)	1	1	1		0	×	×	
ZXB	reg1	00000000100RRRR	GR[reg1]←zero-extend (GR[reg1] (7 : 0))	1	1	1					
ZXH	reg1	00000000110RRRRR	GR[reg1]←zero-extend (GR[reg1] (15 : 0))	1	1	1					

Notes 1. dddddddd: Higher 8 bits of disp9.

- 2. 3 if there is an instruction that rewrites the contents of the PSW immediately before.
- **3.** If there is no wait state (3 + the number of read access wait states).
- **4.** n is the total number of list12 load registers. (According to the number of wait states. Also, if there are no wait states, n is the total number of list12 registers. If n = 0, same operation as when n = 1)
- 5. RRRRR: other than 00000.
- 6. The lower halfword data only are valid.
- 7. ddddddddddddddddd: The higher 21 bits of disp22.
- 8. ddddddddddddd: The higher 15 bits of disp16.
- 9. According to the number of wait states (1 if there are no wait states).
- **10.** b: bit 0 of disp16.
- 11. According to the number of wait states (2 if there are no wait states).

- **Notes 12.** In this instruction, for convenience of mnemonic description, the source register is made reg2, but the reg1 field is used in the opcode. Therefore, the meaning of register specification in the mnemonic description and in the opcode differs from other instructions.
 - rrrrr = regID specification
 - RRRRR = reg2 specification
 - 13. iiiii: Lower 5 bits of imm9.
 - IIII: Higher 4 bits of imm9.
 - 14. Do not specify the same register for general-purpose registers reg1 and reg3.
 - 15. sp/imm: specified by bits 19 and 20 of the sub-opcode.
 - **16.** ff = 00: Load sp in ep.
 - 01: Load sign expanded 16-bit immediate data (bits 47 to 32) in ep.
 - 10: Load 16-bit logically left shifted 16-bit immediate data (bits 47 to 32) in ep.
 - 11: Load 32-bit immediate data (bits 63 to 32) in ep.
 - **17.** If imm = imm32, n + 3 clocks.
 - **18.** rrrrr: Other than 00000.
 - **19.** ddddddd: Higher 7 bits of disp8.
 - 20. dddd: Higher 4 bits of disp5.
 - 21. dddddd: Higher 6 bits of disp8.

APPENDIX C REGISTER INDEX

Symbol	Name	Unit	Page
ADCR	A/D conversion result register	ADC	442
ADIC	Interrupt control register	INTC	639
ADM	A/D converter mode register	ADC	439
ADS	Analog input channel specification register	ADC	441
ADTC0	Automatic data transfer address count register 0	CSI	522
ADTC1	Automatic data transfer address count register 1	CSI	522
ADTI0	Automatic data transfer interval specification register 0	CSI	528
ADTI1	Automatic data transfer interval specification register 1	CSI	528
ADTP0	Automatic data transfer address point specification register 0	CSI	526
ADTP1	Automatic data transfer address point specification register 1	CSI	526
ASIF0	Asynchronous serial interface transmit status register 0	UART	469
ASIF1	Asynchronous serial interface transmit status register 1	UART	469
ASIM0	Asynchronous serial interface mode register 0	UART	466
ASIM1	Asynchronous serial interface mode register 1	UART	466
ASIS0	Asynchronous serial interface status register 0	UART	468
ASIS1	Asynchronous serial interface status register 1	UART	468
AWC	Address wait control register	BCU	183
BCC	Bus cycle control register	BCU	184
BRGC0	Baud rate generator control register 0	UART	486
BRGC1	Baud rate generator control register 1	UART	486
BRGCA0	Divisor selection register 0	CSI	526
BRGCA1	Divisor selection register 1	CSI	526
BRGIC	Interrupt control register	INIC	639
BSC	Bus size configuration register	BCU	172
CKSR0	Clock select register 0	UART	485
CKSR1	Clock select register 1	UART	485
CMP00	8-bit timer H compare register 00	Timer	384
CMP01	8-bit timer H compare register 01	Timer	385
CMP10	8-bit timer H compare register 10	Timer	384
CMP11	8-bit timer H compare register 11	Timer	385
CORAD0	Correction address register 0	ROMC	686
CORAD1	Correction address register 1	ROMC	686
CORAD2	Correction address register 2	ROMC	686
CORAD3	Correction address register 3	ROMC	686
CORCN	Correction control register	ROMC	687
CR000	16-bit timer capture/compare register 000	Timer	296
CR001	16-bit timer capture/compare register 001	Timer	297
CR010	16-bit timer capture/compare register 010	Timer	296
CR011	16-bit timer capture/compare register 011	Timer	297

Symbol	Name	Unit	(2/7) Page
CR020	16-bit timer capture/compare register 020	Timer	296
CR021	16-bit timer capture/compare register 021	Timer	297
CR030	16-bit timer capture/compare register 030	Timer	296
CR031	16-bit timer capture/compare register 031	Timer	297
CR5	16-bit timer compare register 5	Timer	366, 378, 381
CR50	8-bit timer compare register 50	Timer	366
CR51	8-bit timer compare register 51	Timer	366
CRC00	Capture/compare control register 00	Timer	302
CRC01	Capture/compare control register 01	Timer	302
CRC02	Capture/compare control register 02	Timer	302
CRC03	Capture/compare control register 03	Timer	302
CSI0IC0	Interrupt control register	INTC	639
CSI0IC1	Interrupt control register	INTC	639
CSIA0Bn	CSIA0 buffer RAMn (n = 0 to F)	CSI	528
CSIA1Bn	CSIA1 buffer RAMn (n = 0 to F)	CSI	528
CSIAIC0	Interrupt control register	INTC	639
CSIAIC1	Interrupt control register	INTC	639
CSIC0	Clocked serial interface clock selection register 0	CSI	498
CSIC1	Clocked serial interface clock selection register 1	CSI	498
CSIM00	Clocked serial interface mode register 00	CSI	496
CSIM01	Clocked serial interface mode register 01	CSI	496
CSIMA0	Serial operation mode specification register 0	CSI	523
CSIMA1	Serial operation mode specification register 1	CSI	523
CSIS0	Serial status register 0	CSI	524
CSIS1	Serial status register 1	CSI	524
CSIT0	Serial trigger register 0	CSI	525
CSIT1	Serial trigger register 1	CSI	525
СТВР	CALLT base pointer	CPU	61
CTPC	CALLT execution status saving register	CPU	60
CTPSW	CALLT execution status saving register	CPU	60
DACS0	D/A conversion value setting register 0	DAC	460
DACS1	D/A conversion value setting register 1	DAC	460
DAM	D/A converter mode register	DAC	460
DBPC	Exception/debug trap status saving register	CPU	61
DBPSW	Exception/debug trap status saving register	CPU	61
DWC0	Data wait control register 0	BCU	180
ECR	Interrupt source register	CPU	58
EIPC	Interrupt status saving register	CPU	57
EIPSW	Interrupt status saving register	CPU	57
EXIMC	External bus interface mode control register	BCU	171
FEPC	NMI status saving register	CPU	58

Symbol	Name	Unit	Page
FEPSW	NMI status saving register	CPU	58
IIC0	IIC shift register 0	l ² C	568
IICC0	IIC control register 0	I ² C	556
IICCL0	IIC clock selection register 0	l ² C	566
IICF0	IIC flag register 0	l ² C	564
IICIC0	Interrupt control register	INTC	639
IICS0	IIC status register 0	l ² C	561
IICX0	IIC function expansion register 0	I ² C	567
IMR0	Interrupt mask register 0	INTC	640
IMR1	Interrupt mask register 1	INTC	640
IMR2	Interrupt mask register 2	INTC	640
IMR3	Interrupt mask register 3	INTC	640
INTF0	External interrupt falling edge specification register 0	INTC	646
INTF9H	External interrupt falling edge specification register 9H	INTC	647
INTR0	External interrupt rising edge specification register 0	INTC	646
INTR9H	External interrupt rising edge specification register 9H	INTC	647
ISPR	In-service priority register	INTC	642
KRIC	Interrupt control register	INTC	639
KRM	Key return mode register	KR	660
OSTS	Oscillation stabilization time selection register	Standby	666
P0	Port 0 register	Port	99
PONFC	TIP00 noise elimination control register	Timer	290
P1	Port 1 register	Port	102
P1NFC	TIP01 noise elimination control register	Timer	290
P3	Port 3 register	Port	105
P4	Port 4 register	Port	109
P5	Port 5 register	Port	111
P7	Port 7 register	Port	114
P9	Port 9 register	Port	116
PC	Program counter	CPU	55
PCC	Processor clock control register	CG	198
РСМ	Port CM register	Port	123
PCS	Port CS register	Port	125
PCT	Port CT register	Port	127
PDH	Port DH register	Port	129
PDL	Port DL register	Port	132
PF3H	Port 3 function register H	Port	107
PF4	Port 4 function register	Port	110
PF5	Port 5 function register	Port	112
PF9H	Port 9 function register H	Port	119
PFC3	Port 3 function control register	Port	107

Symbol	Name	Unit	Page
PFC5	Port 5 function control register	Port	113
PFC9	Port 9 function control register	Port	120
PFCE3	Port 3 function control expansion register	Port	108
PFM	Power fail comparison mode register	ADC	444
PFT	Power fail comparison threshold register	ADC	444
PIC0	Interrupt control register	INTC	639
PIC1	Interrupt control register	INTC	639
PIC2	Interrupt control register	INTC	639
PIC3	Interrupt control register	INTC	639
PIC4	Interrupt control register	INTC	639
PIC5	Interrupt control register	INTC	639
PIC6	Interrupt control register	INTC	639
PLLCTL	PLL control register	CG	203, 434
PM0	Port 0 mode register	Port	100
PM1	Port 1 mode register	Port	102
PM3	Port 3 mode register	Port	105
PM4	Port 4 mode register	Port	109
PM5	Port 5 mode register	Port	111
PM9	Port 9 mode register	Port	116
PMC0	Port 0 mode control register	Port	100
PMC3	Port 3 mode control register	Port	106
PMC4	Port 4 mode control register	Port	110
PMC5	Port 5 mode control register	Port	112
PMC9	Port 9 mode control register	Port	116
РМССМ	Port CM mode control register	Port	124
PMCCS	Port CS mode control register	Port	126
PMCCT	Port CT mode control register	Port	128
PMCDH	Port DH mode control register	Port	130
PMCDL	Port DL mode control register	Port	133
PMCM	Port CM mode register	Port	123
PMCS	Port CS mode register	Port	125
PMCT	Port CT mode register	Port	127
PMDH	Port DH mode register	Port	129
PMDL	Port DL mode register	Port	132
PRCMD	Command register	CPU	86
PRM00	Prescaler mode register 00	Timer	305
PRM01	Prescaler mode register 01	Timer	305
PRM02	Prescaler mode register 02	Timer	305
PRM03	Prescaler mode register 03	Timer	305
PRSCM	Interval timer BRG compare register	Timer	409
PRSM	Interval timer BRG mode register	Timer	408

Symbol	Name	Unit	Page
PSC	Power save control register	Standby	664
PSMR	Power save mode register	Standby	665
PSW	Program status word	CPU	59
PU0	Pull-up resistor option register 0	Port	101
PU1	Pull-up resistor option register 1	Port	103
PU3	Pull-up resistor option register 3	Port	108
PU4	Pull-up resistor option register 4	Port	110
PU5	Pull-up resistor option register 5	Port	113
PU9	Pull-up resistor option register 9	Port	122
r0 to r31	General-purpose registers	CPU	55
RTBH0	Real-time output buffer register H0	RTP	428
RTBL0	Real-time output buffer register L0	RTP	428
RTPC0	Real-time output port control register 0	RTP	430
RTPM0	Real-time output port mode register 0	RTP	429
RXB0	Receive buffer register 0	UART	470
RXB1	Receive buffer register 1	UART	470
SIO00	Serial I/O shift register 0	CSI	503
SIO01	Serial I/O shift register 1	CSI	503
SIOA0	Serial I/O shift register A0	CSI	522
SIOA1	Serial I/O shift register A1	CSI	522
SIRB0	Clocked serial interface receive buffer register 0	CSI	499
SIRB0L	Clocked serial interface receive buffer register 0L	CSI	499
SIRB1	Clocked serial interface receive buffer register 1	CSI	499
SIRB1L	Clocked serial interface receive buffer register 1L	CSI	499
SIRBE0	Clocked serial interface read-only receive buffer register 0	CSI	500
SIRBE0L	Clocked serial interface read-only receive buffer register 0L	CSI	500
SIRBE1	Clocked serial interface read-only receive buffer register 1	CSI	500
SIRBE1L	Clocked serial interface read-only receive buffer register 1L	CSI	500
SOTB0	Clocked serial interface transmit buffer register 0	CSI	501
SOTBOL	Clocked serial interface transmit buffer register 0L	CSI	501
SOTB1	Clocked serial interface transmit buffer register 1	CSI	501
SOTB1L	Clocked serial interface transmit buffer register 1L	CSI	501
SOTBF0	Clocked serial interface initial transmit buffer register 0	CSI	502
SOTBF0L	Clocked serial interface initial transmit buffer register 0L	CSI	502
SOTBF1	Clocked serial interface initial transmit buffer register 1	CSI	502
SOTBF1L	Clocked serial interface initial transmit buffer register 1L	CSI	502
SREIC0	Interrupt control register	INTC	639
SREIC1	Interrupt control register	INTC	639
SRIC0	Interrupt control register	INTC	639
SRIC1	Interrupt control register	INTC	639
STIC0	Interrupt control register	INTC	639

Symbol	Name	Unit	Page
STIC1	Interrupt control register	INTC	639
SVA0	Slave address register 0	I ² C	568
SYS	System status register	CPU	86
TCL50	Timer clock selection register 50	Timer	367
TCL51	Timer clock selection register 51	Timer	367
TM00	16-bit timer counter 00	Timer	295
TM01	16-bit timer counter 01	Timer	295
TM02	16-bit timer counter 02	Timer	295
ТМ03	16-bit timer counter 03	Timer	295
TM0IC00	Interrupt control register	INTC	639
TM0IC01	Interrupt control register	INTC	639
TM0IC10	Interrupt control register	INTC	639
TM0IC11	Interrupt control register	INTC	639
TM0IC20	Interrupt control register	INTC	639
TM0IC21	Interrupt control register	INTC	639
TM0IC30	Interrupt control register	INTC	639
TM0IC31	Interrupt control register	INTC	639
TM5	16-bit timer counter 5	Timer	380
TM50	8-bit timer counter 50	Timer	365
TM51	8-bit timer counter 51	Timer	365
TM5IC0	Interrupt control register	INTC	639
TM5IC1	Interrupt control register	INTC	639
TMC00	16-bit timer mode control register 00	Timer	300
TMC01	16-bit timer mode control register 01	Timer	300
TMC02	16-bit timer mode control register 02	Timer	300
TMC03	16-bit timer mode control register 03	Timer	300
TMC50	8-bit timer mode control register 50	Timer	368
TMC51	8-bit timer mode control register 51	Timer	368
TMCYC0	8-bit timer H carrier control register 0	Timer	389
TMCYC1	8-bit timer H carrier control register 1	Timer	389
TMHIC0	Interrupt control register	INTC	639
TMHIC1	Interrupt control register	INTC	639
TMHMD0	8-bit timer H mode register 0	Timer	387
TMHMD1	8-bit timer H mode register 1	Timer	388
TOC00	16-bit timer output control register 00	Timer	303
TOC01	16-bit timer output control register 01	Timer	303
TOC02	16-bit timer output control register 02	Timer	303
TOC03	16-bit timer output control register 03	Timer	303
TP0CCIC0	Interrupt control register	INTC	639
TP0CCIC1	Interrupt control register	INTC	639
TP0CCR0	TMP0 capture/compare register 0	Timer	214

			(7/7)
Symbol	Name	Unit	Page
TP0CCR1	TMP0 capture/compare register 1	Timer	216
TPOCNT	TMP0 counter read buffer register	Timer	218
TP0CTL0	TMP0 control register 0	Timer	208
TP0CTL1	TMP0 control register 1	Timer	209
TP0IOC0	TMP0 I/O control register 0	Timer	210
TP0IOC1	TMP0 I/O control register 1	Timer	211
TP0IOC2	TMP0 I/O control register 2	Timer	212
TP0OPT0	TMP0 option register 0	Timer	213
TP0OVIC	Interrupt control register	INTC	639
TXB0	Transmit buffer register 0	UART	470
TXB1	Transmit buffer register 1	UART	470
VSWC	System wait control register	CPU	88
WDCS	Watchdog timer clock selection register	WDT	419
WDT1IC	Interrupt control register	INTC	639
WDTE	Watchdog timer enable register	WDT	425
WDTM1	Watchdog timer mode register 1	WDT	420, 644
WDTM2	Watchdog timer mode register 2	WDT	424
WTIC	Interrupt control register	INTC	639
WTIIC	Interrupt control register	INTC	639
WTM	Watch timer operation mode register	WT	412

D.1 Major Revisions in This Edition

Page	(1/3 Description	
Throughout	Modification of oscillation frequency	
p. 27	Modification of 1.4 Ordering Information	
p. 49	Modification of 2.3 Pin I/O Circuits and Recommended Connection of Unused Pins	
p. 52	Modification of 2.4 Pin I/O Circuits	
p. 56	Modification of Table 3-2 System Register Numbers	
p. 88	Modification of 3.4.8 (1) (a) System wait control register (VSWC)	
p. 89	Modification of 3.4.8 (1) (b) Access to special on-chip peripheral I/O register	
p. 91	Modification of 3.4.8 (2) Restriction on conflict between sld instruction and interrupt request	
p. 94	Modification of Table 4-3 Reading to/Writing from Pn Register	
p. 212	Addition of Caution to 7.4 (5) TMP0 I/O control register 2 (TP0IOC2)	
p. 221	Modification of Figure 7-4 Register Setting for Interval Timer Mode Operation	
p. 230	Modification of Figure 7-10 Basic Timing in External Event Count Mode	
p. 234	Addition of Caution to 7.5.2 (2) Operation timing in external event count mode	
p. 239	Modification of Figure 7-17 Basic Timing in External Trigger Pulse Output Mode	
p. 239	Addition of description to 7.5.3 External trigger pulse output mode (TP0MD2 to TP0MD0 bits = 010)	
p. 246	Modification of figure in 7.5.3 (2) (b) 0%/100% output of PWM waveform	
p. 254	Modification of Figure 7-23 Software Processing Flow in One-Shot Pulse Output Mode	
p. 264	Modification of figure in 7.5.5 (2) (b) 0%/100% output of PWM waveform	
p. 284	Modification of 7.5.7 Pulse width measurement mode (TP0MD2 to TP0MD0 bits = 110)	
pp. 293 to 362	Modification of expression in CHAPTER 8 16-BIT TIMER/EVENT COUNTER 0	
p. 384	Modification of 10.2 (1) 8-bit timer H compare register n0 (CMPn0)	
p. 385	Modification of 10.2 (2) 8-bit timer H compare register n1 (CMPn1)	
p. 392	Addition of Note to Figure 10-3 Timing of Interval Timer/Square Wave Output Operation	
p. 400	Modification of Figure 10-6 Transfer Timing	
p. 401	Modification of 10.4.3 (2) Setting	
p. 408	Modification of 11.1.3 (1) Interval timer BRG mode register (PRSM)	
p. 410	Modification of 11.1.4 (1) Operation of interval timer BRG	
p. 424	Addition of Caution to 12.2.3 (1) Watchdog timer mode register 2 (WDTM2)	
p. 425	Addition of Caution to 12.2.3 (2) Watchdog timer enable register (WDTE)	
p. 439	Modification of 14.3 (1) A/D converter mode register (ADM)	
p. 441	Addition of Caution to 14.3 (2) Analog input channel specification register (ADS)	
p. 444	Addition of Caution to 14.3 (4) Power fail comparison mode register (PFM)	
p. 444	Addition of Caution to 14.3 (5) Power fail comparison threshold register (PFT)	
p. 446	Modification of 14.4.2 A/D conversion operation	
p. 448	Modification of Figure 14-5 Example of How to Reduce Power Consumption in Standby Mode	

Daga	(2/3	
Page	Description	
p. 452	Addition of 14.5 (12) Variation of A/D conversion results	
p. 452	Addition of 14.5 (13) A/D conversion result hysteresis characteristics	
p. 453	Addition of 14.5 (14) Writing to register during A/D conversion	
p. 552	Modification of Figure 19-1 Block Diagram of I ² C0	
pp. 556 to 560	Modification of 19.3 (1) IIC control register 0 (IICC0)	
pp. 561, 562	Modification of 19.3 (2) IIC status register 0 (IICS0)	
p. 565	Modification of 19.3 (3) IIC flag register 0 (IICF0)	
p. 566	Modification of 19.3 (4) IIC clock selection register 0 (IICCL0)	
p. 567	Modification of 19.3 (5) IIC function expansion register 0 (IICX0)	
p. 568	Modification of 19.3 (7) IIC shift register 0 (IIC0)	
p. 568	Modification of 19.3 (8) Slave address register 0 (SVA0)	
p. 572	Modification of 19.5.4 ACK	
p. 576	Addition of 19.5.7 Wait state cancellation method	
pp. 577 to 597	Modification of 19.6 I ² C Interrupt Request Signals (INTIIC0)	
p. 599	Modification of 19.10 Extension Code	
p. 602	Modification of 19.13.1 When communication reservation function is enabled (IICF0.IICRSV0 bit = 0)	
p. 602	Modification of Table 19-6 Wait Periods	
p. 605	Modification of Table 19-7 Wait Periods	
p. 606	Addition of 19.14 Cautions	
pp. 607 to 611	Modification of 19.15 Communication Operations	
p. 613	Modification of Figure 19-18 Slave Operation Flowchart (1)	
pp. 616 to 618	Modification of Figure 19-20 Example of Master to Slave Communication (When 9-Clock Wait Is Selected for Both Master and Slave)	
pp. 619 to 621	Modification of Figure 19-21 Example of Slave to Master Communication (When 8-Clock Wait for Master and 9-Clock Wait for Slave Are Selected)	
p. 658	Modification of 20.9 Periods in Which Interrupts Are Not Acknowledged by CPU	
p. 668	Modification of Table 22-3 Operation Status in HALT Mode	
p. 670	Modification of Table 22-5 Operation Status in IDLE Mode	
p. 672	Modification of Table 22-7 Operation Status in STOP Mode	
p. 675	Modification of Table 22-8 Operation Status in Subclock Operation Mode	
p. 676	Addition of Caution to 22.7.1 Setting and operation status	
p. 677	Modification of Table 22-10 Operation Status in Sub-IDLE Mode	
p. 680	Modification of Table 23-1 Hardware Status on RESET Pin Input or Occurrence of WDTRES2 Signal	
p. 680	Modification of Table 23-2 Hardware Status on Occurrence of WDTRES1 Signal	
p. 682	Addition of Figure 23-4 Timing of Reset Operation by Watchdog Timer 1	
p. 682	Addition of Figure 23-5 Timing of Reset Operation by Watchdog Timer 2	
p. 683	Addition of Caution to 24.1 Overview	
p. 692	Modification of Table 26-2 Basic Functions	
p. 692	Modification of Table 26-3 Security Functions	
p. 693	Addition of Table 26-4 Security Setting	
•	Addition of 26.3 (1) Security setting by PG-FP4 (Security flag settings)	
p. 694		

	(3/3	
Page	Description	
pp. 701, 702	Modification of Figure 26-7 Wiring Example of V850ES/KG1 Flash Writing Adapter (FA-100GF-3BA-A)	
p. 705	Modification of Table 26-7 Flash Memory Control Commands	
p. 712	Modification of 26.5.2 (2) Interrupt support	
p. 713	Modification of Figure 26-18 Standard Self Programming Flow	
p. 715	Modification of 26.5.6 Internal resources used	
pp. 718, 719	Modification of Figure 27-1 Wiring Example of V850ES/KG1 Flash Writing Adapter (FA-100GC-8EU-A)	
pp. 730 to 732	Addition of CHAPTER 28 ON-CHIP DEBUG FUNCTION	
pp. 733 to 779	Modification of CHAPTER 29 ELECTRICAL SPECIFICATIONS (256 KB MASK ROM VERSION, SINGLE- POWER FLASH MEMORY VERSION)	
pp. 789, 795, 796, 817, 820	Modification of CHAPTER 30 ELECTRICAL SPECIFICATIONS (STANDARD PRODUCTS (MASK ROM VERSION OF 128 KB OR LESS AND TWO-POWER FLASH MEMORY VERSION), (A) GRADE PRODUCTS)	
p. 843	Modification of CHAPTER 31 ELECTRICAL SPECIFICATIONS ((A1) GRADE PRODUCTS)	
p. 864	Modification of CHAPTER 32 ELECTRICAL SPECIFICATIONS ((A2) GRADE PRODUCTS)	
pp. 872, 873	Modification of CHAPTER 34 RECOMMENDED SOLDERING CONDITIONS	
p. 876	Modification of Figure A-1 Development Tool Configuration	
pp. 879, 880	Modification of A.4.3 When using IECUBE QB-V850ESKX1H	
pp. 881, 882	Addition of A.4.4 When using MINICUBE QB-V850MINI	

D.2 Modifications from Document Number U15862EJ4V1UD00

dition	Description	Applied to:
st	 Extraction of only descriptions concerning V850ES/KG1 Addition of 100-pin plastic QFP (14 × 20) Addition of following products μ/PD703215, 703215Y, 70F3214H, 70F3214HY, 70F3215H, 70F3215HY Addition of pins supporting added products Addition of internal ROM, RAM, and flash memory capacities of added products 	Throughout
	Modification of description in 1.7 Overview of Functions	CHAPTER 1 INTRODUCTION
	Modification of I/O circuit type 13-B to 13-AH in 2.4 Pin I/O Circuits	CHAPTER 2 PIN FUNCTIONS
	Modification of description in 3.3 (2) Flash memory programming mode	CHAPTER 3 CPU FUNCTIONS
	Addition of 3.4.4 (1) (a) Internal ROM (256 KB)	
	Addition of 3.4.4 (2) (a) Internal RAM (16 KB)	
	Modification of description in 3.4.6 Peripheral I/O registers	
	Modification of description in 3.4.8 (1) (a) System wait control register (VSWC) and (b) Access to special on-chip peripheral I/O register	
	Addition of 3.4.8 (2) Restriction on conflict between sld instruction and interrupt request	
	Addition of 4.3 (5) Port n function control expansion register (PFCEn)	CHAPTER 4 PORT FUNCTIONS
	Modification of description in Figure 4-1 Register Settings and Pin Functions	
	Modification of description in 4.3.3 (5) Port 3 function control register (PFC3)	
	Addition of 4.3.3 (6) Port 3 function control expansion register (PFCE3)	
	Addition of 4.3.3 (8) Specifying alternate-function pins of port 3	
	Modification of Figures 4-3 to 4-28 (partial addition)	
	Modification of description in Table 4-16 Settings When Port Pins Are Used for Alternate Functions	
	Addition of CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)	CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
	Addition of Caution 1 in 18.3 (7) CSIAn buffer RAM (CSIAnBm)	CHAPTER 18 CLOCKED SERIAL INTERFACE A (CSIA) WITH AUTOMATIC TRANSMIT/RECEIVE FUNCTION
	Modification of bit 7 in 22.2 (2) Power save mode register (PSMR)	CHAPTER 22 STANDBY FUNCTION
	Addition of CHAPTER 26 FLASH MEMORY (SINGLE POWER)	CHAPTER 26 FLASH MEMORY (SINGLE POWER)
	Addition of CHAPTER 29 ELECTRICAL SPECIFICATIONS (256 KB MASK ROM VERSION, SINGLE-POWER FLASH MEMORY VERSION)	CHAPTER 29 ELECTRICAL SPECIFICATIONS (256 KB MASK ROM VERSION, SINGLE-POWER FLASH MEMORY VERSION)

		(2/2)
Edition	Description	Applied to:
1st	Modification of bus timing, basic operation, and timer timing in CHAPTER 30 ELECTRICAL SPECIFICATIONS (STANDARD PRODUCTS (MASK ROM VERSION OF 128 KB OR LESS AND TWO-POWER FLASH MEMORY VERSION), (A) GRADE PRODUCTS)	CHAPTER 30 ELECTRICAL SPECIFICATIONS (STANDARD PRODUCTS (MASK ROM VERSION OF 128 KB OR LESS AND TWO-POWER FLASH MEMORY VERSION), (A) GRADE PRODUCTS)
	Modification of basic operation and timer timing in CHAPTER 31 ELECTRICAL SPECIFICATIONS ((A1) GRADE PRODUCTS)	CHAPTER 31 ELECTRICAL SPECIFICATIONS ((A1) GRADE PRODUCTS)
	Modification of basic operation and timer timing in CHAPTER 32 ELECTRICAL SPECIFICATIONS ((A2) GRADE PRODUCTS)	CHAPTER 32 ELECTRICAL SPECIFICATIONS ((A2) GRADE PRODUCTS)
	Addition of APPENDIX A DEVELOPMENT TOOLS	APPENDIX A DEVELOPMENT TOOLS
	Addition of APPENDIX B INSTRUCTION SET LIST	APPENDIX B INSTRUCTION SET

For further information, please contact:

NEC Electronics Corporation

1753, Shimonumabe, Nakahara-ku, Kawasaki, Kanagawa 211-8668, Japan Tel: 044-435-5111 http://www.necel.com/

[America]

NEC Electronics America, Inc.

2880 Scott Blvd. Santa Clara, CA 95050-2554, U.S.A. Tel: 408-588-6000 800-366-9782 http://www.am.necel.com/

[Europe]

NEC Electronics (Europe) GmbH

Arcadiastrasse 10 40472 Düsseldorf, Germany Tel: 0211-65030 http://www.eu.necel.com/

Hanover Office

Podbielski Strasse 166 B 30177 Hanover Tel: 0 511 33 40 2-0

Munich Office

Werner-Eckert-Strasse 9 81829 München Tel: 0 89 92 10 03-0

Stuttgart Office

Industriestrasse 3 70565 Stuttgart Tel: 0 711 99 01 0-0

United Kingdom Branch

Cygnus House, Sunrise Parkway Linford Wood, Milton Keynes MK14 6NP, U.K. Tel: 01908-691-133

Succursale Française

9, rue Paul Dautier, B.P. 52180 78142 Velizy-Villacoublay Cédex France Tel: 01-3067-5800

Sucursal en España

Juan Esplandiu, 15 28007 Madrid, Spain Tel: 091-504-2787

Tyskland Filial

Täby Centrum Entrance S (7th floor) 18322 Täby, Sweden Tel: 08 638 72 00

Filiale Italiana

Via Fabio Filzi, 25/A 20124 Milano, Italy Tel: 02-667541

Branch The Netherlands

Steijgerweg 6 5616 HS Eindhoven The Netherlands Tel: 040 265 40 10

[Asia & Oceania]

NEC Electronics (China) Co., Ltd 7th Floor, Quantum Plaza, No. 27 ZhiChunLu Haidian District, Beijing 100083, P.R.China TEL: 010-8235-1155 http://www.cn.necel.com/

NEC Electronics Shanghai Ltd.

Room 2509-2510, Bank of China Tower, 200 Yincheng Road Central, Pudong New Area, Shanghai P.R. China P.C:200120 Tel: 021-5888-5400 http://www.cn.necel.com/

NEC Electronics Hong Kong Ltd.

12/F., Cityplaza 4, 12 Taikoo Wan Road, Hong Kong Tel: 2886-9318 http://www.hk.necel.com/

Seoul Branch

11F., Samik Lavied'or Bldg., 720-2, Yeoksam-Dong, Kangnam-Ku, Seoul, 135-080, Korea Tel: 02-558-3737

NEC Electronics Taiwan Ltd.

7F, No. 363 Fu Shing North Road Taipei, Taiwan, R. O. C. Tel: 02-8175-9600

NEC Electronics Singapore Pte. Ltd.

238A Thomson Road, #12-08 Novena Square, Singapore 307684 Tel: 6253-8311 http://www.sg.necel.com/

G06.6-1A