

Errata document

[Document Name]

V850E2/Sx4-H Hardware User's Manual [Preliminary]

[Document No., Date Published]

R01UH0107EJ0001 (Rev. 0.01), February, 2011

[Published Department]

Automotive Systems Divisions, Marketing Unit, Renesas Electronics Corporation

Page	Chapter	Description	Details
p.27	Chapter 1 Introduction	Modification of Table 1-1	Modified: <a (adca)="" a="" converter="" d=""> 4 channels -> 8
<u> </u>	·	V850E2/SG4-H products	channels
p.28	Chapter 1 Introduction	Modification of Table 1-1	Modified: <uart (urte)="" lin="" lma="" mastercontroller="" with=""></uart>
<u> </u>	·	V850E2/SG4-H products	5 channels -> 4 channels
p.29	Chapter 1 Introduction	Modification of Figure 1-1	Modified: ADCA0 (4 chn.) -> ADCA0 (8 chn.)
		Block diagram of	
p.29	Chapter 1 Introduction	Modification of Figure 1-1	Deleted: URTE/LMA10
		Block diagram of	
p.30	Chapter 1 Introduction	Modification of Table 1-2	Modified: <a (adca)="" a="" converter="" d=""> 14 channels -> 16
		V850E2/SJ4-H products	channels
p.33	Chapter 1 Introduction	Modification of Figure 1-2	Modified: ADCA0 (14 chn.) -> ADCA0 (16 chn.)
		Block diagram of V850E2/SJ4-	
p.39	Chapter 1 Introduction	Addition of Table 1-6 Pin	Added: Note. Set the IC pin to low level.
		assignment (2/5)	
p.42	Chapter 1 Introduction	Modification of Table 1-6 Pin	Modified: <pin 176=""></pin>
		assignment	"P25_2/MEMC0AD2/TAUA0I2/TAUA0O2/IISA0WS/CSIH0
			DCS/CSIH0SO" ->
			"P25_2/MEMC0AD2/TAUA0I2/TAUA0O2/IISA0WS/CSIH0
			SO"
p.77	Chapter 2 Pin Functions	Modification of (1) P0_0: RESETOUT	Modified: "After reset is cancelled, the P0_0 pin outputs
			an active RESETOUT signal." -> "P0_0 outputs a
			RESETOUT signal, which is low level during reset and
	0	1 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	after reset release."
p.77	Chapter 2 Pin Functions	Add of Caution for (1) P0_0: RESETOUT	Added: Caution Once asserted the RESETOUT remains
			on low level. It must be de-asserted by changing the port
- 70	Chantas 2 Dia Evantian	Addition of Note of Table 2-29	configuration of P0_0 after reset release.
p.78	Chapter 2 Pin Function		Note. Port group 10(P10) is possible to use as port
		Permanent input pins	input/output mode respectively.
			However the adjacent pin does I/O level changing and
			influence of the external circuit connected to the port pin
			during A/D conversion, the A/D conversion value may not
p.82,	Chapter 2 Pin Function	Addition of Table 2-31	he obtained Added:
p.83	Onapier 2 i iii anotion	V850E2/SG4-H general-	"Port group 0:"> "Port group 0 (Always-On-Area,
p.00		purpose I/O operations	E0VDD/E0VSS power supply):"
		purpose i/O operations	"Port group 1:"> "Port group 1 (Isolated-Area-0,
			E1VDD/E1VSS power supply):"
			"Port group 10:"> "Port group 10 (Isolated-Area-0,
			AVDD/AVSS power supply):"
			"Port group 21:"> "Port group 21 (Isolated-Area-1,
			B0VDD/B0VSS power supply):"
			"Port group 25:"> "Port group 25 (Isolated-Area-1,
			B0VDD/B0VSS power supply):"
			"Port group 27:"> "Port group 27 (Isolated-Area-1,
			B0VDD/B0VSS power supply):"
			"Port group JP0:"> "Port group JP0 (Always-On-Area,
			E0VDD/E0VSS power supply):"
			1/9

[Descri			
p.82, p.83	Chapter 2 Pin Function	Addition of Table 2-31 V850E2/SG4-H general- purpose I/O operations	Added: When using the following alternate-function pin, set PBDCn.PBDCn_m = 1. <iicb0sda, iicb0scl,="" iicb1scl,<="" iicb1sda,="" th=""></iicb0sda,>
p.82	Chapter 2 Pin Function	Addition of Table 2-31 V850E2/SG4-H general- purpose I/O operations	IICB2SDA IICB2SCI > ALT IN4 -> ALT OUT4 Added: P10_4,P10_5,P10_6 and P10_7 row
p.83	Chapter 2 Pin Function	Modification of Table 2-31 V850E2/SG4-H general-	Delete: P27_4, P27_5 row
p.88 to p.91	Chapter 2 Pin Function	purpose I/O operations Addition of Table 2-34 V850E2/SJ4-H general- purpose I/O operations	Added: "Port group 0:"> "Port group 0 (Always-On-Area, E0VDD/E0VSS power supply):" "Port group 1:"> "Port group 1 (Isolated-Area-0, E1VDD/E1VSS power supply):" "Port group 3:"> "Port group 3 (Isolated-Area-0, E1VDD/E1VSS power supply):" "Port group 10:"> "Port group 10 (Isolated-Area-0, AVDD/AVSS power supply):" "Port group 21:"> "Port group 21 (Isolated-Area-1, B0VDD/B0VSS power supply):" "Port group 25:"> "Port group 25 (Isolated-Area-1, B0VDD/B0VSS power supply):" "Port group 26:"> "Port group 26 (Isolated-Area-1, B0VDD/B0VSS power supply):" "Port group 27:"> "Port group 27 (Isolated-Area-1, B0VDD/B0VSS power supply):" "Port group 27:"> "Port group 28 (Isolated-Area-1, B0VDD/B0VSS power supply):" "Port group 28:"> "Port group 28 (Isolated-Area-1, B0VDD/B0VSS power supply):" "Port group 28:"> "Port group 28 (Isolated-Area-1, B0VDD/B0VSS power supply):"
p.88 to p.91	Chapter 2 Pin Function	Addition of Table 2-34 V850E2/SJ4-H general- purpose I/O operations	"Port group JP0:"> "Port group JP0 (Always-On-Area, F0VDD/F0VSS power supply):" Added: When using the following alternate-function pin, set PBDCn.PBDCn_m = 1. <iicb0sda, iicb0scl,="" iicb1scl,<="" iicb1sda,="" td=""></iicb0sda,>
p.89	Chapter 2 Pin Function	Addition of Table 2-34 V850E2/SJ4-H general-	IICR2SDA_IICR2SCI > ALT_IN4 -> ALT_OUT4 Added: P10_14 and P10_15 row
p.98 to p.101	Chapter 2 Pin Function	purpose I/O operations Addition of Table 2-38 V850E2/SK4-H general- purpose I/O operations	Added: "Port group 0:"> "Port group 0 (Always-On-Area, E0VDD/E0VSS power supply):" "Port group 1:"> "Port group 1 (Isolated-Area-0, E1VDD/E1VSS power supply):" "Port group 3:"> "Port group 3 (Isolated-Area-0, E1VDD/E1VSS power supply):" "Port group 10:"> "Port group 10 (Isolated-Area-0, AVDD/AVSS power supply):" "Port group 21:"> "Port group 21 (Isolated-Area-1, B0VDD/B0VSS power supply):" "Port group 25:"> "Port group 25 (Isolated-Area-1, B0VDD/B0VSS power supply):" "Port group 26:"> "Port group 26 (Isolated-Area-1, B0VDD/B0VSS power supply):" "Port group 27:"> "Port group 27 (Isolated-Area-1, B0VDD/B0VSS power supply):" "Port group 28:"> "Port group 28 (Isolated-Area-1, B0VDD/B0VSS power supply):" "Port group 28:"> "Port group 28 (Isolated-Area-1, B0VDD/B0VSS power supply):" "Port group JP0:"> "Port group JP0 (Always-On-Area, E0VDD/E0VSS power supply):"
p.98 to p.101	Chapter 2 Pin Function	Addition of Table 2-38 V850E2/SK4-H general- purpose I/O operations	Added: When using the following alternate-function pin, set PBDCn.PBDCn_m = 1. <iicb0sda, iicb0scl,="" iicb1scl,="" iicb1sda,="" iicb2sda_iicb2scl=""> ALT_IN4 -> ALT_OUT4</iicb0sda,>

[Descrip			
p.117	Chapter 2 Pin Function	Addition of "Table 2-42 List of pin functions in alphabetical order	Added: Note. Set the IC pin to low level.
p.136	Chapter 2 Pin Function	Addition of 2.4.8 Recommended connection of unused pins	Added: IC: input the low-level voltage.
p.141	Chapter 2 Pin Function	Modification of Table 2-46 Input signals and control registers for ports that incorporate digital filter	Modified: "URTE2RX: DNFA11EN.DNFA11NFEN0 " -> "DNFA11EN.DNFA11NFEN8" "URTE3RX: DNFA11EN.DNFA11NFEN1" -> "DNFA11EN.DNFA11NFEN9"
p141	Chapter 2 Pin Function	Addition of Table 2-46 Input signals and control registers for ports that incorporate digital filter type D	Note: When using the input pin of Clocked Serial Interface(CSIGn and CSIHn) function, set bypass filter mode. These input port was allocated port filter (initial status is work) since communication error occurs. CSIGOSC: FCLA24CTL0 = 80H, CSIGOSI: FCLA24CTL2 = 80H, CSIGOSSI: FCLA24CTL3 = 80H CSIG4SC: FCLA7CTL2 = 80H, CSIG4SI: FCLA7CTL3 = 80H, CSIG4SSI: FCLA7CTL5 = 80H CSIH0SC: FCLA22CTL0 = 80H, CSIH0RYI: FCLA22CTL1 = 80H, CSIH0SI: FCLA22CTL2 = 80H, CSIH0SSI: FCLA22CTL3 = 80H CSIH1SC: FCLA22CTL4 = 80H, CSIH1RYI: FCLA22CTL5 = 80H, CSIH1SI: FCLA22CTL6 = 80H, CSIH1SSI: FCLA22CTL7 = 80H CSIH2SC: FCLA23CTL0 = 80H, CSIH2RYI: FCLA23CTL1 = 80H, CSIH2SI: FCLA23CTL2 = 80H, CSIH2SSI: FCLA23CTL3 = 80H
p.141	Chapter 2 Pin Function	Addition of Table 2-46 Input signals and control registers for ports that incorporate digital filter type D	Note: When using the receive data input pin(URTEnRX) of Asynchronous Serial Interface E (UARTE) function, set bypass filter mode. These input port was allocated port filter (initial status is work) since communication error occurs. URTE0RX: FCLA26CTL4 = 80H URTE1RX: FCLA26CTL5 = 80H URTE2RX: FCLA27CTL0 = 80H URTE3RX: FCLA27CTL1 = 80H URTE10RX: FCLA7CT
p.146	Chapter 2 Pin Function	Modification of 2.6.2 Digital filters	Modified: "Caution: After enabling the digital filter by setting DNFAnEN.DNAFnNFENm to1, the digital filter operates normally after the following time period elapses: Number of samples x 1/fs + 4 x 1/fDNFATCKI Note that an unexpected signal might be output within this time period. It is therefore important to wait for the above time period to elapse before enabling functions and sending signals." -> "Caution 1: In case where input signal altenate function from digital filter output signal, set digital filter after the following time have passed. the port set change to altrnative function mode. DNFAnNFSTS[1:0] x 1/fs + 4 x 1/fDNFATCKI Caution 2: When using the event output signal of digital filter as interrupt, please set the digital filter effective (DNFAnEN.DNAFnENm = 1) by interrupt disabled status. set the digital filter after having passed following time after
p.164	Chapter 3 CPU System	Modification of Figure 3-4	clearing the interrupt request flag, set Enable interrupt. DNFAnNESTS[1:0] x 1/fs + 5 x 1/fDNFATCKI Added: FPU block on V850E2M CPU
p.164	Function Chapter 3 CPU System Function	V850E2/Sx4-H CPU Modification of Figure 3-4 V850E2/Sx4-H CPU	Delete: Cache for HBUS master I/F

[Descript			
p.180	Chapter 3 CPU System Function	Addition of Table 3-22 Backup RAM area	Added: Before fetch does optional instruction code from a data RAM, please initialize 16 byte boundary line of a data RAM including the instruction code. 16 bytes boundary line is the range from address XXXX XXXOH to XXXX XXXFH. When initializing a data RAM, it's possible to write in a data value, but please be sure to set before fetch is done to be initialized. When instruction fetch from uninitialized data RAM space, Memory error exception (MEP) occurs. Remark: Before reading from data RAM, it's recommended to initialize the whole data RAM.
p180	Chapter 3 CPU System Function	Addition of Table 3-22 Backup RAM area	Added: Remark Instructions cannot be fetched from the backup RAM area. The backup RAM can be read/written in 32-bit units.
p.185	Chapter 3 CPU System Function	Additon of Caution for 3.9 HBUS Bridge in CPU Subsystem	Added: Caution V850E2/Sx4-H doesn't have Cache for HBUS Master interface. Thus, don't change the cache related bits on the registers from initial value.
p.227	Chapter 4 External Memory Controller (MEMC)	Addition of 4.2.11 SDCR - SDRAM configuration register	Added: Cautions 6 Please write only once in SDRAM configuration register after reset release. After writing, please do not change the value. When changing the value, it is can't normally access any more in SDRAM.
p.236	Chapter 4 External Memory Controller (MEMC)	Addition of 4.3.2 SDRAM bus cycle type	A connection list to SDRAM by address bus is given in the tables below. Row
p.326	Chapter 6 DMA Controller (DMAC)	start sources	Modified: "INTADC010" -> "INTADCA010", "INTADC011" -> "INTADCA011", "INTADC012" -> "INTADCA012"
p.356	Chapter 6 DMA Controller (DMAC)	Modification of Table 6-18 DDCn register contents	Modified: "Data flash, external memory area, peripheral I/O area, and HBUS-RAM" -> " external memory area, peripheral I/O area, and HBUS-RAM"
p.356	Chapter 6 DMA Controller (DMAC)	Modification of Table 6-18 DDCn register contents	Modified: "Code flash and local RAM" -> "local RAM"
p.438 to p.439	Chapter 9 Clock Controller	Addition of 9.4.1 Clock domains of the Always-On area	Added: Caution If the Always-On area- is in STOP/DEEPSTOP mode, the clock selector control registers CKSC_1n and clock selector status registers CSCSTAT_1n are not accessible.
p.444 to p.455	Chapter 9 Clock Controller	Addition of 9.4.3 Isolated area 1 clock domain	Added: Caution If the Isolated-Area-1 is in STOP/DEEPSTOP mode, the clock selector control registers CKSC_1n and clock selector status registers CSCSTAT_1n are not accessible.

[Descri			
p.444	Chapter 9 Clock Controller	Addition of 9.4.3 Isolated area	Added: Caution If the Isolated-Area-1 is in
to		1 clock domain	STOP/DEEPSTOP mode, the clock selector control
p.455			registers CKSC_1n and clock selector status registers
			CSCSTAT 1n are not accessible.
p.459	Chapter 9 Clock Controller	Modification of Table 9-9	Modified: CLMA2CTL0.CLMAnCLME = OPBT[1] ->
		V850E2/Sx4-H CLMAn startup	CLMA2CTL0.CLMAnCLME = 0,
		options	CLMA2CTL1.CLMAnOSEL = OPBT[2] ->
			CLMA2CTL1.CLMAnOSEL = 0
p.461	Chapter 9 Clock Controller	Modification of (1) Detection	Modified: "8 cycles of the sampling clock CLMATSMP" ->
			"16 cycles of the sampling clock CLMATSMP"
p.474	Chapter 9 Clock Controller	Modification of Table 9-21	Modified: "6 MHz < fX ≤ 20 MHz" -> "16 MHz < fX ≤ 20
			MHz"
p.480	Chapter 9 Clock Controller	Modification of (8) ROSCE -	Modified: "ROSCDISTRG, R/W " -> "0a, R"
		High-speed IntOsc enable	a) set 0 at bit0
		register	,
p.480	Chapter 9 Clock Controller	Modification of (8) ROSCE -	Delete:
	·	High-speed IntOsc enable	row of Bit position 0 "ROSCDISTRG"
		register	<u>'</u>
p.500	Chapter 10 Standby Controller		Delete: line of I/O buffer power
ľ	(STBC)	Buffer operation in	Delete: row of I/O buffer power Off
	,	DEEPSTOP mode and after	'
p.500	Chapter 10 Standby Controller	Modification of Table 10-9	Delete: b) If the I/O buffer power supply is switched on
	(STBC)	Buffer operation in	before the isolated area has woken up from DEEPSTOP
	(/	DEEPSTOP mode and after	mode.the I/O buffer state becomes undefined.
p.500	Chapter 10 Standby Controller		Delete :Caution If Isolated area m is set to DEEPSTOP
ľ	(STBC)	Buffer operation in	mode and the power supply of its I/O buffers is switched
	(6.26)	DEEPSTOP mode and after	off, the buffer becomes inactive.
		wake-up	If the I/O buffer power supply is switched on before the
		mano ap	isolated area has woken up from DEEPSTOP mode, the
			I/O buffer state becomes undefined.
			no buller state becomes undefined.
p.502	Chapter 10 Standby Controller	Modification of 10.2.4	Modified: "2. When stopping a clock source (high-speed
ľ	(STBC)	Examples of entering and	internal oscillator, main clock oscillator, subclock
	,	exiting power save mode	oscillator, or PLLk) before entering standby mode, either
		John Sport of Caro Incae	switch all of the clock sources used in the clock domain to
			other clock sources, or clear the CKSC_mn register to 0 to
			disable outputting the relevant clock."
			"2. When stopping a clock source (main clock oscillator,
			subclock oscillator, or PLLk) before entering standby
			mode by each other setting the operation stop trigger bit
			(MOSCE.MOSCDISTRG, SOSCE.SOSCDISTRG,
			PLLkE.PLLkDISTRG), either switch all of the clock
			sources used in the clock domain to other clock sources,
			or clear the CKSC_mn register to 0 to disable outputting
			the relevant clock"
p.505	Chapter 10 Standby Controller	Modification of Figure 10-3	Delete: Initializing graphics subsystem
p.505	•	Recommended flow for	Delete. Initializing graphics subsystem
	(STBC)		
		entering and exiting RUN	
p.506	Chapter 10 Standby Controller	mode (Iso1 STOP) Modification of Figure 10-4	Delete: After enabling interrupt servicing by executing the
p.506		~	
	(STBC)	Recommended flow for	CPU instruction EI, a wakeup
<u> </u>		entering and exiting	interrupt is serviced.

[Descript			
p.507	Chapter 10 Standby Controller (STBC)	Modification of Figure 10-4 Recommended flow for entering and exiting DEEPSTOP mode	modified: "Enable interrupts (EI) Interrupt service routine
			RUN mode" -> "Enable interrupts (EI)
			 Wake-up factor read/write
			Run mode"
p.528	Chapter 11 Code Protection and Security		Modified: "PROTCMD4" -> "PROTCMD3"
p.538	Chapter 12 Reset Controller	Modification of 12.2.4 RAM retention voltage indicator (RAMHF)	Modified: "VVLVI" -> "VRAMHF"
p.547	Chapter 12 Reset Controller	Modification of Table 12-5 LVICNT register contents	Modified: "LVI level 3 (2.8 V ±0.1 V)" -> "Setting prohibited"
p.548	Chapter 12 Reset Controller	Modification of 12.3.5 RAM	Modified: "Initial value 0000 0000H" -> "Initial value 0000 0001H"
p.570	Chapter 14 Window Watchdog	Modification of Table 14-7	Modified:
p.681	Timer A (WDTA) Chapter 15 Timer Array Unit A	WDTA start-up options Modification of (2) Equations	OPWDINT connected to "Fixed to 1" -> "Fixed to 0" Modified: "(FFFFH x TAUAnCSRm.TAUAnOVF)" ->
p.712	(TAUA) Chapter 15 Timer Array Unit A		"(FFFFH + 1× TAUAnCSRm.TAUAnOVF)" Modified: <tauansts[2:0]> "000" -> "001"</tauansts[2:0]>
	(TAUA)	TAUAnCMURm settings for one-pulse output function	
p.727	Chapter 15 Timer Array Unit A (TAUA)		Modified: "10: Rising and falling edge detection (low width measurement), 11: Rising and falling edge detection (high width measurement)" to "10: Rising and falling edge detection. 11: Setting prohibited"
p.789	Chapter 15 Timer Array Unit A (TAUA)	Modification of Table 15-127 Control bit settings for slave channel 1 of the synchronous channel output mode 1	Modified: <tauantoc.tauantocm> "1: Set/reset mode" -> "0: Operation mode 1"</tauantoc.tauantocm>
p.808	Chapter 15 Timer Array Unit A (TAUA)	Modification of (2) Equations	Modified: "Pulse width = (TAUAnCDRm (slave) + 1) x count clock cycle" -> "Pulse width = (TAUAnCDRm (slave)) x count clock cycle"
p.827	Chapter 15 Timer Array Unit A (TAUA)		Modified: "This ensures that slave channel 2 is an odd channel, and slave channel 3 is an even channel." -> "This ensures that slave channel 2 is an even channel, and slave channel 3 is an odd channel."
p.925	Chapter 15 Timer Array Unit A (TAUA)		Modified: "0: Have the channel generate the simultaneous rewrite trigger signal. 1: Do not have the channel generate the simultaneous rewrite trigger signal." -> "0: Do not have the channel generate the simultaneous rewrite trigger signal. 1: Have the channel generate the simultaneous rewrite trigger signal."
p.1011	Chapter 16 Timer Array Unit B (TAUB)		Modified: "(FFFFH x TAUBnCSRm.TAUBnOVF)" -> "(FFFFH + 1x TAUBnCSRm.TAUBnOVF)"
p.1054	Chapter 16 Timer Array Unit B (TAUB)	Modification of (2) Equations	Modified: (FFFFH+1 x TAUBnCSRm.OVF) -> (FFFFH+1) x TAUBnCSRm.OVF
p.1115	Chapter 16 Timer Array Unit B (TAUB)	Modification of (1) Overview	Modified: "This ensures that slave channel 2 is an odd channel, and slave channel 3 is an even channel." -> "This ensures that slave channel 2 is an even channel, and slave channel 3 is an odd channel."

[Descrip			
p.1364	Chapter 20 Asynchronous	Modification of Table 20-1	Modified: 5 channels (UARTE0-UARTE3, UARTE10) ->
	Serial Interface E (UARTE)	Instances of UARTE	SG4-H: 4 channels (UARTE0-UARTE3), SJ4-H and SK4-
	, ,		H: 5 channels (UARTE0-UARTE3, UARTE10)
p.1365	Chapter 20 Asynchronous	Additon of Caution for Table	Added: Caution The receive input pins (URTEnRX) of
F11000	Serial Interface E (UARTE)	20-6 URTEn I/O signals	Asynchronous Serial Interface E (URTE) are assigned the
	(0		port filter.
			(These filters are active in default.) Because there are
			internal filters in URTE module, they should be active and
			port filers should be bypass. otherwise URTEnRX inputs
			can not work correctly.
			URTE0RX: FCLA26CTL4 = 80H
			URTE1RX: FCLA26CTL5 = 80H
			URTE2RX: FCLA27CTL0 = 80H
			URTE3RX: FCLA27CTL1 = 80H
			URTE10RX: FCLA7CTL0 = 80H
- 4400	Ob = = 4 = = 04 LINL NA = = 4 = =	Markitiantian of Table 04.4	
p.1409	Chapter 21 LIN Master	Modification of Table 21-1	Modified: 5 channels (LMA0-LMA3, LMA10) -> SG4-H: 4
	Controller (LMA)	Instances of LMAn	channels (LMA0-LMA3), SJ4-H and SK4-H: 5 channels
			(LMA0-LMA3, LMA10)
p.1409	Chapter 21 LIN Master	Modification of Table 21-2	Modified: 3 channels (CNTA0-CNTA2) -> SG4-H: 2
	Controller (LMA)	Channels of CNTAn	channels (CNTA0, CNTA1), SJ4-H and SK4-H: 3
			channels (CNTA0-CNTA2)
p.1459	Chapter 22 CAN Controller	Modification of Table 22-8	Modified: <connection fcn1="" of=""> "TAUA0 TAUA1TTIN0" -</connection>
	(FCN)	FCNn time stamp signals	> "TAUA0 TAUA0TTIN1"
p.1480	Chapter 22 CAN Controller	Modification of (2)	Modified: "FCN module system clock (fCANMOD)" -> "the
	(FCN)	FCNnGMCSPRE - FCNn	CAN protocol layer pre-basic system clock (fCANPRE)"
	·	alobal clock selection register	
p.1496	Chapter 22 CAN Controller	Modification of (8)	Modified: "0 fCANMOD/1
	(FCN)	FCNnCMBRPRS - FCNn	1 fCANMOD/2
	l` ´	module bit rate prescaler	n fCANMOD/(n+1)
		register	
		Togloto!	255 fCANMOD/256 (default value)"
			-> "0 fCANPRE/1
			1 fCANPRE/2
			n fCANPRE/(n+1)
			255 fCANPRE/256 (default value)"
p.1546	Chapter 22 CAN Controller	Modification of 22.14.1 Baud	Modified: "SPT = FCNnCMBTS1LG[3:0] + 1" -> "SPT =
l'	(FCN)	rate setting conditions	TSEG1 + 1"
p.1546	Chapter 22 CAN Controller	Modification of 22.14.1 Baud	Modified: "DBT = FCNnCMBTS1LG[3:0] +
p	(FCN)	rate setting conditions	FCNnCMBTS2LG[2:0] + 1 TQ =
		rate certaing containers	FCNnCMBTS2LG[2:0] + SPT" -> "DBT = TSEG1 +
			TSEG2 + 1 TQ = TSEG2 + SPT"
p.1546	Chapter 22 CAN Controller	Modification of 22.14.1 Baud	Modified: "1 TQ ≤ FCNnCMBTJWLG[1:0] (synchronization
p. 10 10	(FCN)	rate setting conditions	jump width) $\leq 4 \text{ TQ}^{-} -> \text{"1 TQ} \leq \text{SJW (synchronization)}$
		Tate setting conditions	jump width) ≤ 4 TQ"
p.1546	Chapter 22 CAN Controller	Modification of 22.14.1 Baud	Modified: "FCNnCMBTJWLG[1:0] ≤ DBT – SPT" -> "SJW
ρ. 13 4 0	(FCN)	rate setting conditions	S DBT - SPT"
p.1546	Chapter 22 CAN Controller	Modification of 22.14.1 Baud	\(\subset DB1 - SP1 \) Modified: "4 \(\leq \text{FCNnCMBTS1LG[3:0]} \) \(\leq 16 [3 \(\leq \text{16 [3 \) \] \] \]
ρ. 13 4 0	- I		
p.1546	(FCN) Chapter 22 CAN Controller	rate setting conditions Modification of 22.14.1 Baud	FCNnCMBTS1LG[3:0] ≤ 15]" -> "4 ≤ TSEG1 ≤ 16" Modified: "1 ≤ FCNnCMBTS2LG[2:0] ≤ 8 [0 ≤
p. 1546			
n 1540	(FCN)	rate setting conditions	FCNnCMBTS2LG[2:0] \(\leq 7 \right] " -> "1 \(\leq TSEG2 \leq 8 \right] \) Modified: "The values FCNnCMBTS1LC(2:0)
p.1546	Chapter 22 CAN Controller	Modification of 22.14.1 Baud	Modified: "The values FCNnCMBTS1LG[3:0],
	(FCN)	rate setting conditions	FCNnCMBTS2LG[2:0] and FCNnCMBTJWLG[1:0] are
			specified in the FCNnCMBTCTL register." -> "The values
			TSEG1, TSEG2, and SJW are specified in the bits of the
			following register."
			TSEG1 = FCNnCMBTCTL.FCNnCMBTS1LG[3:0] + 1
			TSEG2 = FCNnCMBTCTL.FCNnCMBTS2LG[2:0] + 1
			S IW - ECNOCMBTCTL ECNOCMBT IW/LC(1:0) . 1
p.1560	Chapter 22 CAN Controller	Modification of Figure 22-19	Modified: <remote frame=""> "Set FCNnMmDTLGB register</remote>
	(FCN)	"Message buffer redefinition	Clear FCNnMmSTRB.FCNnMmSSRT
	(i Siv)	during transmission"	Set FCNnMmMID0W register" -> "Set FCNnMmDTLGB
]	register
			Set FCNnMmSTRB.FCNnMmSSRT
			Set FCNnMmMID0W register"
	_1	_ I	ISBLET MUMIUMI ILIM TRAISTET"

[Descrip			
p.1561	Chapter 22 CAN Controller (FCN)	Modification of Figure 22-20 "Message transmit processing"	Modified: <remote frame=""> "Set FCNnMmDTLGB register Clear FCNnMmSTRB.FCNnMmSSRT Set FCNnMmMID0W register" -> "Set FCNnMmDTLGB register Set FCNnMmSTRB.FCNnMmSSRT Set FCNnMmMID0W register"</remote>
p.1563	Chapter 22 CAN Controller (FCN)	Modification of Figure 22-22 Transmission via interrupt (using FCNnCMLOSTR register)	Modified: <remote frame=""> "Set FCNnMmDTLGB register Clear FCNnMmSTRB.FCNnMmSSRT Set FCNnMmIDOW register" -> "Set FCNnMmDTLGB register Set FCNnMmSTRB.FCNnMmSSRT Set FCNnMmSTRB.FCNnMmSSRT Set FCNnMmMIDOW register"</remote>
p.1564	Chapter 22 CAN Controller (FCN)	Modification of Figure 22-23 Transmission via interrupt (using FCNnCMTGTX register)	Modified: <remote frame=""> "Set FCNnMmDTLGB register Clear FCNnMmSTRB.FCNnMmSSRT Set FCNnMmMID0W register" -> "Set FCNnMmDTLGB register Set FCNnMmSTRB.FCNnMmSSRT</remote>
p.1564	Chapter 22 CAN Controller (FCN)	Modification of Figure 22-23 Transmission via interrupt (using FCNnCMTGTX	Set FCNnMmMID0W register" Modified: "FCNnCMTGTX.FCNnCMTGTVFF = 0?" -> "FCNnCMTGTX.FCNnCMTGTVFF = 1?"
p.1566	Chapter 22 CAN Controller (FCN)	Modification of Figure 22-24 Transmission via software polling	Modified: <remote frame=""> "Set FCNnMmDTLGB register Clear FCNnMmSTRB.FCNnMmSSRT Set FCNnMmMID0W register" -> "Set FCNnMmDTLGB register Set FCNnMmSTRB.FCNnMmSSRT Set FCNnMmMID0W register"</remote>
p.1776	Chapter 24 Clocked Serial Interface G (CSIG)	Additon of Caution for Table 24-7 CSIGn I/O signals	Added: Caution The receive input pins of Clocked Serial Interface G (CSIG) are assigned the port filter. (These filters are active in default.) If CSIG modules are used, their port filers should be bypass. otherwise CSIG modules can not work correctly. CSIGOSC: FCLA24CTL0 = 80H, CSIGOSI: FCLA24CTL2 = 80H, CSIGOSSI: FCLA24CTL3 = 80H CSIG4SC: FCLA7CTL2 = 80H, CSIG4SI: FCLA7CTL3 = 80H, CSIG4SSI: FCLA7CTL5 = 80H
p.1823	Chapter 25 Clocked Serial Interface H (CSIH)	Additon of Caution for Table 25-8 CSIHn I/O signals	Added: Caution The receive input pins of Clocked Serial Interface H (CSIH) are assigned the port filter. (These filters are active in default.) If CSIH modules are used, their port filers should be bypass. otherwise CSIG modules can not work correctly. CSIHOSC: FLCA22CTL0 = 80H CSIHORY: FLCA22CTL1 = 80H CSIHOSI: FLCA22CTL2 = 80H CSIHOSSI: FLCA22CTL3 = 80H CSIH1SC: FLCA22CTL4 = 80H CSIH1SC: FLCA22CTL5 = 80H CSIH1SI: FLCA22CTL5 = 80H CSIH1SI: FLCA22CTL7 = 80H CSIH1SSI: FLCA23CTL0 = 80H CSIH2SC: FLCA23CTL1 = 80H CSIH2SI: FLCA23CTL1 = 80H
p.2085	Chapter 27 IISA Interface (IISA)	Modification of (2) Baudrate generators	Modified: "N = CLKDakDIV.CLKDakDIV[8:0] + 1" -> "N = CLKDakDIV.CLKDakDIV[8:0]"
p.2086	Chapter 27 IISA Interface (IISA)	Modification of (1) CLKDakDI\ - Divisor register	V Modified: CLK00DIV: FF82 9000H, CLK01DIV: FF82 9100H, CLK10DIV: FF82 9200H, CLK11DIV: FF82 9300H, CLK20DIV: FF82 9400H, CLK21DIV: FF82 9500H -> CLKD00DIV: FF82 9000H, CLKD01DIV: FF82 9100H, CLKD10DIV: FF82 9200H, CLKD11DIV: FF82 9300H, CLKD20DIV: FF82 9400H, CLKD21DIV: FF82 9500H

[Descrip			
p.2086	Chapter 27 IISA Interface (IISA)	Modification of Table 27-9 CLKDakDIV register contents	Modified: 000H: N = 1 001H: N = 2 002H: N = 3 1FEH: N = 511 1FFH: N = 512 -> 000H: N = No output 001H: N = 1 002H: N = 2
p.2100	Chapter 27 IISA Interface (IISA)	Additon of Caution for (1) IISAnCTL – IISA control	1FEH: N = 510 1FFH: N = 511 Added: Caution Setting of IISAnCTL register becomes valid after time of 6*PCLK+6*IISA0SCK. It's impossible to
p.2106	Chapter 27 IISA Interface (IISA)	register Additon of Caution for (2) IISAnSTC – IISA status clear register	write it during no clock supply to PCLK and IISA0SCK. Added: Caution Setting of IISA0STC register becomes valid after time of 6*PCLK+6*IISA0SCK. It's impossible to write it during no clock supply to PCLK and IISA0SCK.
p.2175	Chapter 28 PCM Interface (PCM)	Modification of (13) PCMnCFG - PCM signal configuration register	Modified: "Access This register can be read or written in 8-bit units." -> "Access This register can be read or written in 32-bit units.", "0 0 0 0 0 0 PCMnCFGC PCMnCFGS" -> "0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
p.2314	Chapter 32 A/D Converter (ADCA)	Additon of Caution for Chapter 32 A/D Converter (ADCA)	Added: Caution The Sampling mode of V850E2/Sx4-H is mode A.
p.2314	Chapter 32 A/D Converter (ADCA)	Modification of Table 32-2 ADCAn channel indices	Modified: "V850E2/FG4-H: m = 0 to 3" -> "V850E2/SG4-H: m = 0 to 7"
p.2314	Chapter 32 A/D Converter (ADCA)	Modification of Table 32-2 ADCAn channel indices	Modified: "V850E2/FJ4-H: m = 0 to 13" -> "V850E2/SJ4-H: m = 0 to 13"
p.2333	Chapter 32 A/D Converter (ADCA)	Modification of Table 32-10	Deleted: If conversion is performed continuously, conversion start request acceptance processing is not required the second and subsequent times.
p.2365	Chapter 32 A/D Converter (ADCA)	Modification of Table 32-19 ADCAnCGi register contents	Modified: <adcan.cgis[23:00]> 0: Convert analog input ADCAnIm 1: Do not convert analog input ADCAnIm -> 0: Do not convert analog input ADCAnIm 1: Convert analog input ADCAnIm</adcan.cgis[23:00]>
p.2381	Chapter 32 A/D Converter (ADCA)	Modification of Table 32-35 ADCAnCTL2 register contents	Modified: 0: Perform upper/lower limit comparison for A/D conversion of CHm. 1: Do not perform upper/lower limit comparison for A/D conversion of CHm -> 0: Do not perform upper/lower limit comparison for A/D conversion of CHm 1: Perform upper/lower limit comparison for A/D conversion of CHm.