

# V850E2/Fx4-G

User's Manual: Hardware

## 32-bit Microcontroller

V850E2/FF4-G

μPD70F4177 μPD70F4178 V850E2/FG4-G

μPD70F4179 μPD70F4180

All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by Renesas Electronics Corp. without notice. Please review the latest information published by Renesas Electronics Corp. through various means, including the Renesas Electronics Corp. website (http://www.renesas.com).

#### **Notice**

- All information included in this document is current as of the date this document is issued. Such
  information, however, is subject to change without any prior notice. Before purchasing or using any
  Renesas Electronics products listed herein, please confirm the latest product information with a
  Renesas Electronics sales office. Also, please pay regular and careful attention to additional and
  different information to be disclosed by Renesas Electronics such as that disclosed through our
  website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other
  intellectual property rights of third parties by or arising from the use of Renesas Electronics
  products or technical information described in this document. No license, express, implied or
  otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of
  Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics.

The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.

"Standard": Computers; office equipment; communications equipment; test and

measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control

systems; anti-disaster systems; anti-crime systems; safety equipment; and

medical equipment not specifically designed for life support.

"Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control

systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to

human life.

- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



## **General Precautions in the Handling of MPU/MCU Products**

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

#### 1. Handling of unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

#### 2. Processing at power-on

The state of the product is undefined at the moment when power is supplied.

 The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

#### 3. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited.

 The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

#### 4. Clock signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

#### 5. Differences between products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

 The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.



## **Table of Contents**

Notice.			2
Genera	al Pred	cautions in the Handling of MPU/MCU Products	4
Table o	of Con	tents	5
How to	use t	his manual	19
Purpo	se and	d target readers	19
•		al notations	
	Electri	cal specifications	19
	Additio	onal documents	19
Conte	ent of t	his manual	20
Notat	ion of	numbers and symbols	21
Diagr	ams	· · · · · · · · · · · · · · · · · · ·	22
_			
		nodules descriptions	
1 4110		onal modules abbreviation convention	
		ct specific features	
Furth		rmation	
Chapte	er 1	Introduction	29
1.1		E2/Fx4-G Product Line Overview	
1.2		red Documents	
1.3		ring Information	
1.3	Orue		30
Chapte	er 2	Port Functions	36
2.1	V850	E2/Fx4-G Port Features	36
2.2	Over	view	37
	2.2.1	Terms	38
	2.2.2	Pin function configuration	39
	2.2.3	Pin data input/output	41
	2.2.4	Port control logic diagram	43
2.3	Port	Group Configuration Registers	44
	2.3.1	Writing to protected registers	44
	2.3.2	Port control registers overview	44
	2.3.3	Port function configuration registers	46
	2.3.4	Data input/output registers	
	2.3.5	Configuration of electrical characteristics registers	
2.4		E2/Fx4-G Port Groups Configuration	
	2.4.1	Port register protection clusters	
	2.4.2	Common port functions	
	2.4.3	V850E2/FF4-G port functions	
	2.4.4	V850E2/FG4-G port functions	
	2.4.5	Non-port input/output signals	81



	2.4.6	Alphabetic pin function list	82
	2.4.7	Port and pin functions in stand-by modes	
	2.4.8	Port and pin functions during and after reset	86
	2.4.9	Recommended connection of unused pins	87
2.5	Port F	Filters	89
	2.5.1	Port filters assignment	89
	2.5.2	Port filters clock supply	93
	2.5.3	Port filters reset	94
2.6	Port F	Filters Functional Description	95
	2.6.1	Analog filters	
	2.6.2	Digital filters	
	2.6.3	Filter control registers	102
Chapte	er 3	CPU System Functions	106
3.1	Overv	/iew	106
3.2	Memo	ory Protection Unit (MPU)	107
3.3	CPU A	Access Bus Structures and Latencies	108
	3.3.1	CPU Subsystem modules access	108
	3.3.2	PBUS modules access	109
	3.3.3	PBUS Synchronizer	112
3.4	CPU S	Subsystem	115
	3.4.1	Power and clock domain	115
	3.4.2	CPU Subsystem busses overview	116
	3.4.3	CPU Subsystem	
	3.4.4	V850E2 system manual	
3.5	Data f	flash wait cycle control	120
3.6	Opera	ation modes	121
	3.6.1	Normal operation mode	
	3.6.2	Flash programming mode	
3.7		pins and JP0 connections	
	3.7.1	Normal operation mode	
	3.7.2	Debug mode	
0.0	3.7.3	Flash programming mode	
3.8		ess Space	
	3.8.1	CPU data address and physical program address space	
2.0	3.8.2	Program and data space	
3.9		E2/Fx4-G CPU Address Map	
	3.9.1	DMA address map	
3.10	3.9.2	•	
3.10	3.10.1	-up RAM (BURAM)	
3.11		Back-up RAM protection	
3.11		protected Registers	
	3.11.1 3.11.2	Register protection clusters	
	3.11.2	Register protection and interrupt/emulation break	
	3.11.4	V850E2/Fx4-G write protected registers	
	3.11.5	V850E2/Fx4-G Protection registers overview	
	3.11.6	Control protection clusters registers details	



	3.11.7	Clock monitors protection cluster registers details	. 143
	3.11.8	Port protection clusters registers details	
	3.11.9	Self-programming protection cluster registers details	
	3.11.10	OCD control protection cluster registers details	. 146
Chapte	er 4	Interrupt Functions	. 147
4.1	Excep	tions and Interrupts	. 147
4.2	V850E	2/Fx4-G Exceptions	. 149
	4.2.1	Memory error exceptions MEP	
	4.2.2	System error exceptions SYSERR	
	4.2.3	Code flash error correction	. 154
4.3	V850E	2/Fx4-G Interrupt Requests	. 158
	4.3.1	V850E2/Fx4-G interrupt sources	. 158
	4.3.2	FE level non-maskable interrupt sharing	. 167
4.4	Extern	nal Interrupts	. 169
	4.4.1	Edge Detection Configuration	. 169
	4.4.2	External interrupts as trigger and wake-up signals	. 170
4.5	Interru	upt Controller Control Registers	. 171
4.6	Interru	ıpt Acknowledgment and Restoring	. 181
	4.6.1	FE level non-maskable interrupt FENMI	. 181
	4.6.2	FE level maskable interrupt FEINT	. 183
	4.6.3	El level maskable interrupt INTn	. 185
4.7	Interru	upt Operation	. 188
	4.7.1	Mask function of EI level maskable interrupt INTn	
	4.7.2	Interrupt priority level judgment	. 188
	4.7.3	Priority mask function	
	4.7.4	Pending interrupt report function	
	4.7.5	In-service priority clear function	
4.8	Excep	tion Handler Address Switching Function	. 195
Chapte	er 5	DMA Controller (DMAC)	. 196
5.1	V850E	2/Fx4-G DMA Features	. 196
5.2		tion of Terms	
5.3		al	
	5.3.1	DMA Controller (DMAC) function	. 198
	5.3.2	DMA trigger factor register (DTFR) function	. 199
	5.3.3	DMA access memory map	. 199
	5.3.4	Prioritization of channels	. 199
	5.3.5	Stand-by function	
5.4	DMAC	Function	. 200
	5.4.1	Features	. 200
	5.4.2	DMAC setting registers	. 202
	5.4.3	Enabling or disabling writing control registers	. 204
5.5	DMA (	Control Registers	. 204
	5.5.1	DTRC – DMA transfer request control register	
	5.5.2	DSAnL – DMA source address register L	
	5.5.3	DSAnH – DMA source address register H	
	5.5.4	DDAnL – DMA destination address register L	. 208



	5.5.5	DDAnH – DMA destination address register H	210
	5.5.6	DTCn – DMA transfer count register	
	5.5.7	DTCTn – DMA transfer control register	
	5.5.8	DTSn – DMA transfer status register	214
5.6	DMA	C Function Details	216
	5.6.1	DMAC transfer setting flow	
	5.6.2	DMAC transfer modes	
	5.6.3	DMAC channel priority control	219
	5.6.4	Valid DMA transfer request conditions	220
	5.6.5	Aborting/resuming DMA transfer	221
	5.6.6	Error response support	222
	5.6.7	Stand-by support	222
5.7	DTFR	R Function	223
	5.7.1	Features	223
5.8	DTFR	R Control Registers	224
	5.8.1	DTFRn – DMA trigger factor register	
	5.8.2	DRQCLR – DMA request clear register	
	5.8.3	DRQSTR – DMA request check register	
Chapt	er 6	Flash Memory	227
6.1		Flash Memory Overview	
0.1	6.1.1	•	
	6.1.1	Code flash memory features	
	6.1.2	Code flash memory map	
6.2		Data flash memory map	
0.2		Flash Memory functional Outline	
~ ~	6.2.1	Code flash memory erasure and rewrite	
6.3		Flash Memory	
	6.3.1	Data flash memory features	
	6.3.2	Data flash reading and writing	
6.4	Flash	Programming with Flash Programmer	
	6.4.1	Programming environment	
	6.4.2	Communication modes	
	6.4.3	Pin connection with flash programmer PG-FP5	
0.5	6.4.4	Flash memory programming control	
6.5		Flash Self-Programming	
	6.5.1	Self-Programming enable	
	6.5.2	Self-Programming library functions	
	6.5.3	Self-Programming internal RAM occupancy	
	6.5.4	Secure Self-Programming (boot cluster swapping)	
0.0	6.5.5	Interrupt handling during flash Self-Programming	
6.6		configuration options	
	6.6.1	OPBT0 - Flash configuration option register 0	253
Chant	or 7	Clock Controller	05.4
Chapt			
7.1		k Controller Overview	
7.2		eral Description of Clock Generation and Control	
	7.2.1	Clock generators	
	7.2.2	Clock selectors	261



7.3	Clock	Generators	263
	7.3.1	Main Oscillator (MainOsc) clock generator	
	7.3.2	Low Speed Internal Oscillator (Low Speed IntOsc) clock generator	266
	7.3.3	High Speed Internal Oscillator (High Speed IntOsc) clock generator	267
	7.3.4	Phase-Locked Loop (PLL) clock generators	270
7.4	Clock	Selection	273
	7.4.1	Clock domains of Always-On-Area	276
	7.4.2	Clock domains of Isolated–Area-0	
7.5	Clock	Domain Figures	284
7.6		Monitor A (CLMA)	
	7.6.1	V850E2/Fx4-G CLMA features	
	7.6.2	CLMA enable and start-up options	
	7.6.3	Functional Overview	
	7.6.4	Functional Description	295
	7.6.5	Clock Monitor registers	299
7.7	Clock	Controller Registers	305
	7.7.1	Writing to protected registers	
	7.7.2	Clock Controller registers overview	
	7.7.3	Clock generators registers	
	7.7.4	Clock selector control register	
		-	
Chapte	er 8	Stand-by Controller (STBC)	322
8.1	V850E	E2/Fx4-G Stand-by Controller Features	322
8.2		l-by Controller functions	
	8.2.1	Stand-by Controller signal connections	
	8.2.2	Stand-by modes control	
	8.2.3	Stand-by modes overview	
	8.2.4	Clock generators in stand-by	329
	8.2.5	Wake-up	330
	8.2.6	I/O buffer control	335
	8.2.7	Mode transitions	336
8.3	Stand	I-by modes entry and exit example flows	337
	8.3.1	STOP mode	338
	8.3.2	DEEPSTOP mode	341
	8.3.3	Application hint: Handling of wake-up events during stand-by mode	
		preparation	344
8.4	Stand	I-by Controller Registers	347
	8.4.1	Writing to protected registers	347
	8.4.2	Stand-by Controller registers overview	347
	8.4.3	Stand-by Controller control registers details	348
	8.4.4	Wake-up factor controller registers details	351
	8.4.5	Oscillator wake-up registers details	354
Chapte	ar Q	Wake-up Sequencer (SEQ)	355
9.1		E2/Fx4-G SEQ Features	
9.2		gnals port configuration	
9.3		tional Overview	
9.4	Funct	tional description	360

	9.4.1	Mode selection	360
	9.4.2	Starting and stopping the sequencer	360
	9.4.3	Digital input signals selection	360
	9.4.4	Event flag	361
	9.4.5	CPU processing acceleration	
	9.4.6	Operation clocks	
	9.4.7	Wake-up Sequencer setup	
	9.4.8	Digital input mode	
	9.4.9	Mixed input mode	
9.5	Wake	-up Sequencer registers	
	9.5.1	Wake-up Sequencer registers overview	
	9.5.2	Wake-up Sequencer registers details	
9.6	Wake	-up Sequencer specific operation of TAUJ0	381
	9.6.1	TAUJ0 operation overview	381
	9.6.2	TAUJ0 register settings	385
Chapte	r 10	Code Protection and Security	201
•			
10.1		/iew	
10.2	Flash	Programmer and Self-Programming Protection	392
10.3	On-Cl	hip Debug Interface Protection	393
	10.3.1	On-Chip Debug enable flag	393
	10.3.2	On-Chip Debug ID code	394
	10.3.3	On-Chip Debug protection levels summary	
	10.3.4	On-Chip Debug control registers	395
Chapte	r 11	Reset Controller	398
11.1	Funct	ional Overview	398
11.2	Funct	ional Description	402
	11.2.1	Reset flags	
	11.2.2	Power-On Clear (POC)	
	11.2.3	Low-Voltage Indicator (LVI)	
	11.2.4	Very-Low-Voltage Indicator (VLVI)	
	11.2.5	External RESET	
	11.2.6	Watchdog Timers reset (WDTAnRES)	
	11.2.7	Software reset (SWRES)	410
	11.2.8	Clock Monitors reset (CLMAnRES)	
	11.2.9	Debugger reset (DBRES)	410
11.3	Reset	Controller Registers	411
	11.3.1	Writing to protected registers	411
	11.3.2	Reset Controller registers overview	411
	11.3.3	Reset Controller general control registers details	412
	11.3.4	Software reset control registers details	
	11.3.5	Low-Voltage Indicator reset control registers	416
	11.3.6	Very Low-Voltage flag control registers	417
Chapte	r 12	OS Timer (OSTM)	110
•			
12.1 12.2		E2/Fx4-G OSTM Features	
	F	ional Overview	440

12.3	Funct	ional Description	420
	12.3.1	Count clock	421
	12.3.2	Interrupt request generation	421
	12.3.3	Starting and stopping the timer	422
	12.3.4	Interval timer mode	422
	12.3.5	Free-run compare mode	426
12.4	OS Ti	mer Registers	428
	12.4.1	OS Timer registers overview	428
	12.4.2	OS Timer registers details	429
Chapte	r 13	Window Watchdog Timer A (WDTA)	434
13.1		E2/Fx4-G WDTA Features	
13.1			
13.2		V850E2/Fx4-G WDTAn start modes	
12.2			
13.3		ional Overview	
13.4		ional Description	
	13.4.1	WDTA after reset release	
	13.4.2	WDTA trigger	
	13.4.3	Error detection	
	13.4.4	75% interrupt output	
40 F	13.4.5	Window function	
13.5		cation hint: Evaluation of the Watchdog status	
13.6		registers	
	13.6.1	WDTA registers overview	
	13.6.2	WDTA registers details	451
Chapte	r 14	Timer Array Unit B (TAUB)	457
14.1	V850E	E2/Fx4-G TAUB Features	457
14.2		0 Input Selections	
14.3		ional Overview	
	14.3.1		
14.4		ional Description	
14.5		ral Operating Procedure	
14.6		ation Modes	
14.7	•	epts of Synchronous Channel Operation	
17.7	14.7.1	Rules	
	14.7.1	Simultaneous start and stop of synchronous channel counters	
14.8		taneous Rewrite	
14.0	14.8.1	Introduction	
	14.8.2	How to control simultaneous rewrite	
	14.8.3	Other general rules of simultaneous rewrite	
	14.8.3	Types of simultaneous rewrite	
14.9			
14.9		nel Output Modes	
	14.9.1 14.9.2	General procedure for specifying a channel output mode	
	14.9.2	Channel output modes controlled independently by TAUBn signals	
	17.5.5	Sharmor output modes controlled symbilitoriously by IAODH signals	+53



14.10	Start Timing of Operating Modes	. 496
	14.10.1 Interval Timer Mode, Judge Mode, Capture Mode,	
	Up Down Count Mode	
	14.10.2 Event Mode	
	14.10.3 All other operating modes	. 497
14.11	TAUBnTTOUTm toggle and INTTAUBnIm Generation	
	when Counter start is triggered (MD0-bit)	
14.12	TAUBnTTINm Edge Detection	. 500
14.13	Independent Channel Operation Functions	. 501
14.14	Independent Channel Interrupt Functions	. 501
	14.14.1 Interval Timer Function	. 502
	14.14.2 TAUBnTTINm Input Interval Timer Function	. 510
	14.14.3 One-Pulse Output Function	. 516
14.15	Independent Channel Signal Measurement Functions	. 521
	14.15.1 TAUBnTTINm Input Pulse Interval Measurement Function	. 522
	14.15.2 TAUBnTTINm Input Signal Width Measurement Function	. 530
	14.15.3 Overflow Interrupt Output Function	
	(During TAUBnTTINm Width Measurement)	
	14.15.4 TAUBnTTINm Input Period Count Detection Function	. 543
	14.15.5 Overflow Interrupt Output Function	
	(During TAUBnTTINm Input Period Count Detection)	
	14.15.6 TAUBnTTINm Input Pulse Interval Judgment Function	
4440	14.15.7 TAUBnTTINm Input Signal Width Judgment Function	
14.16	Independent Channel Simultaneous Rewrite Functions	
4447	14.16.1 Simultaneous Rewrite Trigger Generation Function Type 1	
14.17	Other Independent Channel Functions	
	14.17.1 External Event Count Function	
	14.17.2 Clock Divide Function	
4440	14.17.3 TAUBnTTINm Input Position Detection Function	
14.18	Synchronous Channel Operation Functions	592
14.19	Synchronous PWM Signal Functions Triggered	
	at Regular Intervals	
	14.19.1 PWM Output Function	
	14.19.2 Delay Pulse Output Function	
4400	14.19.3 AD Conversion Trigger Output Function Type 1	. 620
14.20	, 5	000
	by an External Signal	
	14.20.1 One-Shot Pulse Output Function	
14.21	Synchronous Triangle PWM Functions	
	14.21.1 Triangle PWM Output Function	
	14.21.2 Triangle PWM Output Function with Dead Time	
4465	14.21.3 AD Conversion Trigger Output Function Type 2	
14.22	Registers	
	14.22.1 TAUBn registers overview	
	14.22.2 TAUBn prescaler registers details	
	14.22.3 TAUBn control registers details	
	14.22.4 TAUBn output registers details	
	14.22.5 TAUBn channel output level registers details	
	14.22.6 TAUBn simultaneous rewrite register details	. 689



	14.22.7	TAUBn emulation register	692
Chapter	r 15	Timer Array Unit J (TAUJ)	693
15.1		2/Fx4-G TAUJ Features	
15.2		onal Overview	
13.2	15.2.1	Terms	
15.3		onal Description	
15.3 15.4		•	
_		al Operating Procedure	
15.5	•	tion Modes	
15.6		pts of Synchronous Channel Operation	
	15.6.1	Rules	
15.7	15.6.2	Simultaneous start and stop of synchronous channel counters	
15.7	15.7.1	Introduction	
	15.7.1	How to control simultaneous rewrite	
	15.7.2	Other general rules of simultaneous rewrite	
	15.7.4	Simultaneous rewrite procedure	
15.8		el Output Modes	
1010	15.8.1	General procedure for specifying a channel output mode	
	15.8.2	Channel output modes controlled independently by TAUJn signals	
	15.8.3	Channel output modes controlled synchronously by TAUJn signals	
15.9	Start T	iming of Operating Modes	
	15.9.1	Interval Timer Mode, Capture Mode	716
	15.9.2	Other operating modes	717
15.10	TAUJn	TTOUTm Output and INTTAUJnIm Generation	
	when	Counter Starts or Restarts	718
15.11	Interru	pt Generation upon Overflow	719
	15.11.1	Capture Mode	720
	15.11.2	Capture and One Count Mode	721
		Count Capture Mode	
		Capture and Gate Count Mode	
15.12		TTINm Edge Detection	
15.13		endent Channel Operation Functions	
15.14		endent Channel Interrupt Functions	
		Interval Timer Function	
		TAUJnTTINm Input Interval Timer Function	
15.15	•	endent Channel Signal Measurement Fuctions	
		TAUJnTTINm Input Pulse Interval Measurement Function	
		TAUJnTTINm Input Signal Width Measurement Function	747
	15.15.3	Overflow Interrupt Output Function	75
	15 15 1	(During TAUJnTTINm Width Measurement)	
		Overflow Interrupt Output Function	/ 38
	. 0. 10.0	(During TAUJnTTINm Input Period Count Detection)	765
15.16	Other	Independent Channel Functions	
		TAUJnTTINm Input Position Detection Function	

15.17	•	ronous PWM Signal Functions Triggered	777
	_	PWM Output Function	
15.18		ters	
13.10	_	TAUJn registers overview	
		TAUJn prescaler registers details	
		TAUJn control registers details	
		TAUJn output registers details	
		TAUJn simultaneous rewrite register details	
		TAUJn emulation register	
<b>O</b> I 4		· ·	
Chapte		,	
16.1	V850E	2/Fx4-G URTEn Features	809
16.2	Functi	ional Overview	812
16.3	Config	guration	813
16.4	URTE	Registers	814
16.5		ıpt Request Signals	
	16.5.1	Transmission interrupt request INTUAEnTIT	
	16.5.2	Reception interrupt request INTUAEnTIR	
	16.5.3	Status interrupt request INTUAEnTIS	
16.6	Opera	tion	
	16.6.1	Data formats	
	16.6.2	BF transmission/reception format	
	16.6.3	BF transmission	
	16.6.4	BF reception	837
	16.6.5	Transmission data consistency check	
	16.6.6	URTEn transmission	840
	16.6.7	Continuous transmission procedure	841
	16.6.8	URTEn reception	843
	16.6.9	Reception errors	845
	16.6.10	Parity types and operations	846
	16.6.11	Digital receive data noise filter	847
16.7	Baud	Rate Generator	848
Chapte	r 17	LIN Master Controller (LMA)	849
17.1	V850E	2/Fx4-G LMAn Features	849
17.2	LIN Ma	aster Scheduler Counters (CNTA)	853
	17.2.1	CNTAm registers	
17.3	Functi	ional Overview	
17.4		ional Description	
	17.4.1	UART through mode	
	17.4.2	UART buffer mode	
	17.4.3	LIN master modes	
	17.4.4	Automatic checksum function	
	17.4.5	Scheduler	
17.5		Registers	
		LMAn registers overview.	882

	17.5.2	LMAn registers details	884
Chaptei	r 18	CAN Controller (FCN)	899
18.1	V850E	2/Fx4-G FCN Features	899
18.2		and FCN1 connection	
18.3		audrate and time quanta	
18.4		es	
10.4	18.4.1	Overview of functions	
	18.4.2	Configuration	
18.5	_	al Registers of CAN Controller	
1010	18.5.1	CAN Controller configuration	
	18.5.2	CAN Controller Registers Overview	
	18.5.3	Register bit configuration	
18.6	Bit Set	t/Clear Function	
18.7		ol Registers	
. •	18.7.1	CAN Controller global registers	
	18.7.2	CAN channel registers	
	18.7.3	Message buffer registers	
18.8	CAN C	Controller Initialization	
	18.8.1	Initialization of CAN Controller	
	18.8.2	Initialization of message buffer	
	18.8.3	Redefinition of message buffer	
	18.8.4	Transition from initialization mode to operation mode	964
18.9	Messa	ge Reception	965
	18.9.1	Message reception	965
	18.9.2	Receive data read	966
	18.9.3	Receive history list function	967
	18.9.4	Mask function	
	18.9.5	Multi buffer receive block function	
	18.9.6	Remote frame reception	
18.10		ge Transmission	
		Message transmission	
		Transmit history list function	
		Automatic block transmission (ABT)	
		Transmission abort process	
18.11		Saving Modes	
10.11			
		CAN Controller step mode	
		Example of using power saving modes	
18.12		pt Function	
18.13		osis Functions and Special Operational Modes	
10.13	_	• •	
		Receive-only mode	
		Self-test mode	
		Receive/transmit operation in each operation mode	
18.14		Stamp Function	
19117		Time stamp function	
		The second conservation of the second contract of the second contrac	552

10 1E	Daude	ata Cattinga	000
10.13		rate Settings	
		Baudrate setting conditions	
		Clock prescaler and baudrate generator settings	
18.16	Opera	tion of the CAN Controller	999
	18.16.1	Initialization	999
	18.16.2	Message transmission	. 1005
	18.16.3	Message reception	1019
	18.16.4	Power save modes	1024
Chapte	r 19	Clocked Serial Interface G (CSIG)	1031
19.1	V850E	2/Fx4-G CSIG Features	1031
	19.1.1	Data consistency check	1035
19.2	Functi	ional Overview	1036
19.3	Functi	ional Description	. 1038
	19.3.1	Master/slave mode	
	19.3.2	Master/slave connections	
	19.3.3	Transmission clock selection.	
	19.3.4	Data transfer modes	
	19.3.5	Data length selection.	
	19.3.6	Serial data direction select function	
	19.3.7	Communication in slave mode	
	19.3.8	CSIG interrupts	
	19.3.9	Handshake function	
		Loop-back mode	
		Error detection.	
19.4		Control Registers	
		•	
19.5	Opera	ting Procedure Example	1068
Chapte	r 20	I <sup>2</sup> C Interface (IICB)	1070
•		2/Fx4-G IICB Features	
20.1	_		
20.2		erface Port Settings	
20.3	Functi	ional Overview	1073
20.4	I <sup>2</sup> C Bu	Is Mode Functions	1075
	20.4.1	Pin configuration	1075
20.5	I <sup>2</sup> C Βι	ıs Definition	1076
	20.5.1	Start Condition	1077
	20.5.2	Addresses	1077
	20.5.3	Extension code	1078
	20.5.4	Transfer direction specification	1078
	20.5.5	Acknowledge (ACK)	
	20.5.6	Data	
	20.5.7	Stop condition	
	20.5.8	Wait state	
	20.5.9	Arbitration	
20.6		ters	
20.7	_	tion	
20.1	•	Single transfer mode	
	ZU. I . I	OHUG UGHSIGI HIVUG	

	20.7.2	Arbitration	
	20.7.3	Entering and exiting wait state	
	20.7.4	Extension code	1115
20.8	Interru	upt Request Signals	1116
	20.8.1	Single transfer mode	1117
20.9	Interru	upt Outputs and Statuses	1120
	20.9.1	Single transfer mode (master device operation)	1121
	20.9.2	Single transfer mode (slave device operation:	
		during slave address reception (IICBnSTR0.IICBnSSC0 bit = 1))	1124
	20.9.3	Single transfer mode (slave device operation:	4405
	20.0.4	during extension code reception (IICBnSTR0.IICBnSSEX bit = 1))	
	20.9.4 20.9.5	Single transfer mode (non-participation in communications) Single transfer mode (arbitration loss operation	1126
	20.9.5	(IICBnSTR0.IICBnALDF bit = 1):	
		operation as slave after arbitration loss)	1127
	20.9.6	Single transfer mode (arbitration loss operation	
		(IICBnSTR0.IICBnALDF bit = 1):	
		non-participation in communications after arbitration loss)	1129
	20.9.7	Single transfer mode (arbitration loss operation	
		(IICBnSTR0.IICBnALDF bit = 1): non-participation in communications after arbitration loss	
		(during extension code transfer))	1135
20.10	Settin	g Sequence	
		Single master environment	
		•	
Chapte	r 21	Key Return Function (KR)	1138
21.1		2/Fx4-G KR Features	
		<b>-21</b> X 1 <b>3</b> 1 X 1 3 X 2 X 2 X 2 X 2 X 2 X 2 X 2 X 2 X 2 X	1.00
21.2	Functi	ional Overview	11/10
21.2		ional Overview	
21.2 21.3	Funct	ional Description	1141
21.3	Funct 21.3.1	ional Description	1141 1141
	Functi 21.3.1 Regis	ional Description Interrupt request KRnTIKR ters	1141 1141 1142
21.3	Functi 21.3.1 Regist 21.4.1	ional Description Interrupt request KRnTIKR ters Key Return Function registers overview	1141 1141 1142 1142
21.3	Functi 21.3.1 Regis	ional Description Interrupt request KRnTIKR ters Key Return Function registers overview	1141 1141 1142 1142
21.3	Functi 21.3.1 Regis 21.4.1 21.4.2	ional Description Interrupt request KRnTIKR  ters  Key Return Function registers overview  Key Return Function registers details	1141 1141 1142 1142 1142
21.3 21.4 Chapte	Funct 21.3.1 Regis 21.4.1 21.4.2	ional Description Interrupt request KRnTIKR  ters  Key Return Function registers overview Key Return Function registers details  A/D Converter (ADAA)	1141 1141 1142 1142 1142
21.3 21.4 Chapter 22.1	Functi 21.3.1 Regist 21.4.1 21.4.2 r 22 V850E	ional Description Interrupt request KRnTIKR  ters  Key Return Function registers overview Key Return Function registers details  A/D Converter (ADAA)  E2/Fx4-G ADAA Features	1141 1141 1142 1142 1143 1143
21.3 21.4 Chapte	Functi 21.3.1 Regist 21.4.1 21.4.2 r 22 V850E H/W T	ional Description Interrupt request KRnTIKR  ters Key Return Function registers overview Key Return Function registers details  A/D Converter (ADAA)  E2/Fx4-G ADAA Features  rigger Expansion	1141 1142 1142 1142 1143 1143 1146
21.3 21.4 Chapter 22.1	Functi 21.3.1 Regist 21.4.1 21.4.2 r 22 V850E H/W T 22.2.1	ional Description Interrupt request KRnTIKR  ters Key Return Function registers overview Key Return Function registers details  A/D Converter (ADAA)  E2/Fx4-G ADAA Features  rigger Expansion  ADAAn H/W trigger selection	1141 1142 1142 1142 1143 1143 1146 1146
21.3 21.4 Chapter 22.1	Functi 21.3.1 Regisi 21.4.1 21.4.2  r 22 V850E H/W T 22.2.1 22.2.2	ional Description Interrupt request KRnTIKR  ters Key Return Function registers overview Key Return Function registers details  A/D Converter (ADAA)  E2/Fx4-G ADAA Features Frigger Expansion  ADAAn H/W trigger selection  ADAAn H/W trigger edge selection	1141 1142 1142 1142 1143 1143 1146 1146 1147
21.3 21.4 Chapter 22.1 22.2	Functi 21.3.1 Regisi 21.4.1 21.4.2  r 22 V850E H/W T 22.2.1 22.2.2 22.2.3	ional Description Interrupt request KRnTIKR  ters Key Return Function registers overview Key Return Function registers details  A/D Converter (ADAA)  E2/Fx4-G ADAA Features  rigger Expansion ADAAn H/W trigger selection ADAAn H/W trigger edge selection ADAAn H/W trigger tables	1141 1142 1142 1142 1143 1143 1146 1146 1147 1148
21.3 21.4 Chapter 22.1 22.2	Functi 21.3.1 Regisi 21.4.1 21.4.2  r 22 V850E H/W T 22.2.1 22.2.2 22.2.3 Functi	ional Description Interrupt request KRnTIKR  ters Key Return Function registers overview Key Return Function registers details  A/D Converter (ADAA)  E2/Fx4-G ADAA Features Frigger Expansion ADAAn H/W trigger selection ADAAn H/W trigger edge selection ADAAn H/W trigger tables ional Overview	1141 1142 1142 1142 1143 1143 1146 1146 1147 1148 1150
21.3 21.4 Chapter 22.1 22.2 22.3 22.4	Functi 21.3.1 Regis 21.4.1 21.4.2  r 22 V850E H/W T 22.2.1 22.2.2 22.2.3 Functi Cautio	ional Description Interrupt request KRnTIKR  ters Key Return Function registers overview Key Return Function registers details  A/D Converter (ADAA)  E2/Fx4-G ADAA Features  rigger Expansion ADAAn H/W trigger selection ADAAn H/W trigger edge selection ADAAn H/W trigger tables ional Overview ons	1141 1142 1142 1142 1143 1143 1146 1146 1147 1148 1150
21.3 21.4 Chapter 22.1 22.2	Functi 21.3.1 Regisi 21.4.1 21.4.2  r 22 V850E H/W T 22.2.1 22.2.2 22.2.3 Functi Cautic	ional Description Interrupt request KRnTIKR  ters Key Return Function registers overview Key Return Function registers details  A/D Converter (ADAA)  E2/Fx4-G ADAA Features Frigger Expansion ADAAn H/W trigger selection ADAAn H/W trigger edge selection ADAAn H/W trigger tables. ional Overview ons ional Description	1141 1142 1142 1142 1143 1143 1146 1146 1147 1148 1150 1152
21.3 21.4 Chapter 22.1 22.2 22.3 22.4	Functi 21.3.1 Regisi 21.4.1 21.4.2  r 22 V850E H/W T 22.2.1 22.2.2 22.2.3 Functi Cautic Functi 22.5.1	ional Description Interrupt request KRnTIKR  ters.  Key Return Function registers overview Key Return Function registers details  A/D Converter (ADAA)  E2/Fx4-G ADAA Features  rigger Expansion  ADAAn H/W trigger selection  ADAAn H/W trigger edge selection  ADAAn H/W trigger tables.  ional Overview  ons  ional Description  Basic Operation.	1141 1142 1142 1142 1143 1143 1146 1147 1148 1150 1152 1152
21.3 21.4 Chapter 22.1 22.2 22.3 22.4	Functi 21.3.1 Regis 21.4.1 21.4.2  r 22 V850E H/W T 22.2.1 22.2.2 22.2.3 Functi Cautio Functi 22.5.1 22.5.2	ional Description Interrupt request KRnTIKR ters Key Return Function registers overview Key Return Function registers details  A/D Converter (ADAA) E2/Fx4-G ADAA Features rigger Expansion ADAAn H/W trigger selection ADAAn H/W trigger edge selection ADAAn H/W trigger tables ional Overview Dns ional Description Basic Operation. Clock usage	1141 1142 1142 1142 1143 1143 1146 1147 1148 1150 1152 1154 1155
21.3 21.4 Chapter 22.1 22.2 22.3 22.4	Functi 21.3.1 Regisi 21.4.1 21.4.2  r 22 V850E H/W T 22.2.1 22.2.2 22.2.3 Functi Cautio Functi 22.5.1 22.5.2 22.5.3	ional Description Interrupt request KRnTIKR ters. Key Return Function registers overview Key Return Function registers details.  A/D Converter (ADAA) E2/Fx4-G ADAA Features rigger Expansion ADAAn H/W trigger selection ADAAn H/W trigger edge selection ADAAn H/W trigger tables ional Overview ons ional Description Basic Operation. Clock usage Channels and channel groups	1141 1142 1142 1142 1143 1143 1146 1146 1147 1150 1152 1154 1155
21.3 21.4 Chapter 22.1 22.2 22.3 22.4	Functi 21.3.1 Regisi 21.4.1 21.4.2  r 22 V850E H/W T 22.2.1 22.2.2 22.2.3 Functi Cautic Functi 22.5.1 22.5.2 22.5.3 22.5.4	ional Description Interrupt request KRnTIKR  ters.  Key Return Function registers overview Key Return Function registers details.  A/D Converter (ADAA)  E2/Fx4-G ADAA Features  rigger Expansion  ADAAn H/W trigger selection  ADAAn H/W trigger edge selection  ADAAn H/W trigger tables.  ional Overview  Dns  ional Description  Basic Operation.  Clock usage Channels and channel groups  A/D conversion modes	1141 1142 1142 1142 1143 1143 1146 1147 1148 1150 1152 1154 1155 1155
21.3 21.4 Chapter 22.1 22.2 22.3 22.4	Functi 21.3.1 Regisi 21.4.1 21.4.2  r 22 V850E H/W T 22.2.1 22.2.2 22.2.3 Functi Cautio Functi 22.5.1 22.5.2 22.5.3	ional Description Interrupt request KRnTIKR ters. Key Return Function registers overview Key Return Function registers details.  A/D Converter (ADAA) E2/Fx4-G ADAA Features rigger Expansion ADAAn H/W trigger selection ADAAn H/W trigger edge selection ADAAn H/W trigger tables ional Overview ons ional Description Basic Operation. Clock usage Channels and channel groups	1141 1142 1142 1142 1143 1143 1146 1147 1148 1150 1152 1154 1155 1157 1160

	22.5.7	Stand-by mode	1164
	22.5.8	Pausing and resuming A/D conversion (ADCHALT mode)	1164
	22.5.9	Resolution, sampling and conversion times	1165
	22.5.10	Interrupt generation	1166
	22.5.11	Storage of A/D conversion result	1167
	22.5.12	Result check functions	1169
	22.5.13	Self-diagnosis function	1171
	22.5.14	Discharge function	1173
	22.5.15	Stabilization control	1173
22.6	Regist	ers	1174
	22.6.1	ADAA registers overview	1174
	22.6.2	Control registers details	1176
	22.6.3	Conversion status registers	1186
	22.6.4	S/W trigger registers details	1190
	22.6.5	ADAA conversion result registers details	1192
	22.6.6	A/D conversion result upper/lower limit comparison registers details	1199
	22.6.7	Diagnose functions registers	1203
	22.6.8	Emulation register	1204
Chapte	r 23	On-chip Debug Unit (OCD)	1205
23.1	V850E	2/Fx4-G On-chip Debug Features	1205
	23.1.1	Modules behaviour during emulation break	
	23.1.2	Signal masking	
23.2	Functi	onal Overview	
23.3	Emula	tion Break Control	1209
23.4		ection with On-Chip Debug Emulator	
23.5		ons on using On-Chip Debugging	
		3 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	
Chapte	r 24	Power Supply	1211
24.1	Power	supply pins naming	1211
24.2	Power	supply schemes	1212
	24.2.1	V850E2/FF4-G power supply scheme	1213
	24.2.2	V850E2/FG4-G power supply scheme	1214
24.3	Power	supply control	1215
Revisio	n Hist	ory	1217
Index			1218

## How to use this manual

## **Purpose and target readers**

This manual is designed to provide the user with an understanding of the hardware functions of the microcontroller. It is intended for users designing application systems incorporating the microcontroller. A basic knowledge of electric circuits, logical circuits, and microcontrollers is necessary in order to use this manual.

#### **Special notations**

Following special notations are used throughout this document:

Note Additional remark or tip

Caution Item deserving extra attention

#### **Electrical specifications**

This manual does not present any electrical specifications.

Refer to the Data Sheet for detailed definitions of all electrical properties.

For information about the Data Sheet document, refer to the section "Related Documents" in the chapter "Introduction".

#### Additional documents

Following types of documents are available for the V850E2/Fx4-G microcontrollers. Make sure to refer to the latest versions of these documents. The newest versions of the documents listed may be obtained from the Renesas Electronics Web site.

Document Type	Description	Document	
Data sheet	Hardware overview and electrical characteristics	Refer to the section	
User manual: Hardware	Hardware specifications (pin assignments, memory maps, functional modules specifications and operation description) Note: Refer to the application notes for details on using functional modules.	"Related Documents" in the chapter "Introduction"	
User manual: 32-bit Microprocessor Core Architecture	Description of CPU, its instruction set and processor protection functions		
Application note	Information on using peripheral functions and application examples, sample programs and information on writing programs in assembly language and C	Available from Renesas Electronics Web site	
Renesas technical update	Product specifications, updates on documents, etc.		



#### Content of this manual

In the following brief hints are given where to find certain information about the V850E2/Fx4-G microcontrollers.

**Product overview** 

Refer to the chapter "Introduction" for an overview of the features of all target microcontrollers and their block diagrams.

Order codes for all devices and a list of related documents is given here as well.

**CPU** core functions

The functions of the CPU core (e.g. instruction set, processor protection functions, etc.) are not subject to this manual. Refer to the separate CPU core manual, shown in the section "Related Documents" in the chapter "Introduction".

**CPU Subsystem functions**  The functions of the CPU Subsystem (including address map, operation modes, etc.) are described in the chapter "CPU System Function".

The section "Write protected Registers" in this chapter describes how to deal with registers, that feature special write protection facilities.

If the microcontroller has separate bus systems beside the CPU Subsystem to connect certain functional modules, refer to the chapter "Bus Architecture".

Port functions

The chapter "Port Functions" describes all input/output port related functions, such as port sharing, I/O buffer control, port filters.

The features and electrical properties of the I/O buffers are not subject to this manual, but are described in the Data Sheet.

Interrupt functions

Refer to the chapter "Interrupt Controller".

Note that the function of each interrupt source is not described here, but in the related chapter of the module, that generates the interrupt.

**DMA/DTS** functions

Refer to the chapter "DMA/DTS Controller" or "DMA Controller", if the target microcontroller does not feature DTS functions.

Note that the function of each DMA/DTS trigger source is not described here, but in the related chapter of the module, that generates the trigger signal.

Flash memory

For microcontrollers with on-chip flash memory refer to the chapter "Flash Memory" for information about the flash memories structure and features, programming facilities, etc.

Stand-by functions How to set the microcontroller in stand-by modes and wake it up again is described in the chapter "Stand-by Controller (STBC)".

Code protection and security

Facilities to protect program code in on-chip flash memory (if available) from illegal read-out via external flash programming equipment or debuggers is described in the chapter "Code Protection and Security".



Clock supply

The chapter "Clock Controller" describes the generation and operation of all clocks, provide to the entire microcontroller.

Resets

The sources that can generate reset signals to all or dedicated internal modules and how to control them is described in the chapter "Reset Controller".

Functional modules

The description of most functional modules, like timers, serial interfaces, etc. is provided in separate chapters. These chapters have a certain structure of information presentation. Refer to the section *"Functional modules descriptions"*.

Debugging

The main features on the On-Chip Debug Unit of the microcontroller is described in the chapter "On-chip Debug Unit (OCD)". Note that the description of the external debugger tool is not subject to this manual.

**Power supply** 

The chapter "Power Supply" provides information which modules of the microcontrollers are supplied by which external power supply pins. Note that the specification of the external power supply is not subject to this manual. Refer to the Data Sheet for detailed definitions of the power supply.

**Boundary scan** 

If the target microcontroller supports boundary scan testing, refer to the chapter "Boundary Scan" for information about available Boundary Scan features.

## Notation of numbers and symbols

**Symbols** Symbols and notation are used as follows:

• Weight in data notation: Left is high order column, right is low order

columr

Active low notation: xxx (pin or signal name is over-scored) or

/xxx (slash before signal name)

• Memory map address: High order at high stage and low order at low

stage

Numeric notation • Binary:

Binary: xxxx or xxx<sub>B</sub>

• Decimal: xxxx

Hexadecimal: xxxx<sub>H</sub> or 0x xxxx

Numeric prefixes represent different factors, depending on the measure:

Prefix	Powers of 2	Powers of 10
k (kilo)	_	$10^3 = 1000$
K (Kilo)	$2^{10} = 1024$	-
M (Mega)	$2^{20} = 1024^2 = 1,048,576$	$10^6 = 1000^2 = 1,000,000$
G (Giga)	$2^{30} = 1024^3 = 1,073,741,824$	$10^9 = 1000^3 = 1,000,000,000$
m (milli)	_	$10^{-3} = 0.001$
μ (micro)	_	$10^{-6} = 0.001^2 = 0.000,001$
p (piko)	_	$10^{-9} = 0.001^3 = 0.000,000,001$
	For example used for  address and memory spaces in bytes: KB, MB, GB	For example used for     frequencies: kHz, MHz, GHz     times: ms, μs     resistance: kΩ, MΩ     capacitance: μF, pF

Register contents X, x = don't care

## **Diagrams**

Block diagrams do not necessarily show the exact wiring in hardware but the functional structure.

Timing diagrams are for functional explanation purposes only, without any relevance to the real hardware implementation.

### **Trademarks**

All trademarks are the property of their respective owners.

## **Functional modules descriptions**

Most of the chapters provide a technical description of a certain functional module.

These chapters are split into two parts:

- The first section describes all properties of the functional module specific to the target product of the user manual, such as instances, register base addresses, input/output signal names, etc.
- The subsequent sections describe the features of the functional module as a generic description. The generic description is common to all user manuals of products, that feature this module.

#### **Functional modules abbreviation convention**

Each functional module has a unique abbreviation, for instance

TAUA for the Timer Array Unit A

This shortcut is used in names for various purposes:

 The module registers and their bits names are preceded by this shortcut, for instance

TAUAnTS for the TAUAn channel start trigger register

The index "n" denotes the instance number of the module, refer to the next section and the key words "Instances" and "Instances index n".

- The base address of the module registers include the by this shortcut, for instance
  - <TAUAn\_base> for the base address of the TAUAn registers
- The input/output signals of the module are preceded by this shortcut, for instance

TAUAnTTIN0 for the TAUAn channel 0 input signal

 The names of the module interrupts includes the module shortcut, for instance

INTTAUAnI0 for the TAUAn channel 0 interrupt

#### Product specific features

The product specific section is always structured by a set of identical key words.

For the naming of signals product specific section serves also as some kind of interface between the generic module description and all other parts of the document.

This means that the names of signals, used in the generic module description, may be translated to other names, that are used in the other document chapters.

This name translation is given in form of tables, as the following as an example:



Module signals	Function	Connected to
Module shortcut:		
Name used in generic module description	Brief functional description	Name used in remaining document

The following lists the key words for product specific definitions. As examples, definitions of different modules are used.

#### Cautions

- 1. The following product specific definitions are only used as examples and do not define any properties of the target product of this document.
- **2.** Consequently the functional modules, used for examples purposes, may not be available with the target product of this document.

#### Instances

The devices of the target product may contain different numbers of the functional module, so called instances. The "Instances" paragraph specifies the number of instances for all devices of the target product.

Table 0-1 Example: Instances of TAUAn

Timer Array Unit A	Device_1	Device_2	Device_3
Instance	2	4	2
Name	TAUA0 to TAUA1	TAUA0 to TAUA3	TAUA0 to TAUA1

#### Instances index n

Throughout the following generic module description, an instance of a module is identified by the index "n", for instance

TAUAnTS for the TAUAn channel start trigger register

"n" counts from 0 to the number of instances minus one.

#### Other indices

In case other indices, except "n" for instances, are used throughout the generic module description, they are specified here.

#### Channel index m

Timer Array Unit A has 16 channels. Throughout this chapter, the individual channels are identified by the index "m" (m = 0 to 15), thus a certain channel is denoted as CHm.

The even numbered channels (m = 0, 2, 4, 6, 8, 10, 12, 14) are denoted as CHm even.

The odd numbered channels (m = 1, 3, 5, 7, 9, 11, 13, 15) are denoted as CHm odd.

#### Register addresses

All module register addresses in the generic description are given as address offsets to a base address, that is individual to a certain module instance n. For each module instance n the individual base address is given here.

Table 0-2 Example: Register base addresses <TAUAn\_base>

TAUAn instance	<tauan_base> address</tauan_base>	
TAUA0	FF80 8000 <sub>H</sub>	
TAUA1	FF80 9000 <sub>H</sub>	
TAUA2	FF80 A000 <sub>H</sub>	
TAUA3	FF80 B000 <sub>H</sub>	
TAUA4	FF80 C000 <sub>H</sub>	

**Clock supply** 

The clock signals of each instance n of the module and their connection to other functional modules of the device are given here.

A figure shows the modules clock supply options.

Table 0-3 Example: TAUAn clock supply

TAUAn instance	TAUAn clock	Connected to
TAUA0	PCLK	Clock Generator CKSCLK_006
TAUA1	PCLK	Clock Generator CKSCLK_104
TAUA2	PCLK	Clock Generator CKSCLK_111
TAUA3	PCLK	Clock Generator CKSCLK_106
TAUA4	PCLK	Clock Generator CKSCLK_105

Interrupts and DMA/DTS The interrupt signals of each instance n of the module and their connections to other functional modules of the device are given here.

Table 0-4 Example: TAUAn interrupt and DMA/DTS requests

TAUAn signals	Function	Connected to		
TAUA0:				
INTTAUA0I0 to INTTAUA0I7	Channel 0 to 7 interrupt	Interrupt Controller INTTAUA0I0 to INTTAUA0I7		
INTTAUA018	Channel 8 interrupt	Interrupt Controller INTTAUA018 DMA Controller trigger 15 DTS Controller trigger 9		
INTTAUA0I9 to 15	Channels 9 to 14 interrupt	not connected		
TAUA1:				

**Internal signals** Signals of some modules are connected to other device's modules. Such connections are defined here.

Table 0-5 Example: VIn internal signals

VIn signal	Function	Connected to
VIOEN	VIO0 enable	VI0 I/F control
ES_VSYNC	VSYNC signal output	MVO0 EVSYNC
ES_HSYNC	HSYNC signal output	MVO0 EHSYNC

**H/W reset** The signals, that reset each instance n of the module, are listed here.

Table 0-6 Example: TAUAn reset signals

TAUAn	Reset signal	
TAUA0	Reset Controller SYSRES	
	Reset upon Isolated-Area-0 wake-up from DEEPSTOP mode	
TAUA1 to TAUA4	Reset Controller SYSRES	
	Reset upon Isolated-Area-1 wake-up from DEEPSTOP mode	

I/O signals

The input/output signals of each instance n of the module and their connections to ports and other functional modules of the device are given here.

Table 0-7 Example: TAUAn I/O signals

TAUA signal	Function	Connected to	
TAUA0:			
TAUA0TTIN0	Channel 0 input	Port TAUA0I0 <sup>a</sup> or FCN0 TSOUT or port URTE0RX <sup>b</sup>	
TAUA0TTIN1	Channel 1 input	Port TAUA0I1 <sup>a</sup> or FCN1 TSOUT or port URTE1RX <sup>b</sup>	
TAUA0TTIN2 to TAUA0TTIN15	Channel 2 to 15 input	Port TAUA0I2 <sup>a</sup> to TAUA0I115 <sup>a</sup>	
TAUA0TTOUT0 to TAUA0TTOUT15	Channel 0 to 15 output	Port TAUA000 to TAUA0015	
TAUA1:			

These input signals are passed through a noise filter, refer to the section "Port Filters" in the chapter "Port Functions".

Special definitions

If the functional module needs any particular definitions for its operation, which are product dependent, these are defined here.

#### **Further information**

For further information see http://www.renesas.com.

b) Refer to 15.2 "TAUA Input Selection" on page 662 for details.

## 1.1 V850E2/Fx4-G Product Line Overview

## (1) V850E2/FF4-G product line overview

Table 1-1 V850E2/FF4-G product series overview (1/2)

	Series name:		FF4-G-256K	FF4-G-512K
Part number:		μPD70F4177	μPD70F4178	
Internal memory	Instruction flash		256 KB	512 KB
	Data flash		32 KB	
	CPU RAM		32 KB	64 KB
	Back-up RAM		4 KB	
CPU	CPU core		V850E2	
	CPU frequency		64 MHz max. <sup>a</sup>	
	System Protection Functions (SPF)	MPU	provided	
		SRP	provided	
DMA		•	8 channels	
Operating clock   Main Oscillator (MainOsc)		4, 5, 6, 10, 12, 16, 20 MHz		
	Low Speed Internal Oscillator (LS IntOsc)		240 kHz typ.	
	High Speed Internal Oscillator (HS IntOsc)		8 MHz typ.	
	PLL0		64 MHz max.	
I/O ports		59		
A/D converter (ADAA0)		1 × 10 channels, 10 bit		
Timers	Timer Array Unit B (TAUB), 16 bit		1 unit × 16 channels	
	Timer Array Unit J (TAUJ), 32 bit		1 unit x 4 channels	
	Window Watchdog (WDTA)		2 channels	
	Operating System Timer (OSTM)		1 channel	
Serial interfaces	CAN I/F (FCN)		3 channel (32 messages buffer)	6 channel (32 messages buffer)
	UART I/F (URTE) with LIN Master Controller (LM)		2 channels	
	Synchronous I/F (CSIG)		2 channels	
	I <sup>2</sup> C I/F (IICB)		1 channel	
External	Maskable (INTPn)	External	9	
interrupts		Internal	61	70
	Non-maskable (NMI)	External	1	
	Internal		2	
Other functions	Power-On-Clear (POC)		provided	
	Clock Monitors (CLMA)		provided for MainOsc, HS IntOsc, PLL0 supervision	
	Key Return (KR)		8 channels	
	On-Chip debug (OCD)		provided	

Table 1-1 V850E2/FF4-G product series overview (2/2)

Series name:		FF4-G-256K	FF4-G-512K
Part number:		μPD70F4177	μPD70F4178
Voltage supply	Internal supply	V <sub>POC</sub> to 5.5 V <sup>a</sup>	
	I/O supply	V <sub>POC</sub> to	5.5 V <sup>a</sup>
Operating Temperature -40° C to +125° C		+125° C <sup>a</sup>	
Package 80-pin LQFP		LQFP	

a) Refer to the Data Sheet.




Figure 1-1 V850E2/FF4-G block diagram

### (2) V850E2/FG4-G product line overview

Table 1-2 V850E2/FG4-G product series overview

	Series name:		FG4-G-256K	FG4-G-512K
	Part number:		μPD70F4179	μPD70F4180
Internal memory	Instruction flash		256 KB	512 KB
	Data flash		32 KB	
	CPU RAM		32 KB	64 KB
	Back-up RAM		4	KB
CPU	CPU core		V850E2	
	CPU frequency		64 MHz max. <sup>a</sup>	
	System Protection Functions (SPF)	MPU	provided	
		SRP	provided	
DMA		•	8 channels	
Operating clock	Operating clock   Main Oscillator (MainOsc)		4, 5, 6, 10, 12, 16, 20 MHz	
	Low Speed Internal Oscillator (LS In	tOsc)	240 kHz typ.	
	High Speed Internal Oscillator (HS I	ntOsc)	8 MHz typ.	
	PLL0		64 MHz max.	
I/O ports		77		
A/D converter (ADAA0)		1 × 16 channels, 10 bit		
Timers	Timer Array Unit B (TAUB), 16 bit		1 unit × 16 channels	
	Timer Array Unit J (TAUJ), 32 bit		1 unit x 4 channels	
	Window Watchdog (WDTA)		2 channels	
	Operating System Timer (OSTM)		1 channel	
Serial interfaces	CAN I/F (FCN)		3 channel (32 messages buffer)	6 channel (32 messages buffer)
	UART I/F (URTE) with LIN Master Controller (LM)		3 channels	
	Synchronous I/F (CSIG)		3 channels	
	I <sup>2</sup> C I/F (IICB)		1 channel	
External interrupts	Maskable (INTPn)	External	1	3
interrupts		Internal	67	76
	Non-maskable (NMI)	External		1
		Internal	2	
Other functions	Power-On-Clear (POC)		provided	
	Clock Monitors (CLMA)		provided for MainOsc, HS IntOsc, PLL0 supervision	
	Key Return (KR)		8 channels	
	On-Chip debug (OCD)		provided	
Voltage supply	oltage supply Internal supply		V <sub>POC</sub> to 5.5 V <sup>a</sup>	
	I/O supply		V <sub>POC</sub> to 5.5 V <sup>a</sup>	
Operating Temperature		-40° C to +125° C <sup>a</sup>		
Package			100-pir	n LQFP

a) Refer to the Data Sheet.




Figure 1-2 V850E2/FG4-G block diagram

## 1.2 Related Documents

Table 1-3 Related documents

Document number <sup>a</sup>	Title
R01US0037EJxxxx	User's Manual: V850E2 32-bit Microcontroller Core Architecture
R01DS0167EJxxxx	FF4-G Data Sheet
R01DS0166EJxxxx	FG4-G Data Sheet
R20UT0008EJxxxx	User's Manual: PG-FP5 Flash Memory Programmer
U17638EJxVxUM00	User's Manual: QB-V850MINI, QB-V850MINIL On-Chip Debug Emulator
R01US0046EDxxxx	User's Manual: Flash Self-Programming Library FSL - T06
<tbd></tbd>	User's Manual: Data Flash Access Library FDL - T06

<sup>&</sup>quot;x" denotes the current document revision numbers.

## 1.3 Ordering Information

Table 1-4 V850E2/Fx4-G ordering information

Series name	Device name	Renesas order code	Remarks
FF4-G-256K	μPD70F4177	uPD70F4177GK(Ax)-GAK-AX	
FF4-G-512K	μPD70F4178	uPD70F4178GK(Ax)-GAK-AX	
FG4-G-256K	μPD70F4179	uPD70F4179GC(Ax)-UEU-AX	
FG4-G-512K	μPD70F4180	uPD70F4180GC(Ax)-UEU-AX	

## **Chapter 2 Port Functions**

This chapter contains a generic description of the Port control functions.

The first section describes all properties specific to the V850E2/Fx4-G, such as port groups, register base addresses, etc.

The second section describes the features of the port control functions that apply to all ports.

The third section summarizes the individual functions of all pins of V850E2/ Fx4-G microcontrollers.

Finally the function of analog and digital filters, which are implemented at some pins, are described.

#### 2.1 V850E2/Fx4-G Port Features

Port groups The V850E2/Fx4-G microcontrollers have following number of port groups:

Table 2-1 Port groups of V850E2/Fx4-G

Port groups	V850E2/FF4-G	V850E2/FG4-G
Number	6	7
Names	P0, P1, P3, P4, P10, JP0	P0, P1, P3, P4, P10, P27, JP0

Port groups index n Throughout this chapter, the individual port groups are identified by the index "n", for example, PMCn for the port mode control register of Pn.

Register addresses All port and JTAG port control register addresses are given as address offsets from the individual base addresses <PORTn base> and <JPORT0 base>. The base addresses <PORTn base> and <JPORT0 base> are specified in the following table:

Table 2-2 Port base addresses <PORTn\_base> and <JPORT0\_base>

<portn_base> address</portn_base>	<pre><jport0_base> address</jport0_base></pre>
FF40 0000 <sub>H</sub>	FF44 0000 <sub>H</sub>

### 2.2 Overview

The microcontroller has various pins for input/output functions, known as ports. The ports are organized in port groups.

The microcontroller also has several control registers to allocate other than general purpose input/output functions to the pins.

For a description of the terms pin, port, or port group, see the following section *"Terms"*.

### **Features summary**

- Configuration possible for individual pins.
- The following features can be selected for most of the pins:
  - One out of four input buffer characteristics
  - Output current limit
  - Open drain emulation
  - Pull-up or pull-down resistor connection
- The following registers are offered for most of the ports:
  - Direct register for reading the pin values
  - Port register
  - Port set/reset register
  - Register for output inversion

### 2.2.1 Terms

In this chapter, the following terms are used:

### • Pin

Denotes the physical pin. Every pin is denoted by a unique pin number. The pin numbers depend on the package and are given in the Data Sheet. Most of the pins can be used in several modes. Thus the pin name depends on the selected mode.

### Port group

Denotes a group of ports. The ports of a port group have a common set of port mode control registers.

### · Port mode / Port

A pin in port mode works as a general purpose input/output pin. It is then called "port".

The corresponding name is Pn\_m. For example, P0\_7 denotes port 7 of port group 0. It is referenced as "port P0\_7".

### Alternative mode

In alternative mode, a pin can be used for various non-general purpose input/output functions, for example as the input/output pin of on-chip peripherals.

The corresponding pin name depends on the selected function. For example, pin INTP0 denotes the pin for one of the external interrupt inputs. Note that two different names can refer to the same physical pin, for example P0\_0 and INTP0. The different names indicate the function in which the pin is being operated.

### JTAG ports

The JTAG port group JP0 is used for connecting the debugger for on-chip debugging purposes. Therefore it present a special port group, as the ports of JP0 are not available for application purposes during a debug session. During normal operation, i.e. without debugger, the JP0 ports can be used in the same way as all others.

The JTAG port group JP0 control registers and their control bits have the same names as the other port groups, registers and bits, but are identified by a "J" prefix.

**Note** Throughout this chapter the description of all ports and their registers apply also to the JTAG ports, unless otherwise noted.

### 2.2.2 Pin function configuration

The pins can operate in three different general modes:

- Port mode (PMCn.PMCn\_m = 0)
   In port mode the pin operates as a general purpose I/O port. PMn.PMn\_m selects input or output.
- S/W I/O control alternative mode (PMCn.PMCn\_m = 1, PIPCn.PIPCn\_m = 0)
   In S/W I/O control alternative mode the pin is operated by an alternative function. The selection between input or output is done by S/W via the PMn.PMn m control bits.
- Direct I/O control alternative mode (PMCn.PMCn\_m = 1, PIPCn.PIPCn\_m = 1)
   In direct I/O control alternative mode the pin is operated by an alternative function. In contrast to the S/W I/O control alternative mode the input/output control is also handled by the alternative function, thus the S/W doesn't have to care about.

An overview of the register settings is given in the tables below.

Table 2-3 Pin function configuration (overview)

Mode		Control bits	1/0	
WIOGE	PMCn_m	PMn_m	PIPCn_m	1/0
Port	0	0	Х	0
		1 <sup>a</sup>		I
S/W I/O control alternative	1	0	0	0
		1	0	1
Direct I/O control alternative		Х	1	controlled by alternative function

a) The input buffer must be enabled (PIBCn.PIBCn\_m = 1)

If a pin is operated in an alternative mode (PMCn.PMCn\_m = 1), one out of up to four different alternative functions can be selected by the PFCn and PFCEn registers.

Selection of one of the alternative input and output functions:

- S/W I/O control alternative functions (PIPCn.PIPCn\_m = 0):
  - outputs (PMn\_m = 0): ALT-OUT1 to ALT-OUT4
  - inputs (PMn\_m = 1): ALT-IN1 to ALT-IN4
- Direct I/O control alternative functions (PIPCn.PIPCn\_m = 1):
  - input/out of ALT-OUT1 to ALT-OUT4 and ALT-IN1 to ALT-IN4 is directly controlled by the alternative function

Registers **Function** I/O **PIPC**<sup>a</sup> PM<sup>a</sup> **PFCE PFC** Alternative output mode 1 (ALT-OUT1) n 0 0 Alternative input mode 1 (ALT-IN1) 1 ı Alternative output mode 2 (ALT-OUT2) 0 0 0 Alternative input mode 2 (ALT-IN2) 1 ı Alternative output mode 3 (ALT-OUT3) 0 0 0 Alternative input mode 3 (ALT-IN3) 1 ı Alternative output mode 4 (ALT-OUT4) 0 1 1 0 Alternative input mode 4 (ALT-IN4)

Table 2-4 Alternative mode selection overview (PMCn.PMCn m = 1)

### Caution

In case a certain alternative input function is available via multiple ports, only one port must be configured to use this alternative input function. All other ports must be configured to use other signals.

# PMn/PMCn register write

The port mode register PMn and port mode control register PMCn can be manipulated in two different ways:

- Direct PMn/PMCn write
   New value can be written directly to the PMn/PMCn register.
- Indirect PMn/PMCn bit set/reset
   An indirect way to set or reset a PMn/PMCn bit is possible by using following registers:
  - Port mode set reset register PMSRn
     If the bit PMSRn.PMSRn(m+16) = 1, the value of bit PMSRn.PMSRn\_m determines the value of PMn.PMn\_m.
     Thus PMn m can be set/reset without a direct write to PMn.
  - Port mode control set reset register PMCSRn
     If the bit PMCSRn.PMCSRn(m+16) = 1, the value of bit PMCSRn.PMCSRn\_m determines the value of PMCn.PMn\_m.
     Thus PMn m can be set/reset without a direct write to PMCn.

The indirect PMn/PMCn set/reset operation provides access to single bits of the PMn/PMCn register, while leaving all other register bits untouched.

Both ways to manipulate a PMn/PMCn bit can be used concurrently.

Note It is recommended to use the indirect PMn/PMCn bit set/reset method for changing a single bit or concurrently several bits of the PMn/PMCn register, since all other bits are not modified and can be independently treated by other S/W modules, for instance in interrupt service routines.

a) If PIPCn.PIPCn\_m = 1, the I/O direction is directly controlled by the alternative function and PM is ignored.

### 2.2.3 Pin data input/output

In the following the registers are described, used for data input and output.

Depending on the pin mode, the source of the data to be output and the data read via the PPRn register differs.

Output data In port mode (PMCn.PMCn\_m = 0) the data of Pn.Pn\_m is output to pin Pn\_m.

In *alternative mode* (PMCn.PMCn\_m = 1) the pin Pn\_m output is determined by the alternative function.

Input data A read operation of the PPRn register returns either the value of the Pn\_m pin, the associated bit of the port register Pn.Pn\_m or the data output by an alternative function.

The source of the data read via PPRn depends on the pin mode and the setting of several control bits.

The table below summarizes the different PPRn read modes.

**Note** PBDCn\_m is not included in the table, as it can be set to 1 for reading the Pn\_m pin level in all modes.

PMC n_m	PM n_m	PIBC n_m	PIPC n_m	PODC n_m	Mode	PPRn_m read value
0	1	0	Χ	Х	Port input, input buffer disabled	Pn.Pn_m register
		1		Х	Port input, input buffer enabled	Pn_m pin
	0	Х		0	Port push-pull output	Pn.Pn_m register <sup>a</sup>
				1	Port open-drain output	
1	1	Х	0	Х	S/W I/O control alternative input	Pn_m pin
	0			0	S/W I/O control alternative push-pull output	Alternative function output <sup>a</sup>
				1	S/W I/O control alternative open-drain output	
	Х		1	0	Direct I/O control alternative input/ push-pull output	If alternative functions sets port in  input: PPRn_m = Pn_m pin
				1	Direct I/O control alternative input/ open-drain output	output: PPRn_m = alternative function output <sup>a</sup>

Table 2-5 PPRn m read values

The control registers in the table above have following effects:

- PBDCn.PBDCn\_m (see table footnote)
   This bit forces to read the Pn\_m pin level via PPRn\_m, thus enabling a bidirectional mode, where the level of pin Pn\_m can also be read back if the port is operated in an output mode.
- PMCn.PMCn\_m
   This bit selects port mode (PMCn\_m = 0) or alternative mode (PMCn m = 1).

a) If PBDCn\_m = 1, Pn\_m pin level is read via PPRn\_m.

• PMn.PMn m

This bit selects input (PMn\_m = 1) or output (PMn\_m = 0) in port mode (PMCn m = 0) and S/W I/O control alternative function mode (PMCn m = 1, PIPCn m = 0).

PIBCn.PIBCn m

This bit disables (PIBCn m = 0) or enables (PIBCn m = 1) the input buffer in input port mode (PMCn\_m = 0 and PMn\_m = 1). If the input buffer is disabled, PPRn\_m reads the Pn.Pn\_m bit, otherwise the Pn\_m pin level is returned.

PIPCn.PIPCn m

This bit selects between the S/W and direct I/O control alternative mode.

 PODCn.PODCn m This bit selects between push-pull (PODCn\_m = 0) and open-drain (PODCn m = 1) output.

### Pn register write

The data to be output via port Pn\_m in port mode (PMCn.PMCn\_m = 0) is held in the port register Pn. The Pn data can be manipulated in two different ways:

- Direct Pn write New data can be written directly to the Pn register.
- Indirect Pn bit set/reset/not An indirect way to set (Pn m = 1), reset (Pn m = 0), or invert  $(Pn_m \rightarrow Pn_m)$  a Pn bit is possible using two registers:
  - Port set reset register PSRn If the bit PSRn.PSRn(m+16) = 1, the value of bit PSRn.PSRn.mdetermines the value of Pn.Pn m. Thus Pn\_m can be set/reset without a direct write to Pn.
  - Port NOT register PNOTn Setting PNOTn.PNOTn\_m = 1 inverts the bit Pn.Pn\_m without a direct write to Pn\_m.

The indirect Pn set/reset/not operation provides access to single bits of the Pn register, while leaving all other Pn bits untouched.

Both ways to manipulate a Pn bit can be used concurrently.

Note It is recommended to use the indirect Pn bit set/reset/not method for changing a single bit or concurrently several bits of the Pn register, since all other bits are not modified and can independently be treated by other S/W modules, for instance in interrupt service routines.

Caution If a port Pn\_m

- provides an alternative output ALT\_OUTx and input function ALT\_INx
- and is used in alternative output mode ALT\_OUTx (PMCn.PMCn\_m = 1,  $PMn.PMn_m = 0$
- and the bi-directional mode is enabled (PBDCn.PBDCn\_m = 1) for reading the Pn m level via PPRn.PPRn m,

the Pn\_m output, i.e. of ALT\_OUTx, is internally fed back to the alternative input function ALT\_INx.

### 2.2.4 Port control logic diagram

The following diagram shows the logical circuitry of the port control functions.

**Note** The diagram is only a logical reference and does not show the real circuitry.




Figure 2-1 Port control logic diagram

The signals to the I/O buffer in the diagram above have the following general function:

Buffer control signal	General function
IS, ISE	input buffer selection
PUON/PDON	pull-up/-down register control
ENO/ENI	output/input buffer enable
DIN/DOUT	port data in/out

## 2.3 Port Group Configuration Registers

This section starts with an overview of all configuration registers and then presents all registers in detail. The configuration registers are grouped as follows:

- "Pin function configuration registers"
- "Pin data input/output"
- "Configuration of electrical characteristics registers"

### 2.3.1 Writing to protected registers

Write protected registers are protected from inadvertent write access due to erroneous program execution, etc.

Following port registers feature this special write protection:

• Port open drain control registers PODCn, JPODC0

Refer to the section "Write protected Registers" in the chapter "CPU System Functions" for a detailed description how to write to write protected registers.

### 2.3.2 Port control registers overview

The following registers are used for the configuration of the individual pins of the port groups:

**Note** Some of the registers, listed in the table below, are not available for all port groups n. Refer to the section "V850E2/Fx4-G port functions" below for information which registers are available for the individual port groups.

Table 2-6 Registers for port group configuration (1/2)

Register name	Shortcut	Address
Port function configuration:		
Port mode control register	PMCn	<portn_base> + 0400<sub>H</sub> + n x 4</portn_base>
	JPMC0	<pre><jport0_base> + 0040<sub>H</sub></jport0_base></pre>
Port mode control set reset	PMCSRn	<portn_base> + 0900<sub>H</sub> + n x 4</portn_base>
register	JPMCSR0	<jport0_base> + 0090<sub>H</sub></jport0_base>
Port IP control register	PIPCn	<portn_base> + 4200<sub>H</sub> + n x 4</portn_base>
Port mode register	PMn	<portn_base> + 0300<sub>H</sub> + n x 4</portn_base>
	JPM0	<pre><jport0_base> + 0030<sub>H</sub></jport0_base></pre>
Port mode set reset register	PMSRn	<portn_base> + 0800<sub>H</sub> + n x 4</portn_base>
	JPMSR0	<jport0_base> + 0080<sub>H</sub></jport0_base>
Port input buffer control register	PIBCn	<portn_base> + 4000<sub>H</sub> + n x 4</portn_base>
	JPIBC0	<pre><jport0_base> + 0400<sub>H</sub></jport0_base></pre>
Port function control register	PFCn	<portn_base> + 0500<sub>H</sub> + n x 4</portn_base>
	JPFC0	<jport0_base> + 0050<sub>H</sub></jport0_base>
Port function control expansion register	PFCEn	<portn_base> + 0600<sub>H</sub> + n x 4</portn_base>

Table 2-6 Registers for port group configuration (2/2)

Register name	Shortcut	Address
Data input/output:	•	
Port bi-direction control register	PBDCn	<portn_base> + 4100<sub>H</sub> + n x 4</portn_base>
	JPBDC0	<pre><jport0_base> + 0410<sub>H</sub></jport0_base></pre>
Port pin read register	PPRn	<portn_base> + 0200<sub>H</sub> + n x 4</portn_base>
	JPPR0	<jport0_base> + 0020<sub>H</sub></jport0_base>
Port register	Pn	<portn_base> + 0000<sub>H</sub> + n x 4</portn_base>
	JP0	<pre><jport0_base> + 0000<sub>H</sub></jport0_base></pre>
Port NOT register	PNOT0	<portn_base> + 0700<sub>H</sub> + n x 4</portn_base>
	JPNOT0	<pre><jport0_base> + 0070<sub>H</sub></jport0_base></pre>
Port set reset register	PSRn	<portn_base> + 0100<sub>H</sub> + n x 4</portn_base>
	JPSR0	<jport0_base> + 0010<sub>H</sub></jport0_base>
Configuration of electrical chara	cteristics:	
Pull-up option register	PUn	<portn_base> + 4300<sub>H</sub> + n x 4</portn_base>
	JPU0	<pre><jport0_base> + 0430<sub>H</sub></jport0_base></pre>
Pull-down option register	PDn	<portn_base> + 4400<sub>H</sub> + n x 4</portn_base>
	JPD0	<pre><jport0_base> + 0440<sub>H</sub></jport0_base></pre>
Port open drain control register	PODCn	<portn_base> + 4500<sub>H</sub> + n x 4</portn_base>
	JPODC0	<jport0_base> + 0450<sub>H</sub></jport0_base>
Port input buffer selection	PISn	<portn_base> + 4700<sub>H</sub> + n x 4</portn_base>
register	JPIS0	<jport0_base> + 0470<sub>H</sub></jport0_base>
Port input buffer selection	PISEn	<portn_base> + 4800<sub>H</sub> + n x 4</portn_base>
expansion register	JPISE0	<jport0_base> + 0480<sub>H</sub></jport0_base>

<PORTn base>

The base address <PORTn\_base> of the port contorl registers is defined in the first section of this chapter under the key word "Register addresses".

**JTAG** port registers

The following register descriptions do not explicitly reference the JTAG port registers. However all description apply also to the respective JTAG port registers, but the base address of the JTAG port registers is different:

<JPORT0\_base>

The base addresses <JPORT0\_base> of the JTAG port control registers is defined in the first section of this chapter under the key word "Register addresses".

Initial register values

The initial values after reset release depend on the port, and are not described in the following register descriptions, but are given in the section "V850E2/Fx4-G Port Groups Configuration".

### 2.3.3 Port function configuration registers

### (1) PMCn/JPMC0 - Port mode control register

This register specifies whether the individual pins of port group n are in port mode or in alternative mode.

Access PMCn: This register can be read/written in 16-bit units.

JPMC0: This register can be read/written in 8-bit units.

Address PMCn: <PORTn\_base> + 0400<sub>H</sub> + n x 4

JPMC0: <JPORT0\_base> + 0040<sub>H</sub>

Initial Value Refer to the section "V850E2/Fx4-G Port Groups Configuration".

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PMC	PMC	PMC	PMC	PMC	PMC	PMC	PMC	PMC	PMC	PMC	PMC	PMC	PMC	PMC	PMC
n_15	n_14	n_13	n_12	n_11	n_10	n_9	n_8	n_7	n_6	n_5	n_4	n_3	n_2	n_1	n_0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Note** The control bits of the JTAG port register JPMC0 are named JPMC0\_[7:0].

Table 2-7 PMCn/JPMC0 register contents

Bit position	Bit name	Function
15 to 0	PMC n_[15:0]	Specifies the operation mode of the corresponding pin:  0: Port mode  1: Alternative mode

### **Cautions**

- 1. Setting PMCn.PMCn\_m = 1 to use a port in alternative mode does not hand over I/O control to the alternative function. If the alternative function requires direct I/O control, PIPCn.PIPCn\_m must also be set to 1.
- 2. Setting PMCn.PMCn\_m = 1 to use a port in alternative mode may also require to configure a port filter, if this port is used as a signal input. The input signal may be passed through a noise filter, that may need to be configured. Refer to the section "Port Filters" in this chapter.

### (2) PMCSRn/JPMCSR0 - Port mode control set reset register

This register provides an alternative method to write data to the PMCn register.

The register's upper 16 bit PMCSRn\_[31:16] specify which PMCn.PMCn\_m bit will be modified by the corresponding bit of the lower 16 bit PMCSRn\_[15:0].

Access These registers can be read/written in 32-bit units.

Bits 31 to 16 are always read as 0000<sub>H</sub>.

Reading bits 15 to 0 returns the value of register PMCn/JPMC0.

Address PMCSRn: <PORTn\_base> + 0900<sub>H</sub> + n x 4

JPMCSR0: <JPORT0\_base> + 0090<sub>H</sub>

Initial Value Refer to the section "V850E2/Fx4-G Port Groups Configuration".

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
PMCSR n_31	PMCSR n_30	PMCSR n_29	PMCSR n_28	PMCSR n_27	PMCSR n_26	PMCSR n_25	PMCSR n_24	PMCSR n_23	PMCSR n_22	PMCSR n_21	PMCSR n_20	PMCSR n_19	PMCSR n_18	PMCSR n_17	PMCSR n_16
R/W															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PMCSR															
n_15	n_14	n_13	n_12	n_11	n_10	n_9	n_8	n_7	n_6	n_5	n_4	n_3	n_2	n_1	n_0
R/M	R/\/	R/\/	R/M												

**Note** The control bits of the JTAG port register JPMCSR0 are named JPMCSR0\_[31:0].

Table 2-8 PMCSRn/JPMCSR0 register contents

Bit position	Bit name	Function
31 to 16	PMCSR n_[31:16]	PMCSRn_m specifies whether the value of the corresponding lower bit PMCSRn_m value is written to PMCn_m: 0: PMCn_m is independent of PMCSRn_m 1: PMCn_m is PMCSRn_m Example: If PMCSRn.PMCSRn_31 = 1, the value of bit PMCSRn.PMCSRn_15 is written to bit PMCn.PMCn_15 and output.
15 to 0	PMCSR n_[15:0]	Specifies the PMCn_m value if the corresponding upper bit PMCSRn_(m+16) is  1:  0: PMCn_m = 0  1: PMCn_m = 1

### (3) PIPCn - Port IP control register

This register specifies whether the I/O direction of pin Pn\_m is controlled by the port mode register PMn.PMn\_m or by an alternative function.

If pin Pn\_m is operated in alternative mode (PMCn.PMCn\_m = 1) and the alternative function requires to directly control the I/O direction of Pn\_m, PIPCn.PIPCn\_m must be set to 1 as well. This hands over I/O control to the alternative function and overrules the PMn.PMn\_m setting.

Access PIPCn: This register can be read/written in 16-bit units.

Address PIPCn: <PORTn\_base> + 4200<sub>H</sub> + n x 4

Initial Value Refer to the section "V850E2/Fx4-G Port Groups Configuration".

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PIPC															
n_15	n_14	n_13	n_12	n_11	n_10	n_9	n_8	n_7	n_6	n_5	n_4	n_3	n_2	n_1	n_0
R/W															

Table 2-9 PIPCn register contents

Bit position	Bit name	Function
15 to 0	PIPC n_[15:0]	Specifies the I/O control mode:  0: I/O mode is selected by PMn.PMn_m (S/W I/O control)  1: I/O mode is selected by peripheral function (direct I/O control)

### (4) PMn/JPM0 - Port mode register

The PMn register specifies whether the individual pins of the port group n are in input mode or in output mode.

Access PMn: This register can be read/written in 16-bit units.

JPM0: This register can be read/written in 8-bit units.

Address PMn: <PORTn\_base> + 0300<sub>H</sub> + n x 4

JPM0: <JPORT0\_base> + 0030<sub>H</sub>

Initial Value Refer to the section "V850E2/Fx4-G Port Groups Configuration".

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PM	PM	PM	PM	PM	PM	PM	PM	PM	PM	PM	PM	PM	PM	PM	PM
n_15	n_14	n_13	n_12	n_11	n_10	n_9	n_8	n_7	n_6	n_5	n_4	n_3	n_2	n_1	n_0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Note** The control bits of the JTAG port register JPM0 are named JPM0\_[7:0].

Table 2-10 PMn/JPM0 register contents

Bit position	Bit name	Function
15 to 0	PM n_[15:0]	Specifies input/output mode of the corresponding pin: 0: Output mode (output enabled) 1: Input mode (output disabled)

Notes 1. To use a port in input port mode (PMCn.PMCn\_m = 0 and PMn.PMn\_m = 1), the input buffer must be enabled (PIBCn.PIBCn\_m = 1).

2. By default, PMn\_m specifies the I/O direction in port mode (PMCn.PMCn\_m = 0) and alternative mode (PMCn.PMCn\_m=1), since PIPCn.PIPCn m = 0 after reset.

### (5) PMSRn/JPMSR0 - Port mode set reset register

This register provides an alternative method to write data to the PMn register.

The register's upper 16 bit PMSRn\_[31:16] specify which PMn.PMn\_m bit will be modified by the corresponding bit of the lower 16 bit PMSRn\_[15:0].

Access These registers can be read/written in 32-bit units.

Bits 31 to 16 are always read as 0000<sub>H</sub>.

Reading bits 15 to 0 returns the value of register PMn/JPM0.

Address PMSRn: <PORTn\_base> + 0800<sub>H</sub> + n x 4

JPMSR0: <JPORT0\_base> + 0080<sub>H</sub>

Initial Value Refer to the section "V850E2/Fx4-G Port Groups Configuration".

31 29 28 26 24 22 17 16 n\_24 n\_17 n\_31 n\_30 n 29 n\_28 n\_27 n 26 n 25 n 23 n\_22 n\_21 n\_20 n\_19 n\_18 n\_16 R/W R/W

15 14 13 12 11 10 9 8 7 6 5 3 2 1 0 PMSR PMSR PMSR PMSR PMSR n\_10 n\_6 n\_5 n\_15 n\_14 n\_13 n\_12 n\_11 n\_9 n\_8 n\_7 n\_4 n\_3 n\_2 n\_1 n\_0 R/W R/W

Note The control bits of the JTAG port register JPMSR0 are named JPMSR0\_[31:0].

Table 2-11 PMSRn/JPMSR0 register contents

Bit position	Bit name	Function
31 to 16	PMSR n_[31:16]	PMSRn_m specifies whether the value of the corresponding lower bit PMSRn_m value is written to PMn_m: 0: PMn_m is independent of PMSRn_m 1: PMn_m is PMSRn_m Example: If PMSRn.PMSRn_31 = 1, the value of bit PMSRn.PMSRn_15 is written to bit PMn.PMn_15 and output.
15 to 0	PMSR n_[15:0]	Specifies the PMn_m value if the corresponding upper bit PMSRn_(m+16) is 1:  0: PMn_m = 0  1: PMn_m = 1

### (6) PIBCn/JPIBC0 - Port input buffer control register

In input port mode (PMCn.PMCn\_m = 0 and PMn.PMn\_m = 1) this register enables/disables the port pin's input buffer.

**Access** PIBCn: This register can be read/written in 16-bit units.

JPIBC0: This register can be read/written in 8-bit units.

Address PIBCn: <PORTn\_base> + 4000<sub>H</sub> + n x 4

JPIBC0: <JPORT0\_base> + 0400<sub>H</sub>

Initial Value Refer to the section "V850E2/Fx4-G Port Groups Configuration".

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PIBC															
n_15	n_14	n_13	n_12	n_11	n_10	n_9	n_8	n_7	n_6	n_5	n_4	n_3	n_2	n_1	n_0
R/W															

**Note** The control bits of the JTAG port register JPIBC0 are named JPIBC0\_[7:0].

Table 2-12 PIBCn/JPIBC0 register contents

Bit position	Bit name	Function
15 to 0	PIBC n_[15:0]	Enables/disables the input buffer:  0: Input buffer disabled  1: Input buffer enabled

**Note** When the input buffer is disabled, it does not consume current even when the pin level is Hi-Z state. Thus the pin does not need to be fixed to a high or low level externally.

### (7) PFCn/JPFC0 - Port function control register

This register, together with register PFCEn, specifies an alternative function of the pins.

Some alternative functions require direct I/O control of pin Pn\_m. For such alternative functions PIPCn.PIPCn m must be set to 1 as well.

For other alternative functions, input/output must be specified by PMn.PMn m.

PFCn: This register can be read/written in 16-bit units. Access

JPFC0: This register can be read/written in 8-bit units.

PFCn: <PORTn\_base> + 0500<sub>H</sub> + n x 4 Address

JPFC0: <JPORT0\_base> + 0050H

Initial Value Refer to the section "V850E2/Fx4-G Port Groups Configuration".

15 14 13 12 10 9 8 7 6 5 4 3 2 1 0 11 PFC n\_15 n\_14 n\_13 n\_12 n\_11 n\_10 n\_9 n\_8 n\_7 n\_6 n\_5 n\_4 n\_3 n\_2 n\_0 n\_1 R/W R/W

The control bits of the JTAG port register JPFC0 are named JPFC0\_[7:0].

Table 2-13 PFCn/JPFC0 register contents

Bit position	Bit name	Function
15 to 0	PFC n_[15:0]	Specifies the alternative function of a pin. See <i>Table 2-4 "Alternative mode selection overview (PMCn.PMCn_m = 1)"</i> on page 40 for details.

#### (8) PFCEn - Port function control expansion register

This register, together with register PFCn, specifies an alternative function of the pins.

Some alternative functions require direct I/O control of pin Pn\_m. For such alternative functions PIPCn.PIPCn m must be set to 1 as well. For other alternative functions, input/output must be specified by PMn.PMn\_m.

PFCEn: This register can be read/written in 16-bit units. Access

PFCEn: <PORTn\_base> + 0600<sub>H</sub> + n x 4 Address

**Initial Value** Refer to the section "V850E2/Fx4-G Port Groups Configuration".

15 14 10 8 7 6 5 4 2 0 13 12 11 9 3 1 PFCE PFCE PFCE PFCE PFCE **PFCE** PFCE PFCE PFCE **PFCE** PFCE **PFCE** PFCE **PFCE** PFCE PFCE n\_15 n\_11 n\_10 n\_5 n\_14 n\_13 n\_12 n\_9 n\_8 n\_7 n\_6 n\_4 n\_3 n\_2 n\_1 n\_0 R/W R/W

Table 2-14 PFCEn register contents

Bit position	Bit name	Function
15 to 0	PFCE n_[15:0]	Specifies the alternative function of a pin. See <i>Table 2-4 "Alternative mode selection overview (PMCn.PMCn_m = 1)"</i> on page 40 for details.

### Data input/output registers 2.3.4

#### (1) PBDCn/JPBDC0 - Port bi-direction control register

This register enables the input buffer of Pn\_m, if its output buffer is enabled as

Thus the concerned port Pn\_m is operated in bi-directional mode and the Pn\_m pin level is read via PPRn.PPRn\_m.

Note If Pn\_m is not configured as output, the input buffer can not be activated via the PBDCn/JPBDCn register.

Access PBDCn: This register can be read/written in 16-bit units.

JPBDC0: This register can be read/written in 8-bit units.

**Address** PBDCn: <PORTn\_base> + 4100<sub>H</sub> + n x 4

JPBDC0: <JPORT0\_base> + 0410<sub>H</sub>

**Initial Value** Refer to the section "V850E2/Fx4-G Port Groups Configuration".

14 15 13 12 11 10 8 7 6 5 4 3 2 PBDC|PBDC|PBDC|PBDC|PBDC|PBDC|PBDC|PBDC **PBDC PBDC** PBDC|PBDC|PBDC|PBDC n\_15 | n\_14 | n\_13 | n\_12 n\_11 n\_10 n\_9 n\_8 n\_7 n\_6 n\_5 n\_4 n\_3 n\_2 n\_1 n\_0 R/W R/W

The control bits of the JTAG port register JPBDC0 are named JPBDC0\_[7:0].

Table 2-15 PBDCn/JPBDC0 register contents

Bit position	Bit name	Function
15 to 0	PBDC n_[15:0]	Enables/disables bi-directional mode of the corresponding pin:  0: Bi-directional mode disabled  1: Bi-directional mode enabled

#### PPRn/JPPR0 - Port pin read register (2)

This register reflects the actual level of pin Pn m, the value of the Pn.Pn m bit or the level of an alternative output function. The value which is read depends on various control settings as described in Table 2-5 "PPRn\_m read values" on

page 41.


PPRn: This register can be read/written in 16-bit units. Access

JPPR0: This register can be read/written in 8-bit units.

PPRn: <PORTn\_base> + 0200<sub>H</sub> + n x 4 **Address** 

JPPR0: <JPORT0\_base> + 0020<sub>H</sub>

Refer to the section "V850E2/Fx4-G Port Groups Configuration". **Initial Value** 



The control bits of the JTAG port register JPPR0 are named JPPR0\_[7:0].

Table 2-16 PPRn/JPPR0 register contents

Bit position	Bit name	Function
15 to 0	PPR n_[15:0]	Pin Pn_m, Pn.Pn_m value or alternative function output.

### (3) Pn/JP0 - Port register

This register holds the data Pn.Pn\_m to be output via the related port Pn\_m in output port mode (PMCn.PMCn\_m = 0 and PMn.PMn\_m = 0).


Access Pn: This register can be read/written in 16-bit units.

JP0: This register can be read/written in 8-bit units.

Address Pn: <PORTn\_base> + 0000<sub>H</sub> + n x 4

JP0: <JPORT0\_base> + 0000<sub>H</sub>

Initial Value Refer to the section "V850E2/Fx4-G Port Groups Configuration".



**Note** The control bits of the JTAG port register JP0 are named JP0\_[7:0].

Table 2-17 Pn/JP0 register contents

Bit position	Bit name	Function
15 to 0	P n_[15:0]	Sets the output level of pin m (m = 0 to 15):  0: Outputs low level  1: Outputs high level

**Note** The bits of this register can be manipulated by different means, refer to 2.2.3 "Pin data input/output" on page 41 under the keyword "Pn register write".

### (4) PNOTn/JPNOT0 - Port NOT register

This register allows to invert a bit Pn\_m of the port register Pn without directly writing to Pn.

PNOTn: This register can be read/written in 16-bit units.

JPNOT0: This register can be read/written in 8-bit units.


These registers are always read as 0000<sub>H</sub>.

Address PNOTn: <PORTn\_base> + 0700<sub>H</sub> + n x 4

Access

JPNOT0: <JPORT0\_base> + 0070<sub>H</sub>

Initial Value Refer to the section "V850E2/Fx4-G Port Groups Configuration".



**Note** The control bits of the JTAG port register JPNOT0 are named JPNOT0\_[7:0].

Table 2-18 PNOTn/JPNOT0 register contents

Bit position	Bit name	Function
15 to 0	PNOT n_[15:0]	Specifies if Pn.Pn_m is inverted:  0: Pn.Pn_m is not inverted (Pn_m → Pn_m)  1: Pn.Pn_m is inverted (Pn_m → Pn_m)

### (5) PSRn/JPSR0 - Port set reset register

This register provides an alternative method to write data to the Pn register.

The register's upper 16 bit PSRn\_[31:16] specify which Pn.Mn\_m bit will be modified by the corresponding bit of the lower 16 bit PSRn\_[15:0].

These registers can be read/written in 32-bit units.

Bits 31 to 16 are always read as 0000<sub>H</sub>.

Reading bits 15 to 0 returns the value of register Pn/JP0.

Address PSRn: <PORTn\_base> + 0100<sub>H</sub> + n x 4

JPSR0: <JPORT0\_base> + 0010<sub>H</sub>

Initial Value Refer to the section "V850E2/Fx4-G Port Groups Configuration".

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
PSR n_31	PSR n_30	PSR n_29	PSR n_28	PSR n_27	PSR n_26	_	_	PSR n_23	PSR n_22	PSR n_21	PSR n_20	_	PSR n_18		PSR n_16
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PSR	PSR	PSR	PSR	PSR	PSR	PSR	PSR	PSR	PSR	PSR	PSR	PSR	PSR	PSR	PSR
n_15	n_14	n_13	n_12	n_11	n_10	n_9	n_8	n_7	n_6	n_5	n_4	n_3	n_2	n_1	n_0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note The control bits of the JTAG port register JPSR0 are named JPSR0\_[31:0].

Table 2-19 PSRn/JPSR0 register contents

Bit position	Bit name	Function
31 to 16	PSR n_[31:16]	PSRn_m specifies whether the value of the corresponding lower bit PSRn_m value is written to Pn_m:  0: Pn_m is independent of PSRn_m  1: Pn_m is PSRn_m  Example:  If PSRn.PSRn31 = 1, the value of bit PSRn.PSRn_15 is written to bit Pn.Pn_15 and output.  Reading of PSRn_[31:0] returns always 0000 <sub>H</sub> .
15 to 0	PSR n_[15:0]	Specifies the Pn_m value if the corresponding upper bit PSRn_(m+16) is 1:  0: Pn_m = 0  1: Pn_m = 1  Reading of PSRn_[15:0] returns the value of the Pn register.

### 2.3.5 Configuration of electrical characteristics registers

#### (1) PUn/JPU0 - Pull-up option register

This register specifies whether a pull-up resistor is connected to an input pin.


PUn: This register can be read/written in 16-bit units. **Access** 

JPU0: This register can be read/written in 8-bit units.

**Address** PUn: <PORTn\_base> + 4300<sub>H</sub> + n x 4

JPU0: <JPORT0\_base> + 0430<sub>H</sub>

**Initial Value** Refer to the section "V850E2/Fx4-G Port Groups Configuration".



The control bits of the JTAG port register JPU0 are named JPU0\_[7:0].

**Table 2-20** PUn/JPU0 register contents

Bit position	Bit name	Function
15 to 0	PU n_[15:0]	Specifies whether a pull-up resistor is connected to the corresponding pin:  0: No pull-up resistor connected  1: Pull-up resistor connected

If a pin is configured that both a pull-up resistor (PUn.PUn\_m = 1) and a pull-down resistor (PDn.PDn\_m = 1) are connected, the pull-down resistor is automatically selected and the pull-up resistor is not connected.

2. The pull-up resistor has no effect when the pin is operated in output mode.

### (2) PDn/JPD0 - Pull-down option register

This register specifies whether a pull-down resistor is connected to an input

Access PDn: This register can be read/written in 16-bit units.

JPD0: This register can be read/written in 8-bit units.

**Address** PDn: <PORTn\_base> + 4400<sub>H</sub> + n x 4

JPD0: <JPORT0\_base> + 0440<sub>H</sub>

Initial Value Refer to the section "V850E2/Fx4-G Port Groups Configuration".

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PD	PD	PD	PD	PD	PD	PD	PD	PD	PD	PD	PD	PD	PD	PD	PD
n_15	n_14	n_13	n_12	n_11	n_10	n_9	n_8	n_7	n_6	n_5	n_4	n_3	n_2	n_1	n_0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Note** The control bits of the JTAG port register JPD0 are named JPD0\_[7:0].

Table 2-21 PDn/JPD0 register contents

Bit position	Bit name	Function
15 to 0	PD n_[15:0]	Specifies whether a pull-down resistor is connected to the corresponding pin:  0: No pull-down resistor connected  1: Pull-down resistor connected

- Notes 1. If a pin is configured that both a pull-up resistor (PUn.PUn m = 1) and a pull-down resistor (PDn.PDn\_m = 1) are connected, the pull-down resistor is automatically selected and the pull-up resistor is not connected.
  - 2. The pull-down resistor has no effect when the pin is operated in output mode.

### (3) PODCn/JPODC0 - Port open drain control register

This register selects push-pull or open-drain as output buffer function.

**Protection** Writing to this register is protected by a special sequence of instructions.

Refer to the section "Write protected Registers" in the chapter "CPU System Functions" for a detailed description how to write to write protected registers.

**Access** These registers can be read/written in 32-bit units.


The bits 31 to 16 must always be written with "0" and "0" is returned when

read.

Address PODCn: <PORTn\_base> + 4500<sub>H</sub> + n x 4

JPODC0: <JPORT0\_base> + 0450<sub>H</sub>

Initial Value Refer to the section "V850E2/Fx4-G Port Groups Configuration".



**Note** The control bits of the JTAG port register JPODC0 are named JPODC0\_[31:0].

Table 2-22 PODCn/JPODC0 register contents

Bit position	Bit name	Function
15 to 0	PODC n_[15:0]	Specifies the output buffer function:  0: Push-pull  1: Open-drain

### (4) PISn/JPIS0 - Port input buffer selection register

This register specifies the input buffer characteristics.

A port can have up to four different input buffer characteristics. The type of input characteristic is selected by the

- port input buffer selection register PISn
- port input buffer selection expansion register PISEn

Table 2-23 Port input buffer characteristic selection

PISEn_m	PISn_m	Input buffer characteristic
0	0	Setting prohibited
	1	Schmitt2 (type 2)
1	0	Schmitt1 (type 3)
	1	Schmitt4 (type 4)

Refer to the Data Sheet for electrical characteristics of the different types and which types are available for each port.

Access PISn: This register can be read/written in 16-bit units.

JPIS0: This register can be read/written in 8-bit units.

Address PISn: <PORTn\_base> + 4700<sub>H</sub> + n x 4

JPIS0: <JPORT0\_base> + 0470<sub>H</sub>

Initial Value Refer to the section "V850E2/Fx4-G Port Groups Configuration".

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					PIS n_10										
D/M	D/M	D/M	D/M	D ///	D/M	D/M	D/M	D/M	D/M	D/M	D/M	D/M	D/M	D/M	D/M

**Note** The control bits of the JTAG port register JPIS0 are named JPIS0\_[7:0].

Table 2-24 PISn/JPIS0 register contents

Bit position	Bit name	Function
15 to 0	PIS n_[15:0]	Specifies the input buffer characteristic of port m (m = 0 to 15) together with the bits PISEn[15:0].

### (5) PISEn/JPISE0 - Port input buffer selection expansion register

This register specifies the input buffer characteristics together with the port input selection register PISn.

If a port has up to five input buffer characteristics, the port input selection advanced register PISAn is also valid.

**Access** PISEn: This register can be read/written in 16-bit units.

JPISE0: This register can be read/written in 8-bit units.

Address PISEn: <PORTn\_base> + 4800<sub>H</sub> + n x 4

JPISE0: <JPORT0\_base> + 0480<sub>H</sub>

Initial Value Refer to the section "V850E2/Fx4-G Port Groups Configuration".

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PISE															
n_15	n_14	n_13	n_12	n_11	n_10	n_9	n_8	n_7	n_6	n_5	n_4	n_3	n_2	n_1	n_0
R/W															

**Note** The control bits of the JTAG port register JPISE0 are named JPISE0\_[7:0].

Table 2-25 PISEn/JPISE0 register contents

Bit position	Bit name	Function
15 to 0	PISE n_[15:0]	Specifies the input buffer characteristic of port m (m = 0 to 15) together with the bits PISn[15:0].  Refer to the PISn register description for how to select the input buffer characteristic.

### 2.4 V850E2/Fx4-G Port Groups Configuration

This section provides

- an overview of the port register protection clusters, refer to the section "Port registers protection clusters"
- general information for all ports , refer to the section "Common port functions"
- details of all port groups and their associated control registers for each device, refer to the sections
  - "V850E2/FF4-G port functions"
  - "V850E2/FG4-G port functions"
- a list of input/output signals with port functionality, refer to the section "Non-port input/putput signals"
- an alphabetic pin functions list and the ports, the functions can be assigned to, refer to the section "Alphabetic pin function list"
- a description of the port status during and after reset and in stand-by modes, refer to the section "Port functions during/after reset and in stand-by modes"
- recommendations concerning unused pins, refer to the section "Recommended connection of unused pins".

### 2.4.1 Port register protection clusters

Several registers of certain port groups n are bundled in port protection clusters:

Table 2-26 Port protection clusters

Port protection cluster	Port groups
1	JP0
2	P0
3	P1, P3, P4, P10, P27

For further information concerning port register protection refer to the section "Write protected Registers" in the chapter "CPU System Functions" for a detailed description how to write to write protected registers.

### 2.4.2 Common port functions

This section provides information about special port functions, common to all devices.

### (1) Initialization of port control registers

The port control registers are initialized by the following reset signals:

Table 2-27 Port control registers reset signals

Port group	Power domain	Reset signal
JP0, P0	Always-On-Area	Reset Controller SYSRES
P1, P3, P4, P10, P27	Isolated-Area-0	Reset Controller SYSRES
		Stand-by Controller DPSTPWU     (wake-up from DEEPSTOP mode)

### (2) JP\_0 to JP\_5: Debug interface

If the debug reset  $\overline{DCUTRST}$  is at high level at reset release, the port of the JP0 port group are used for the debugger interface:

- JP0\_0: DCUTDI input
- JP0\_1: DCUTDO output
- JP0\_2: DCUTCK input
- JP0\_3: DCUTMS
- JP0\_4: DCUTRST
- JP0 5: DCUTRDY

Consequently all port and alternative modes on these pins can not be used while the debugger is connected.

Refer to the chapter "On-chip Debug Unit (OCD)" and the section "Operation Modes" of chapter "CPU System Functions" for details.

Note In order to connect the debugger via the JP0 pins the flash mask option OPBT0.OPBT0[31] has to be set to 1.

### (3) JP0\_0, JP0\_1, JP0\_2: Flash programmer

These ports are used for connecting a flash programmer.

Refer to the chapter "Flash Memory" and the section "Operation Modes" of chapter "CPU System Functions" for details.

### (4) Mode pins

Following ports are used as mode setting signals in combination with the FLMD0 pin:

P0\_1: FLMD1

Refer to the section "Operation Modes" of chapter "CPU System Functions" for details.

### (5) Permanent inputs

Permanent input means, that the input to a port is unconditionally connected to another module. Thus settings of the port control registers do not impact this connection.

Following ports are permanently connected to dedicated function modules:

Table 2-28 Permanent input functions

Port	Permanent input to
P10_0	ADAA0I0
P10_1	ADAA0I1
P10_2	ADAA0I2
P10_3	ADAA0I3
P10_4	ADAA0I4
P10_5	ADAA0I5
P10_6	ADAA0I6
P10_7	ADAA017

Port	Permanent input to
P10_8	ADAA0I8
P10_9	ADAA019
P10_10	ADAA0I10
P10_11	ADAA0I11
P10_12	ADAA0I12
P10_13	ADAA0I13
P10_14	ADAA0I14
P10_15	ADAA0I15

**Note** If the ports of the port group P10 shall be used in input port mode, set ADAA0CTL1.ADAA0GPS = 1.

### (6) Direct I/O control (PIPC)

Some modules take over the input and output control of the used ports automatically.

These ports have to be set in alternative mode by setting PMCn.PMCn\_m, PFCn.PFCn\_m and PFCEn.PFCEn\_m accordingly and I/O control has to be handed over to the module by setting

 $PIPCn.PIPCn_m = 1.$ 

The setting of PMn.PMn\_m has no more effect for these ports.

The following table lists all alternative modes, where PIPCn.PIPCn\_m has to be set to 1.

Note that not all functions in the table below are available for all devices.

Table 2-29 Alternative modes with PIPCn.PIPCn m = 1

Port	Function	Alternative mode				
Clocked Serial Interfaces G (CSIG):						
P0_14	CSIG0SO	ALT_OUT4				
P0_15	CSIG0SC	ALT_IN4/ALT_OUT4				
P3_5	CSIG0SC	ALT_IN4/ALT_OUT4				
P3_6	CSIG0SO	ALT_OUT4				
P4_4	CSIG0SO	ALT_OUT2				
P4_5	CSIG0SC	ALT_IN2/ALT_OUT2				
P0_1	CSIG4SO	ALT_OUT2				
P0_3	CSIG4SC	ALT_IN2/ALT_OUT2				
P4_7	CSIG4SO	ALT_OUT2				
P4_8	CSIG4SC	ALT_IN2/ALT_OUT2				
P1_3	CSIG7SO	ALT_OUT4				
P1_4	CSIG7SC	ALT_IN4/ALT_OUT4				

### 2.4.3 V850E2/FF4-G port functions

This section summarizes all port functions of the V850E2/FF4-G devices and its port control registers.

### (1) V850E2/FF4-G general I/O functions

The table below shows all alternative functions, that can be applied to the V850E2/FF4-G ports.

It also gives the settings of the control bits PMCn\_m, PFCn\_m, PFCEn\_m and PMn\_m to the respective port into the different modes.

Table 2-30 V850E2/FF4-G general I/O functions (1/3)

Port mode	Alternative mode							
PMCn_ m = 0	PMCn_m = 1							
	PFCEn_m = 0	), PFCn_m = 0	PFCEn_m = 0	), PFCn_m = 1	PFCEn_m = 1	l, PFCn_m = 0	PFCEn_m = 1	, PFCn_m = 1
•	PMn_m = 1	PMn_m = 0	PMn_m = 1	PMn_m = 0	PMn_m = 1	PMn_m = 0	PMn_m = 1	PMn_m = 0
•	ALT_IN1	ALT_OUT1	ALT_IN2	ALT_OUT2	ALT_IN3	ALT_OUT3	ALT_IN4	ALT_OUT4
Port grou	p 0 (Always-On	-Area, E0VDD/E0	VSS power sup	ply):				
P0_0	DPIN0		CSIG4SSI		ADCA0 TRG0		INTP0	
P0_1	DPIN1		CSIG4 DCS <sup>C</sup>	CSIG4SO			INTP1	TAUB0O1
P0_2	DPIN2		CSIG4SI		ADCA0 TRG2		INTP2	TAUB0O2
P0_3	DPIN3		CSIG	4SC <sup>a</sup>	ADCA0 TRG1		INTP3	
P0_4	DPIN4	FCN0TX					INTP11	
P0_5	FCN0RX/ DPIN5						INTP12	
P0_6	FCN1RX/ DPIN6	URTE11TX	KR0I1		NMI			
P0_7	URTE11RX/ DPIN7	FCN1TX	KR0I2		INTP4			
P0_8	DPIN8	URTE10TX	KR0I3	FCN3TX <sup>b</sup>		TAUB0O5	IICBO	SDA <sup>a</sup>
P0_9	URTE10RX/ DPIN9	FCN2TX	KR0I4		INTP6	TAUB0O6	IICBO	SCL <sup>a</sup>
P0_10	DPIN10	URTE11TX	FCN3RX <sup>b</sup>					
P0_11	DPIN11		FCN2RX					
P0_12	TAUJ0I0/ DPIN12	TAUJ0O0	KR0I0		INTP8	FCN4TX <sup>b</sup>	CSIG0SSI	
P0_13	TAUJ0I1/ DPIN13	TAUJ0O1	KR0I5			FCN5TX <sup>b</sup>	CSIG0SI	
P0_14	TAUJ0I2	TAUJ0O2/ DPO	KR016		FCN5RX <sup>b</sup>		CSIG0DCS <sup>c</sup>	CSIG0SO
P0_15	TAUJ0I3	TAUJ0O3/APO	KR0I7		FCN4RX <sup>b</sup>		CSIG	osc <sup>a</sup>

Table 2-30 V850E2/FF4-G general I/O functions (2/3)

Port mode	Alternative mode									
PMCn_ m = 0										
	PFCEn_m = 0	), PFCn_m = 0	PFCEn_m = 0	PFCEn_m = 0, PFCn_m = 1		PFCEn_m = 1, PFCn_m = 0		PFCEn_m = 1, PFCn_m = 1		
	PMn_m = 1	PMn_m = 0	PMn_m = 1	PMn_m = 0	PMn_m = 1	PMn_m = 0	PMn_m = 1	PMn_m = 0		
	ALT_IN1	ALT_OUT1	ALT_IN2	ALT_OUT2	ALT_IN3	ALT_OUT3	ALT_IN4	ALT_OUT4		
Port grou	Port group 1 (Isolated-Area-0, E1VDD/E1VSS power supply):									
P1_1	TAUB0I1	TAUB0O1					FCN1RX	FCN0TX		
P1_2	TAUB012	TAUB0O2						FCN1TX		
P1_3	TAUB0I3	TAUB0O3	FCN3RX <sup>b</sup>							
P1_4	TAUB0I4	TAUB0O4		FCN3TX <sup>b</sup>						
P1_5	TAUB0I5	TAUB0O5	FCN4RX <sup>b</sup>							
P1_6	TAUB0I6	TAUB0O6		FCN4TX <sup>b</sup>						
P1_7	TAUB017	TAUB0O7					FCN0RX			
P1_8	TAUB018	TAUB0O8					FCN2RX			
P1_9	TAUB019	TAUB0O9	INTP3					FCN2TX		
P1_10	TAUB0I10	TAUB0O10	FCN5RX <sup>b</sup>				INTP4			
P1_11	TAUB0I11	TAUB0O11		FCN5TX <sup>b</sup>						
Port grou	p 3 (Isolated-Ar	ea-0, E1VDD/E1\	/SS power supp	ly):		<u>L</u>	Į.	!		
P3_4			TAUB0I4	TAUB0O4	KR0I5		CSIG0RYI	CSIG0RYO		
P3_5			TAUB0I5	TAUB0O5	KR0I4		CSIC	GOSC <sup>a</sup>		
P3_6			TAUB0I6	TAUB0O6			CSIG0DCS <sup>c</sup>	CSIG0SO		
P3_7			TAUB017	TAUB007			CSIG0SI			
Port grou	p 4 (Isolated-Ar	ea-0, E1VDD/E1\	VSS power supp	oly):		I	I	l		
P4_0			TAUB0I13	TAUB0O13			FCN0RX			
P4_1			TAUB0I14	TAUB0O14				FCN0TX		
P4_2			TAUB0I15	TAUB0O15			FCN1RX			
P4_3			CSIG0SI	URTE10TX				FCN1TX		
P4_4	INTP2		URTE 10RX	CSIG0SO			FCN2RX			
P4_5			CSIG	i0SC <sup>a</sup>	KR0I3			FCN2TX		
P4_6			CSIG4SI	URTE11TX	KR0I2		FCN3RX <sup>b</sup>			
P4_7	INTP4		URTE11RX	CSIG4SO	KR0I1			FCN3TX <sup>b</sup>		
P4_8			CSIG	4SC <sup>a</sup>	KR0I0		FCN4RX <sup>b</sup>			
P4_9				CSIG0RYO				FCN4TX <sup>b</sup>		
P4_10			CSIG4RYI				FCN5RX <sup>b</sup>			
P4_11								FCN5TX <sup>b</sup>		

Table 2-30 V850E2/FF4-G general I/O functions (3/3)

Port mode	Alternative mode							
PMCn_ m = 0	PMCn_m = 1							
	PFCEn_m = 0	), PFCn_m = 0	PFCEn_m = 0	), PFCn_m = 1	PFCEn_m = 1	, PFCn_m = 0	PFCEn_m = 1, PFCn_m = 1	
	PMn_m = 1	PMn_m = 0	PMn_m = 1	PMn_m = 0	PMn_m = 1	PMn_m = 0	PMn_m = 1	PMn_m = 0
	ALT_IN1	ALT_OUT1	ALT_IN2	ALT_OUT2	ALT_IN3	ALT_OUT3	ALT_IN4	ALT_OUT4
Port grou	ıp 10 (Isolated-A	rea-0, A0VDD/A	OVSS power sup	oply):				
P10_3								
P10_4								
P10_5								
P10_6								
P10_7								
P10_8								
P10_9	ADCA0 TRG0							
P10_ 10	ADCA0 TRG1							
P10_ 11	ADCA0 TRG2							
P10_ 12								
Port grou	ip JP0 (Always-0	On-Area, E0VDD	/E0VSS power s	upply):				
JP0_0	INTP0		TAUJ0I0	TAUJ0O0				
JP0_1	INTP1		TAUJ0I1	TAUJ0O1				
JP0_2	INTP2		TAUJ0I2	TAUJ0O2				
JP0_3	INTP3		TAUJ0I3	TAUJ0O3				
JP0_4								
JP0_5	NMI							

a) To use this alternative function, set the PIPCn.PIPCnm bit to 1. Input or output is not affected by the PMn.PMnm bit setting.

b) This alternative function is not available in µPD70F4177.

c) To use this alternative function, set the CSIGnCTL1.CSIGnDCS bit to 1 (Data Consistency Check enable) and also set the PIPCn.PIPCnm or PBDCn.PBDCnm bit to 1. Data consistency check is not affected by the PMn.PMnm bit setting.

### (2) V850E2/FF4-G port control registers

The following table summarizes all V850E2/FF4-G port control registers, their addresses and intitial values.

Tables legend A: Register address

I: Initial value

B: Available bits

1: available, x: not availableright: bit 0, left: bit 15

Table 2-31 V850E2/FF4-G port (groups 0, 1, 3, 4) control registers (1/2)

Register		Port group n =						
Register		0	1	3	4			
Pn	A:	FF40 0000 <sub>H</sub>	FF40 0004 <sub>H</sub>	FF40 000C <sub>H</sub>	FF40 0010 <sub>H</sub>			
l	l:	0000 <sub>H</sub>	0000 <sub>H</sub>	0000 <sub>H</sub>	0000 <sub>H</sub>			
İ	B:	1111 1111 1111 1111	xxxx 1111 1111 111x	xxxx xxxx 1111 xxxx	xxxx 1111 1111 1111			
PSRn	A:	FF40 0100 <sub>H</sub>	FF40 0104 <sub>H</sub>	FF40 010C <sub>H</sub>	FF40 0110 <sub>H</sub>			
	l:	0000 0000 <sub>H</sub>	0000 0000 <sub>H</sub>	0000 0000 <sub>H</sub>	0000 0000 <sub>H</sub>			
	B:	1111 1111 1111 1111	xxxx 1111 1111 111x	xxxx xxxx 1111 xxxx	xxxx 1111 1111 1111			
PNOTn	A:	FF40 0700 <sub>H</sub>	FF40 0704 <sub>H</sub>	FF40 070C <sub>H</sub>	FF40 0710 <sub>H</sub>			
	l:	0000 <sub>H</sub>	0000 <sub>H</sub>	0000 <sub>H</sub>	0000 <sub>H</sub>			
	B:	1111 1111 1111 1111	xxxx 1111 1111 111x	xxxx xxxx 1111 xxxx	xxxx 1111 1111 1111			
PPRn	A:	FF40 0200 <sub>H</sub>	FF40 0204 <sub>H</sub>	FF40 020C <sub>H</sub>	FF40 0210 <sub>H</sub>			
	l:	0000 <sub>H</sub>	0000 <sub>H</sub>	0000 <sub>H</sub>	0000 <sub>H</sub>			
	B:	1111 1111 1111 1111	xxxx 1111 1111 111x	xxxx xxxx 1111 xxxx	xxxx 1111 1111 1111			
PMn	A:	FF40 0300 <sub>H</sub>	FF40 0304 <sub>H</sub>	FF40 030C <sub>H</sub>	FF40 0310 <sub>H</sub>			
	l:	FFFF <sub>H</sub>	FFFF <sub>H</sub>	FFFF <sub>H</sub>	FFFF <sub>H</sub>			
	B:	1111 1111 1111 1111	xxxx 1111 1111 111x	xxxx xxxx 1111 xxxx	xxxx 1111 1111 1111			
PMCn	A:	FF40 0400 <sub>H</sub>	FF40 0404 <sub>H</sub>	FF40 040C <sub>H</sub>	FF40 0410 <sub>H</sub>			
	l:	0000 <sub>H</sub>	0000 <sub>H</sub>	0000 <sub>H</sub>	0000 <sub>H</sub>			
	B:	1111 1111 1111 1111	xxxx 1111 1111 111x	xxxx xxxx 1111 xxxx	xxxx 1111 1111 1111			
PFCn	A:	FF40 0500 <sub>H</sub>	FF40 0504 <sub>H</sub>	FF40 050C <sub>H</sub>	FF40 0510 <sub>H</sub>			
	l:	0000 <sub>H</sub>	0000 <sub>H</sub>	0000 <sub>H</sub>	0000 <sub>H</sub>			
	B:	1111 1111 1111 1111 1111 1x11 1111 1111	xxxx 1111 1111 111x xxxx x111 1xxx x11x	xxxx xxxx 1111 xxxx	xxxx 1111 1111 1111 xxxx x111 1111 1111			
PFCEn	A:	FF40 0600 <sub>H</sub>	FF40 0604 <sub>H</sub>	FF40 060C <sub>H</sub>	FF40 0610 <sub>H</sub>			
	l:	0000 <sub>H</sub>	0000 <sub>H</sub>	0000 <sub>H</sub>	0000 <sub>H</sub>			
	B:	1111 1x11 1111 1111	xxxx 1111 1xxx x11x	xxxx xxxx 1111 xxxx	xxxx 1111 1111 1111 xxxx xxx1 1111 1111			
PMSRn	A:	FF40 0800 <sub>H</sub>	FF40 0804 <sub>H</sub>	FF40 080C <sub>H</sub>	FF40 0810 <sub>H</sub>			
	l:	0000 FFFF <sub>H</sub>	0000 FFFF <sub>H</sub>	0000 FFFF <sub>H</sub>	0000 FFFF <sub>H</sub>			
	B:	1111 1x11 1111 1111	xxxx 1111 1111 111x	xxxx xxxx 1111 xxxx	xxxx 1111 1111 1111			
PMCSRn	A:	FF40 0900 <sub>H</sub>	FF40 0904 <sub>H</sub>	FF40 090C <sub>H</sub>	FF40 0910 <sub>H</sub>			
	l:	0000 0000 <sub>H</sub>	0000 0000 <sub>H</sub>	0000 0000 <sub>H</sub>	0000 0000 <sub>H</sub>			
	B:	1111 1111 1111 1111	xxxx 1111 1111 111x	xxxx xxxx 1111 xxxx	xxxx 1111 1111 1111			

Table 2-31 V850E2/FF4-G port (groups 0, 1, 3, 4) control registers (2/2)

Register		Port group n =						
Register		0	1	3	4			
PIBCn	A:	FF40 4000 <sub>H</sub>	FF40 4004 <sub>H</sub>	FF40 400C <sub>H</sub>	FF40 4010 <sub>H</sub>			
	l:	0000 <sub>H</sub>	0000 <sub>H</sub>	0000 <sub>H</sub>	0000 <sub>H</sub>			
	B:	1111 1111 1111 1111	xxxx 1111 1111 111x	xxxx xxxx 1111 xxxx	xxxx 1111 1111 1111			
PBDCn	A:	FF40 4100 <sub>H</sub>	FF40 4104 <sub>H</sub>	FF40 410C <sub>H</sub>	FF40 4110 <sub>H</sub>			
	l:	0000 <sub>H</sub>	0000 <sub>H</sub>	0000 <sub>H</sub>	0000 <sub>H</sub>			
	B:	1111 1111 1111 1111	xxxx 1111 1111 111x	xxxx xxxx 1111 xxxx	xxxx 1111 1111 1111			
PIPCn	A:	FF40 4200 <sub>H</sub>	FF40 4204 <sub>H</sub>	FF40 420C <sub>H</sub>	FF40 4210 <sub>H</sub>			
	l:	0000 <sub>H</sub>	0000 <sub>H</sub>	0000 <sub>H</sub>	0000 <sub>H</sub>			
	B:	1111 1111 1111 1111	xxxx 1111 1111 111x	xxxx xxxx 1111 xxxx	xxxx 1111 1111 1111			
PUn	A:	FF40 4300 <sub>H</sub>	FF40 4304 <sub>H</sub>	FF40 430C <sub>H</sub>	FF40 4310 <sub>H</sub>			
	l:	0000 <sub>H</sub>	0000 <sub>H</sub>	0000 <sub>H</sub>	0000 <sub>H</sub>			
	B:	1111 1111 1111 1111	xxxx 1111 1111 111x	xxxx xxxx 1111 xxxx	xxxx 1111 1111 1111			
PDn	A:	FF40 4400 <sub>H</sub>	FF40 4404 <sub>H</sub>	FF40 440C <sub>H</sub>	FF40 4410 <sub>H</sub>			
	l:	0000 <sub>H</sub>	0000 <sub>H</sub>	0000 <sub>H</sub>	0000 <sub>H</sub>			
	B:	1111 1111 1111 1111	xxxx 1111 1111 111x	xxxx xxxx 1111 xxxx	xxxx 1111 1111 1111			
PODCn	A:	FF40 4500 <sub>H</sub>	FF40 4504 <sub>H</sub>	FF40 450C <sub>H</sub>	FF40 4510 <sub>H</sub>			
	l:	0000 0000 <sub>H</sub>	0000 0000 <sub>H</sub>	0000 <sub>H</sub>	0000 <sub>H</sub>			
	B:	1111 1111 1111 1111	xxxx 1111 1111 111x	xxxx xxxx 1111 xxxx	xxxx 1111 1111 1111			
PISn	A:	FF40 4700 <sub>H</sub>	FF40 4704 <sub>H</sub>	FF40 470C <sub>H</sub>	FF40 4710 <sub>H</sub>			
	l:	FFFF <sub>H</sub>	FFFF <sub>H</sub>	FFFF <sub>H</sub>	FFFF <sub>H</sub>			
	B:	1111 1111 1111 1111	xxxx 1111 1111 111x	xxxx xxxx 1111 xxxx	xxxx 1111 1111 1111			
PISEn	A:	FF40 4800 <sub>H</sub>	FF40 4804 <sub>H</sub>	FF40 480C <sub>H</sub>	FF40 4810 <sub>H</sub>			
	l:	FFFF <sub>H</sub>	FFFF <sub>H</sub>	FFFF <sub>H</sub>	FFFF <sub>H</sub>			
	B:	1111 1111 1111 1111	xxxx 1111 1111 111x	xxxx xxxx 1111 xxxx	xxxx 1111 1111 1111			
PPCMDn	A:	FF40 4C00 <sub>H</sub>	FF40 4C04 <sub>H</sub>	FF40 4C0C <sub>H</sub>	FF40 4C10 <sub>H</sub>			
	l:	00 <sub>H</sub>	00 <sub>H</sub>	00 <sub>H</sub>	00 <sub>H</sub>			
	B:	1111 1111	1111 1111	1111 1111	1111 1111			
PPRO	A:	FF40 4B00 <sub>H</sub>	FF40 4B04 <sub>H</sub>	FF40 4B0C <sub>H</sub>	FF40 4B10 <sub>H</sub>			
TSn	l:	00 <sub>H</sub>	00 <sub>H</sub>	00 <sub>H</sub>	00 <sub>H</sub>			
	B:	xxxx xxx1	xxxx xxx1	xxxx xxx1	xxxx xxx1			

Table 2-32 V850E2/FF4-G port (groups 10, JP0) control registers (1/2)

		Port group n =							
Regis	ster	10	JP0 <sup>a</sup>						
Pn	A:	FF40 0028 <sub>H</sub>	FF44 0000 <sub>H</sub>						
-	l:	0000 <sub>H</sub>	00 <sub>H</sub>						
-	B:	xxx1 1111 1111 1xxx	xx11 1111						
PSRn	A:	FF40 0128 <sub>H</sub>	FF44 0010 <sub>H</sub>						
-	l:	0000 0000 <sub>H</sub>	0000 0000 <sub>H</sub>						
-	B:	xxx1 1111 1111 1xxx	xxxx xxxx xx11 1111						
PNOTn	A:	FF40 0728 <sub>H</sub>	FF44 0070 <sub>H</sub>						
-	l:	0000 <sub>H</sub>	00 <sub>H</sub>						
-	B:	xxx1 1111 1111 1xxx	xx11 1111						
PPRn	A:	FF40 0228 <sub>H</sub>	FF44 0020 <sub>H</sub>						
-	l:	FFFF <sub>H</sub>	00 <sub>H</sub>						
-	B:	xxx1 1111 1111 1xxx	xx11 1111						
PMn	A:	FF40 0328 <sub>H</sub>	FF44 0030 <sub>H</sub>						
-	l:	FFFF <sub>H</sub>	FF <sub>H</sub>						
-	B:	xxx1 1111 1111 1xxx	xx11 1111						
PMCn	A:	FF40 0428 <sub>H</sub>	FF44 0040 <sub>H</sub>						
-	l:	0000 <sub>H</sub>	00 <sub>H</sub>						
-	B:	xxxx 111x xxxx xxxx	xx1x 1111						
PFCn	A:	-	FF44 0050 <sub>H</sub>						
-	l:		00 <sub>H</sub>						
 	B:		xxxx 1111						
PFCEn	A:	-	_						
-	l:								
-	B:								
PMSRn	A:	FF40 0828 <sub>H</sub>	FF44 0080 <sub>H</sub>						
-	l:	0000 FFFF <sub>H</sub>	0000 00FF <sub>H</sub>						
-	B:	xxx1 1111 1111 1xxx	xxxx xxxx xx11 1111						
PMCSRn	A:	FF40 0928 <sub>H</sub>	FF44 0090 <sub>H</sub>						
-	l:	0000 0000 <sub>H</sub>	0000 0000 <sub>H</sub>						
-	B:	xxxx 111x xxxx xxxx	xxxx xxxx xx1x 1111						
PIBCn	A:	FF40 4028 <sub>H</sub>	FF44 0400 <sub>H</sub>						
-	l:	0000 <sub>H</sub>	00 <sub>H</sub>						
	B:	xxx1 1111 1111 1xxx	xx11 1111						
PBDCn	A:	FF40 4128 <sub>H</sub>	FF44 0410 <sub>H</sub>						
	l:	0000 <sub>H</sub>	00 <sub>H</sub>						
	B:	xxx1 1111 1111 1xxx	xx11 1111						
PIPCn	A:		_						
	l:								
	B:								
PUn	A:		FF44 0430 <sub>H</sub>						
	l:		00 <sub>H</sub>						
	B:		xx11 1111						

Table 2-32 V850E2/FF4-G port (groups 10, JP0) control registers (2/2)

Domi	-1		Port g	roup n =	
Regis	ster	10	JP0 <sup>a</sup>		
PDn	A:	-	FF44 0440 <sub>H</sub>		
	l:		00 <sub>H</sub>		
	B:		xx11 1111		
PODCn	A:	FF40 4528 <sub>H</sub>	FF44 0450 <sub>H</sub>		
	l:	0000 0000 <sub>H</sub>	0000 0000 <sub>H</sub>		
	B:	xxx1 1111 1111 1xxx	xxxx xxxx xx11 1111		
PISn	A:	-	FF44 0470 <sub>H</sub>		
	l:		FF <sub>H</sub>		
	B:		xx11 1111		
PISEn	A:	-	FF44 0480 <sub>H</sub>		
	l:		FF <sub>H</sub>		
	B:		xx11 1111		
PPCMDn	A:	FF40 4C28 <sub>H</sub>	FF44 04C0 <sub>H</sub>		
	l:	00 <sub>H</sub>	00 <sub>H</sub>		
	B:	1111 1111	1111 1111		
PPRO	A:	FF40 4B28 <sub>H</sub>	FF44 04B0 <sub>H</sub>		
TSn	l:	00 <sub>H</sub>	00 <sub>H</sub>		
	B:	xxxx xxx1	xxxx xxx1		

a) The JTAG port group registers are identified by a "J" prefix, with n = 0. For example, JP0 stands for the register name of Pn.

#### 2.4.4 V850E2/FG4-G port functions

This section summarizes all port functions of the V850E2/FG4-G devices and its port control registers.

#### (1) V850E2/FG4-G general I/O functions

The table below shows all alternative functions, that can be applied to the V850E2/FG4-G ports.

It also gives the settings of the control bits PMCn\_m, PFCn\_m, PFCEn\_m and PMn\_m to the respective port into the different modes.

Table 2-33 V850E2/FG4-G general I/O functions (1/3)

Port mode	Alternative mode										
PMCn_ m = 0		PMCn_m = 1									
	PFCEn_m = 0	), PFCn_m = 0	PFCEn_m = 0	, PFCn_m = 1	PFCEn_m = 1	, PFCn_m = 0	PFCEn_m = 1	I, PFCn_m = 1			
,	PMn_m = 1	PMn_m = 0	PMn_m = 1	PMn_m = 0	PMn_m = 1	PMn_m = 0	PMn_m = 1	PMn_m = 0			
,	ALT_IN1	ALT_OUT1	ALT_IN2	ALT_OUT2	ALT_IN3	ALT_OUT3	ALT_IN4	ALT_OUT4			
Port grou	p 0 (Always-On	-Area, E0VDD/E0	VSS power sup	ply):							
P0_0	DPIN0		CSIG4SSI		ADCA0 TRG0		INTP0				
P0_1	DPIN1		CSIG4DCS <sup>c</sup>	CSIG4SO	URTE2RX		INTP1	TAUB0O1			
P0_2	DPIN2		CSIG4SI		ADCA0 TRG2	URTE2TX	INTP2	TAUB0O2			
P0_3	DPIN3		CSIG	4SC <sup>a</sup>	ADCA0 TRG1		INTP3				
P0_4	DPIN4	FCN0TX					INTP11				
P0_5	FCN0RX/ DPIN5						INTP12				
P0_6	FCN1RX/ DPIN6	URTE11TX	KR0I1		NMI						
P0_7	URTE11RX/ DPIN7	FCN1TX	KR0I2		INTP4						
P0_8	DPIN8	URTE10TX	KR0I3	FCN3TX <sup>b</sup>	INTP5	TAUB0O5	IICBO	SDAa			
P0_9	URTE10RX/ DPIN9	FCN2TX	KR0I4		INTP6	TAUB0O6	IICBO	)SCL <sup>a</sup>			
P0_10	DPIN10	URTE11TX	FCN3RX <sup>b</sup>		INTP9						
P0_11	URTE11RX/ DPIN11		FCN2RX		INTP10						
P0_12	TAUJ0I0/ DPIN12	TAUJ0O0	KR0I0		INTP8	FCN4TX <sup>b</sup>	CSIG0SSI				
P0_13	TAUJ0I1/ DPIN13	TAUJ0O1	KR0I5		INTP7	FCN5TX <sup>b</sup>	CSIG0SI				
P0_14	TAUJ0I2	TAUJ0O2/ DPO	KR016		FCN5RX <sup>b</sup>		CSIG0DCS <sup>c</sup>	CSIG0SO			
P0_15	TAUJ0I3	TAUJ0O3/APO	KR0I7		FCN4RX <sup>b</sup>		CSIG	60SC <sup>a</sup>			

Table 2-33 V850E2/FG4-G general I/O functions (2/3)

Port mode	Alternative mode										
PMCn_ m = 0	PMCn_m = 1										
	PFCEn_m = 0	), PFCn_m = 0	PFCEn_m = 0	), PFCn_m = 1	PFCEn_m = '	1, PFCn_m = 0	PFCEn_m = 1	, PFCn_m = 1			
	PMn_m = 1	PMn_m = 0	PMn_m = 1	PMn_m = 0	PMn_m = 1	PMn_m = 0	PMn_m = 1	PMn_m = 0			
	ALT_IN1	ALT_OUT1	ALT_IN2	ALT_OUT2	ALT_IN3	ALT_OUT3	ALT_IN4	ALT_OUT4			
Port grou	p 1 (Isolated-Ar	ea-0, E1VDD/E1\	/SS power supp	oly):							
P1_1	TAUB0I1	TAUB0O1					FCN1RX	FCN0TX			
P1_2	TAUB0I2	TAUB0O2					CSIG7SI	FCN1TX			
P1_3	TAUB0I3	TAUB0O3	FCN3RX <sup>b</sup>				CSIG7DCS <sup>c</sup>	CSIG7SO			
P1_4	TAUB0I4	TAUB0O4		FCN3TX <sup>b</sup>			CSIG	7SC <sup>a</sup>			
P1_5	TAUB0I5	TAUB0O5	FCN4RX <sup>b</sup>				CSIG7RYI	CSIG7RYO			
P1_6	TAUB0I6	TAUB0O6		FCN4TX <sup>b</sup>			CSIG7SSI				
P1_7	TAUB017	TAUB0O7					FCN0RX				
P1_8	TAUB018	TAUB0O8					FCN2RX				
P1_9	TAUB019	TAUB0O9	INTP3					FCN2TX			
P1_10	TAUB0I10	TAUB0O10	FCN5RX <sup>b</sup>				INTP4				
P1_11	TAUB0I11	TAUB0O11		FCN5TX <sup>b</sup>			INTP5				
P1_12	TAUB0I12	TAUB0O12					INTP6				
P1_13	TAUB0I13	TAUB0O13					INTP7				
P1_14	TAUB0I14	TAUB0O14					INTP8				
P1_15	TAUB0I15	TAUB0O15					INTP9				
Port grou	p 3 (Isolated-Ar	ea-0, E1VDD/E1\	/SS power supp	oly):							
P3_2			TAUB012	TAUB0O2	KR0I7						
P3_3			TAUB0I3	TAUB0O3	KR016						
P3_4			TAUB0I4	TAUB0O4	KR0I5		CSIG0RYI	CSIG0RYO			
P3_5			TAUB0I5	TAUB0O5	KR0I4		CSIG	0SC <sup>a</sup>			
P3_6			TAUB0I6	TAUB0O6			CSIG0DCS <sup>c</sup>	CSIG0SO			
P3_7			TAUB017	TAUB0O7			CSIG0SI				
Port grou	p 4 (Isolated-Ar	ea-0, E1VDD/E1\	/SS power supp	oly):							
P4_0			TAUB0I13	TAUB0O13			FCN0RX				
P4_1			TAUB0I14	TAUB0O14			URTE2RX	FCN0TX			
P4_2			TAUB0I15	TAUB0O15			FCN1RX	URTE2TX			
P4_3			CSIG0SI	URTE10TX				FCN1TX			
P4_4	INTP2		URTE10RX	CSIG0SO			FCN2RX				
P4_5			CSIG	i0SC <sup>a</sup>	KR0I3			FCN2TX			
P4_6			CSIG4SI	URTE11TX	KR0I2		FCN3RX <sup>b</sup>				
P4_7	INTP4		URTE11RX	CSIG4SO	KR0I1			FCN3TX <sup>b</sup>			
P4_8			CSIG	4SC <sup>a</sup>	KR0I0		FCN4RX <sup>b</sup>				
P4_9				CSIG0RYO				FCN4TX <sup>b</sup>			
P4_10			CSIG4RYI				FCN5RX <sup>b</sup>				
P4_11								FCN5TX <sup>b</sup>			
Port grou	p 10 (Isolated-A	rea-0, A0VDD/A	OVSS power sup	pply):	•	•		•			
P10_0											
P10_1											
P10_2											
P10_3											
P10_4											

Table 2-33 V850E2/FG4-G general I/O functions (3/3)

Port mode	Alternative mode							
PMCn_ m = 0								
	PFCEn_m = 0	), PFCn_m = 0	PFCEn_m = 0	), PFCn_m = 1	PFCEn_m = 1	, PFCn_m = 0	PFCEn_m = 1	, PFCn_m = 1
	PMn_m = 1	PMn_m = 0	PMn_m = 1	PMn_m = 0	PMn_m = 1	PMn_m = 0	PMn_m = 1	PMn_m = 0
	ALT_IN1	ALT_OUT1	ALT_IN2	ALT_OUT2	ALT_IN3	ALT_OUT3	ALT_IN4	ALT_OUT4
P10_5								
P10_6								
P10_7								
P10_8								
P10_9	ADCA0 TRG0							
P10_10	ADCA0 TRG1							
P10_11	ADCA0 TRG2							
P10_12								
P10_13								
P10_14								
P10_15								
Port grou	p 27(Isolated-A	rea-0, E1VDD/ E1	IVSS power sup	oply):	•		•	
P27_0	INTP0							
P27_1	INTP1							
P27_2	INTP2							
P27_3	INTP3							
P27_4	INTP4							
P27_5	INTP5							
Port grou	p JP0 (Always-0	On-Area, E0VDD	/E0VSS power s	supply):				
JP0_0	INTP0		TAUJ010	TAUJ0O0				
JP0_1	INTP1		TAUJ0I1	TAUJ0O1				
JP0_2	INTP2		TAUJ0I2	TAUJ0O2				
JP0_3	INTP3		TAUJ0I3	TAUJ0O3				
JP0_4								
JP0_5	NMI					_		

a) To use this alternative function, set the PIPCn.PIPCnm bit to 1. Input or output is not affected by the PMn.PMnm bit setting.

b) This alternative function is not available in µPD70F4179.

c) To use this alternative function, set the CSIGnCTL1.CSIGnDCS bit to 1 (Data Consistency Check enable) and also set the PIPCn.PIPCnm or PBDCn.PBDCnm bit to 1. Data consistency check is not affected by the PMn.PMnm bit setting.

#### (2) V850E2/FG4-G port control registers

The following table summarizes all V850E2/FG4-G port control registers, their addresses and intitial values.

Tables legend A: Register address

I: Initial value

B: Available bits

1: available, x: not availableright: bit 0, left: bit 15

Table 2-34 V850E2/FG4-G port (groups 0, 1, 3, 4) control registers (1/2)

Register		Port group n =							
Register		0	1	3	4				
Pn	A:	FF40 0000 <sub>H</sub>	FF40 0004 <sub>H</sub>	FF40 000C <sub>H</sub>	FF40 0010 <sub>H</sub>				
	l:	0000 <sub>H</sub>	0000 <sub>H</sub>	0000 <sub>H</sub>	0000 <sub>H</sub>				
	B:	1111 1111 1111 1111	1111 1111 1111 111x	xxxx xxxx 1111 11xx	xxxx 1111 1111 1111				
PSRn	A:	FF40 0100 <sub>H</sub>	FF40 0104 <sub>H</sub>	FF40 010C <sub>H</sub>	FF40 0110 <sub>H</sub>				
	l:	0000 0000 <sub>H</sub>	0000 0000 <sub>H</sub>	0000 0000 <sub>H</sub>	0000 0000 <sub>H</sub>				
	B:	1111 1111 1111 1111	1111 1111 1111 111x	xxxx xxxx 1111 11xx	xxxx 1111 1111 1111				
PNOTn	A:	FF40 0700 <sub>H</sub>	FF40 0704 <sub>H</sub>	FF40 070C <sub>H</sub>	FF40 0710 <sub>H</sub>				
	l:	0000 <sub>H</sub>	0000 <sub>H</sub>	0000 <sub>H</sub>	0000 <sub>H</sub>				
	B:	1111 1111 1111 1111	1111 1111 1111 111x	xxxx xxxx 1111 11xx	xxxx 1111 1111 1111				
PPRn	A:	FF40 0200 <sub>H</sub>	FF40 0204 <sub>H</sub>	FF40 020C <sub>H</sub>	FF40 0210 <sub>H</sub>				
	l:	0000 <sub>H</sub>	0000 <sub>H</sub>	0000 <sub>H</sub>	0000 <sub>H</sub>				
	B:	1111 1111 1111 1111	1111 1111 1111 111x	xxxx xxxx 1111 11xx	xxxx 1111 1111 1111				
PMn	A:	FF40 0300 <sub>H</sub>	FF40 0304 <sub>H</sub>	FF40 030C <sub>H</sub>	FF40 0310 <sub>H</sub>				
	l:	FFFF <sub>H</sub>	FFFF <sub>H</sub>	FFFF <sub>H</sub>	FFFF <sub>H</sub>				
	B:	1111 1111 1111 1111	1111 1111 1111 111x	xxxx xxxx 1111 11xx	xxxx 1111 1111 1111				
PMCn	A:	FF40 0400 <sub>H</sub>	FF40 0404 <sub>H</sub>	FF40 040C <sub>H</sub>	FF40 0410 <sub>H</sub>				
	l:	0000 <sub>H</sub>	0000 <sub>H</sub>	0000 <sub>H</sub>	0000 <sub>H</sub>				
	B:	1111 1111 1111 1111	1111 1111 1111 111x	xxxx xxxx 1111 11xx	xxxx 1111 1111 1111				
PFCn	A:	FF40 0500 <sub>H</sub>	FF40 0504 <sub>H</sub>	FF40 050C <sub>H</sub>	FF40 0510 <sub>H</sub>				
	l:	0000 <sub>H</sub>	0000 <sub>H</sub>	0000 <sub>H</sub>	0000 <sub>H</sub>				
	B:	1111 1111 1111 1111	1111 1111 1111 111x	xxxx xxxx 1111 11xx	xxxx 1111 1111 1111				
PFCEn	A:	FF40 0600 <sub>H</sub>	FF40 0604 <sub>H</sub>	FF40 060C <sub>H</sub>	FF40 0610 <sub>H</sub>				
	l:	0000 <sub>H</sub>	0000 <sub>H</sub>	0000 <sub>H</sub>	0000 <sub>H</sub>				
	B:	1111 1111 1111 1111	1111 1111 1111 111x	xxxx xxxx 1111 11xx	xxxx 1111 1111 1111 xxxx 11x1 1111 1111				
PMSRn	A:	FF40 0800 <sub>H</sub>	FF40 0804 <sub>H</sub>	FF40 080C <sub>H</sub>	FF40 0810 <sub>H</sub>				
	l:	0000 FFFF <sub>H</sub>	0000 FFFF <sub>H</sub>	0000 FFFF <sub>H</sub>	0000 FFFF <sub>H</sub>				
	B:	1111 1111 1111 1111	11111 1111 1111 111x	xxxx xxxx 1111 11xx	xxxx 1111 1111 1111				
PMCSRn	A:	FF40 0900 <sub>H</sub>	FF40 0904 <sub>H</sub>	FF40 090C <sub>H</sub>	FF40 0910 <sub>H</sub>				
	l:	0000 0000 <sub>H</sub>	0000 0000 <sub>H</sub>	0000 0000 <sub>H</sub>	0000 0000 <sub>H</sub>				
	B:	1111 1111 1111 1111	1111 1111 1111 111x	xxxx xxxx 1111 11xx	xxxx 1111 1111 1111				

Table 2-34 V850E2/FG4-G port (groups 0, 1, 3, 4) control registers (2/2)

Register		Port group n =						
Register		0	1	3	4			
PIBCn	A:	FF40 4000 <sub>H</sub>	FF40 4004 <sub>H</sub>	FF40 400C <sub>H</sub>	FF40 4010 <sub>H</sub>			
	l:	0000 <sub>H</sub>	0000 <sub>H</sub>	0000 <sub>H</sub>	0000 <sub>H</sub>			
	B:	1111 1111 1111 1111	1111 1111 1111 111x	xxxx xxxx 1111 11xx	xxxx 1111 1111 1111			
PBDCn	A:	FF40 4100 <sub>H</sub>	FF40 4104 <sub>H</sub>	FF40 410C <sub>H</sub>	FF40 4110 <sub>H</sub>			
	l:	0000 <sub>H</sub>	0000 <sub>H</sub>	0000 <sub>H</sub>	0000 <sub>H</sub>			
	B:	1111 1111 1111 1111	1111 1111 1111 111x	xxxx xxxx 1111 11xx	xxxx 1111 1111 1111			
PIPCn	A:	FF40 4200 <sub>H</sub>	FF40 4204 <sub>H</sub>	FF40 420C <sub>H</sub>	FF40 4210 <sub>H</sub>			
	l:	0000 <sub>H</sub>	0000 <sub>H</sub>	0000 <sub>H</sub>	0000 <sub>H</sub>			
	B:	1111 1111 1111 1111	1111 1111 1111 111x	xxxx xxxx 1111 11xx	xxxx 1111 1111 1111			
PUn	A:	FF40 4300 <sub>H</sub>	FF40 4304 <sub>H</sub>	FF40 430C <sub>H</sub>	FF40 4310 <sub>H</sub>			
	l:	0000 <sub>H</sub>	0000 <sub>H</sub>	0000 <sub>H</sub>	0000 <sub>H</sub>			
	B:	1111 1111 1111 1111	1111 1111 1111 111x	xxxx xxxx 1111 11xx	xxxx 1111 1111 1111			
PDn	A:	FF40 4400 <sub>H</sub>	FF40 4404 <sub>H</sub>	FF40 440C <sub>H</sub>	FF40 4410 <sub>H</sub>			
	l:	0000 <sub>H</sub>	0000 <sub>H</sub>	0000 <sub>H</sub>	0000 <sub>H</sub>			
	B:	1111 1111 1111 1111	1111 1111 1111 111x	xxxx xxxx 1111 11xx	xxxx 1111 1111 1111			
PODCn	A:	FF40 4500 <sub>H</sub>	FF40 4504 <sub>H</sub>	FF40 450C <sub>H</sub>	FF40 4510 <sub>H</sub>			
	l:	0000 0000 <sub>H</sub>	0000 0000 <sub>H</sub>	0000 0000 <sub>H</sub>	0000 0000 <sub>H</sub>			
	B:	1111 1111 1111 1111	1111 1111 1111 111x	xxxx xxxx 1111 11xx	xxxx 1111 1111 1111			
PISn	A:	FF40 4700 <sub>H</sub>	FF40 4704 <sub>H</sub>	FF40 470C <sub>H</sub>	FF40 4710 <sub>H</sub>			
	l:	FFFF <sub>H</sub>	FFFF <sub>H</sub>	FFFF <sub>H</sub>	FFFF <sub>H</sub>			
	B:	1111 1111 1111 1111	1111 1111 1111 111x	xxxx xxxx 1111 11xx	xxxx 1111 1111 1111			
PISEn	A:	FF40 4800 <sub>H</sub>	FF40 4804 <sub>H</sub>	FF40 480C <sub>H</sub>	FF40 4810 <sub>H</sub>			
	l:	FFFF <sub>H</sub>	FFFF <sub>H</sub>	FFFF <sub>H</sub>	FFFF <sub>H</sub>			
	B:	1111 1111 1111 1111	1111 1111 1111 111x	xxxx xxxx 1111 11xx	xxxx 1111 1111 1111			
PPCMDn	A:	FF40 4C00 <sub>H</sub>	FF40 4C04 <sub>H</sub>	FF40 4C0C <sub>H</sub>	FF40 4C10 <sub>H</sub>			
	l:	00 <sub>H</sub>	00 <sub>H</sub>	00 <sub>H</sub>	00 <sub>H</sub>			
	B:	1111 1111	1111 1111	1111 1111	1111 1111			
PPROTSn	A:	FF40 4B00H	FF40 4B04H	FF40 4B0CH	FF40 4B10H			
	l:	00 <sub>H</sub>	00 <sub>H</sub>	00 <sub>H</sub>	00 <sub>H</sub>			
	B:	xxxx xxx1	xxxx xxx1	xxxx xxx1	xxxx xxx1			

Table 2-35 V850E2/FG4-G port (groups 10, 27, JP0) control registers (1/2)

Pn	er	10			Port group n =						
Pn		10	27	JP0 <sup>a</sup>							
F	A:	FF40 0028 <sub>H</sub>	FF40 006C <sub>H</sub>	FF44 0000 <sub>H</sub>							
	I:	0000 <sub>H</sub>	0000 <sub>H</sub>	00 <sub>H</sub>							
	B:	1111 1111 1111 1111	xxxx xxxx xx11 1111	xx11 1111							
PSRn	A:	FF40 0128 <sub>H</sub>	FF40 016C <sub>H</sub>	FF44 0010 <sub>H</sub>							
	I:	0000 0000 <sub>H</sub>	0000 0000 <sub>H</sub>	0000 0000 <sub>H</sub>							
	B:	1111 1111 1111 1111	xxxx xxxx xx11 1111	xxxx xxxx xx11 1111							
PNOTn	A:	FF40 0728 <sub>H</sub>	FF40 076C <sub>H</sub>	FF44 0070 <sub>H</sub>							
	l:	0000 <sub>H</sub>	0000 <sub>H</sub>	00 <sub>H</sub>							
	B:	1111 1111 1111 1111	xxxx xxxx xx11 1111	xx11 1111							
PPRn	A:	FF40 0228 <sub>H</sub>	FF40 026C <sub>H</sub>	FF44 0020 <sub>H</sub>							
	l:	0000 <sub>H</sub>	0000 <sub>H</sub>	00 <sub>H</sub>							
	B:	1111 1111 1111 1111	xxxx xxxx xx11 1111	xx11 1111							
PMn	A:	FF40 0328 <sub>H</sub>	FF40 036C <sub>H</sub>	FF44 0030 <sub>H</sub>							
	l:	FFFF <sub>H</sub>	FFFF <sub>H</sub>	FF <sub>H</sub>							
	B:	1111 1111 1111 1111	xxxx xxxx xx11 1111	xx11 1111							
PMCn	A:	FF40 0428 <sub>H</sub>	FF40 046C <sub>H</sub>	FF44 0040 <sub>H</sub>							
	l:	0000 <sub>H</sub>	0000 <sub>H</sub>	00 <sub>H</sub>							
	B:	xxxx 111x xxxx xxxx	xxxx xxxx xx11 1111	xx1x 1111							
PFCn	A:	_	-	FF44 0050 <sub>H</sub>							
	l:			00 <sub>H</sub>							
	B:			xxxx 1111							
PFCEn	A:		_	_							
	l:										
	B:			-							
PMSRn	A:	FF40 0828 <sub>H</sub>	FF40 086C <sub>H</sub>	FF44 0080 <sub>H</sub>							
	l:	0000 FFFF <sub>H</sub>	0000 FFFF <sub>H</sub>	0000 00FF <sub>H</sub>							
	B:	1111 1111 1111 1111	xxxx xxxx xx11 1111	xxxx xxxx xx11 1111							
PMCSRn	A:	FF40 0928 <sub>H</sub>	FF40 096C <sub>H</sub>	FF44 0090 <sub>H</sub>							
	l:	0000 0000 <sub>H</sub>	0000 0000 <sub>H</sub>	0000 0000 <sub>H</sub>							
	B:	xxxx 111x xxxx xxxx	xxxx xxxx xx11 1111	xxxx xxxx xx1x 1111							
PIBCn	A:	FF40 4028 <sub>H</sub>	FF40 406C <sub>H</sub>	FF44 0400 <sub>H</sub>							
	l:	0000 <sub>H</sub>	0000 <sub>H</sub>	00 <sub>H</sub>							
	B:	xxxx 1111 1111 1111	xxxx xxxx xx11 1111	xx11 1111							
PBDCn	A:	FF40 4128 <sub>H</sub>	FF40 416C <sub>H</sub>	FF44 0410 <sub>H</sub>							
	l:	0000 <sub>H</sub>	0000 <sub>H</sub>	00 <sub>H</sub>							
	B:	1111 1111 1111 1111	xxxx xxxx xx11 1111	xx11 1111							
PIPCn	A:	_	_	_							
	l:										
-	B:										
PUn	A:		FF40 436C <sub>H</sub>	FF44 0430 <sub>H</sub>							
-	l:		0000 <sub>H</sub>	00 <sub>H</sub>							
-	B:		xxxx xxxx xx11 1111	xx11 1111							

Table 2-35 V850E2/FG4-G port (groups 10, 27, JP0) control registers (2/2)

Degiat		Port group n =					
Regist	.eı	10	27	JP0 <sup>a</sup>			
PDn	A:	-	FF40 446C <sub>H</sub>	FF44 0440 <sub>H</sub>			
	l:		0000 <sub>H</sub>	0000 <sub>H</sub>			
	B:		xxxx xxxx xx11 1111	xx11 1111			
PODCn	A:	FF40 4528 <sub>H</sub>	FF40 456C <sub>H</sub>	FF44 0450 <sub>H</sub>			
	l:	0000 0000 <sub>H</sub>	0000 0000 <sub>H</sub>	0000 0000 <sub>H</sub>			
	B:	1111 1111 1111 1111	xxxx xxxx xx11 1111	xxxx xxxx xx11 1111			
PISn	A:	-	FF40 476C <sub>H</sub>	FF44 0470 <sub>H</sub>			
	l:		FFFF <sub>H</sub>	FF <sub>H</sub>			
	B:		xxxx xxxx xx11 1111	xx11 1111			
PISEn	A:	-	FF40 486C <sub>H</sub>	FF44 0480 <sub>H</sub>			
	l:		FFFF <sub>H</sub>	FF <sub>H</sub>			
	B:		xxxx xxxx xx11 1111	xx11 1111			
PPCMDn	A:	FF40 4C28 <sub>H</sub>	FF40 4C6C <sub>H</sub>	FF44 04C0 <sub>H</sub>			
	l:	00 <sub>H</sub>	00 <sub>H</sub>	00 <sub>H</sub>			
	B:	1111 1111	1111 1111	1111 1111			
PPROTSn	A:	FF40 4B28 <sub>H</sub>	FF40 4B6C <sub>H</sub>	FF44 04B0 <sub>H</sub>			
	l:	00 <sub>H</sub>	00 <sub>H</sub>	00 <sub>H</sub>			
	B:	xxxx xxx1	xxxx xxx1	xxxx xxx1			

a) The JTAG port group registers are identified by a "J" prefix, with n = 0. For example, JP0 stands for the register name of Pn.

### 2.4.5 Non-port input/output signals

Following signals are input/output via pins without port functionality. Thus no port control registers are available for these pins:

Table 2-36 General pin functions

Mode signals	• FLMD0 • RESET
Oscillator/clock connections	• X1, X2
Power supply	all power supply and voltage reference signals

#### 2.4.6 Alphabetic pin function list

The following table lists all pin signals in alphabetic order and the ports, they can be assigned to.

Pins which are not assigned to any ports, are also listed in the section "Non-port input/output signals" above.

**Note** The table shows all V850E2/Fx4-G signals and does not note the availability of a signal on a certain device.

Table 2-37 Alphabetic pin function list (1/4)

Pin name	I/O	Pin function	Port
A0VDD	_	A/D Converter 0 voltage supply	-
A0VSS	_	A/D Converter 0 ground	_
ADAA0I0	ı	A/D Converter 0 input channel 0	P10_0
ADAA0I1	ı	A/D Converter 0 input channel 1	P10_1
ADAA0I2	ı	A/D Converter 0 input channel 2	P10_2
ADAA0I3	ı	A/D Converter 0 input channel 3	P10_3
ADAA0I4	I	A/D Converter 0 input channel 4	P10_4
ADAA0I5	ı	A/D Converter 0 input channel 5	P10_5
ADAA0I6	I	A/D Converter 0 input channel 6	P10_6
ADAA017	ı	A/D Converter 0 input channel 7	P10_7
ADAA0I8	ı	A/D Converter 0 input channel 8	P10_8
ADAA0I9	ı	A/D Converter 0 input channel 9	P10_9
ADAA0I10	ı	A/D Converter 0 input channel 10	P10_10
ADAA0I11	I	A/D Converter 0 input channel 11	P10_11
ADAA0I12	I	A/D Converter 0 input channel 12	P10_12
ADAA0I13	I	A/D Converter 0 input channel 13	P10_13
ADAA0I14	I	A/D Converter 0 input channel 14	P10_14
ADAA0I15	ı	A/D Converter 0 input channel 15	P10_15
ADAA0TRG0	I	A/D Converter 0 trigger 0	P0_0, P10_9
ADAA0TRG1	I	A/D Converter 0 trigger 1	P0_3, P10_10
ADAA0TRG2	I	A/D Converter 0 trigger 2	P0_2, P10_11
APO	0	Wake-up Sequencer analog input signals sources activation	P0_15
CSIG0RY	I/O	Clocked Serial I/F G 0 handshake signal	P3_4
	0		P4_9
CSIG0SC	I/O	Clocked Serial I/F G 0 data clock	P0_15, P3_5, P4_5
CSIG0SI	ı	Clocked Serial I/F G 0 serial data input	P0_13, P3_7, P4_3
CSIG0SO	0	Clocked Serial I/F G 0 serial data output	P0_14, P3_6, P4_4
CSIG0SSI	ı	Clocked Serial I/F G 0 slave select input	P0_12
CSIG4RY	I	Clocked Serial I/F G 4 handshake signal	P4_10
CSIG4SC	I/O	Clocked Serial I/F G 4 data clock	P0_3, P4_8
CSIG4SI	ı	Clocked Serial I/F G 4 serial data input	P0_2, P4_6
CSIG4SO	0	Clocked Serial I/F G 4 serial data output	P0_1, P4_7
CSIG4SSI	I	Clocked Serial I/F G 4 slave select input	P0_0

Table 2-37 Alphabetic pin function list (2/4)

Pin name	I/O	Pin function	Port
CSIG7RY	I/O	Clocked Serial I/F G 7 handshake signal	P1_5
CSIG7SC	I/O	Clocked Serial I/F G 7 data clock	P1_4
CSIG7SI	ı	Clocked Serial I/F G 7 serial data input	P1_2
CSIG7SO	0	Clocked Serial I/F G 7 serial data output	P1_3
CSIG7SSI	I	Clocked Serial I/F G 7 slave select input	P1_6
DCUTRDY	0	Debug I/F ready signal	JP0_5
DCUTCK	I	Debug I/F clock	JP0_2
DCUTDI	I	Debug I/F data input	JP0_0
DCUTDO	0	Debug I/F data output	JP0_1
DCUTMS	I	Debug I/F mode select	JP0_3
DCUTRST	I	Debug I/F reset	JP0_4
DPIN0	I	Wake-up Sequencer digital input signal 0	P0_0
DPIN1	I	Wake-up Sequencer digital input signal 1	P0_1
DPIN2	I	Wake-up Sequencer digital input signal 2	P0_2
DPIN3	I	Wake-up Sequencer digital input signal 3	P0_3
DPIN4	I	Wake-up Sequencer digital input signal 4	P0_4
DPIN5	I	Wake-up Sequencer digital input signal 5	P0_5
DPIN6	I	Wake-up Sequencer digital input signal 6	P0_6
DPIN7	I	Wake-up Sequencer digital input signal 7	P0_7
DPIN8	I	Wake-up Sequencer digital input signal 8	P0_8
DPIN9	I	Wake-up Sequencer digital input signal 9	P0_9
DPIN10	I	Wake-up Sequencer digital input signal 10	P0_10
DPIN11	I	Wake-up Sequencer digital input signal 11	P0_11
DPIN12	I	Wake-up Sequencer digital input signal 12	P0_12
DPIN13	I	Wake-up Sequencer digital input signal 13	P0_13
DPO	0	Wake-up Sequencer digital input signals sources activation	P0_14
EnVDD	_	Port buffer voltage supply	_
EnVSS	_	Port buffer ground	_
FCN0RX	I	CAN I/F 0 receive input	P0_5, P1_7, P4_0
FCN0TX	0	CAN I/F 0 transmit output	P0_4, P1_1, P4_1
FCN1RX	I	CAN I/F 1 receive input	P0_6, P1_1, P4_2
FCN1TX	0	CAN I/F 1 transmit output	P0_7, P1_2, P4_3
FCN2RX	ı	CAN I/F 2 receive input	P0_11, P1_8, P4_4
FCN2TX	0	CAN I/F 2 transmit output	P0_9, P1_9, P4_5
FCN3RX	I	CAN I/F 3 receive input	P0_10, P1_3, P4_6
FCN3TX	0	CAN I/F 3 transmit output	P0_8, P1_4, P4_7
FCN4RX	I	CAN I/F 4 receive input	P0_15, P1_5, P4_8
FCN4TX	0	CAN I/F 4 transmit output	P0_12, P1_6, P4_9
FCN5RX	I	CAN I/F 5 receive input	P0_14, P1_10, P4_10
FCN5TX	0	CAN I/F 5 transmit output	P0_13, P1_11, P4_11
FLCS0SCI	I	Flash programmer synchroneous I/F clock input	JP0_2

Table 2-37 Alphabetic pin function list (3/4)

Pin name	I/O	Pin function	Port
FLCS0SI	ı	Flash programmer synchroneous I/F data input	JP0_0
FLCS0SO	0	Flash programmer synchroneous I/F data output	JP0_1
FLMD0	ı	Primary operating mode select pin	_
FLMD1	ı	Secondary operating mode select pin	P0_1
FLUR0RTX	I/O	Flash programmer asynchroneous I/F data input/output	JP0_0
IOVDD	_	Flash voltage supply	_
IICB0SCL	I/O	I <sup>2</sup> C Interface 0 clock signal	P0_9
IICB0SDA	I/O	I <sup>2</sup> C Interface 0 data/address signal	P0_8
INTP0	ı	External interrupt input 0	P0_0, JP0_0, P27_0
INTP1	ı	External interrupt input 1	P0_1, JP0_1, P27_1
INTP2	ı	External interrupt input 2	P0_2, P4_4, JP0_2, P27_2
INTP3	ı	External interrupt input 3	P0_3, P1_9, JP0_3, P27_3
INTP4	ı	External interrupt input 4	P0_7, P1_10, P4_7, P27_4
INTP5	ı	External interrupt input 5	P0_8, P1_11, P27_5
INTP6	1	External interrupt input 6	P0_9, P1_12,
INTP7	1	External interrupt input 7	P0_13, P1_13,
INTP8	1	External interrupt input 8	P0_12, P1_14
INTP9	1	External interrupt input 9	P0_10, P1_15
INTP10	· 	External interrupt input 10	P0_11
INTP11		External interrupt input 11	P0_4
INTP12	· 	External interrupt input 12	P0_5
KRI0	· 	Key Return input 0	P0_12, P4_8
KRI1	i	Key Return input 1	P0_6, P4_7
KRI2	· 	Key Return input 2	P0_7, P4_6
KRI3	<u> </u>	Key Return input 3	P0_8, P4_5
KRI4	<u> </u>	Key Return input 4	P0_9, P3_5
KRI5	<u> </u>	Key Return input 5	P0_13, P3_4
KRI6	<u>'</u>	Key Return input 6	P0_14, P3_3
KRI7	<u>'</u>	Key Return input 7	P0_15, P3_2
NMI	<u> </u>	External non-maskable interrupt	P0_6, JP0_5
OSCVDD	<u>'</u>	Oscillator voltage supply	1 0_0, 31 0_3
OSCVBB		Oscillator ground	_
REGnC		Voltage regulators capacitor connections	_
REGNVDD		Votage regulators input	_
REGNVSS	_	Votage regulators ground	_
RESET	-	External reset input	
TAUB0I1	'	Timer Array Unit B 0 channel 1input	P1_1
TAUB0I1		Timer Array Unit B 0 channel 2 input	P1_1 P1_2, P3_2
TAUB0I3	'	Timer Array Unit B 0 channel 2 input  Timer Array Unit B 0 channel 3 input	P1_2, P3_2 P1_3, P3_3
TAUB0I3		-	
		Timer Array Unit B 0 channel 4 input	P1_4, P3_4
TAUB0I5	l I	Timer Array Unit B 0 channel 5 input	P1_5, P3_5

Table 2-37 Alphabetic pin function list (4/4)

Pin name	I/O	Pin function	Port
TAUB0I6	Ι	Timer Array Unit B 0 channel 6 input	P1_6, P3_6
TAUB0I7	I	Timer Array Unit B 0 channel 7 input	P1_7, P3_7
TAUB0I8	ı	Timer Array Unit B 0 channel 8 input	P1_8
TAUB019	ı	Timer Array Unit B 0 channel 9 input	P1_9
TAUB0I10	I	Timer Array Unit B 0 channel 10 input	P1_10
TAUB0I11	I	Timer Array Unit B 0 channel 11 input	P1_11
TAUB0I12	I	Timer Array Unit B 0 channel 12 input	P1_12
TAUB0I13	I	Timer Array Unit B 0 channel 13 input	P1_13, P4_0
TAUB0I14	I	Timer Array Unit B 0 channel 14 input	P1_14, P4_1
TAUB0I15	I	Timer Array Unit B 0 channel 15 input	P1_15, P4_2
TAUB0O1	0	Timer Array Unit B 0 channel 1 output	P1_1, P0_1
TAUB0O2	0	Timer Array Unit B 0 channel 2 output	P1_2, P3_2, P0_2
TAUB0O3	0	Timer Array Unit B 0 channel 3 output	P1_3, P3_3
TAUB0O4	0	Timer Array Unit B 0 channel 4 output	P1_4, P3_4
TAUB0O5	0	Timer Array Unit B 0 channel 5 output	P1_5, P3_5, P0_8
TAUB0O6	0	Timer Array Unit B 0 channel 6 output	P1_6, P3_6, P0_9
TAUB0O7	0	Timer Array Unit B 0 channel 7 output	P1_7, P3_7
TAUB0O8	0	Timer Array Unit B 0 channel 8 output	P1_8
TAUB0O9	0	Timer Array Unit B 0 channel 9 output	P1_9
TAUB0O10	0	Timer Array Unit B 0 channel 10 output	P1_10
TAUB0O11	0	Timer Array Unit B 0 channel 11 output	P1_11
TAUB0O12	0	Timer Array Unit B 0 channel 12 output	P1_12
TAUB0O13	0	Timer Array Unit B 0 channel 13 output	P1_13, P4_0
TAUB0O14	0	Timer Array Unit B 0 channel 14 output	P1_14, P4_1
TAUB0O15	0	Timer Array Unit B 0 channel 15 output	P1_15, P4_2
TAUJ0I0	I	Timer Array Unit J 0 channel 0 input	P0_12, JP0_0
TAUJ0I1	I	Timer Array Unit J 0 channel 1 input	P0_13, JP0_1
TAUJ0I2	I	Timer Array Unit J 0 channel 2 input	P0_14, JP0_2
TAUJ0I3	I	Timer Array Unit J 0 channel 3 input	P0_15, JP0_3
TAUJ0O0	0	Timer Array Unit J 0 channel 0 output	P0_12, JP0_0
TAUJ0O1	0	Timer Array Unit J 0 channel 1 output	P0_13, JP0_1
TAUJ0O2	0	Timer Array Unit J 0 channel 2 output	P0_14, JP0_2
TAUJ0O3	0	Timer Array Unit J 0 channel 3 output	P0_15, JP0_3
URTE2RX	I	Asynchroneous Serial I/F 2 receive data input	P0_1, P4_1
URTE2TX	0	Asynchroneous Serial I/F 2 receive data output	P0_2, P4_2
URTE10RX	I	Asynchroneous Serial I/F 10 receive data input	P0_9, P4_4
URTE10TX	0	Asynchroneous Serial I/F 10 receive data output	P0_8, P4_3
URTE11RX	I	Asynchroneous Serial I/F 11 receive data input	P0_7, P0_11, P4_7
URTE11TX	0	Asynchroneous Serial I/F 11 receive data output	P0_6, P0_10, P4_6
X1, X2	-	Main oscillator resonator connections	_

#### 2.4.7 Port and pin functions in stand-by modes

Details about the port functions in stand-by modes are given in the chapter "Stand-by Controller".

#### 2.4.8 Port and pin functions during and after reset

Table 2-38 Ports and pins function during and after reset

Port	During reset	After reset	Comment
JP0_0 to JP0_3, JP0_5	high impedance	mode dependent	These ports are also used for the On-Chip Debug I/F. Thus their function after reset depends on the
JP0_4	input with internal pull-down resistor	mode dependent	operation mode. <sup>a</sup>
P0_0, P0_2 to P0_15	high impedance	high impedance	
P0_1	input	input	This port is also used as FLMD1 mode selection input. <sup>a</sup>
Port groups P1, P3, P4, P10, P27	high impedance	high impedance	
FLMD0	input	input	
RESET	input	input	

Refer to the section "Mode pins and JP0 connections" in the "CPU System Functions" chapter.

#### 2.4.9 Recommended connection of unused pins

In the following recommendations are given how to treat pins, which are not used on the application board.

As a reference the final table lists all pins which must be connected in any case.

#### (1) Unused pins with port functionality

Table 2-39 Recommended connection of unused pins with port functionality

Port	After reset	Connect to	Comment						
P0_1/FLMD1 <sup>a</sup>	The function of these ports depends on the operation mode.  Refer to the section "Mode pins and JP0 connections" in the "CPU System Functions" chapter.								
JP0_4/ DCUTRST <sup>a</sup>									
JP0_0 to JP0_3, JP0_5									
P0_0, P0_2 to	high impedance <sup>b</sup>	leave open	If the high impedance reset configuration is changed to						
P0_15, P5			output: leave open						
		<ul> <li>input: connect to E0VDD or E0VSS via resistor</li> </ul>							
Port groups	high impedanceb	leave open	If the high impedance reset configuration is changed to						
P1, P3, P4			output: leave open						
		input: connect to E1VDD or E1VSS via resistor							
Port group	high impedance <sup>b</sup>	leave open	If the high impedance reset configuration is changed to						
P10			output: leave open						
			• input: connect to A0VDD or A0VSS via resistor						
Port group	high impedance <sup>b</sup>	leave open	If the high impedance reset configuration is changed to						
P27			output: leave open						
			input: connect to E1VDD or E1VSS via resistor						

a) Refer also to "Mandatory connection of pins" below.

**Note** It is recommended to leave pins, which are in high impedance state after reset release, in this state, if they are not used by the application.

#### (2) Unused pins without port functionality

Table 2-40 Recommended connection of unused pins without port functionality

Pin	Connect to	Comment
X1	connect to OSCVSS	If MainOsc not used
X2	leave open	
RESET	connect to E0VDD	If external RESET is not used, the device is only reset by on-chip Power-On-Clear POCRES

b) Refer to the note below.

### (3) Mandatory connection of pins

Table 2-41 Mandatory connection pins

Pin	Comment
FLMD0 FLMD1/P0_1 DCUTRST/JP0_4	FLMD0 determines the operation mode of the device. FLMD1 and DCUTRST must not be left unconnected. Refer to the section "Mode pins and JP0 connections" in the "CPU System Functions" chapter.
REGnVDD/REGnVSS	All power supply pins must always be connected, although the external power
A0VDD, A0VSS	supplies for the isolated areas (REGnVDD) may be switched off in DEEPSTOP stand-by mode.
EnVDD, EnVSS	
OSCVDD, OSCVSS	
IOVDD	

#### 2.5 Port Filters

The input signals at some pins are passed through a filter to remove noise and glitches. The microcontroller supports different types of analog and digital filters.

The first section provides an overview, which port input signals are equipped with which kind of filter type, their control registers and bits, the register addresses, and the power domain they are located on.

The last paragraph of this section informs about the clock signals for the port filters

A detailed description of the analog and digital filter types and their control registers follows in the section "Port Filters Functional Description".

#### 2.5.1 Port filters assignment

The following tables list the input signals, which are equipped with an analog filter or a digital filter.

#### (1) Input signals with analog filters type A

The analog filters type A are controlled by means of the following register:

Filter control registers FCLAnCTLm (m = 0 to 7)
 For each port with an analog filter a dedicated register FCLAnCTLm is provided, whereas each group "n" can handle up to 8 input signals "m".

Table 2-42 Input signals with analog filters type A (1/2)

Signal		FCLA instance					
Signal		Register	Address				
INTP0		CTL0	FF41 4000 <sub>H</sub>				
INTP1		CTL1	FF41 4004 <sub>H</sub>				
INTP2		CTL2	FF41 4008 <sub>H</sub>				
INTP3	-A0	CTL3	FF41 400C <sub>H</sub>				
INTP4	FCLA0	CTL4	FF41 4010 <sub>H</sub>				
INTP5		CTL5	FF41 4014 <sub>H</sub>				
INTP6		CTL6	FF41 4018 <sub>H</sub>				
INTP7		CTL7	FF41 401C <sub>H</sub>				
INTP8		CTL0	FF41 4020 <sub>H</sub>				
INTP9	_	CTL1	FF41 4024 <sub>H</sub>				
INTP10	FCLA1	CTL2	FF41 4028 <sub>H</sub>				
INTP11	ш	CTL3	FF41 402C <sub>H</sub>				
INTP12		CTL4	FF41 4030 <sub>H</sub>				
NMI	FCLA2	CTL0	FF41 4040 <sub>H</sub>				

Table 2-42 Input signals with analog filters type A (2/2)

Signal	FCLA instance				
Signal		Register	Address		
KR0		CTL0	FF41 4060 <sub>H</sub>		
KR1		CTL1	FF41 4064 <sub>H</sub>		
KR2	-	CTL2	FF41 4068 <sub>H</sub>		
KR3	FCLA3	CTL3	FF41 406C <sub>H</sub>		
KR4	I	CTL4	FF41 4070 <sub>H</sub>		
KR5		CTL5	FF41 4074 <sub>H</sub>		
KR6		CTL6	FF41 4078 <sub>H</sub>		
KR7		CTL7	FF41 407C <sub>H</sub>		

#### (2) Input signals with analog filters type B

The analog filters type B are controlled by means of the following register:

• Filter control registers FCLAnCTLm (m = 0 to 7)
For each port with an analog filter a dedicated register FCLAnCTLm is provided, whereas each group "n" can handle up to 8 input signals "m".

Table 2-43 Input signals with analog filters type B

Signal	FCLA instance				
Signal		Register	Address		
TAUJ0I0		CTL0	FF41 4080 <sub>H</sub>		
TAUJ0I1	-A4	CTL1	FF41 4084 <sub>H</sub>		
TAUJ0I2	I	CTL2	FF41 4088 <sub>H</sub>		
TAUJ0I3		CTL3	FF41 408C <sub>H</sub>		

#### (3) Input signals with analog filters type C

The analog filters type C have no control registers.

Table 2-44 Input signals with analog filters type C

Signal	FCLA instance					
Signal		Register	Address			
Always-On-Area:	•					
FLMD0		_	-			
FLMD1	_	_	-			
RESET		_	_			

#### (4) Input signals with digital filters type D

The digital filters type D are controlled by means of the following register:

- Filter control registers FCLAnCTLm (m = 0 to 7)
   For each port with a digital filter a dedicated register FCLAnCTLm is provided, whereas each group "n" can handle up to 8 input signals "m".
- Digital noise elimination control registers DNFAnCTL
   Each DNFAnCTL control register can handle a group "n" with up to 16 input signals with digital filters.
- Digital noise elimination enable registers DNFAnEN
   The bits DNFAnNFEN[15:0] of this register enable digital filters of the group "n" of up to 16 input signals.

#### Caution

If digital filtering shall not be applied to the input signal, the filter bypass must be activated by FCLAnCTLm.FCLAnBYPSm = 1.

Table 2-45 Input signals with digital filters type D (1/2)

Signal		DNFA instance	)			FCLA instance		
Signal	Register	Register Address Filter enable bi		er enable bit		Register	Address	
TAUB0I1	DNFA0EN	FF41 1004 <sub>H</sub>		NFEN1		CTL1	FF41 5004 <sub>H</sub>	
TAUB0I2	DNFA0ENH DNFA0ENL	FF41 1008 <sub>H</sub> FF41 100C <sub>H</sub>		NFEN2		CTL2	FF41 5008 <sub>H</sub>	
TAUB0I3	51117102112			NFEN3	2	CTL3	FF41 500C <sub>H</sub>	
TAUB0I4				NFEN4	FCLA5	CTL4	FF41 5010 <sub>H</sub>	
TAUB0I5				NFEN5	ŭ	CTL5	FF41 5014 <sub>H</sub>	
TAUB0I6			A0	NFEN6		CTL6	FF41 5018 <sub>H</sub>	
TAUB017			I N	NFEN7		CTL7	FF41 501C <sub>H</sub>	
TAUB018			I.	NFEN8		CTL0	FF41 5020 <sub>H</sub>	
TAUB0I9			DNFA0EN.DNFA0	NFEN9		CTL1	FF41 5024 <sub>H</sub>	
TAUB0I10				NFEN10		CTL2	FF41 5028 <sub>H</sub>	
TAUB0I11				NFEN11	-A6	CTL3	FF41 502C <sub>H</sub>	
TAUB0I12				NFEN12	FCLA6	CTL4	FF41 5030 <sub>H</sub>	
TAUB0I13				NFEN13		CTL5	FF41 5034 <sub>H</sub>	
TAUB0I14					NFEN14		CTL6	FF41 5038 <sub>H</sub>
TAUB0I15				NFEN15		CTL7	FF41 503C <sub>H</sub>	
URTE10RX	DNFA1CTL	FF41 1020 <sub>H</sub>		NFEN0		CTL0	FF41 5040 <sub>H</sub>	
URTE11RX	DNFA1EN DNFA1ENH	FF41 1024 <sub>H</sub> FF41 1028 <sub>H</sub>		NFEN1		CTL1	FF41 5044 <sub>H</sub>	
CSIG4SC	DNFA1ENL	FF41 102C <sub>H</sub>	A1	NFEN2	.A7	CTL2	FF41 5048 <sub>H</sub>	
CSIG4SI			Į K	NFEN3	FCLA7	CTL3	FF41 504C <sub>H</sub>	
CSIG4RY				NFEN4		CTL4	FF41 5050 <sub>H</sub>	
CSIG4SSI			DNFA1EN.DNFA1	NFEN5		CTL5	FF41 5054 <sub>H</sub>	
ADAA0TRG0			N	NFEN6	8	CTL0	FF41 5060 <sub>H</sub>	
ADAA0TRG1				NFEN7	FCLA8	CTL1	FF41 5064 <sub>H</sub>	
ADAA0TRG2				NFEN8	Ĕ	CTL2	FF41 5068 <sub>H</sub>	

Table 2-45 Input signals with digital filters type D (2/2)

Signal		DNFA instance	FCLA instance				
Signal	Register	Address Filter enable bit				Register	Address
CSIG7SC	DNFA9CTL	FF41 20E0 <sub>H</sub>	A9	NFEN8		CTL0	FF41 61C0 <sub>H</sub>
CSIG7RY	DNFA9EN DNFA9ENH	FF41 20E4 <sub>H</sub> FF41 20E8 <sub>H</sub>	EN.DNFA9	NFEN9	53	CTL1	FF41 61C4 <sub>H</sub>
CSIG7SI	DNFA9ENL	FF41 20EC <sub>H</sub>	I.	NFEN10	FCLA23	CTL2	FF41 61C8 <sub>H</sub>
CSIG7SSI			DNFA9	NFEN11	J G	CTL3	FF41 61CC <sub>H</sub>
CSIG0SC	DNFA10CTL	FF41 2100 <sub>H</sub>	10	NFEN0		CTL0	FF41 61E0 <sub>H</sub>
CSIG0RY	DNFA10EN DNFA10ENH DNFA10ENL	FF41 2104 <sub>H</sub> FF41 2108 <sub>H</sub>	NFA	NFEN1		CTL1	FF41 61E4 <sub>H</sub>
CSIG0SI		FF41 210C <sub>H</sub>	Z.	NFEN2	FCLA24	CTL2	FF41 61E8 <sub>H</sub>
CSIG0SSI			DNFA10EN.DNFA10	NFEN3	FCL	CTL3	FF41 61EC <sub>H</sub>
URTE2RX	DNFA11CTL DNFA11EN DNFA11ENH DNFA11ENL	FF41 2120 <sub>H</sub> FF41 2124 <sub>H</sub> FF41 2128 <sub>H</sub> FF41 212C <sub>H</sub>	DNFA11EN.DNFA11	NFEN8	FCLA27	CTL0	FF41 6240 <sub>H</sub>

#### 2.5.2 Port filters clock supply

Following table sumamrizes the clock supplies for the port filter types on the different power domains:

Table 2-46 Port filter clock supply

Power domain	Filters clocks	Connected to
Always-On-Area	PCLK	Clock Controller CKSCLK_A02
Isolated-Area-0	PCLK	Clock Controller CKSCLK_001
	DNFATCKI	Clock Controller CKSCLK_016




Figure 2-2 Port filters clock supply

#### 2.5.3 Port filters reset

The port filters and its registers are initialized by the following reset signal:

Table 2-47 Port filters reset signal

Port filters power domain	Reset signal		
Always-On-Area	Reset Controller SYSRES		
Isolated-Area-0	Reset Controller SYSRES		
	<ul> <li>Stand-by Controller DPSTPWU (wake-up from DEEPSTOP mode)</li> </ul>		

#### 2.6 Port Filters Functional Description

Depending on the purpose of the external input signal to be filtered, the external signals are passed through different filter types:

· Analog filters

Analog filter have a fixed filter characteristic.

 Type A: analog filtered signals with edge or level detection The output signals are used to signal an external event, whereas the timing of the external signal is not of concern, but its level or level changes.

An external interrupt is a typical case for such event signals.

 Type B: analog filtered signals with filter bypass option The timing of the filtered output signals is retained with this filter type. Bypassing of the filter is also possible.

A typical example for such signals is a timer input signal to measure its frequency.

Type C: analog filter only

The input signal are always passed through an analog filter, which can not be bypassed.

Such filters are typically used for external RESET inputs and mode signals.

Digital filters

frequency.

The characteristic of a digital filter can be adjusted to the application's needs.

Type D: configurable digital filtered signals with filter bypass option The timing of the filtered output signals is retained with this filter type. Bypassing of the filter is also possible. A typical example for such signals is a timer input signal to measure its

#### 2.6.1 Analog filters

Analog filter

The characteristics of the analog filter as well as of the level and edge characteristic detectors are specified in the Data Sheet document.

Analog filters control registers

For each input signal, that is equipped with an analog filter, a dedicated control register FCLAnCTLm is provided.

The registers are ordered in groups of 8 registers with the same index n. The register index m ranges from 0 to 7:

FCLA group n: FCLAnCTL0 to FCLAnCTL7

The assignment of the input signals to the control registers and their addresses is given in the tables in the previous section "Port filters assignments".

Analog filter in stand-by mode

All analog filters are located on the Always-On-Area.

The behaviour of an analog filter and its wake-up capability depend on the filter type. Refer to the description of the analog filter types below.

#### (1) Analog filter type A

The block diagram of the analog filter type A is shown in the diagram below.




Figure 2-3 Analog filter type A block diagram

After passing the external signal through an analog filter to eliminate noise and spikes, the event detection evaluates the level or any level change, i.e. an edge, of the signal and generates an output accordingly.

The detection mode is selected by the control bit FCLAnCTLm.FCLAnINTLm:

- FCLAnINTLm = 0: edge detection mode
   The detection of a rising or falling edge can be activated separately by FCLAnCTLm.FCLAnINTRm and FCLAnCTLm.FCLAnINTFm respectively.
- FCLAnINTLm = 1: level detection mode
   The detection of a high level or low level can be selected by FCLAnCTLm.FCLAnINTRm.

The table below summarizes the detection conditions of the analog filter.

Table 2-48 Analog filter event detection conditions

FCLAnINTLm	FCLAnINTFm	FCLAnINTRm	Edge detection	Level detection
0	0	0	no detection	not active
		1	rising edge	
	1	0	falling edge	
		1	both edges	
1	Х	0	not active	low level
		1		high level

Default configuration

The default configuration of the analog filter type A is as follows:

• analog filter with edge detection

Analog filter type A in stand-by mode

In case the clock PCLK is stopped in stand-by mode, the analog filter type A can only operate with the edge detection. Thus set FCLAnINTLm = 0 and select the required edge detection if the input signal shall be used as a stand-by mode wake-up signal.

#### (2) Analog filter type B

The block diagram of the analog filter type B is shown in the diagram below.




Figure 2-4 Analog filter type B block diagram

The analog filter can optionally be bypassed:

- DCLAnCTLm.FCLAnBYPSm = 0: the filtered signal is output
- DCLAnCTLm.FCLAnBYPSm = 1: the unfiltered input signal is output

Default configuration

The default configuration of the analog filter type B is as follows:

· analog filter active

Analog filter type B in stand-by mode

The output signal of an analog filter type B can always be used as a stand-by mode wake-up signal.

#### (3) Analog filter type C

The block diagram of the analog filter type C is shown in the diagram below.




Figure 2-5 Analog filter type C block diagram

The output signal is always the analog filtered input signal.

Analog filter type C in stand-by mode

The output signal of an analog filter type C can always be used as a stand-by mode wake-up signal.

#### 2.6.2 Digital filters

Digital filter characteristic

The digital filters allow to adjust the filter characteristics to the needs of the application.

The input signal is sampled with the sampling frequency fs.

If a specified number of successive samples yield the same (high or low) level, the signal level is judged as valid and the filter output signal is set accordingly.

If an external signal level change is detected within the specified number of samples (same level samples s), the signal level is judged as noise - or a spike - and the filter output signal does not change.

The length of an external signal pulse to be judged as noise depends on the sampling frequency and the specified number of same level samples s.

Both parameters can be specified:

• DNFAnCTL.DNFAnPRS[2:0] allows to select the sampling frequency to

$$f_s = \frac{f_{DNFATCKI}}{2^{DNFAnPRS[2:0]}}$$

where f<sub>DNFATCKI</sub> is the frequency of the DNFATCKI clock.

 DNFAnCTL.DNFAnNFSTS[1:0] determines the number s of same level samples:

$$s = DNFAnNFSTS[1:0] + 2$$

External signal pulses, shorter than

$$t_{wDNF(min)} = (s-1)x(0)\frac{1}{f_s}$$

are always suppressed. That means also, pulses with a width  $\geq t_{\text{wDNF}(\text{min})}$  may pass the filter.

External signal pulses, longer than

$$t_{wDNF(max)} = sx \frac{1}{f_s}$$

are always judged as valid and are passed on to the filter output. That means also, pulses with a width  $\leq t_{wDNF(max)}$  may be suppressed.

Consequently, external signal pulses, with a twDNF width in the range

$$(s-1)x\frac{1}{f_s} \le t_{wDNF} \le sx\frac{1}{f_s}$$

may be suppressed or judged as valid.

The filter effects a delay t<sub>dDNF</sub> between the filter input and output pulse in the range

$$(s-1)x\frac{1}{f_s} + \frac{2}{f_{DNEATCKI}} \le t_{dDNF} \le sx\left(\frac{1}{f_s} + \frac{3}{f_{DNEATCKI}}\right)$$

The filter operation is illustrated in the figure below with DNFAnNFSTS[1:0] =  $01_B$ , i.e. s = 3 same level samples.




Figure 2-6 Digital filter function

#### Digital filter groups

The input signals with digital filters are ordered in groups of up to 16 signals. The digital filter characteristics, specified by DNFAnCTL.DNFAnPRS[2:0] and DNFAnNFSTS[1:0] apply to the filters of the entire group. However the digital filter for each signal can be enabled respectively disabled separately by DNFAnEN.DNAFnNFENm.


#### Cautions

1. After enabling the digital filter by DNFAnEN.DNAFnNFENm = 1, the digital filter is in normal operation after the time period

DNFAnNFSTS[1:0] x 
$$1/f_s + 2 x 1/f_{DNFATCKI}$$

and may generate unintended output signals during that time period. Wait the above time span before enabling the function, the signal is supplied to.

2. If the levels of the external signal changes multiple times within a sample period 1/f<sub>s</sub> (undersampling), the digital filter may not detect these level changes and thus may not suppress such signals.
An example is show in the figure below (for s = 3).



# Digital filter in stand-by mode

#### Digital filter in • DEEPSTOP mode:

All digital filter are located on an isolated power domain, that can be switched off during DEEPSTOP. Thus they are not in operation, when the respective power domain is in DEEPSTOP mode.

#### STOP mode:

Digital noise elimination requires the clock supply DNFATCKI to operate. Since the DNFATCKI clock is never stopped, digitally filtered signals can always serve as STOP mode wake-up event.

## Digital filters control registers

For each group of up to 16 digital filters a common digital filter setup register DNFAnCTL and digital filter enable register DNFAnEN is provided with the same index n.

While the filter setup by DNFAnCTL effects the entire group, the control bits DNFAnENm in the filter enable register DNFAnEN allows to enable respectively disable each filter separately. The register index m is in the range from 0 to 15:

DNFAnCTL is the control register of group n for the digital filters m = 0 to 15, enabled/disabled by the DNFAnEN.DNAFnEN0 to DNFAnEN.DNAFnEN15 control bits.

The edge detection setup is done via the filter dedicated control register FCLAnCTLm.

The FCLAnCTLm registers are ordered in groups of 8 registers with the same index n. The register index m is in the range from 0 to 7:

FCLA group n: FCLAnCTL0 to FCLAnCTL7

The assignment of the input signals to the control registers and their addresses is given in the table "Input signals with digital filters" in the previous section "Analog and digital filter assignments".

#### Caution

Do not change any control register settings, while the concerned digital filter is enabled by DNFAnEN.DNAFnENm = 1. Otherwise an unintended filter output may be generated.

#### (1) Digital filter type D

The block diagram of the digital filter type D is shown in the diagram below.




Figure 2-7 Digital filter type D block diagram

The output signal depends on register settings, as shown in the table below:

Table 2-49 Output options of digital filter type D

FCLAnCTLm. FCLAnBYPSm	DNFAnEN. DNFAnNFENm	Output signal
0	0	fixed low level (input signal blocked)
	1	filtered input signal
1	Х	not filtered input signal (filter bypass)

## Default configuration

The default configuration of the digital filter type D is as follows:

· input signal blocked

#### **Cautions**

- 1. Per default, the input signal is blocked. Thus the digital filter type D must be configured to let the filtered or non-filtered input signal pass.
- 2. If digital filtering shall not be applied to the input signal, the filter bypass must be activated by FCLAnCTLm.FCLAnBYPSm = 1.

### 2.6.3 Filter control registers

The analog and digital filters are controlled and operated by the following registers:

Table 2-50 Filter registers overview

Register Name	Shortcut	Address
Filter control register m	FCLAnCTLm	The addresses are given
Digital noise elimination control register	DNFAnCTL	in the tables in the previous section "Port filters assignments".
Digital noise elimination enable register	DNFAnEN	,

#### (1) FCLAnCTLm – Filter control register

This register controls the analog and digital filter operation.

Access This register can be read/written in 8-bit units.

Address The assignment of the input signals to the FCLAnCTLm registers and their

addresses is given in the tables in the previous section "Port filters

assignments".

**Initial Value** 00<sub>H</sub>. This register is initialized by any reset.

7	6	5	4	3	2	1	0
FCLAn	0	0	0	0	FCLAn	FCLAn	FCLAn
BYPSm					INTLm	INTFm	INTRm
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 2-51 FCLAnCTLm register contents

Bit position	Bit name	Function
7	FCLAn BYPSm	Filter bypass control: 0: filter bypass disabled 1: filter bypass enabled Note: This bit is only effective for analog filters type B and digital filters type D.
2	FCLAn INTLm	Level/edge detection mode selection  0: edge detection enabled  1: level detection enabled  Note:  This bit is only effective for analog filters type A.
1	FCLAn INTFm	In level detection mode (FCLAnINTLm = 1): FCLAnINTFm has no effect In edge detection mode (FCLAnINTLm = 0): falling edge detection control 0: falling edge detection disabled 1: falling edge detection enabled  Note: This bit is only effective for analog filters type A.
0	FCLAn INTRm	In level detection mode (FCLAnINTLm = 1): detection level selection I: low level detection I: high level detection In edge detection mode (FCLAnINTLm = 0): rising edge detection control I: rising edge detection disabled I: rising edge detection enabled  Note: This bit is only effective for analog filters type A.

#### (2) DNFAnCTL - Digital noise elimination control register

This register specifies the filter characteristics of the digital noise elimination

This register is only effective for digital filters type D. Note

This register can be read/written in 8-bit units. Access

Address The assignment of the input signals to the DNFAnCTL registers and their

addresses is given in the tables in the previous section "Port filters

Initial Value 00<sub>H</sub>. This register is initialized by any reset.

7	6	5	4	3	2	1	0
0	DNFAnN	FSTS[1:0]	0	0	DN	IFAnPRS[2	2:0]
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 2-52 DNFAnCTL register contents

Bit position	Bit name	Function			
6 to 5	DNFAn NFSTS[1:0]	DNFAnNFSTS[1:0] specifies the number of same level samples, i.e. the number of samples with the same level to judge an external signal pulse as valid.			
		DNFAnNFSTS[1:0]	Number of same level samples		
		00 <sub>B</sub>	2 samples		
		01 <sub>B</sub>	3 samples		
		10 <sub>B</sub>	4 samples		
		11 <sub>B</sub>	5 samples		
2 to 0	DNFAn	Digital filter sampling clock selection			
	PRS[2:0]	DNFAnPRS[2:0]	Sampling clock frequency		
		000 <sub>B</sub>	DNFATCKI / 1		
		001 <sub>B</sub>	DNFATCKI / 2		
		010 <sub>B</sub>	DNFATCKI / 4		
		011 <sub>B</sub>	DNFATCKI / 8		
		100 <sub>B</sub>	DNFATCKI / 16		
		101 <sub>B</sub>	DNFATCKI / 32		
		110 <sub>B</sub>	DNFATCKI / 64		
		111 <sub>B</sub>	DNFATCKI / 128		

#### DNFAnEN - Digital noise elimination enable register (3)

This register enables/disables the digital noise elimination for a certain input signal.

This register is only effective for digital filters type D. Note

Access This register can be read/written in 16-bit units.

The high byte DNFAnNFEN[15:8] and low byte DNFAnNFEN[7:0] can also be


separately accessed in 8-bit units via the registers

DNFAnENH.DNFAnNFEN[15:8] and DNFAnENL.DNFAnNFEN[7:0].

The assignment of the input signals to DNFAnEN registers and their addresses **Address** 

is given in the tables in the previous section "Port filters assignments".

**Initial Value** 0000<sub>H</sub>. This register is initialized by any reset.



**DNFAnEN** register contents **Table 2-53** 

Bit position	Bit name	Function
15 to 0	DNFAn NFEN[15:0]	Digital noise elimination control 0: digital noise elimination disabled 1: digital noise elimination enabled

### **Chapter 3 CPU System Functions**

This chapter describes the registers of the CPU, the operation modes, the address space and the memory areas.

#### 3.1 Overview

The CPU is founded on Harvard architecture and it supports a RISC instruction set. Basic instructions can be executed in one clock period. Optimized five-stage pipelining is supported. This improves instruction execution speed.

In order to make the microcontroller ideal for use in digital control applications, a 32-bit hardware multiplier enables this CPU to support multiply instructions, saturated multiply instructions, bit operation instructions, etc.

CPU • CPU

- Core: V850E2

- Architecture: V850E2-V3 Architecture Class

· Instruction execution times:

Device	Minimum instruction execution time	Maximum CPU clock
V850E2/FF4-G	15.7 ns	64 MHz
V850E2/FG4-G	15.7 ns	64 MHz

- 32 x 32 bits general registers
- · 5 stage single issue pipeline
- Internal 32-bit architecture
- · 4 GB linear address space for program and data

- Processor protection functions
  - Memory Protection Unit (MPU) Protection against illegal execution from or data manipulation of CPU memory areas (four unified protection areas)
  - System Register Protection (SRP) Protection against damage to the system registers by a non-trusted programs

- V850E2 instruction set (98 instructions) compatible to former V850 instruction sets plus additional powerful instructions for reduced code size and increasing execution speed
  - Signed multiplication operations in 1 clock
    - 16 bits × 16 bits → 32 bits
    - 32 bits  $\times$  32 bits  $\rightarrow$  32 bits or 64 bits
    - 32 bits  $\times$  32 bits  $\rightarrow$  64 bits
  - Saturated operation instructions with overflow/underflow detection
  - · 32-bit shift instructions in1 clock
  - Bit manipulation instructions (bit set, clear, not, test)
  - · Load/store instructions with long/short format
  - Load/store displacement extension
  - · Signed load instructions
  - QDIV/QDIVU for quick divide
  - CAXI instruction for Mutex
  - · MAC operation 32 bit x 32 bit + 64 bit  $\rightarrow$  64 bit

### 3.2 Memory Protection Unit (MPU)

Caution DPA5 is always used in "base/mask specification mode".

If the address of an accessed data is located below the configured upper boundary address of DPA5 and due to the length of the data, the access is crossing the upper boundary, an access violation will not be generated, although upper bytes of the unaligned access are located above the configured upper boundary of DPA5.

Therefore it is recommended to avoid any unaligned accesses, which could lead to crossing of the upper boundary of the DPA5 region.

Refer to V850E2 Architecture User's Manual (<tbd>) for the DPA5U and DPA5L registers description.

#### 3.3 CPU Access Bus Structures and Latencies

The CPU accesses the configuration, control and status registers of all functional modules of the microcontroller in different ways, depending on where they are located:

- modules of the CPU Subsystem: refer the section to "CPU Subsystem modules access" below
- modules externally to the CPU Subsystem (PBUS modules): refer the section to "PBUS modules access" below.

For a detailed description of the CPU Subsystem refer to the section "CPU Subsystem" below in this chapter.

#### 3.3.1 CPU Subsystem modules access

For accessing the registers of modules on the CPU Subsystem the dedicated busses LSPB and GSPB are provided. Both are controlled only by the CPU. Refer also to the section "CPU Subsystem" in this chapter.

Table 3-1 V850E2 CPU Subsystem control busses

Registers of module	CPU master bus		
Registers of injudice	rKB		
Interrupt Controller (INTC)	R/W		
DMA Controller (DMAC)	R/W		

H/W lock function The rKB bus supports the hardware lock function.

Thus bit manipulation instructions (CLR1, NOT1, SET1, TST1) can be applied to all registers accessed via the LSPB and GSPB bus, provided the register allows 8-bit access.

Byte/halfword access

The rKB bus supports byte and halfword accesses.

Thus each byte or halfword of all registers accessed via the rKB bus can be accessed separately.

#### 3.3.2 PBUS modules access

The CPU communicates with PBUS modules - these are not located on the CPU Subsystem - via the CPU Subsystem's PBUS master interfaces.

H/W lock function

The PBUS master I/F does not support the hardware lock function.

Byte/halfword access

All PBUS and HBUS modules are accessed on 32-bit word aligned addresses. Further each read or write is carried out with 32-bit width on the bus.

However the CPU can also perform byte (load/store byte) and halfword (load/store halfword) access instructions with the following results:

- · Byte read accesses
  - The CPU instructions LD.B and SLD.B (load of signed byte data) loads the word aligned byte to bits [7:0] of a CPU general purpose register.
     The general purpose register bits [31:8] will be sign extended.
  - The CPU instructions LD.BU and SLD.BU (load of unsigned byte data) loads the word aligned byte to bits [7:0] of a CPU general purpose register.

The general purpose register bits [31:8] will be zero-extended.

- · Halfword read accesses
  - The CPU instructions LD.H and SLD.H (load of signed halfword data) loads the word aligned halfword to bits [15:0] of a CPU general purpose register.

The general purpose register bits [31:16] will be sign extended.

- The CPU instructions LD.HU and SLD.H loads the word aligned halfword to bits [15:0] of a CPU general purpose register.
   The general purpose register bits [31:16] will be zero-extended.
- · Write access

A byte (CPU instructions ST.B, SST.B) or halfword (CPU instructions ST.H, SST.H) write access corrupts the not written bytes of the word address.

Caution

Do not perform byte or halfword write accesses, unless the write target is only 8 bit (for byte access) or 16 bit respectively (for halfword access) wide, so that the upper 3 bytes or 2 bytes respectively can not become corrupted.

#### Bus clocks

The CPU Subsystem is supplied with the CKSCLK\_000 clock (CPUCLK). If the CPU (respectively the DMA Controller) accesses modules, external to the CPU Subsystem, these modules are members of different clock domains. Thus the bus clocks may have to be synchronized, when the CPU accesses the concerned modules.

This section explains the bus structures and its clocks and defines access latencies, when different bus clocks have to be synchronized.

#### **Bus clocks notation**

The bus clocks PCLK have an index, that indicates the clock, the bus is operating with. For instance, PCLK<sub>000</sub> denotes a PBUS with the PCLK clock synchronous to CKSCLK\_000, or in general:

PCLK<sub>mn</sub> is a PBUS clock synchronous to CKSCLK\_mn

Caution Since access to modules on clock domains with bus synchronizers may induce latencies of several cycles of the CPUCLK, the flow of the CPU program may become inconsistent.

> That means a CPU instruction, that accesses CPU Subsystem modules (in particular INTC, DMAC), follows an instruction, that accesses a module with bus synchronizer latencies, the access to the CPU Subsystem module may become effective before the first one (module access via bus synchronizer). Refer to the further descriptions in this section for details.

The following diagram shows the bus structure for CPU accesses to PBUS modules.




Figure 3-1 CPU access bus structures

The CPU accesses all modules, except those of the CPU Subsystem, via their PBUS interface with the  $PCLK_{000}/2$  clock.

# CPU Subsystem modules

The CPU accesses modules of the CPU Subsystem (DMA Controller, Interrupt Controller) via CPU Subsystem internal busses. The bus clock of these busses is CPUCLK (CKSCLK\_000). Thus no bus synchronization is required.

## Clock domains

All PBUS interfaces of the clock domains m\_n, i.e. AWO\_n and ISO0\_n are supplied with clocks from different clock domains CKSCLK\_mn.

Thus CPU accesses with  $PCLK_{000}/2 = CKSCLK_{000}/2$  to the clock domain's m\_n PBUS interfaces are synchronized to the target clock domain CKSCLK\_mn.

Refer to the section "PBUS Synchronizer" below for information about the PBUS synchronizers latencies.

## 3.3.3 PBUS Synchronizer

The PBUS synchronizers synchronize the bus clock  $PCLK_{000}/2$  from the CPU to the target clock domain's PBUS clock  $PCLK_{mn}$ .




Figure 3-2 PBUS synchronizer

The synchronizers generate latencies of CPU accesses to the PBUS modules on the clock domain m\_n.

The maximum latency of a clock domain m\_n PBUS access is calculated by the following formula:

Latency cycles = 
$$4 \times PCLK_{000}/2 + 4 \times PCLK_{mn}$$

**Notes** 

- 1. The synchronization latency always applies, even if both clocks are configured to use same clock source or frequency.
- 2. The PBUS synchronizers are shown in the clock domain figures in section "Clock Domain Figures" in the chapter "Clock Controller".

#### (1) Overall PBUS latencies

The overall access latency of a CPU access to a PBUS module is calculated as follows:

· Read access:

$$T_{accRD} = 16 \cdot PCLK_{000} + 6 \cdot PCLK_{mn} + W_{RD} \cdot PCLK_{mn}$$

· Write access:

$$T_{accWR} = 6 \cdot PCLK_{000} + 6 \cdot PCLK_{mn} + W_{WR} \cdot PCLK_{mn}$$

 $W_{RD}$  and  $W_{WR}$  specify the number of wait clocks, induced by the PBUS module upon read respectively write access. Refer to the section "Module wait clocks insertion" below for the  $W_{RD}$  and  $W_{WR}$  values of the different modules.




Figure 3-3 Overall PBUS access latency

**CPU** write access

If the PBUS is not occupied, i.e. the PBUS is idle, the write access is immediately forwarded and the CPU continues with the next instruction.

If the PBUS is occupied because of a former CPU write or a DMA access, the CPU is stopped until the PBUS is idle.

**CPU** read access

Upon a CPU read access to any PBUS module, CPU operation stops until the requested data is available.

## (2) Module wait clocks insertion

The following modules insert wait states when accessed by the CPU.

**Note** All other module registers, which are not listed in the following table, do not inserted any wait clocks ( $W_{RD} = W_{WR} = 0$ ).

Table 3-2 Module registers access wait clocks

Module	Registers	Read wait clocks W <sub>RD</sub>	Write wait clocks W <sub>WR</sub>
CAN Controller (FCN)	FCNnMmDAT[7:0]B FCNnMmDTLGB FCNnMmSTRB FCNnDNBMRX[3:0] FCNnMmCTL FCNnCMLISTR FCNnCMLOSTR	2 PCLK	2 PCLK
	FCNnCMRGRX FCNnCMTGTX FCNnMmDAT[6,4,2,0]H FCNnMmMID0H FCNnMmMID1H	2 PCLK	1 PCLK
	FCNnMmDAT[4,0]W FCNnMmMID0W	3 PCLK	2 PCLK
	FCNnCMCLCTL.FCNnCMCLSERC	n.a. (write only)	1 to 10 PCLK
	FCNnCMCLCTL except FCNnCMCLSERC bit	0 PCLK	3 PCLK

## 3.4 CPU Subsystem

This section gives an overview about the CPU Subsystems.

The CPU Subsystems comprise

- the CPU and CPU dedicated components, e.g. the processor protection functions
- · busses to instruction and data memory
- various interfaces to the other microcontroller modules, e.g. the PBUS and data flash interface
- the Interrupt Controller (INTC)
- the DMA Controller (DMAC)
- · On-chip Debug unit
- several bus systems with bus arbiters that allow access of the bus masters to all other modules

#### 3.4.1 Power and clock domain

The CPU Subsystem lies on the Isolated-Area-0 and its clock CPUCLK is supplied from the domain clock CKSCLK\_000.




Figure 3-4 CPU Subsystem clock supply

CPU Subsystem The CPU Subsystem and its registers are initialized by the following reset signal:

Table 3-3 CPU Subsystem reset signal

CPU Subsystem	Reset signal		
CPU Subsystem	Reset Controller SYSRES		
	<ul> <li>Stand-by Controller DPSTPWU (wake-up from DEEPSTOP mode)</li> </ul>		

## 3.4.2 CPU Subsystem busses overview

The table below gives an overview about the CPU Subsystem busses and their general purpose.

Refer to the following section for detailed information about the CPU Subsystems.

Table 3-4 Bus systems

CPU Subsystem	Bus	Purpose	Bus master
internal	CPU instruction bus	CPU access to	CPU
		code flash	
		data RAM	
		PBUS modules	
		Data flash	
	CPU data bus	CPU access to	CPU
		code flash	
		data RAM	
		PBUS modules	
		Data flash	
	rKB register bus	Access to registers of	CPU
		Interrupt Controller INTC	
		DMA Controller DMAC	
	DMA data bus	DMAC access to	DMAC
		code flash	
		data RAM	
		PBUS modules	
		Data flash	
external	PBUS	Access to all PBUS modules via the PBUS master I/F	CPU, DMAC <sup>a</sup>

a) Refer to the following sections for more information about the buses arbitration.

## 3.4.3 CPU Subsystem

The diagram below shows a CPU Subsystem block diagram of the V850E2/Fx4-G product series.




Figure 3-5 CPU Subsystem

All busses for transferring data between the various modules are controlled by two masters:

- CPU
- DMA Controller (DMAC)

Table 3-5 CPU Subsystem data/instruction busses

Master	Bus	Code flash	Data RAM	Data flash	PBUS I/F
CPU	Instruction (32 bit)	R	R	-	-
	Data (32 bit)	R	R/W	R/W	R/W
DMA Controller	DMA data (32 bit)	R	R/W	R	R/W

#### (1) Code flash access

#### Table 3-6 Code flash access

Code flash	0 1 (1 1	← CPU instruction bus
	Code flash arbiter	← CPU data bus
		← DMA data bus

#### (2) Data RAM access

#### Table 3-7 Data RAM access

		← CPU instruction bus
Data RAM	Data RAM arbiter	← CPU data bus
		← DMA data bus

#### Caution

Before fetching any instruction code from the data RAM, make sure to initialize the 16-byte boundary area of the data RAM that contains the instruction code to fetch.

A 16-byte boundary area is an area from the address XXXX XXX0 $_{\rm H}$  to XXXX XXXF $_{\rm H}$ .

For initializing the data RAM, any data values can be written, but the data RAM area must be initialized before an instruction is fetched from it.

If an instruction is fetched from an uninitialized data RAM area, a memory protection exception (MEP) might occur.

**Note** In general, it is recommended to initialize all the data RAM before reading it.

#### (3) Data flash I/F access

Table 3-8 Data flash I/F access

	55110/11/11	← CPU instruction bus
Data flash I/F	PBUS/data flash arbiter	← CPU data bus
	arbitor	← DMA data bus

Data flash wait Concerning data flash access refer also to the section "Data flash wait cycle cycles control" below in this chapter.

#### (4) CPU Subsystem busses arbitration policies

The following tables specify the arbitration policies of the CPU Subsystem busses arbiters.

Table 3-9 CPU Subsytem busses arbitration policies

Arbiter	Policy	Masters
Code flash	Fixed priority	High: DMA
		Medium: CPU data bus
		Low: CPU instruction bus
Data RAM	Fixed priority High: DMA	
		Medium: CPU data bus
		Low: CPU instruction bus
Data flash	Fixed priority	High: DMA
	Medium: CPU data bus	
		Low: CPU instruction bus

## 3.4.4 V850E2 system manual

Detailed descriptions of the various CPU Subsystem functions can be found in the following documents:

Table 3-10 CPU Subsystem functions information sources

Function	V850E2S Architecture <tbd>&lt;</tbd>	This manual (R01UH0366EJ0100)
V850E2 CPU (including instruction set)	V	_
Processor protection functions (MPU, SPR)	V	_
DMA Controller (DMAC)	-	V
Interrupt Controller (INTC)	-	V
Code/Data flash	_	V
Data RAM	_	V

## 3.5 Data flash wait cycle control

CPU read accesses to the data flash require insertion of some wait cycles to access the flash memory.

The minimum number of wait cycles, in units of CPU Subsystem clock cycles CPUCLK, has to be selected via the wait cycle control register DCLKWAIT.

Caution

The data flash wait cycle control register DCLKWAIT has to be set before the first CPU access to the data flash.

#### (1) DCLKWAIT - data flash wait cycle control register

This register is used to configure the number of wait cycles for accessing the data flash.

Access This register can be read/written in 8-bit units.

Address FF43 6000<sub>H</sub>

Initial Value 1FH




Table 3-11 DCLKWAIT register contents

Bit position	Bit name	Function
4 to 0	WAIT[4:0]	Sets the number of wait cycles, as shown in the table below:  11 <sub>H</sub> : 17 wait cycles  1F <sub>H</sub> : 31 wait cycles  All other settings are prohibited.

RENESAS

## 3.6 Operation modes

This section describes the operation modes of the V850E2/Fx4-G and how the modes are selected.

The following operation modes are available:

- Normal operation mode
- · Serial flash programming mode

After release of the Power-On-Clear reset or external RESET the microcontroller starts to fetch instructions from an internal boot ROM which contains the internal firmware. The firmware checks the FLMD0 pin, and optionally also the FLMD1 pin, to set the operation mode after reset release according to the table below.

Table 3-12 Selection of operation modes

Pi	ns	Operation mode	
FLMD0	FLMD1 (P0_1)		
VSS	VSS	Normal operation mode	
	VDD	Setting prohibited	
VDD	VSS	Serial flash programming mode	
	VDD	Setting prohibited	

For starting the microcontroller in a certain operation mode properly the mode pins and the ports of the JP0 port group have to be set up correctly, as described in the section "Mode pins and JP0 connections" below.

## 3.6.1 Normal operation mode

In normal operation mode, the internal flash memory is not re-programmed.

After reset release, the firmware branches to the start of the active boot swap cluster. User program execution is started.

Debug mode

Debug mode is basically a normal operation mode, but the debugger changes the device into debug mode via DCUTRST upon reset release.

#### 3.6.2 Flash programming mode

In serial flash programming mode, the internal flash memory is erased and reprogrammed.

After reset release, the firmware initiates loading of the user's program code from the external flash programmer and programs the flash memory.

After detaching the external flash programmer, the microcontroller can be started up with the new user's program in normal operation mode.

For more information see chapter "Flash Memory".

## 3.7 Mode pins and JP0 connections

This section describes the wiring of the

- port group JP0 (JP0\_0 to JP0\_5)
- mode signals FLMD0, FLMD1 (P0\_1)

in different microcontroller modes.

The function of the above mentioned pins depends on the mode:

Table 3-13 JP0 and mode pin functions

	Operation mode				
Pin/port	Normal	Debugger	Flash programming		
	operation		Asynchronous	Synchronous	
JP0_0	I/O port	DCUTDI	FLUR0RTX	FLCS0SI	
JP0_1	I/O port	DCUTDO	I/O port	FLCS0SO	
JP0_2	I/O port	DCUTCK	I/O port	FLCS0SCI	
JP0_3	I/O port	DCUTMS	I/O port	I/O port	
JP0_4	I/O port	DCUTRST	I/O port	I/O port	
JP0_5	I/O port	DCUTRDY	I/O port	I/O port	
FLMD0	FLMD0	FLMD0	FLMD0	FLMD0	
P0_1	FLMD1/I/O port <sup>a</sup>	FLMD1/I/O port <sup>a</sup>	FLMD1/I/O port <sup>a</sup>	FLMD1/I/O port <sup>a</sup>	

a) FLMD1 is used for mode setting, when the reset is released. Afterwards P0\_1 can be used for general port and alternative functions.

**Notes** 

- 1. FLMD0 has no port functionality and is exclusively used for mode setting.
- 2. Usage as I/O port means, the port can be used in port input/output and alternative modes.

Pull-up/pull-down resistors

The size of the resistors, shown in the following descriptions, depends on several parameters like current flow through the resistors in active level, secure level detection with maximum specified leakage current and maximum drive level of the driving port. Refer to the Data Sheet for details.

## 3.7.1 Normal operation mode

In normal operation mode the JP0 port group can be used for general port and alternative functions.

Normal operation mode is selected by

FLMD0	FLMD1 (P0_1) <sup>a</sup>
low level	low level

a) FLMD1 can be used for general port and alternative functions after reset release.

FLMD0 has to be low level and therefore needs to be connected to GND via the resistor R1.

FLMD1 and DCUTRST have to be low level at reset release and therefore need to be connected to GND via the resistors R2. Afterwards P0\_1 and JP0\_4 can be used for general port and alternative functions.

The target value of R1 is 82 k $\Omega$ . For the exact dimensioning of the FLMD0 pull-down resistor R1 refer to the Data Sheet.




Figure 3-6 Pin connections in normal operation mode

## 3.7.2 Debug mode

In debug mode the debugger is connected to the pins of the port group JP0.

Debug mode is basically a normal operation mode, but the debugger changes the device into debug mode via DCUTRST upon reset release.

Debug mode is selected by

FLMD0	FLMD1 (P0_1) <sup>a</sup>
low level	low level

FLMD1 can be used for general port and alternative functions after reset release.

# TDO, TRDY pull-up resistors

Since the microcontroller's DCUTDO and DCUTRDY outputs are in high-impedance state during RESET, the R3 resistors maintain a high level at the On-chip Debugger's TDO and TRDY inputs during reset time.

The pull-up resistors R3 at TDO and TRDY may be recommended to be mounted on the debugger adapter board or cable in order to avoid temporarily undefined levels of TDO and TRDY. Refer to the debugger's description for details.

The R3 resistors are not required in normal operation.

#### **Notes**

- 1. In debug mode on-chip pull-up resistors are automatically connected to DCUTCK, DCUTMS and DCUTDI.
- 2. In debug mode all ports of the debugger interface are automatically configured and are not affected by any port register settings.




Figure 3-7 Pin connections in debug mode

**Further information** 

For further information about the debugger refer to the chapter "On-Chip Debug Unit (OCD)" and the debugger documentation

"User's Manual QB-V850MINI, QB-V850MINIL",

document number U17638EJxVxUM00 (xVx denotes the current version number).

#### Flash programming mode 3.7.3

In flash programming mode some ports of port group JP0 are connected to the flash programmer.


Flash programming mode is selected by

FLMD0	FLMD1 (P0_1)
high level	low level

The PG-FP5 flash programmer communicates with the V850 microcontroller via

- · a single wire asynchronous interface FLUR0RTX
- a 3-wire synchronous interface FLCS0SCI, FLCS0SI, FLCS0SO Ports JP0\_3 to JP0\_5 can be used for general port and alternative functions.

Flash programming mode is determined by FLMD0 at high and FLMD1 at low level. Both can be connected to the PG-FP5 flash programmer, that sets the pins to the correct levels. However FLMD1 connection to the flash programmer is not mandatory since FLMD1 is already set to low via the pull-down resistor R2.



Pin connections in flash programming mode (FLMD1 by PG-FP5) Figure 3-8

**Further information** 

For further information about the debugger refer to the chapter "Flash Programming with Flash Programmer" in the chapter "Flash Memory" and the PG-FP5 flash programmer documentation

"User's Manual PG-FP5",

document number R20UT0008EJxxxx (xxxx denotes the current version number).

## 3.8 Address Space

In the following sections, the address space of the CPU is explained. Size and addresses of CPU address space and physical address space are explained. The address range of data space and program space together with their wraparound properties are presented.

## 3.8.1 CPU data address and physical program address space

The CPU supports the following address space:

- 4 GB CPU data address space
   With the 32-bit general purpose registers, addresses for a 4 GB memory
   can be generated. This is the maximum address space supported by the
   CPU.
- 64 MB physical program address space
   The CPU provides 64 MB physical address space to access instruction opcodes in the program memory. This means that a maximum of 64 MB internal or external program memory can be accessed.

## 3.8.2 Program and data space

The figure below shows the assignment of the CPU address space to data and program space.




Figure 3-9 CPU address space

#### (1) Wrap-around of data space

If an operand address calculation exceeds 32 bits, only the lower 32 bits of the result are considered. Therefore, the addresses  $0000\ 0000_H$  and FFFF FFFFH are contiguous addresses. This results in a wrap-around of the data space:




Figure 3-10 Wrap-around of data space

### (2) Wrap-around of program space

If an instruction address calculation exceeds 25 bits, only the lower 25 bits of the result are considered. Therefore, the addresses  $0000\ 0000_H$  and  $01FF\ FFFF_H$  are contiguous addresses. This results in a wrap-around of the program space:




Figure 3-11 Wrap-around of program space

## 3.9 V850E2/Fx4-G CPU Address Map

In the following sections, the address map of the CPU and DMA is introduced. Specific memory areas are described in detail.

## 3.9.1 DMA address map

The DMA Controller can access all CPU address areas, except the address range

FFFF 6000<sub>H</sub> to FFFF 7FFF<sub>H</sub>

This area can only be accessed by the CPU.

## 3.9.2 Memory map




Figure 3-12 Memory map

Notes 1. These areas are not accessible by the DMA Controller.

2. The code flash size, and thus the address range, is device dependent:

Series name	Product name	Size	Address range
FF4-G-256K	μPD70F4177	256 KB	0000 0000 <sub>H</sub> - 0003 FFFF <sub>H</sub>
FG4-G-256K	μPD70F4179		
FF4-G-512K	μPD70F4178	512 KB	0000 0000 <sub>H</sub> - 0007 FFFF <sub>H</sub>
FG4-G-512K	μPD70F4180		

3. The Data RAM size, and thus the address range, is device dependent:

Series name	Product name	Size	Address range
FF4-G-256K	μPD70F4177	32 KB	FEDF 8000 <sub>H</sub> - FEDF FFFF <sub>H</sub>
FG4-G-256K	μPD70F4179		
FF4-G-512K	μPD70F4178	64 KB	FEDF 0000 <sub>H</sub> - FEDF FFFF <sub>H</sub>
FG4-G-512K	μPD70F4180		

**4.** The Back-up RAM size, and thus the address range, is device dependent:

Series name	Product name	Size	Address range
FF4-G-256K	μPD70F4177	4 KB	FF76 0000 <sub>H</sub> - FF76 0FFF <sub>H</sub>
FG4-G-256K	μPD70F4179		
FF4-G-512K	μPD70F4178		
FG4-G-512K	μPD70F4180		

## 3.10 Back-up RAM (BURAM)

The Back-up RAMs are PBUS module.




Figure 3-13 Block diagram of the Back-up RAM

Access This BURAM can be read/written in 32-bit units.

**BURAM addresses** The BURAM addresses are listed in the following table:

Table 3-14 BURAM address

Device	Size	Address
Fx4-G-256K Fx4-G-512K	1K x 32 bit	FF76 0000 <sub>H</sub> - FF76 0FFF <sub>H</sub>

Clock supply The BURAM is supplied with the following clock.

Table 3-15 BURAM clock supply

BURAM	BURAM clock	Connected to
BURAM	PCLK	Clock Controller CKSCLK_A05




Figure 3-14 BURAM clock supply

**Write permission** Write access to the Back-up RAM must be explicitly enabled via the Back-up RAM control register BURC.

## 3.10.1 Back-up RAM protection

Write access to the Back-up RAM is disabled after reset release. Thus write access must be explicitly permitted by setting the write access permission bit BURC.BURWE = 1.

If a write access to the Back-up RAM occurs, while write is prohibited (BURC.BURWE = 0), the error bit BURAE.BURAERR is set.

The following registers control and monitor the write access to the Back-up RAM:

Table 3-16 Back-up RAM registers overview

Register name	Shortcut	Address
Back-up RAM control register	BURC	FF76 FE00 <sub>H</sub>
Back-up RAM access error register	BURAE	FF76 FE04 <sub>H</sub>
Back-up RAM access error clear register	BURAEC	FF76 FE08 <sub>H</sub>

#### (1) BURC – Back-up RAM control register

This register is used to permit respectively prohibit write access to the Back-up RAM.

Access This register can be read/written in 8-bit units.

Address FF76 FE00<sub>H</sub>

Initial Value 00<sub>H</sub>




Table 3-17 BURC register contents

Bit position	Bit name	Function
0	BURWE	Back-up RAM write permission control: 0: write to Back-up RAM prohibited 1: write to Back-up RAM permitted

## (2) BURAE – Back-up RAM access error register

This register reflects an erroneous write access to the Back-up RAM.

Access This register can be read in 8-bit units.

FF76 FE04<sub>H</sub> **Address** 

**Initial Value**  $00_{H}$ 




Table 3-18 BURAE register contents

Bit position	Bit name	Function
0	BURA ERR	Back-up RAM write access error flag 0: no Back-up RAM write access error 1: Back-up RAM write access error has occurred

## (3) BURAEC - Back-up RAM access error clear register

This register is used to clear the Back-up RAM write access error flag BURAERR.

Access This register can be read/written in 8-bit units.

**Address** FF76 FE08<sub>H</sub>

**Initial Value** Reading this register returns always 00<sub>H</sub>.




Table 3-19 BURAEC register contents

Bit position	Bit name	Function
0	BURA ERRC	Back-up RAM write access error flag BURAERR clear 0: no function 1: clear BURAERR

## 3.11 Write protected Registers

Write protected registers are protected from inadvertent write access due to erroneous program execution, etc.

Writing to a write protected register requires a special register protection unlock sequence.

## 3.11.1 Register protection clusters

The protected registers are bundled in certain register protection clusters.

The protection mechanism treats all registers of the same cluster as a single protection unit.

If the protection unlock sequence for a register is initiated, no access to any other register of the same protection cluster is allowed. Otherwise the unlock sequence is disrupted and the register write fails.

The diagram below shows a disruption of the unlock sequence by an access to the same cluster within an interrupt service routine.




Figure 3-15 Disruption of register protection unlock sequence

Access to a register of another protection cluster during the unlock sequence does not disrupt the unlock sequence and the register write can be completed successfully.

The following diagram below shows such situation.




Figure 3-16 Successful register protection unlock sequence

The V850E2/Fx4-G register protection clusters are described in section "V850E2/Fx4-G write protected registers".

## 3.11.2 Register protection unlock sequence

Write access to a write protected register is only possible within a special protection unlock sequence:

- 1. Write the fixed value A5<sub>H</sub> to the protection command register
- 2. Write the desired value to the protected register.
- 3. Write the bit-wise inversion of the desired value to the protected register.
- 4. Write the desired value to the protected register.
- 5. Verify successful write of the desired value to the protected register by verifying that the error monitor bit in the protection status register is "0". In case the write was not successful, indicated by the error monitor bit set to "1", the entire sequence has to be restarted at step 1.

In case of any access to another register between step 1 to step 4 of the above sequence, the protection mechanism behaves as follows:

- If the second register belongs to the same cluster, the write to the protected register fails (indicated by the error monitor bit set to "1"). The entire sequence has to be restarted at step 1.
- If the second register does not belong to the same cluster, the protection unlock sequence is not disrupted and the write to the first register can be completed successfully.

## 3.11.3 Register protection and interrupt/emulation break

If an interrupt/emulation break occurs during the protection unlock sequence, the protection mechanism behaves as follows:

#### (1) Interrupts during protection unlock sequence

If an interrupt is acknowledged during the above protection unlock sequence and the interrupt service routine does not access any register of the same register protection cluster, the protection unlock sequence is not disrupted and the write to the protected register can be successfully completed after returning from the interrupt service routine.

#### (2) Emulator break during protection sequence

If an emulation break occurs during the above protection unlock sequence, e.g. because of a breakpoint hit, the register protection is suspended until normal operation is resumed.

This means even if any register of the same cluster is accessed during the break, the protection unlock sequence is not disrupted and the error monitor bit is not set to "1".

## 3.11.4 V850E2/Fx4-G write protected registers

The following table lists all V850E2/Fx4-G write protected registers:

Table 3-20 Write protected registers

Module	Protected register	Protection	registers	Protection cluster
Wodule	Frotected register	Command	Status	- Flotection cluster
Clock Controller	CKSC_0n	PROTCMD0	PROTS0	Control protection cluster 0
Clock Controller	PLLE0	PROTCMD2	PROTS2	Control protection cluster 2
	MOSCE			
	ROSCE			
	CKSC_An			
Stand-by Controller	PSC0			
Reset Controller	SWRESA			
	LVICNT			
On-Chip Debug control	IDMODII	PROT0PCMD	PROTS3	OCD control protection cluster
Clock Monitors	CLMAnCTL0	CLMAnPCMD	CLMAnPS	Clock Monitor protection cluster
Port control <sup>a</sup>	PODCn, JPODCn	PPCMDn	PPROTSn	Port protection cluster 1 to 4
Self-programming control	FLMDCNT	FLMDPCMD	FLMDPS	Self-programming protection cluster

<sup>&</sup>lt;sup>a)</sup> Each port group n has its own protection command and status register. Refer to the section "Port protection clusters" below for details of port control registers protection.

#### (1) Port protection clusters

Following port registers feature write protection:

• Port open drain control registers PODCn, JPODCn

The above listed port control registers of certain port groups n are assigned to four port protection clusters:

Table 3-21 Port protection clusters

Port protection cluster	Port groups
1	JP0
2	P0
3	P1, P3, P4, P10, P27

Note Each port group n has its own port protection command register PPCMDn and port protection status register PPROTSn.

However any port protection command register of the same port protection cluster can be used in the protection unlock sequence for enabling write access to all protected registers of the port protection cluster.

#### Register width

The protected port control registers are 32-bit registers and the related protection command registers PPCMDn are 8-bit registers.

Caution All protected registers must be accessed by 32-bit accesses.

Thus the protection unlock sequence looks as follows:

- 1. Write the fixed value A5<sub>H</sub> to the protection command register PPCMDn.
- 2. Write the desired value to the protected register with the upper 16 bit bit[31:16] set to "0" (0000 xxxx<sub>H</sub>).
- 3. Write the bit-wise inversion of the desired value to the protected register, thus the upper 16 bit bit[31:16] are set to "1" (FFFF xxxx<sub>H</sub>).
- 4. Write the desired value to the protected register with the upper 16 bit bit[31:16] set to "0" (0000 xxxx<sub>H</sub>).
- 5. Verify successful write of the desired value to the protected register by verifying that PPROTSn.PPROTSnERR = 0.

## 3.11.5 V850E2/Fx4-G Protection registers overview

The register write protection is controlled and operated by the following registers:

Table 3-22 Protection command registers overview (1/2)

Register Name	Shortcut	Address				
Control protection clusters:						
Protection command register 0	PROTCMD0	FF42 4000 <sub>H</sub>				
Protection command register 2	PROTCMD2	FF42 0300 <sub>H</sub>				
Protection command register 3	PROTCMD3	FF42 0308 <sub>H</sub>				
Protection status register 0	PROTS0	FF42 4004 <sub>H</sub>				
Protection status register 2	PROTS2	FF42 0304 <sub>H</sub>				
Protection status register 3	PROTS3	FF42 030C <sub>H</sub>				
Clock monitors cluster:						
CLMA0:						
Protection command register	CLMA0PCMD	FF80 2010 <sub>H</sub>				
Protection status register	CLMA0PS	FF80 2014 <sub>H</sub>				
CLMA2:						
Protection command register	CLMA2PCMD	FF80 4010 <sub>H</sub>				
Protection status register	CLMA2PS	FF80 4014 <sub>H</sub>				
CLMA3:						
Protection command register	CLMA3PCMD	FF80 5010 <sub>H</sub>				
Protection status register	CLMA3PS	FF80 5014 <sub>H</sub>				
Port protection clusters						
Port protection cluster 1						
Protection command register	JPPCMD0	FF44 04C0 <sub>H</sub>				
Protection status register	JPPROTS0	FF44 04B0 <sub>H</sub>				
Port protection cluster 2						
Protection command registers	PPCMD0	FF40 4C00 <sub>H</sub>				
Protection status registers	PPROTS0	FF40 4B00 <sub>H</sub>				
Port protection cluster 3						
Protection command registers	PPCMD1	FF40 4C04 <sub>H</sub>				
	PPCMD3	FF40 4C0C <sub>H</sub>				
	PPCMD4	FF40 4C10 <sub>H</sub>				
	PPCMD10	FF40 4C28 <sub>H</sub>				
	PPCMD27	FF40 4C6C <sub>H</sub>				
Protection status registers	PPROTS1	FF40 4B04 <sub>H</sub>				
	PPROTS3	FF40 4B0C <sub>H</sub>				
	PPROTS4	FF40 4B10 <sub>H</sub>				
	PPROTS10	FF40 4B28 <sub>H</sub>				
	PPROTS27	FF40 4B6C <sub>H</sub>				
Self-programming protection cluste	r					
FLMD protection command register	FLMDPCMD	FF43 8004 <sub>H</sub>				

Table 3-22 Protection command registers overview (2/2)

Register Name	Shortcut	Address
FLMD protection error status register	FLMDPS FF43 8008 <sub>H</sub>	
OCD control protection cluster		
OCD protection command register	PROT0PCMD	FF02 0308 <sub>H</sub>
OCD protection error status register	PROT0PS	FF02 030C <sub>H</sub>

#### 3.11.6 Control protection clusters registers details

#### PROTCMDn - Protection command registers (1)


These registers are the protection command registers for initiating the write protection unlock sequence for write protected registers.

"n" denotes the number of the protection command registers, refer to the table Index n "Protection command registers overview" in the previous section.

This register can be written in 8-bit units. Access

Refer to the table "Protection command registers overview" in the previous **Address** section.

Reading this register returns an undefined value. **Initial Value** 



The usage of these registers is detailed in section "Register protection unlock sequence" above.

Table 3-23 PROTCMDn register contents

Bit position	Bit name	Function
7 to 0	_	Protection commands to enable writing to Isolated-Area-m registers

## (2) PROTSn – Protection status registers

This registers shows the status of the protection unlock sequence operated via PROTCMDn.

**Index n** "n" denotes the number of the protection command registers, refer to the table "Protection command registers overview" in the previous section.

Caution This register must not be written.

Access This register can be read in 8-bit units.

**Address** Refer to the table "Protection command registers overview" in the previous section.

Initial Value 00<sub>H</sub>




Table 3-24 PROTSn register contents

Bit position	Bit name	Function
0	PROTSn ERR	Protected write sequence error monitor  0: no protection error  1: protection error occurred

### 3.11.7 Clock monitors protection cluster registers details

#### (1) CLMAnPCMD - CLMAn protection command register

This register is the protection command register for the CLMAnCTL0 register.

Index n "n" denotes the number of the Clock Monitor, refer to the table "Protection command registers overview" in the previous section.

Access This register can be written in 8-bit units.

**Address** Refer to the table "Protection command registers overview" in the previous section.

**Initial Value** Reading this register returns always 00<sub>H</sub>.

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0
W	W	W	W	W	W	W	W

Table 3-25 CLMAnPCMD register contents

Bit position	Bit name	Function
7 to 0	-	Protection commands to enable writing to CLMAnCTL0

#### (2) CLMAnPS - CLMAn protection status register

This register is used to verify whether the write protected register CLMAnCTL0 has been written successfully or not.

Index n "n" denotes the number of the Clock Monitor, refer to the table "Protection command registers overview" in the previous section.

Access This register can be read in 8-bit units. Writing to this register is ignored.

Refer to the table "Protection command registers overview" in the previous section.

Initial Value 00<sub>H</sub>

**Address** 

7 6 5 3 2 0 1 0 0 0 0 0 0 CLMAn 0 **PRERR** R R R R R R R

Table 3-26 CLMAnPS register contents

Bit position	Bit name	Function
0	CLMAnPRERR	Indicates whether the write protected register CLMAnCTL0 has been written successfully:  0: Write operation successful  1: Write operation failed

### 3.11.8 Port protection clusters registers details

#### (1) PPCMDn – Port protection command register

PPCMDn is the protection command register for port group n.

**Index n** "n" denotes the port group, refer to the table "Protection command registers overview" in the previous section.

Access This register can be written in 8-bit units.

Address Refer to the table "Protection command registers overview" in the previous

section.

**Initial Value** Reading this register returns an undefined value.

	7	6	5	4	3	2	1	0
	_	_	_	_	_	_	_	_
,	W	\/\/	\/\/	\/\/	\//	\/\/	\/\/	\//

Table 3-27 PPCMDn register contents

Bit position	Bit name	Function
7 to 0	_	Protection commands to enable writing to several port registers

#### (2) PPROTSn - Port protection status register

PPROTSn is the protection status registers for write protected registers of port group n. It shows the status of the protection sequence operated via PPCMDn.

**Index n** "n" denotes the port group, refer to the table "Protection command registers overview" in the previous section.

Caution This register must not be written.

Access This register can be read in 8-bit units.

Address Refer to the table "Protection command registers overview" in the previous

section.

Initial Value 00<sub>H</sub>




Table 3-28 PPROTSn register contents

Bit position	Bit name	Function
0	PPROTSn PRERR	Protected write sequence error monitor  0: no protection error  1: protection error occured

## 3.11.9 Self-programming protection cluster registers details

## (1) FLMDPCMD - FLMD protection command register

This register is the protection command register for the FLMDCNT register.

**Access** This register can be written in 8-bit units.

Address Refer to the table "Protection command registers overview" in the previous

section.

Initial Value Reading this register returns always 00<sub>H</sub>.




Table 3-29 FLMDPCMD register contents

Bit position	Bit name	Function
7 to 0	-	Protection commands to enable writing to FLMDCNT

## (2) FLMDPS - FLMD protection error status register

This register is used to verify whether the write protected register FLMDCNT has been written successfully or not.

Access This register can be read in 8-bit units.

Writing to this register is ignored.

Address Refer to the table "Protection command registers overview" in the previous

section.

Initial Value 00<sub>H</sub>




Table 3-30 FLMDPS register contents

Bit position	Bit name	Function
		Indicates whether the write protected register FLMDCNT has been written successfully:  0: Write operation successful  1: Write operation failed

## 3.11.10 OCD control protection cluster registers details

## (1) PROTOPCMD – OCD protection command register

This register is the protection command register for the OCD control register IDMODI.

Access This register can be written in 8-bit units.

**Address** Refer to the table "Protection command registers overview" in the previous section.

Initial Value Reading this register returns always an undefined value.




Table 3-31 PROT0PCMD register contents

Bit position Bit name		Function
7 to 0	OCDPC[7:0]	Protection commands to enable writing to IDMODI

## (2) PROTOPS - OCD protection error status register

This register is used to verify whether the write protected register FLMDCNT has been written successfully or not.

Access This register can be read in 8-bit units.

**Address** Refer to the table "Protection command registers overview" in the previous section.

Initial Value 00<sub>H</sub>




Table 3-32 PROT0PS register contents

Bit position	Bit position Bit name Function					
0	OCDPRERR	Indicates whether the write protected register IDMODI has been written successfully: 0: Write operation successful 1: Write operation failed				

This chapter describes the exception processing functions of this microcontroller.

At first an overview is given about all exception groups.

Afterwards all interrupt exceptions of this microcontroller are summarized and the interrupt control registers are described.

Finally the handling of the interrupts exceptions are detailed.

All other exceptions and their handling are described in the

V850E2 32-bit Microcontroller Core Architecture Document number <tbd>

where "xxxx" denotes the version of this document.

# 4.1 Exceptions and Interrupts

The phenomenon of forcing a branch operation from a currently running program to another program, due to a specific cause, is called an exception.

The exceptions are classified in exception groups. Each exception group is assigned to a certain priority P1 to P7, that determines in which order exceptions are processed, if they occur concurrently.

This microcontroller supports the following types of exceptions.

Table 4-1 Exception and interrupt cause list (1/2)

Exception and interrupt name	' Symbol   Cause droup		Priority group	Exception level	Reference
CPU initialization	CPU initialization RESET		P1	-	this manual "Reset Controller"
FE level non- maskable interrupt	FENMI	FENMI input	P2	FE	this chapter "V850E2/Fx4-G Interrupt Requests"
System error exception	SYSERR	SYSERR input	P3	FE	this chapter "V850E2/Fx4-G Exceptions"
El level maskable INT interrupt		Maskable interrupt input	P4	EI	this chapter "V850E2/Fx4-G Interrupt Requests"
Execution MIP protection exception		Execution protection violation	P5	FE	V850E2 32-bit Microcontroller Core Architecture User Manual "Memory Protection"
Memory error MEP exception		Instruction access error input	P6	FE	this chapter "V850E2/Fx4-G Exceptions"

Table 4-1 Exception and interrupt cause list (2/2)

Exception and interrupt name	Symbol	Cause group	Priority group	Exception level	Reference
Data protection exception	MDP	Data protection violation	P7	FE	V850E2 32-bit Microcontroller Core Architecture User Manual "Memory Protection"
Coprocessor unusable exception	usable instruction served RIEX Reserved instruction			FE	V850E2 32-bit Microcontroller Core Architecture User Manual "Exceptions"
Reserved instruction exception					FE
FE level software exception				FE	V850E2 32-bit Microcontroller Core Architecture User Manual "Instructions"
El level software exception	software EITRAP0 TRAP0n			EI	
El level software exception	EITRAP1	TRAP1n instruction (vector = 10 <sub>H</sub> to 1F <sub>H</sub> )		EI	
System call exception	SYSCALLEX	SYSCALL instruction (vector = 00 <sub>H</sub> to FF <sub>H</sub> )		EI	V850E2 32-bit Microcontroller Core Architecture User Manual "Exceptions"

**Priority order** Priority group P1 has the highest, P7 the lowest priority.

Request Exception or interrupt request denotes the status, where an exception or

interrupt event occurred and is registered in the CPU or Interrupt Controller

respectively to be served.

Acknowledgement Exception or interrupt acknowledgement denotes the status, where the CPU

branches to an exception or interrupt service or handler routine. Thus the

current program flow is suspended.

Acknowledgement Before an exception or interrupt request is acknowledgement, certain

acknowledgement conditions may have to be fulfilled. Note that certain

exceptions are acknowledged unconditionally.

Resume Indicates whether execution restart from the last position at which program

execution was interrupted - i.e. an exception or interrupt was acknowledged -

is possible.

Restore Indicates whether restoring of the processor status (status of processor

resources including general-purpose registers and system registers) at the

time of program execution interruption is possible.

condition

# 4.2 V850E2/Fx4-G Exceptions

This section describes the V850E2/Fx4-G exceptions.

For detailed information about how to handle exceptions refer to the chapter "Exceptions" in the "V850E2 32-bit Microcontroller Core Architecture".

## 4.2.1 Memory error exceptions MEP

A memory error exception MEP indicates an error, that occurred during a CPU instruction fetch:

- · MEP exception level: FE level without acknowledgement conditions
- MEP exception code: FEIC = 0000 0330<sub>H</sub>
- MEP exception handler offset: 0030<sub>H</sub>
- MEP priority level: P7

MEP exceptions are not maskable.

The MEP exception is generated upon reading instruction code from memory. Note that this must not necessarily be the time the CPU is fetching the instruction for execution. Also a cache or buffer preload can cause an MEP exception.

### **MEP** sources

The source of an MEP exception can be one of the following:

- uncorrectable ECC double-error detection during instruction fetch from the code flash
- uncorrectable ECC double-error detection during instruction fetch from the data RAM
- instruction fetch attempt from an undefined memory area (reserved area in the CPU address map)

## **MEP** indicators

The source of an MEP exception can be evaluated by the following:

- Code flash ECC double-error: CECCER.DEDFLG = 1
   Refer to the section "Code flash error correction" below for further details
- For data RAM ECC double-error detections and undefined memory area access there is no source indication other than the address of the program counter in the CPU's FEPC register, stored when the MEP occurred.

**Note** Single bit errors are corrected by the ECC and processing is continued using the fetched data after correction. No MEP is generated in this case.

MEP resume/restore

Since an MEP is acknowledged unconditionally at the time of reading an instruction code from a memory, which may be different to the time of CPU fetch of this instruction code, neither resuming to the application program nor recovering of the CPU's status after the MEP service routine is possible. Thus a system reset must be applied or a substitute program to recover the status must be executed.

When an additional MEP exception occurs during execution of an MEP exception handler program, the MEP exception is acknowledged again and it's handler routine re-executed.

Moreover, even during MEP exception processing, SYSERR exceptions and FE level non-maskable interrupts may occur. If this happens, SYSERR exception or FE level non-maskable interrupt processing starts at the time the error occurs.

## 4.2.2 System error exceptions SYSERR

In case of a serious system error, a system error exception SYSERR can be generated.

SYSERR exception can be enabled or disabled. A flag register is provided to determine the cause of such errors.

- · SYSERR exception level: FE level without acknowledgement conditions
- SYSERR exception code: refer to the table "System errors summary" below
- SYSERR exception handler offset: 0030<sub>H</sub>
- SYSERR priority level: P3

SYSERR exceptions are maskable.

#### (1) System error causes

**Error conditions** 

The generation of a SYSERR exception can occur under following error conditions:

- error because of an uncorrectable ECC double-error detection during data read from the code flash
- error because of an uncorrectable ECC double-error detection during data read from the data RAM

These error conditions may be fulfilled during a CPU or DMA access.

SYSERR enable/disable

For CPU accesses any of the above error conditions can be separately enabled/disabled to generate a SYSERR exception by use of the system error control register SEG\_CONT.

For DMA accesses a single control bit in SEG\_CONT.DMAE is provided to enable SYSERR generation for any of the above error conditions all together. Refer to the section "Error response support" in the chapter "DMA Controller (DMAC)" for further information concerning DMAC errors.

## SYSERR flags

The source of a SYSERR exception can be evaluated by the system error flag register SEG\_FLAG, that holds

- dedicated flags for each of the error conditions, if the error condition was met during a CPU access.
- a single bit that indicates that any of the error condition was met during a DMA access.

#### Notes

- 1. If an error occurs during a CPU access, the exact error cause can be evaluated by the dedicated SEG\_FLAG flags.
- 2. Upon occurrence of an error caused by DMA access, SEG\_FLAG.DMAF is set regardless of the exact cause of the error. Therefore, the CPU cannot determine the exact error cause from SEG\_FLAG.
- 3. Setting of the flags in SEG\_FLAG is independent of the SYSERR enable/ disable setting in the SEG\_CONT register.

Table 4-2 System errors summary

Access by	System error cause	Error flag SEG_FLAG.	SYSERR exception if SEG_CONT.	SYSERR exception code in FEIC	
CPU	data read from code flash	FCHF = 1	FCHE = 1	0000 0231 <sub>H</sub>	
	data read from data RAM	RAMF = 1	RAME = 1		
DMA	data read from code flash	DMAF = 1	DMAE = 1	0000 0232 <sub>H</sub>	
	data read from data RAM				

## (2) System error condition details

- Error during data read from code flash
   This error occurs when two defective bits are detected by the code flash
   ECC, which can not be corrected, as the result of read access to the code
   flash area.
- Error during data read from data RAM
   This error occurs when two defective bits are detected by the data RAM ECC, which can not be corrected, as the result of read access to the data RAM area.
- 3. Occurrence of error during DMA access
  Upon detection of one of the above errors during DMA read/write
  accesses, the DMA controller stops the transfer operations of all channels.
  Refer to the section "Error response support" in the chapter "DMA
  Controller (DMAC)" for further information concerning DMAC errors.

## (3) SEG\_CONT - System error control register

This register enables respectively disables system error causes to generate a SYSERR exception.

Access This register can be read/written

• 16-bit units via the register SEG\_CONT

• the lower 8 bits in 8-bit units via the register SEG\_CONTL

• the higher 8 bits in 8-bit units via the register SEG\_CONTH

Address SEG\_CONT: FFFF 64B0<sub>H</sub>

SEG\_CONTL: FFFF  $64B0_H$  SEG\_CONTH: FFFF  $64B1_H$ 

Initial Value 0000<sub>H</sub>




Table 4-3 SEG\_CONT register contents

Bit position	Bit name	Function
7	DMAE	Enable SYSERR exception generation during DMA accesses  0: SYSERR generation disabled 1: SYSERR generation enabled
4	RAME	Enable SYSERR exception generation during CPU data read accesses to the data RAM  0: SYSERR generation disabled  1: SYSERR generation enabled
1	FCHE	Enable SYSERR exception generation during CPU data read accesses to the code flash  0: SYSERR generation disabled  1: SYSERR generation enabled

## (4) SEG\_FLAG - System error flag register

This register informs about the occurrence of a SYSERR condition.

Note that the concerned flag is set upon a SYSERR condition, independent of SYSERR generation enabled/disabled via the SEG\_CONT register.

Access This register can be read/written

• 16-bit units via the register SEG\_FLAG

• the lower 8 bits in 8-bit units via the register SEG FLAGL

• the higher 8 bits in 8-bit units via the register SEG\_FLAGH

Address SEG\_FLAG: FFFF 64B2<sub>H</sub>

 $SEG_FLAGL$ : FFFF 64B2<sub>H</sub>  $SEG_FLAGH$ : FFFF 64B3<sub>H</sub>

Initial Value 0000<sub>H</sub>




Table 4-4 SEG\_FLAG register contents

Bit position	Bit name	Function
7	DMAF	SYSERR condition during DMA accesses  0: SYSERR condition has not occurred  1: SYSERR condition has occurred
4	RAMF	SYSERR condition during CPU data read accesses to the data RAM 0: SYSERR condition has not occurred 1: SYSERR condition has occurred
1	FCHF	SYSERR condition during CPU data read accesses to the code flash 0: SYSERR condition has not occurred 1: SYSERR condition has occurred

## 4.2.3 Code flash error correction

The code flash memory is equipped with an Error Correction module ECC. When the CPU or the DMA accesses the code flash, the ECC module automatically encodes/decodes the ECC code.

#### Single-bit errors

In case of a single-bit error while reading from the code flash, the ECC module corrects this error automatically, i.e. the code flash ECC performs a singleerror correction (SEC).

Detection and correction of a single-bit error is indicated by the SEC flag CECCER.SECFLG = 1.

The code flash address, where this single-bit error has occurred, is stored in the CSECADR register.

Double-bit errors In case of double-bit errors while reading from the code flash, the ECC module detects this error, i.e. the code flash ECC performs a double-error detection (DED).

> Detection of a double-bit error is indicated by the DED flag CECCER.DEDFLG = 1.

The code flash address, where this double-bit error has occurred, is stored in the CDEDADR register.

Upon detection of a double-bit error an exception can be generated. Refer to the sections "Memory error exceptions MEP" and "System error exceptions SYSERR" about further information concerning exception processing of double-error detections.

**Note** Three or more erroneous bits may not detect.

#### (1) Code flash error correction registers overview

This section contains a description of all registers of the code flash error correction module.

Table 4-5 Code flash Error Correction module registers overview

Register name	Shortcut	Address
Code flash ECC error flag register	CECCER	FF43 2000 <sub>H</sub>
Code flash ECC error flag clear register	CECCERC	FF43 2004 <sub>H</sub>
Code flash ECC single-bit error correction address register	CSECADR	FF43 2008 <sub>H</sub>
Code flash ECC double-bit error detection address register	CDEDADR	FF43 200C <sub>H</sub>

## (2) CECCER - Code flash ECC error flag register

This register informs about a correction of a single-bit (SEC) error and detection of a double-bit (DED) error.

To clear an asserted bit in this register use the CECCERC register.

**Access** These registers can be read in 8-bit units.

Address FF43 2000<sub>H</sub>

Initial Value 00<sub>H</sub>




Table 4-6 CECCER register contents

Bit position	Bit name	Function	
1	DEDFLG	double-bit error detection flag 0: double-bit error was not detected 1: double-bit error was not detected	
0	SECFLG	single-bit error correction flag 0: single-bit error was not detected 1: single-bit error was detected	

## (3) CECCERC - Code flash ECC error flag clear register

This register allows to clear the ECC error flags of CECCER.

If a 1 is written to a bit in this register, the corresponding bit in the CECCER register is cleared.

Access These registers can be read/written in 8-bit units.

Address FF43 2004<sub>H</sub>

Initial Value Reading this registers returns always 00<sub>H</sub>.

7	6	5	4	3	2	1	0
0	0	0	0	0	0	DEDCLR	SEDCLR
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 4-7 CECCERC register contents

Bit position	Bit name	Function
1	DEDCLR	Clear double-bit error detection flag 0: no function 1: clear CECCER.DEDFLG
0	SECCLR	Clear single-bit error detection flag 0: no function 1: clear CECCER.SECFLG

#### CSECADR - Code flash ECC single-bit error correction address register (4)

This register holds the address at which a single-bit error was detected and corrected.

Address storing in and clearing of this register depends on the single-bit error correction flag CECCER.SECFLG:

- The error address is only stored, if CECCER.SECFLG = 0.
- This register is cleared together with the flag CECCER.SECFLG by setting CECCERC.SECCLR = 1.

Thus only the address of the first detected error is stored. The addresses of all others which may follow, do not overwrite the first address, until the single-bit error flag - and thus this register - is cleared by CECCERC.SECLR = 1.

**Access** These registers can be read in 32-bit units.

**Address** FF43 2008<sub>H</sub> **Initial Value** 0000 0000<sub>H</sub>

31 24 23 20 19 17 30 29 28 27 26 25 22 21 18 16 0 0 0 CSECADR[24:16] 0 0 0 0 R R R R R R R R R R R R R R R R 15 14 13 12 11 10 8 7 5 4 3 0 9 6 2 1 CSECADR[7:0] R R R R R R R R R R R R R R R

**CSECADR** register contents Table 4-8

Bit position	Bit name	Function
24 to 0	CSECADR [24:0]	single-bit error detection and correction address

## (5) CDEDADR - Code flash ECC double-bit error detection address register

This register holds the address, at which a double-bit error was detected.

Address storing in and clearing of this register depends on the double-bit error detection flag CECCER.DEDFLG:

- The error address is only stored, if CECCER.DEDFLG = 0.
- This register is cleared together with the flag CECCER.DEDFLG by setting CECCERC.DEDCLR = 1.

Thus only the address of the first detected error is stored. The addresses of all others, which may follow, do not overwrite the first address, until the double-bit error flag - and thus this register - is cleared by CECCERC.DEDCLR = 1.

Access These registers can be read in 32-bit units.

Address FF43 200C<sub>H</sub>
Initial Value 0000 0000<sub>H</sub>




Table 4-9 CDEDADR register contents

Bit position	Bit name	Function
24 to 0	CDECADR [24:0]	double-bit error detection address

# 4.3 V850E2/Fx4-G Interrupt Requests

**Interrupt types** The V850E2/Fx4-G supports following types of interrupts:

- FE level non-maskable interrupt (FENMI)
  - FENMI is served immediately, even if an FE level maskable (FEINT) or EI level maskable (EIINT) interrupt is in service (CPU system register PSW.NP = 1).
  - resume not possible, recover not possible
- El level maskable interrupt (EIINT)
  - EIINT may only be served, if no FE level interrupt FENMI or FEINT is in service (CPU system register PSW.NP = 0).
  - resume possible, recover possible
  - interrupt masking can be specified for each interrupt channel
  - 16 interrupt priority levels can be specified for each interrupt channel.

## 4.3.1 V850E2/Fx4-G interrupt sources

## (1) FE level non-maskable interrupts

Priority group The FE level non-maskable interrupts have the priority P2.

Return PC An FE non-maskable interrupt does not allow to resume or recover.

**Control register** The control register of this interrupt is FNC.

**Return instruction** Since neither resume nor recover is possible, a reset must be applied.

Table 4-10 FE level non-maskable interrupt requests

	Interrupt		Int	Interrupt request				
	Contro	l register			Unit	Priority	Exception code	Handler address
Symbol	Name	Address FFFF	Name	Cause		group		offset
FENMI	FNC	645C <sub>H</sub>	NMIO	NMI0 input	Port	P2	0020 <sub>H</sub>	0020 <sub>H</sub>
			WDTA0NMI	Watchdog Timer 0 error NMI interrupt	WDTA0			
			WDTA1NMI	Watchdog Timer 1 error NMI interrupt	WDTA1			

**FENMI** sharing

The source of the FENMI interrupt can be evaluated by a dedicated flag register. Refer to section 4.3.2 "FE level non-maskable interrupt sharing" on page 167 for details.

## (2) El level maskable interrupts

## Interrupt naming

The composition of the interrupt request signal names, their assigned interrupt control registers and the bits in these registers follow special rules.

In the following the name of the interrupt request is represented by <*name*>.

- Interrupt request name: INT<name>
   The prefix "INT" is put in front of <name>.
- Interrupt request control register: IC<name>
   The prefix "IC" is put in front of <name>.
   The 16 bit of the 16-bit register IC<name> can also be accessed byte-wise with the following names:
  - low byte (bits[7:0]): IC<name>L at the address of IC<name>
     The suffix "L" is appended to the register name IC<name>.
  - high byte (bits[15:8]): IC<name>H at the address of IC<name> + 1
     The suffix "H" is appended to the register name IC<name>.
- Interrupt control register bit names: RF<name>, MK<name>, P[2:0]<name>
  The bit prefix "RF", "MK", "P[2:0]" prepends the interrupt <name>.
- Each interrupt request is assigned to a certain interrupt channel number n = 0 to 255.

The functional description of the Interrupt Controller in this chapter refers to interrupt channel number n instead of to the interrupt name <name>. If INT<name> is assigned to the interrupt channel number n, throughout this chapter

- the interrupt request is named **INT**n
- the assigned interrupt control register is named ICn
- the interrupt control bits are named RFn, MKn, P[2:0]n.

## Example

The interrupt request of the second TAUA0 channel (<name> = TAUA0I2) is named

INT TAUA012

The related interrupt control registers are

ICTAUA012, ICTAUA012L, ICTAUA012H

The bits in this register are

RFTAUA012, MKTAUA012, P[2:0]TAUA012

If, for instance, the interrupt channel for INTTAUA0I2 is n = 22, the functional description of the Interrupt Controller refers to

INT22.

the related control register as

IC22.

and their control register bit names

RF22, MK22, P[2:0]22.

The following tables list the references between the interrupt channel number n, the assigned V850E2/Fx4-G interrupt requests and control register names.

Priority group The El level maskable interrupts have the priority P8.

Return PC The program couter (PC) value, set after returning from any interrupt service

routine by the EIRET instruction is always the next address.

Return instruction The return instruction from EI level maskable interrupt service routines is

EIRET.

## (3) V850E2/FF4-G El level maskable interrupts

Table 4-11 V850E2/FF4-G El level maskable interrupt requests (1/3)

	Interrupt			Interrupt request		ity		ess
_	Control regis	ster				riori	tion	ddre et
Channel	Name	Address FFFF	Name	Cause	Unit	Default priority	Exception code	Handler address offset
0	ICWDTA0	6000 <sub>H</sub>	INTWDTA0	WDTA0 75% interrupt	WDTA0	1	0080 <sub>H</sub>	0080 <sub>H</sub>
1	ICWDTA1	6002 <sub>H</sub>	INTWDTA1	WDTA1 75% interrupt	WDTA1	2	0090 <sub>H</sub>	0090 <sub>H</sub>
2	ICLVI	6004 <sub>H</sub>	INTLVI	LVI interrupt	LVI	3	00A0 <sub>H</sub>	00A0 <sub>H</sub>
3 to 8	I	6006 <sub>H</sub> to 6010 <sub>H</sub>	reserved			4 to 9	00B0 <sub>H</sub> to 0100 <sub>H</sub>	00B0 <sub>H</sub> to 0100 <sub>H</sub>
9	ICP0	6012 <sub>H</sub>	INTP0	Edge detection interrupt	Port	10	0110 <sub>H</sub>	0110 <sub>H</sub>
10	ICP1	6014 <sub>H</sub>	INTP1	Edge detection interrupt	Port	11	0120 <sub>H</sub>	0120 <sub>H</sub>
11	ICP2	6016 <sub>H</sub>	INTP2	Edge detection interrupt	Port	12	0130 <sub>H</sub>	0130 <sub>H</sub>
12	ICP3	6018 <sub>H</sub>	INTP3	Edge detection interrupt	Port	13	0140 <sub>H</sub>	0140 <sub>H</sub>
13	ICP4	601A <sub>H</sub>	INTP4	Edge detection interrupt	Port	14	0150 <sub>H</sub>	0150 <sub>H</sub>
14	1	601C <sub>H</sub>	reserved			15	0160 <sub>H</sub>	0160 <sub>H</sub>
15	ICP6	601E <sub>H</sub>	INTP6	Edge detection interrupt	Port	16	0170 <sub>H</sub>	0170 <sub>H</sub>
16	1	6020 <sub>H</sub>	reserved			17	0180 <sub>H</sub>	0180 <sub>H</sub>
17	ICP8	6022 <sub>H</sub>	INTP8	Edge detection interrupt	Port	18	0190 <sub>H</sub>	0190 <sub>H</sub>
18	_	6024 <sub>H</sub>	reserved			19	01A0 <sub>H</sub>	01A0 <sub>H</sub>
19	_	6026 <sub>H</sub>	reserved			20	01B0 <sub>H</sub>	01B0 <sub>H</sub>
20	ICTAUB0I0	6028 <sub>H</sub>	INTTAUB010	Interrupt for channel 0	TAUB0	21	01C0 <sub>H</sub>	01C0 <sub>H</sub>
21	ICTAUB0I1	602A <sub>H</sub>	INTTAUB0I1	Interrupt for channel 1	TAUB0	22	01D0 <sub>H</sub>	01D0 <sub>H</sub>
22	ICTAUB012	602C <sub>H</sub>	INTTAUB012	Interrupt for channel 2	TAUB0	23	01E0 <sub>H</sub>	01E0 <sub>H</sub>
23	ICTAUB0I3	602E <sub>H</sub>	INTTAUB013	Interrupt for channel 3	TAUB0	24	01F0 <sub>H</sub>	01F0 <sub>H</sub>
24	ICTAUB0I4	6030 <sub>H</sub>	INTTAUB0I4	Interrupt for channel 4	TAUB0	25	0200 <sub>H</sub>	0200 <sub>H</sub>
25	ICTAUB0I5	6032 <sub>H</sub>	INTTAUB0I5	Interrupt for channel 5	TAUB0	26	0210 <sub>H</sub>	0210 <sub>H</sub>
26	ICTAUB0I6	6034 <sub>H</sub>	INTTAUB016	Interrupt for channel 6	TAUB0	27	0220 <sub>H</sub>	0220 <sub>H</sub>
27	ICTAUB0I7	6036 <sub>H</sub>	INTTAUB017	Interrupt for channel 7	TAUB0	28	0230 <sub>H</sub>	0230 <sub>H</sub>
28	ICTAUB0I8	6038 <sub>H</sub>	INTTAUB018	Interrupt for channel 8	TAUB0	29	0240 <sub>H</sub>	0240 <sub>H</sub>
29	ICTAUB019	603A <sub>H</sub>	INTTAUB019	Interrupt for channel 9	TAUB0	30	0250 <sub>H</sub>	0250 <sub>H</sub>
30	ICTAUB0I10	603C <sub>H</sub>	INTTAUB0I10	Interrupt for channel 10	TAUB0	31	0260 <sub>H</sub>	0260 <sub>H</sub>
31	ICTAUB0I11	603E <sub>H</sub>	INTTAUB0I11	Interrupt for channel 11	TAUB0	32	0270 <sub>H</sub>	0270 <sub>H</sub>
32	ICTAUB0I12	6040 <sub>H</sub>	INTTAUB0I12	Interrupt for channel 12	TAUB0	33	0280 <sub>H</sub>	0280 <sub>H</sub>
33	ICTAUB0I13	6042 <sub>H</sub>	INTTAUB0I13	Interrupt for channel 13	TAUB0	34	0290 <sub>H</sub>	0290 <sub>H</sub>
34	ICTAUB0I14	6044 <sub>H</sub>	INTTAUB0I14	Interrupt for channel 14	TAUB0	35	02A0 <sub>H</sub>	02A0 <sub>H</sub>
35	ICTAUB0I15	6046 <sub>H</sub>	INTTAUB0I15	Interrupt for channel 15	TAUB0	36	02B0 <sub>H</sub>	02B0 <sub>H</sub>
36 to 51	_	6048 <sub>H</sub> to 6066 <sub>H</sub>	reserved			37 to 52	02C0 <sub>H</sub> to 03B0 <sub>H</sub>	02C0 <sub>H</sub> to 03B0 <sub>H</sub>
52	ICADCA0ERR	6068 <sub>H</sub>	INTADCA0ERR	Error interrupt	ADCA0	53	03C0 <sub>H</sub>	03C0 <sub>H</sub>
53	ICADCA0I0	606A <sub>H</sub>	INTADCA0I0	End of CG0 conversion	ADCA0	54	03D0 <sub>H</sub>	03D0 <sub>H</sub>
54	ICADCA0I1	606C <sub>H</sub>	INTADCA0I1	End of CG1 conversion	ADCA0	55	03E0 <sub>H</sub>	03E0 <sub>H</sub>
55	ICADCA0I2	606E <sub>H</sub>	INTADCA012	End of CG2 conversion	ADCA0	56	03F0 <sub>H</sub>	03F0 <sub>H</sub>
56	ICADCA0LLT	6070 <sub>H</sub>	INTADCA0LLT	Conversion interrupt	ADCA0	57	0400 <sub>H</sub>	0400 <sub>H</sub>

Table 4-11 V850E2/FF4-G El level maskable interrupt requests (2/3)

	Interrupt			Interrupt request		ť		SS
_	Control regis	ter				riori	tion	ddre
Channel	Name	Address FFFF	Name	Cause	Unit	Default priority	Exception code	Handler address offset
57	ICFCNWUP	6072 <sub>H</sub>	INTFCNWUP	Wake up interrupt	FCN [5:0] <sup>a</sup>	58	0410 <sub>H</sub>	0410 <sub>H</sub>
58	_	6074 <sub>H</sub>	reserved			59	0420 <sub>H</sub>	0420 <sub>H</sub>
59	_	6076 <sub>H</sub>	reserved			60	0430 <sub>H</sub>	0430 <sub>H</sub>
60	ICFCN0ERR	6078 <sub>H</sub>	INTFCN0ERR	Error interrupt	FCN0	61	0440 <sub>H</sub>	0440 <sub>H</sub>
61	ICFCN0REC	607A <sub>H</sub>	INTFCN0REC	Receive interrupt	FCN0	62	0450 <sub>H</sub>	0450 <sub>H</sub>
62	ICFCN0TRX	607C <sub>H</sub>	INTFCN0TRX	Transmit interrupt	FCN0	63	0460 <sub>H</sub>	0460 <sub>H</sub>
63	ICCSIG0IRE	607E <sub>H</sub>	INTCSIG0IRE	Reception error interrupt	CSIG0	64	0470 <sub>H</sub>	0470 <sub>H</sub>
64	ICCSIG0IR	6080 <sub>H</sub>	INTCSIG0IR	Reception status interrupt	CSIG0	65	0480 <sub>H</sub>	0480 <sub>H</sub>
65	ICCSIG0IC	6082 <sub>H</sub>	INTCSIG0IC	Communication status interrupt	CSIG0	66	0490 <sub>H</sub>	0490 <sub>H</sub>
66	ICDMA0	6084 <sub>H</sub>	INTDMA0	DMA channel 0 transfer completion	DMA	67	04A0 <sub>H</sub>	04A0 <sub>H</sub>
67	ICDMA1	6086 <sub>H</sub>	INTDMA1	DMA channel 1 transfer completion	DMA	68	04B0 <sub>H</sub>	04B0 <sub>H</sub>
68	ICDMA2	6088 <sub>H</sub>	INTDMA2	DMA channel 2 transfer completion	DMA	69	04C0 <sub>H</sub>	04C0 <sub>H</sub>
69	ICDMA3	608A <sub>H</sub>	INTDMA3	DMA channel 3 transfer completion	DMA	70	04D0 <sub>H</sub>	04D0 <sub>H</sub>
70	ICDMA4	608C <sub>H</sub>	INTDMA4	DMA channel 4 transfer completion	DMA	71	04E0 <sub>H</sub>	04E0 <sub>H</sub>
71	ICDMA5	608E <sub>H</sub>	INTDMA5	DMA channel 5 transfer completion	DMA	72	04F0 <sub>H</sub>	04F0 <sub>H</sub>
72	ICDMA6	6090 <sub>H</sub>	INTDMA6	DMA channel 6 transfer completion	DMA	73	0500 <sub>H</sub>	0500 <sub>H</sub>
73	ICDMA7	6092 <sub>H</sub>	INTDMA7	DMA channel 7 transfer completion	DMA	74	0510 <sub>H</sub>	0510 <sub>H</sub>
74	ICIICB0IA	6094 <sub>H</sub>	INTIICB0IA	Data transmission/reception interrupt	IICB0	75	0520 <sub>H</sub>	0520 <sub>H</sub>
75	ICFCN1ERR	6096 <sub>H</sub>	INTFCN1ERR	Error interrupt	FCN1	76	0530 <sub>H</sub>	0530 <sub>H</sub>
76	ICFCN1REC	6098 <sub>H</sub>	INTFCN1REC	Receive interrupt	FCN1	77	0540 <sub>H</sub>	0540 <sub>H</sub>
77	ICFCN1TRX	609A <sub>H</sub>	INTFCNTRX	Transmit interrupt	FCN1	78	0550 <sub>H</sub>	0550 <sub>H</sub>
78	ICTAUJ0I0	609C <sub>H</sub>	INTTAUJ0I0	Interrupt for channel 0	TAUJ0	79	0560 <sub>H</sub>	0560 <sub>H</sub>
79	ICTAUJ0I1	609E <sub>H</sub>	INTTAUJ0I1	Interrupt for channel 1	TAUJ0	80	0570 <sub>H</sub>	0570 <sub>H</sub>
80	ICTAUJ0I2	60A0 <sub>H</sub>	INTTAUJ0I2	Interrupt for channel 2	TAUJ0	81	0580 <sub>H</sub>	0580 <sub>H</sub>
81	ICTAUJ0I3	60A2 <sub>H</sub>	INTTAUJ013	Interrupt for channel 3	TAUJ0	82	0590 <sub>H</sub>	0590 <sub>H</sub>
82	ICOSTM0	60A4 <sub>H</sub>	INTOSTM0	OSTM0 interrupt	OSTM0	83	05A0 <sub>H</sub>	05A0 <sub>H</sub>
83	ICCSIG4IRE	60A6 <sub>H</sub>	INTCSIG4IRE	Reception error interrupt	CSIG4	84	05B0 <sub>H</sub>	05B0 <sub>H</sub>
84	ICCSIG4IR	60A8 <sub>H</sub>	INTCSIG4IR	Reception status interrupt	CSIG4	85	05C0 <sub>H</sub>	05C0 <sub>H</sub>
85	ICCSIG4IC	60AA <sub>H</sub>	INTCSIG4IC	Communication status interrupt	CSIG4	86	05D0 <sub>H</sub>	05D0 <sub>H</sub>
86	_	60AC <sub>H</sub>	reserved		1	87	05E0 <sub>H</sub>	05E0 <sub>H</sub>
to 100		to 60C8 <sub>H</sub>				to 101	to 06C0 <sub>H</sub>	to 06C0 <sub>H</sub>
101	ICP11	60CA <sub>H</sub>	INTP11	Edge detection interrupt	Port	102	06D0 <sub>H</sub>	06D0 <sub>H</sub>
102	ICP12	60CC <sub>H</sub>	INTP12	Edge detection interrupt	Port	103	06E0 <sub>H</sub>	06E0 <sub>H</sub>
103	_	60CE <sub>H</sub>	reserved	•	•	104	06F0 <sub>H</sub>	06F0 <sub>H</sub>
to 105		to 60D2 <sub>H</sub>				to 106	to 0710 <sub>H</sub>	to 0710 <sub>H</sub>
	ICKR0	60D4 <sub>H</sub>	INTKR0	Key return interrupt	KR0		0710 <sub>H</sub>	0720 <sub>H</sub>
	ICLMA10IS	60D6 <sub>H</sub>	INTLMA10IS	Status interrupt	LMA10		0720 <sub>H</sub>	0730 <sub>H</sub>
-	ICLMA10IR	60D8 <sub>H</sub>	INTLMA10IR	Reception completion interrupt	LMA10		0740 <sub>H</sub>	0740 <sub>H</sub>
-	ICLMA10IT	60DA <sub>H</sub>	INTLMA10IT	Transmission interrupt	LMA10		0750 <sub>H</sub>	0750 <sub>H</sub>
.00	102111/11011	I AND WH		Transmission interrupt	LIVIATO	1,10	3, 30H	3, 30H

Table 4-11 V850E2/FF4-G El level maskable interrupt requests (3/3)

	Interrupt			Interrupt request		ity		SS
_	Control regis	ter				rior	tion	address set
Channel	Name	Address FFFF	Name	Cause	Unit	Default priority	Exception code	Handler add offset
110	ICLMA11IS	60DC <sub>H</sub>	INTLMA11IS	Status interrupt	LMA11	111	0760 <sub>H</sub>	0760 <sub>H</sub>
111	ICLMA11IR	60DE <sub>H</sub>	INTLMA11IR	Reception completion interrupt	LMA11	112	0770 <sub>H</sub>	0770 <sub>H</sub>
112	ICLMA11IT	60E0 <sub>H</sub>	INTLMA11IT	Transmission interrupt	LMA11	113	0780 <sub>H</sub>	0780 <sub>H</sub>
113	ICFCN2ERR	60E2 <sub>H</sub>	INTFCN2ERR	Error interrupt	FCN2	114	0790 <sub>H</sub>	0790 <sub>H</sub>
114	ICFCN2REC	60E4 <sub>H</sub>	INTFCN2REC	Receive interrupt	FCN2	115	07A0 <sub>H</sub>	07A0 <sub>H</sub>
115	ICFCN2TRX	60E6 <sub>H</sub>	INTFCN2TRX	Transmit interrupt	FCN2	116	07B0 <sub>H</sub>	07B0 <sub>H</sub>
116	ICFCN3ERR <sup>b</sup>	60E8 <sub>H</sub>	INTFCN3ERR	Error interrupt	FCN3	117	07C0 <sub>H</sub>	07C0 <sub>H</sub>
117	ICFCN3RECb	60EA <sub>H</sub>	INTFCN3REC	Receive interrupt	FCN3	118	07D0 <sub>H</sub>	07D0 <sub>H</sub>
118	ICFCN3TRX <sup>b</sup>	60EC <sub>H</sub>	INTFCN3TRX	Transmit interrupt	FCN3	119	07E0 <sub>H</sub>	07E0 <sub>H</sub>
119	ICFCN4ERR <sup>b</sup>	60EE <sub>H</sub>	INTFCN4ERR	Error interrupt	FCN4	120	07F0 <sub>H</sub>	07F0 <sub>H</sub>
120	ICFCN4REC <sup>b</sup>	60F0 <sub>H</sub>	INTFCN4REC	Receive interrupt	FCN4	121	0800 <sub>H</sub>	0800 <sub>H</sub>
121	ICFCN4TRX <sup>b</sup>	60F2 <sub>H</sub>	INTFCN4TRX	Transmit interrupt	FCN4	122	0810 <sub>H</sub>	0810 <sub>H</sub>
122	ICFCN5ERR <sup>b</sup>	60F4 <sub>H</sub>	INTFCN5ERR	Error interrupt	FCN5	123	0820 <sub>H</sub>	0820 <sub>H</sub>
123	ICFCN5REC <sup>b</sup>	60F6 <sub>H</sub>	INTFCN5REC	Receive interrupt	FCN5	124	0830 <sub>H</sub>	0830 <sub>H</sub>
124	ICFCN5TRX <sup>b</sup>	60F8 <sub>H</sub>	INTFCN5TRX	Transmit interrupt	FCN5	125	0840 <sub>H</sub>	0840 <sub>H</sub>
125 to 127	_	60FA <sub>H</sub> to 60FE <sub>H</sub>	reserved	•		126 to 128	0850 <sub>H</sub> to 0870 <sub>H</sub>	0850 <sub>H</sub> to 0870 <sub>H</sub>

In  $\mu$ PD70F4177, the target of this interrupt is FCN[2:0]. This interrupt is not available in  $\mu$ PD70F4177. a)

b)

## (4) V850E2/FG4-G El level maskable interrupts

Table 4-12 V850E2/FG4-G El level maskable interrupt requests (1/3)

	Interrupt			Interrupt request		ity		ssa
_	Control regis	ter				riori	tion	ddre
Channel	Name	Address FFFF	Name	Cause	Unit	Default priority	Exception code	Handler address offset
0	ICWDTA0	6000 <sub>H</sub>	INTWDTA0	WDTA0 75% interrupt	WDTA0	1	0080 <sub>H</sub>	0080 <sub>H</sub>
1	ICWDTA1	6002 <sub>H</sub>	INTWDTA1	WDTA1 75% interrupt	WDTA1	2	0090 <sub>H</sub>	0090 <sub>H</sub>
2	ICLVI	6004 <sub>H</sub>	INTLVI	LVI interrupt	LVI	3	00A0 <sub>H</sub>	00A0 <sub>H</sub>
3 to 8	_	6006 <sub>H</sub> to 6010 <sub>H</sub>	reserved			4 to 9	00B0 <sub>H</sub> to 0100 <sub>H</sub>	00B0 <sub>H</sub> to 0100 <sub>H</sub>
9	ICP0	6012 <sub>H</sub>	INTP0	Edge detection interrupt	Port	10	0110 <sub>H</sub>	0110 <sub>H</sub>
10	ICP1	6014 <sub>H</sub>	INTP1	Edge detection interrupt	Port	11	0120 <sub>H</sub>	0120 <sub>H</sub>
11	ICP2	6016 <sub>H</sub>	INTP2	Edge detection interrupt	Port	12	0130 <sub>H</sub>	0130 <sub>H</sub>
12	ICP3	6018 <sub>H</sub>	INTP3	Edge detection interrupt	Port	13	0140 <sub>H</sub>	0140 <sub>H</sub>
13	ICP4	601A <sub>H</sub>	INTP4	Edge detection interrupt	Port	14	0150 <sub>H</sub>	0150 <sub>H</sub>
14	ICP5	601C <sub>H</sub>	INTP5	Edge detection interrupt	Port	15	0160 <sub>H</sub>	0160 <sub>H</sub>
15	ICP6	601E <sub>H</sub>	INTP6	Edge detection interrupt	Port	16	0170 <sub>H</sub>	0170 <sub>H</sub>
16	ICP7	6020 <sub>H</sub>	INTP7	Edge detection interrupt	Port	17	0180 <sub>H</sub>	0180 <sub>H</sub>
17	ICP8	6022 <sub>H</sub>	INTP8	Edge detection interrupt	Port	18	0190 <sub>H</sub>	0190 <sub>H</sub>
18	ICP9	6024 <sub>H</sub>	INTP9	Edge detection interrupt	Port	19	01A0 <sub>H</sub>	01A0 <sub>H</sub>
19	ICP10	6026 <sub>H</sub>	INTP10	Edge detection interrupt	Port	20	01B0 <sub>H</sub>	01B0 <sub>H</sub>
20	ICTAUB0I0	6028 <sub>H</sub>	INTTAUB010	Interrupt for channel 0	TAUB0	21	01C0 <sub>H</sub>	01C0 <sub>H</sub>
21	ICTAUB0I1	602A <sub>H</sub>	INTTAUB0I1	Interrupt for channel 1	TAUB0	22	01D0 <sub>H</sub>	01D0 <sub>H</sub>
22	ICTAUB0I2	602C <sub>H</sub>	INTTAUB012	Interrupt for channel 2	TAUB0	23	01E0 <sub>H</sub>	01E0 <sub>H</sub>
23	ICTAUB0I3	602E <sub>H</sub>	INTTAUB0I3	Interrupt for channel 3	TAUB0	24	01F0 <sub>H</sub>	01F0 <sub>H</sub>
24	ICTAUB0I4	6030 <sub>H</sub>	INTTAUB0I4	Interrupt for channel 4	TAUB0	25	0200 <sub>H</sub>	0200 <sub>H</sub>
25	ICTAUB0I5	6032 <sub>H</sub>	INTTAUB015	Interrupt for channel 5	TAUB0	26	0210 <sub>H</sub>	0210 <sub>H</sub>
26	ICTAUB0I6	6034 <sub>H</sub>	INTTAUB016	Interrupt for channel 6	TAUB0	27	0220 <sub>H</sub>	0220 <sub>H</sub>
27	ICTAUB0I7	6036 <sub>H</sub>	INTTAUB017	Interrupt for channel 7	TAUB0	28	0230 <sub>H</sub>	0230 <sub>H</sub>
28	ICTAUB0I8	6038 <sub>H</sub>	INTTAUB018	Interrupt for channel 8	TAUB0	29	0240 <sub>H</sub>	0240 <sub>H</sub>
29	ICTAUB019	603A <sub>H</sub>	INTTAUB019	Interrupt for channel 9	TAUB0	30	0250 <sub>H</sub>	0250 <sub>H</sub>
30	ICTAUB0I10	603C <sub>H</sub>	INTTAUB0I10	Interrupt for channel 10	TAUB0	31	0260 <sub>H</sub>	0260 <sub>H</sub>
31	ICTAUB0I11	603E <sub>H</sub>	INTTAUB0I11	Interrupt for channel 11	TAUB0	32	0270 <sub>H</sub>	0270 <sub>H</sub>
32	ICTAUB0I12	6040 <sub>H</sub>	INTTAUB0I12	Interrupt for channel 12	TAUB0	33	0280 <sub>H</sub>	0280 <sub>H</sub>
33	ICTAUB0I13	6042 <sub>H</sub>	INTTAUB0I13	Interrupt for channel 13	TAUB0	34	0290 <sub>H</sub>	0290 <sub>H</sub>
34	ICTAUB0I14	6044 <sub>H</sub>	INTTAUB0I14	Interrupt for channel 14	TAUB0	35	02A0 <sub>H</sub>	02A0 <sub>H</sub>
35	ICTAUB0I15	6046 <sub>H</sub>	INTTAUB0I15	Interrupt for channel 15	TAUB0	36	02B0 <sub>H</sub>	02B0 <sub>H</sub>
36 to 51	_	6048 <sub>H</sub> to 6066 <sub>H</sub>	reserved			37 to 52	02C0 <sub>H</sub> to 03B0 <sub>H</sub>	02C0 <sub>H</sub> to 03B0 <sub>H</sub>
52	ICADCA0ERR	6068 <sub>H</sub>	INTADCA0ERR	Error interrupt	ADCA0	53	03C0 <sub>H</sub>	03C0 <sub>H</sub>
53	ICADCA0I0	606A <sub>H</sub>	INTADCA0I0	End of CG0 conversion	ADCA0	54	03D0 <sub>H</sub>	03D0 <sub>H</sub>
54	ICADCA0I1	606C <sub>H</sub>	INTADCA0I1	End of CG1 conversion	ADCA0	55	03E0 <sub>H</sub>	03E0 <sub>H</sub>
55	ICADCA0I2	606E <sub>H</sub>	INTADCA012	End of CG2 conversion	ADCA0	56	03F0 <sub>H</sub>	03F0 <sub>H</sub>
56	ICADCA0LLT	6070 <sub>H</sub>	INTADCA0LLT	Conversion interrupt	ADCA0	57	0400 <sub>H</sub>	0400 <sub>H</sub>

Table 4-12 V850E2/FG4-G El level maskable interrupt requests (2/3)

	Interrupt			Interrupt request		t		SS
_	Control regis	ster					tion	ddre et
Channel	Name	Address FFFF	Name	Cause	Unit	Default priority	Exception code	Handler address offset
57	ICFCNWUP	6072 <sub>H</sub>	INTFCNWUP	Wake up interrupt	FCN [5:0] <sup>a</sup>	58	0410 <sub>H</sub>	0410 <sub>H</sub>
58	_	6074 <sub>H</sub>	reserved			59	0420 <sub>H</sub>	0420 <sub>H</sub>
59	_	6076 <sub>H</sub>	reserved			60	0430 <sub>H</sub>	0430 <sub>H</sub>
60	ICFCN0ERR	6078 <sub>H</sub>	INTFCN0ERR	Error interrupt	FCN0	61	0440 <sub>H</sub>	0440 <sub>H</sub>
61	ICFCN0REC	607A <sub>H</sub>	INTFCN0REC	Receive interrupt	FCN0	62	0450 <sub>H</sub>	0450 <sub>H</sub>
62	ICFCN0TRX	607C <sub>H</sub>	INTFCN0TRX	Transmit interrupt	FCN0	63	0460 <sub>H</sub>	0460 <sub>H</sub>
63	ICCSIG0IRE	607E <sub>H</sub>	INTCSIG0IRE	Reception error interrupt	CSIG0	64	0470 <sub>H</sub>	0470 <sub>H</sub>
64	ICCSIG0IR	6080 <sub>H</sub>	INTCSIG0IR	Reception status interrupt	CSIG0	65	0480 <sub>H</sub>	0480 <sub>H</sub>
65	ICCSIG0IC	6082 <sub>H</sub>	INTCSIG0IC	Communication status interrupt	CSIG0	66	0490 <sub>H</sub>	0490 <sub>H</sub>
66	ICDMA0	6084 <sub>H</sub>	INTDMA0	DMA channel 0 transfer completion	DMA	67	04A0 <sub>H</sub>	04A0 <sub>H</sub>
67	ICDMA1	6086 <sub>H</sub>	INTDMA1	DMA channel 1 transfer completion	DMA	68	04B0 <sub>H</sub>	04B0 <sub>H</sub>
68	ICDMA2	6088 <sub>H</sub>	INTDMA2	DMA channel 2 transfer completion	DMA	69	04C0 <sub>H</sub>	04C0 <sub>H</sub>
69	ICDMA3	608A <sub>H</sub>	INTDMA3	DMA channel 3 transfer completion	DMA	70	04D0 <sub>H</sub>	04D0 <sub>H</sub>
70	ICDMA4	608C <sub>H</sub>	INTDMA4	DMA channel 4 transfer completion	DMA	71	04E0 <sub>H</sub>	04E0 <sub>H</sub>
71	ICDMA5	608E <sub>H</sub>	INTDMA5	DMA channel 5 transfer completion	DMA	72	04F0 <sub>H</sub>	04F0 <sub>H</sub>
72	ICDMA6	6090 <sub>H</sub>	INTDMA6	DMA channel 6 transfer completion	DMA	73	0500 <sub>H</sub>	0500 <sub>H</sub>
73	ICDMA7	6092 <sub>H</sub>	INTDMA7	DMA channel 7 transfer completion	DMA	74	0510 <sub>H</sub>	0510 <sub>H</sub>
74	ICIICB0IA	6094 <sub>H</sub>	INTIICB0IA	Data transmission/reception interrupt	IICB0	75	0520 <sub>H</sub>	0520 <sub>H</sub>
75	ICFCN1ERR	6096 <sub>H</sub>	INTFCN1ERR	Error interrupt	FCN1	76	0530 <sub>H</sub>	0530 <sub>H</sub>
76	ICFCN1REC	6098 <sub>H</sub>	INTFCN1REC	Receive interrupt	FCN1	77	0540 <sub>H</sub>	0540 <sub>H</sub>
77	ICFCN1TRX	609A <sub>H</sub>	INTFCN1TRX	Transmit interrupt	FCN1	78	0550 <sub>H</sub>	0550 <sub>H</sub>
78	ICTAUJ0I0	609C <sub>H</sub>	INTTAUJ010	Interrupt for channel 0	TAUJ0	79	0560 <sub>H</sub>	0560 <sub>H</sub>
79	ICTAUJ0I1	609E <sub>H</sub>	INTTAUJ0I1	Interrupt for channel 1	TAUJ0	80	0570 <sub>H</sub>	0570 <sub>H</sub>
80	ICTAUJ0I2	60A0 <sub>H</sub>	INTTAUJ012	Interrupt for channel 2	TAUJ0	81	0580 <sub>H</sub>	0580 <sub>H</sub>
81	ICTAUJ0I3	60A2 <sub>H</sub>	INTTAUJ0I3	Interrupt for channel 3	TAUJ0	82	0590 <sub>H</sub>	0590 <sub>H</sub>
82	ICOSTM0	60A4 <sub>H</sub>	INTOSTM0	OSTM0 interrupt	OSTM0	83	05A0 <sub>H</sub>	05A0 <sub>H</sub>
83	ICCSIG4IRE	60A6 <sub>H</sub>	INTCSIG4IRE	Reception error interrupt	CSIG4	84	05B0 <sub>H</sub>	05B0 <sub>H</sub>
84	ICCSIG4IR	60A8 <sub>H</sub>	INTCSIG4IR	Reception status interrupt	CSIG4	85	05C0 <sub>H</sub>	05C0 <sub>H</sub>
85	ICCSIG4IC	60AA <sub>H</sub>	INTCSIG4IC	Communication status interrupt	CSIG4	86	05D0 <sub>H</sub>	05D0 <sub>H</sub>
86	_	60AC <sub>H</sub>	reserved	`	<u> </u>	87	05E0 <sub>H</sub>	05E0 <sub>H</sub>
to 88		to 60B0 <sub>H</sub>				to 89	to 0600 <sub>H</sub>	to 0600 <sub>H</sub>
89	ICLMA2IS	60B2 <sub>H</sub>	INTLMA2IS	Status interrupt	LMA2	90	0610 <sub>H</sub>	0610 <sub>H</sub>
90	ICLMA2IR	60B4 <sub>H</sub>	INTLMA2IR	Reception completion interrupt	LMA2	91	0620 <sub>H</sub>	0620 <sub>H</sub>
91	ICLMA2IT	60B6 <sub>H</sub>	INTLMA2IT	Transmission interrupt	LMA2	92	0630 <sub>H</sub>	0630 <sub>H</sub>
92		60B8 <sub>H</sub>	reserved	•	1	93	0640 <sub>H</sub>	0640 <sub>H</sub>
to 97		to 60C2 <sub>H</sub>				to 98	to 0690 <sub>H</sub>	to 0690 <sub>H</sub>
98	ICCSIG7IRE	60C4 <sub>H</sub>	INTCSIG7IRE	Reception error interrupt	CSIG7	99	06A0 <sub>H</sub>	06A0 <sub>H</sub>
99	ICCSIG7IR	60C6 <sub>H</sub>	INTCSIG7IR	Reception status interrupt	CSIG7	100	06B0 <sub>H</sub>	06B0 <sub>H</sub>
100	ICCSIG7IC	60C8 <sub>H</sub>	INTCSIG7IC	Communication status interrupt	CSIG7	101	06C0 <sub>H</sub>	06C0 <sub>H</sub>
Ь	<u> </u>	· .,	1	<u> </u>	1	1		

Table 4-12 V850E2/FG4-G El level maskable interrupt requests (3/3)

	Interrupt			Interrupt request		ť		SS
_	Control regis	ter				riori	tion	ddre et
Channel	Name	Address FFFF	Name	Cause	Unit	Default priority	Exception code	Handler address offset
101	ICP11	60CA <sub>H</sub>	INTP11	Edge detection interrupt	Port	102	06D0 <sub>H</sub>	06D0 <sub>H</sub>
102	ICP12	60CC <sub>H</sub>	INTP12	Edge detection interrupt	Port	103	06E0 <sub>H</sub>	06E0 <sub>H</sub>
103 to 105	_	60CE <sub>H</sub> to 60D2 <sub>H</sub>	reserved			to	06F0 <sub>H</sub> to 0710 <sub>H</sub>	06F0 <sub>H</sub> to 0710 <sub>H</sub>
106	ICKR0	60D4 <sub>H</sub>	INTKR0	Key return interrupt	KR0	107	0720 <sub>H</sub>	0720 <sub>H</sub>
107	ICLMA10IS	60D6 <sub>H</sub>	INTLMA10IS	Status interrupt	LMA10	108	0730 <sub>H</sub>	0730 <sub>H</sub>
108	ICLMA10IR	60D8 <sub>H</sub>	INTLMA10IR	Reception completion interrupt	LMA10	109	0740 <sub>H</sub>	0740 <sub>H</sub>
109	ICLMA10IT	60DA <sub>H</sub>	INTLMA10IT	Transmission interrupt	LMA10	110	0750 <sub>H</sub>	0750 <sub>H</sub>
110	ICLMA11IS	60DC <sub>H</sub>	INTLMA11IS	Status interrupt	LMA11	111	0760 <sub>H</sub>	0760 <sub>H</sub>
111	ICLMA11IR	60DE <sub>H</sub>	INTLMA11IR	Reception completion interrupt	LMA11	112	0770 <sub>H</sub>	0770 <sub>H</sub>
112	ICLMA11IT	60E0 <sub>H</sub>	INTLMA11IT	Transmission interrupt	LMA11	113	0780 <sub>H</sub>	0780 <sub>H</sub>
113	ICFCN2ERR	60E2 <sub>H</sub>	INTFCN2ERR	Error interrupt	FCN2	114	0790 <sub>H</sub>	0790 <sub>H</sub>
114	ICFCN2REC	60E4 <sub>H</sub>	INTFCN2REC	Receive interrupt	FCN2	115	07A0 <sub>H</sub>	07A0 <sub>H</sub>
115	ICFCN2TRX	60E6 <sub>H</sub>	INTFCN2TRX	Transmit interrupt	FCN2	116	07B0 <sub>H</sub>	07B0 <sub>H</sub>
116	ICFCN3ERRb	60E8 <sub>H</sub>	INTFCN3ERR	Error interrupt	FCN3	117	07C0 <sub>H</sub>	07C0 <sub>H</sub>
117	ICFCN3RECb	60EA <sub>H</sub>	INTFCN3REC	Receive interrupt	FCN3	118	07D0 <sub>H</sub>	07D0 <sub>H</sub>
118	ICFCN3TRX <sup>b</sup>	60EC <sub>H</sub>	INTFCN3TRX	Transmit interrupt	FCN3	119	07E0 <sub>H</sub>	07E0 <sub>H</sub>
119	ICFCN4ERR <sup>b</sup>	60EE <sub>H</sub>	INTFCN4ERR	Error interrupt	FCN4	120	07F0 <sub>H</sub>	07F0 <sub>H</sub>
120	ICFCN4REC <sup>b</sup>	60F0 <sub>H</sub>	INTFCN4REC	Receive interrupt	FCN4	121	0800 <sub>H</sub>	0800 <sub>H</sub>
121	ICFCN4TRX <sup>b</sup>	60F2 <sub>H</sub>	INTFCN4TRX	Transmit interrupt	FCN4	122	0810 <sub>H</sub>	0810 <sub>H</sub>
122	ICFCN5ERR <sup>b</sup>	60F4 <sub>H</sub>	INTFCN5ERR	Error interrupt	FCN5	123	0820 <sub>H</sub>	0820 <sub>H</sub>
123	ICFCN5REC <sup>b</sup>	60F6 <sub>H</sub>	INTFCN5REC	Receive interrupt	FCN5	124	0830 <sub>H</sub>	0830 <sub>H</sub>
124	ICFCN5TRX <sup>b</sup>	60F8 <sub>H</sub>	INTFCN5TRX	Transmit interrupt	FCN5	125	0840 <sub>H</sub>	0840 <sub>H</sub>
125 to 127	_	60FA <sub>H</sub> to 60FE <sub>H</sub>	reserved			to	0850 <sub>H</sub> to 0870 <sub>H</sub>	0850 <sub>Н</sub> ?0870 Н

In  $\mu$ PD70F4179, the target of this interrupt is FCN[2:0]. This interrupt is not available in  $\mu$ PD70F4179.

b)

## 4.3.2 FE level non-maskable interrupt sharing

The FE level non-maskable interrupt FENMI is shared among several interrupt sources.

## (1) FENMIF - FENMI factor register

This register contains information about which interrupt has generated the FE level non-maskable interrupt FENMI.

Access This register can be read in 32-bit units.

FF45 0000<sub>H</sub> **Address** 




Table 4-13 FENMIF register contents

Bit position	Bit name	Function
2	WDTA1NMIF	Watchdog Timer WDTA1NMIF flag 0: no WDTA1NMIF occured 1: WDTA1NMIF has occured
1	WDTA0NMIF	Watchdog Timer WDTA0NMIF flag 0: no WDTA0NMIF occured 1: WDTA0NMIF has occured
0	NMIOF	Port interrupt NMI0 flag 0: no NMI0 occured 1: NMI0 has occured

#### FENMIFC - FENMI factor clear register (2)

This register clears the FE level non-maskable flags of the FENMIF register.

Access This register can be written in 32-bit units.

FF45 0008<sub>H</sub> **Address** 

Reading this registers returns always 0000 0000<sub>H</sub>. **Initial Value** 




Table 4-14 FENMIFC register contents

Bit position	Bit name	Function
2	WDTA1NMI FC	Watchdog Timer WDTA1NMIF flag clear 0: no function 1: clear FENMIF.WDTA1NMIF
1	WDTA0NMI FC	Watchdog Timer WDTA0NMIF flag clear 0: no function 1: clear FENMIF.WDTA0NMIF
0	NMI0 FC	Port interrupt NMI0 flag clear 0: no function 1: clear FENMIF.NMI0F

# 4.4 External Interrupts

# 4.4.1 Edge Detection Configuration

The external interrupts can be configured to generate an interrupt request upon a rising or falling edge or upon both edges of the external pin.

Following registers are used to specify the edge:

Table 4-15 External interrupt edge detection registers

Interrupt	Register
INTP0	FCLA0CTL0
INTP1	FCLA0CTL1
INTP2	FCLA0CTL2
INTP3	FCLA0CTL3
INTP4	FCLA0CTL4
INTP5	FCLA0CTL5
INTP6	FCLA0CTL6
INTP7	FCLA0CTL7
INTP8	FCLA1CTL0
INTP9	FCLA1CTL1
INTP10	FCLA1CTL2
INTP11	FCLA1CTL3
INTP12	FCLA1CTL4
NMI	FCLA2CTL0

Refer to the section "Port filters assignment" in the chapter "Port Functions" for details of these registers.

## 4.4.2 External interrupts as trigger and wake-up signals

The external interrupts can be used as

- DMA trigger factors
- A/D Converter H/W triggers
- · stand-by wake-up factors

Table 4-16 External interrupts as triggers and wake-up

Interrupt	DMA trigger factor <sup>a</sup>	ADAAn H/W trigger <sup>b</sup>	Stand-by wake-up factor <sup>c</sup>	
INTP0	1	ADAA0TTIN201	WUFLm07	
INTP1	2	ADAA0TTIN101	WUFLm08	
INTP2	3	ADAA0TTIN001	WUFLm09	
INTP3	4	ADAA0TTIN202	WUFLm10	
INTP4	5	ADAA0TTIN102	WUFLm11	
INTP5	6	ADAA0TTIN002	WUFLm12	
INTP6	7	_	WUFLm13	
INTP7	8	_	WUFLm14	
INTP8	9	_	WUFLm15	
INTP9	10	-	WUFLm16	
INTP10	11	_	WUFLm17	
INTP11	-	-	WUFLm18	
INTP12	-	-	WUFLm19	
NMI	-	_	WUFLm00	

a) Refer to the chapter 5 "DMA Controller (DMAC)" on page 196 for details.

Stand-by wake-up

To use an external interrupt as a wake-up factor from DEEPSTOP mode, its analog filter must be set to edge detection mode (FCLAnINTm = 0). Refer to the section "Port Filters Functional Description" in the "Port Functions" chapter for details.

b) Refer to the chapter 22 "A/D Converter (ADAA)" on page 1143 for details.

The stand-by wake-up factors are indicated by their respective bit in the wake-up factor register WUFLm. refer to the chapter 8 "Stand-by Controller (STBC)" on page 322 for details.

# 4.5 Interrupt Controller Control Registers

## (1) ICn - El level interrupt control registers (n = 0 to 255)

These registers, each of which is for a channel n of EI level maskable interrupt INTn, are used to set a condition to control each channel.

Caution

Do not access ICn registers of interrupt channels, not listed in above interrupt request tables.

Access These registers can be read/written in

• 16-bit units

- via 16-bit registers ICn

• 8-bit or 1-bit units

- bits 7 to 0 via 8-bit registers ICnL

- bits 15 to 8 via 8-bit registers ICnH.

Address ICn: FFFF 6000<sub>H</sub> + 2n

ICnL: FFFF  $6000_H + 2n$ , ICnH: FFFF  $6001_H + 2n$ 

15	14	13	12	11	10	9	8
0	0	0	RFn	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
7	6	5	4	3	2	1	0
MKn	0	0	0	0		P[2:0]n	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 4-17 ICn register contents (1/2)

Bit position	Bit name	Function
12	RFn	Interrupt request flag RFn is set upon occurrence of an EI level maskable interrupt INTn. RFn can also be set by the application program, which generates also an EI level maskable interrupt. 0: no interrupt request 1: interrupt request RFn is reset if the interrupt is acknowledged, i.e. the interrupt service routine is started. RFn can also be reset by the application program.

Table 4-17 ICn register contents (2/2)

Bit position	Bit name	Function
7	MKn	Interrupt mask bit When the MKn bit is set, the interrupt request set to the interrupt request flag RFn is masked, so that the interrupt request is not issued from that channel to the CPU. From a channel with the MKn bit set, interrupt pending status is not displayed by the ICSR.PMF bit. The MKn bit does not mask a signal input from an interrupt input itself and, therefore, the corresponding interrupt request flag is set even when the MKn bit is set. The setting of the corresponding bit of the interrupt mask register IMR is also reflected.  0: enables interrupt servicing 1: disables interrupt servicing
2 to 0	P[2:0]n	These bits specify 8 levels of interrupt priorities. The highest priority is 0 and the lowest is 7.  If two or more interrupt requests of EI level are generated at the same time, the interrupt source having the higher priority specified by these bits is selected and reported to the CPU. If the priority specified by the P[2:0]n bits is the same, the source having the lower channel number is selected by a fixed priority.

## (2) IMRm - El level interrupt mask registers (m = 0 to 15)

These registers are a collection of the MKn bits of the ICn registers. Each bit of IMRm reflects the setting of the corresponding ICn.MKn bit. Setting IMRm is reflected in the corresponding MKn bit.

Caution

MKn bits for interrupt channels, not listed in above interrupt request tables, must be set to 1.

## Access These registers can be read/written in:

- 16-bit units
  - via 16-bit registers IMRm
- 8-bit or 1-bit units
  - bits 7 to 0 via 8-bit registers IMRmL
  - bits 15 to 8 via 8-bit registers IMRmH.

Address

IMR0: FFFF 6400<sub>H</sub> IMR1: FFFF 6402<sub>H</sub> IMR2: FFFF 6404<sub>H</sub> IMR3: FFFF 6406<sub>H</sub> IMR4: FFFF 6408<sub>H</sub> IMR5: FFFF 640A<sub>H</sub> IMR6: FFFF 640C<sub>H</sub> IMR7: FFFF 640E<sub>H</sub> IMR8: FFFF 6410<sub>H</sub> IMR9: FFFF 6412<sub>H</sub> IMR10: FFFF 6414<sub>H</sub> IMR11: FFFF 6416<sub>H</sub> IMR12: FFFF 6418<sub>H</sub> IMR13: FFFF 641A<sub>H</sub> IMR15: FFFF 641E<sub>H</sub> IMR14: FFFF 641C<sub>H</sub>

15	14	13	12	11	10	9	8
IMRmMK m x 16 + 15	IMRmMK m x 16 + 14	IMRmMK m x 16 + 13	IMRmMK m x 16 + 12	IMRmMK m x 16 + 11	IMRmMK m x 16 + 10	IMRmMK m x 16 + 9	IMRmMK m x 16 + 8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
7	6	5	4	3	2	1	0
IMRmMK m x 16 + 7	IMRmMK m x 16 + 6	IMRmMK m x 16 + 5	IMRmMK m x 16 + 4	IMRmMK m x 16 + 3	IMRmMK m x 16 + 2	IMRmMK m x 16 + 1	IMRmMK m x 16 + 0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 4-18 IMRm registers contents

Bit position	Bit name	Function
15 to 0	IMRmMK255	These bits mask an interrupt from channels n = 0 to 255 of EI level maskable interrupt INTn.
	to IMRmMK0	O: interrupt request issued     1: interrupt request not issued

## (3) ISPR - In-service priority register

This register holds the interrupt priority of an EI level maskable interrupt INTn that is being processed by the CPU.

ISPR[7:0] setting

When the CPU enters an interrupt service routine, i.e. acknowledges the interrupt, with interrupt request priority ICn.P[2:0]n = 0 to 7, the bit ISPR[7:0] of this register, corresponding to this priority, is set.

ISPR[7:0] clearing

When the CPU has completed the interrupt service routine by the EIRET instruction, the ISPR[7:0] bit, that was set upon entering this interrupt service routine, is cleared.

Since the interrupt service routine with the highest priority is always completed first, the cleared bit is always the one, that corresponds to the highest priority.

Nested interrupt services

If multiple EI level maskable interrupts with different priorities ICn.P[2:0]n have been acknowledged by the CPU (lower prioritized interrupt service routines have been interrupted by higher prioritized), the corresponding ISPR[7:0] bits of all interrupts in service are sequentially set.

ISPR[7:0] clearing by software

Clearing this register is protected by a special sequence, involving the inservice priority clear register ISPC register.

All ISPR[7:0] bits can be cleared only all together by use of ISPC. For that purpose ISPC has to be written with  $\mathsf{FFFF}_{\mathsf{H}}$ , followed by writing  $0000_{\mathsf{H}}$  to ISPR.

Note that it is not possible to clear single ISPR[7:0] bits.

Refer also to 5 "ISPC - In-service priority clear register" on page 176.

Access This register can be accessed as follows:

- writing 0000<sub>H</sub> via the 16-bit register ISPR for clearing all ISPR[7:0], after ISPC has been written with FFFF<sub>H</sub>
- · reading
  - in 16-bit units via the 16-bit register ISPR
  - ISPR[7:0] in 8-bit units via the 8-bit register ISPRL

Address ISPR: FFFF 6440<sub>H</sub>

ISPRL: FFFF 6440<sub>H</sub>

	15	14	13	12	11	10	9	8
	0	0	0	0	0	0	0	0
	R/W							
	7	6	5	4	3	2	1	0
,	ISPR7	ISPR6	ISPR5	ISPR4	ISPR3	ISPR2	ISPR1	ISPR0
	R/W							

Table 4-19 ISPR register contents

Bit position	Bit name	Function
7 to 0	ISPR7 to ISPR0	These bits indicate the priority of the interrupt being acknowledged.  0: Interrupt request of the priority corresponding to the bit position is not acknowledged.  1: Interrupt request of the priority corresponding to the bit position is being processed by the CPU.

## (4) PMR - Priority mask register

This register specifies an interrupt priority by which an interrupt request flag of EI level maskable interrupt INTn is to be masked. It disables all at once the interrupt requests from the INTn channel for which the interrupt priority specified by this register is set.

The position of each bit of this register corresponds to an interrupt priority. For example, if 1 is set to bit 0, channel of interrupt priority 0 can be masked.

Access This register can be read/written in

• in 16-bit units via the 16-bit register PMR

• PMR[7:0] in 8-bit or 1-bit units via the 8-bit register PMRL.

Address PMR: FFFF 6448<sub>H</sub>

PMRL: FFFF 6448<sub>H</sub>

Access This register can be read/written in 16-bit or 8-bit or 1-bit units.

Address FFFF 6448<sub>H</sub>

15	14	13	12	11	10	9	8
0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
7	6	5	4	3	2	1	0
PMR7	PMR6	PMR5	PMR4	PMR3	PMR2	PMR1	PMR0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 4-20 PMR register contents

Bit position	Bit name	Function
7 to 0	PMR7 to PMR0	These bits specify an interrupt priority by which an interrupt request flag  0: Enables interrupt servicing of the priority corresponding to a specified bit position.  1: Disables interrupt servicing of the priority corresponding to a specified bit position.

## (5) ISPC - In-service priority clear register

This register prepares to clear the in-service priority register ISPR.

For clearing ISPR proceed as follows:

- 1. write FFFF<sub>H</sub> to ISPC
- 2. write 0000<sub>H</sub> to ISPR

As a result, the internal mode registers of the Interrupt Controller for interrupt servicing, which indicate that an interrupt request is being processed by the CPU, are cleared.

At the same time, all the processing modes of FE level NMI, FE level maskable interrupt FEINT, and EI level maskable interrupts INTn of the ICSR register are canceled.

After writing FFFF<sub>H</sub> to ISPC, FFFF<sub>H</sub> is also read back until ISPR has been cleared by writing ISPR =  $0000_H$ . Afterwards ISPC is automatically cleared to  $0000_H$ .

Before writing ISPR =  $0000_H$ , ISPC can be reset by writing  $0000_H$ , and thus disabling any ISPR clear attempt.

ISPC can only be written with  $\mathsf{FFFF}_\mathsf{H}$  or  $0000_\mathsf{H}$ . Writing any other value does not change the register content.

Refer also to 3 "ISPR - In-service priority register" on page 174.

#### Caution

Writing  $FFF_H$  to ISPC and  $0000_H$  to ISPR in order to clear ISPR does not need to maintain any time relation to each other. In particular this means, that any kind of other processes may take place beween both write accesses.

Access This register can be read/written in 16-bit units.

Address FFFF 6450<sub>H</sub>

15	14	13	12	11	10	9	8			
	ISPC[15:8]									
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
7	6	5	4	3	2	1	0			
	ISPC[7:0]									
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			

Table 4-21 ISPC register contents

Bit position	Bit name	Function
15 to 0	ISPC[15:0]	ISPR clear preparation
		<ul> <li>writing FFFF<sub>H</sub>: enables ISPR to be cleared by ISPR = 0000<sub>H</sub></li> <li>writing 0000<sub>H</sub>: disables ISPR to be cleared</li> <li>If ISPR has been cleared after ISPC. = FFFF<sub>H</sub>, ISPC returns to 0000<sub>H</sub> automatically.</li> </ul>

## (6) SCR - Selected channel hold register

This register holds the channel number n of the EI level maskable interrupt INTn, acknowledged by the CPU.

Access This register can be read only in

• in 16-bit units:

- via 16-bit register SCR

• in 8-bit units:

- SCR[7:0] via 8-bit register SCRL.

Address SCR: FFFF 6458<sub>H</sub>

SCRL: FFFF 6458<sub>H</sub>

Access This register can be read only in 16-bit or 8-bit units.

Address FFFF 6458<sub>H</sub>

15	14	13	12	11	10	9	8
0	0	0	0	0	0	0	0
R	R	R	R	R	R	R	R
7	6	5	4	3	2	1	0
			SCR	[7:0]			
R	R	R	R	R	R	R	R

Table 4-22 SCR register contents

Bit position	Bit name	Function
7 to 0	SCR[7:0]	Holds the channel number n of the maskable interrupt that has been acknowledged by the CPU. The value of these bits is updated when an interrupt vector is reported to the CPU. It is overwritten when multiple interrupts of EI level maskable interrupt (INTn) are acknowledged. These bits are not updated when an FE level interrupt is acknowledged.  Writing to this register is ignored.

## (7) ICSR - Interrupt controller status register

This register indicates the operation status of the Interrupt Controller. Especially the FNE, FIE and EIE of this register serve as a mode register of interrupt servicing.

Access This register can be read only in

- 16-bit units:
  - via 16-bit register ICSR
- 8-bit or 1-bit units:
  - bits 7 to 0 via 8-bit register ICSRL
  - bits 15 to 8 via 8-bit register ICSRL

Address ICSR: FFFF 645A<sub>H</sub>

ICSRL: FFFF 645A<sub>H</sub>, ICSRH: FFFF 645B<sub>H</sub>

	15	14	13	12	11	10	9	8
Ī	0	0	0	0	0	0	0	PMF
	R	R	R	R	R	R	R	R
	7	6	5	4	3	2	1	0
I	0	FNR	FIR	EIR	0	FNE	FIE	EIE
	R	R	R	R	R	R	R	R

Table 4-23 ICSR register contents

Bit position	Bit name	Function
8	PMF	Indicates 1 if the request flag of a channel n of EI level interrupt INTn, that has the interrupt priority prohibited by the setting of PMR from being serviced, is set.
6	FNR	Indicates 1 if an FE level non-maskable interrupt FENMI has been issued to the CPU.
5	FIR	Indicates 1 if an FE level maskable interrupt FEINT has been issued to the CPU.
4	EIR	Indicates 1 if an EI level maskable interrupt INTn has been issued to the CPU.
2	FNE	Indicates 1 if the CPU is processing the FE level non-maskable interrupt FENMI.
1	FIE	Indicates 1 if the CPU is processing the FE level maskable interrupt FEINT.
0	EIE	Indicates 1 if the CPU is processing the EI level maskable interrupt INTn.

## (8) FNC - FE level NMI status register

This register informs about the occurence of a FE level non-maskable interrupt FENMI.

Access This register can be read only in

• 16-bit units:

- via 16-bit register FNC

• 8-bit or 1-bit units:

- bits 15 to 8 via 8-bit register FNCH

Address FNC: FFFF 645C<sub>H</sub>

FNCH: FFFF 645D<sub>H</sub>

	15	14	13	12	11	10	9	8
	0	0	0	FNRF	0	0	0	0
	R	R	R	R	R	R	R	R
_	7	6	5	4	3	2	1	0
	0	0	0	0	0	0	0	0
•	R	R	R	R	R	R	R	R

Table 4-24 FNC register contents

Bit position	Bit name	Function
12	FNRF	FENMI interrupt request flag 0: no interrupt request FENMI 1: FENMI interrupt request occured

## (9) FIC - FE level INT status register

This register informs about the occurence of a FE level maskable interrupt FEINT.

Access This register can be read only in

• 16-bit units:

- via 16-bit register FIC

• 8-bit or 1-bit units:

- bits 15 to 8 via 8-bit register FICH

Address FiC: FFFF 645E<sub>H</sub>

FICH: FFFF 645F<sub>H</sub>

_	15	14	13	12	11	10	9	8
Ī	0	0	0	FIRF	0	0	0	0
	R	R	R	R	R	R	R	R
	7	6	5	4	3	2	1	0
Ī	0	0	0	0	0	0	0	0
	R	R	R	R	R	R	R	R

Table 4-25 FIC register contents

Bit position	Bit name	Function
12	FIRF	FEINT interrupt request flag 0: no FEINT interrupt request 1: FEINT interrupt request occured

# 4.6 Interrupt Acknowledgment and Restoring

This section describes the operation during interrupt acknowledgment and restoring from interrupt servicing.

#### **CPU** registers

This section frequently refers to registers of the CPU. For a detailed description of these registers refer to the "V850E2 32-bit Microcontroller Core Architecture" user manual.

# 4.6.1 FE level non-maskable interrupt FENMI

When an FENMI interrupt is requested, an FE level non-maskable interrupt is generated in the CPU. This FE level non-maskable interrupt is used when a fatal system error occurs.

#### Caution

Upon acknowledgment of the FENMI interrupt, generation of the next FENMI, FEINT, or INTn interrupt is pended until the FERET instruction is executed (interrupt request is acknowledged and held.)

FENMI can be acknowledged even when the NP bit of the program status word CPU register PSW is set to 1. Therefore, if the FENMI interrupt occurs during the processing of an FEINT exception, PPI exception, or other FE level exceptions, the save address is lost and cannot be restored. After a FENMI interrupt is requested and the required processing has been completed, execute a system reset, etc. Return to the original processing is not possible.




Figure 4-1 Processing upon occurrence of FENMI interrupt request

Note If a processor protection exception (MDP or MIP) occurs, the PSW.NPV, DMP, and IMP bits are always cleared, regardless of the status of MPM.AUE. MPM.AUE controls the execution level auto transition function, refer to the "V850E2 32-bit Microcontroller Core Architecture" (Document number R01US0037EJxxxx) for details.

**FENMI restore** An FE level non-maskable interrupt FENMI cannot be restored since such interrupt indicates a fatal system error.

Execute a system reset after exception processing.

# 4.6.2 FE level maskable interrupt FEINT

Caution A FE level maskable interrupt FEINT is recoverable.

Upon acknowledgment of the FEINT interrupt, generation of the next FEINT or INTn interrupt is kept pending until the FERET instruction is executed. Interrupt request is acknowledged and held.




Figure 4-2 Processing upon occurrence of FEINT interrupt request

Note

MPM.AUE controls the execution level auto transition function, refer to the "V850E2 32-bit Microcontroller Core Architecture" (Document number R01US0037EJxxxx) for details.

#### **FEINT** restore

Restore from FE level maskable interrupt FEINT servicing is performed using the FERET instructions. Execution of the FERET instruction while the PSW.EP bit status is cleared launches restore processing from the FE level maskable interrupt interrupt FEINT. Completely restoring from interrupt servicing when the PSW.EP bit is "1" is not possible (clearing of the ICSR, ISPR, and other registers is not performed). For return from FE level maskable interrupts, execute the FERET instruction with the PSW.EP bit always cleared.

#### Caution

In the V850E2 CPU, although RETI instructions are provided for backward compatibility with V850E1 and V850E2 architectures, but their use is, in principle, prohibited. Replace all RETI instructions other than existing programs that cannot be modified with EIRET or FERET instructions.




Figure 4-3 Restore from FE level maskable interrupt (FEINT) servicing

# 4.6.3 El level maskable interrupt INTn

When an El level maskable interrupt is requested, an INTn interrupt is requested to the CPU (the transition to the interrupt handler occurs from the setting of the IMR register of the Interrupt Controller). This interrupt is a recoverable EI level interrupt.

In the case of an INTn interrupt, its channel number n is set to the selected channel hold register SCR. As a result, the channel number can be easily known when wishing to share the same interrupt vectors among several channels.

**Caution** Upon acknowledgment of the El level interrupt, the priority level of the currently acknowledged interrupt is registered to the in-service priority register ISPR. Then, until execution of the EIRET instruction, interrupt with a priority level lower than that of this ISPR register are not generated. Interrupt request is acknowledged and held.

> Registration of the priority level of the currently acknowledged interrupt and deletion of the priority level of the interrupt during EIRET to/from the ISPR register are automatically performed by the hardware. Write to the ISPR register cannot be performed by software. Write operations are ignored.




Figure 4-4 Processing upon occurrence of INTn interrupt request

Note

MPM.AUE controls the execution level auto transition function, refer to the "V850E2 32-bit Microcontroller Core Architecture" (Document number R01US0037EJxxxx) for details.

**INTn** restore

Restore from EI level maskable interrupt INTn is performed using the EIRET instruction. Execution of the EIRET instruction while the PSW.EP bit status is cleared launches restore processing from the interrupt. Completely restoring from interrupt servicing when the PSW.EP bit is "1" is not possible (clearing of the ICSR, ISPR, and other registers is not performed). For return from EI level maskable interrupt, execute the EIRET instruction with the PSW.EP bit always cleared.

Caution

In the V850E2 CPU, although RETI instructions are provided for backward compatibility with V850E1 and V850E2 architectures, but their use is, in principle, prohibited. Replace all RETI instructions other than existing programs that cannot be modified with EIRET or FERET instructions.




Figure 4-5 Restore from El level maskable interrupt INTn

# 4.7 Interrupt Operation

#### 4.7.1 Mask function of El level maskable interrupt INTn

Interrupt masking can be specified for each respective interrupt channel of INTn. Interrupt masking is performed by the following register settings.

ICn.MKn	Operation
1	Masks interrupt
0	Enables interrupt

The ICn.MKn bits can also be read and written via the corresponding IMRmEIMKn bits of the El level interrupt mask registers IMRm.

#### **Operation example**

- 3. When "1" is written to IMRm.IMRmEIMKn bits, interrupts are prohibited for the corresponding channels.
- 4. When the ICn.MKn bits are read, "1" is read.

Caution For MKn bit, the processing after interrupt hold is masked. Even if the MKn bit is set to 1, interrupt request acknowledgment and hold are performed. Therefore, even if software interrupts are requested for interrupts for which interrupt prohibit has been specified with MKn, no interrupt occurs. Moreover, when MKn bit is again set to 0 while an interrupt request is held, that interrupts occur at that timing. To delete an interrupt request that is already being held, clear the corresponding RFn bit.

### 4.7.2 Interrupt priority level judgment

When FENMI, FEINT, and INTn interrupts are input, priorities including other exceptions are determined, and the exception with the highest priority (including interrupts) is requested. Exceptions requested at the same time (including interrupts) are processed in a pre-allocated priority order (the default priority order). The priority orders of FENMI, FEINT, and INTn interrupts are as follows.

FENMI > FEINT > INTn

See "V850E2/Fx4-G Interrupt Requests" and the "V850E2 32-bit Microcontroller Core Architecture User Manual" for other exceptions.

For INTn interrupts, the priority level can be set independently for each interrupt source. The priority level is specified with ICn.P[2:0]n. Priority levels from 0 to 7 can be set. 0 is the highest priority level, and 7 the lowest. In the case of multiple INTn interrupts with the same priority level, the interrupt with the lowest interrupt channel number, i.e. with the highest default priority, has priority.



Table 4-26 Example of INTn interrupt priority level settings and priority levels

INTn <sup>a</sup>	ICn.P[2:0] setting <sup>b</sup>	Priority level during operation <sup>c</sup>
INT0	3	10
INT1	4	11
INT2	0	1
INT3	0	2
INT4	1	3
INT5	2	6
INT6	2	7
INT7	1	4
INT8	1	5
INT9	2	8
INT10	2	9

a) n = 0: highest default priority

During interrupt servicing, the Interrupt Controller also processes multiple interrupts acknowledging other interrupts. When multiple INTn interrupts are requested at the same time, the interrupt to be acknowledged is determined by the following procedure.

# (1) Comparison with the priority level as the interrupt currently being serviced

Interrupts with the same or lower priority level as the interrupt currently being serviced are held pending.

The priority level of the interrupt currently being serviced is shown in the ISPR register.

Interrupts with a higher priority level than the interrupt currently being serviced proceed to the next priority judgment stage.

#### (2) Masking through priority mask register (PMR)

Only interrupts enabled by the PMR register proceed to the next priority judgment stage.

#### (3) The requested interrupt source with the highest priority level is selected

When interrupts are being simultaneously requested from multiple sources, the interrupt source from the highest priority level, determined by ICn.P[2:0]n, with the smallest interrupt channel number, i.e. highest default priority, is selected.

b) 0: highest priority

c) 1: highest priority

#### (4) Interrupt hold by CPU

Interrupt acknowledgment is pending according to the state of the NP and ID bits of the PSW register.

At this time, priority judgment

- among INTn interrupts, according to their assigned ICn.P[2:0] and their default priority (interrupt channel number n)
- · and priority judgment among INTn, FEINT and FENMI interrupts

is performed even while interrupt acknowledgment is pending, and the interrupt with the highest priority is selected upon realization of the acknowledgment condition.

### Example

When a priority level ICn.P[2:0]n = 5 INTn interrupt has already been requested and interrupt generation is pending because the value of the PSW.ID bit is "1", a subsequent priority level ICn.P[2:0]n = 3 INTn interrupt is requested. Then, if the PSW.ID bit is cleared, the priority level 3 INTn interrupt is generated.

Multiple interrupt servicing in which an interrupt is acknowledged while another interrupt is being serviced is shown below.

When an interrupt request is acknowledged, the PSW.ID flag is automatically set to 1. Therefore, when multiple interrupts are to be used, clear the ID flag to 0 beforehand (for example, by placing the EI instruction in the interrupt service program) to set the interrupt enable mode.




Figure 4-6 Example of processing in which an interrupt request is issued while another interrupt is being serviced (1/2)

Notes

- 1. "a" to "h": in the figure are the temporary names of interrupt request signals shown for the sake of explanation.
- 2. The default priority in the figure indicates the relative priority between two interrupt request signals.

#### Caution

To perform multiple interrupt servicing, the values of the EIPC and EIPSW registers must be saved before executing the EI instruction. When returning from multiple interrupt servicing, restore the values of EIPC and EIPSW after executing the DI instruction.




Figure 4-7 Example of processing in which an interrupt request signal is issued while another interrupt is being serviced (2/2)

Notes 1. Interrupt request "t" has lower default priority than interrupt request "u".

2. "i" to "u" in the figure are the temporary names of interrupt request signals shown for the sake of explanation.

Caution

To perform multiple interrupt servicing, the values of the EIPC and EIPSW registers must be saved before executing the EI instruction. When returning from multiple interrupt servicing, restore the values of EIPC and EIPSW after executing the DI instruction.




Figure 4-8 Example of servicing simultaneously generated interrupt requests

**Notes** 

- 1. "a" to "c" in the figure are the temporary names of interrupt request signals shown for the sake of explanation.
- 2. The default priority in the figure indicates the relative priority between two interrupt request signals.

Caution

To perform multiple interrupt servicing, the values of the EIPC and EIPSW registers must be saved before executing the EI instruction. When returning from multiple interrupt servicing, restore the values of EIPC and EIPSW after executing the DI instruction.

# 4.7.3 Priority mask function

The priority mask function prohibits in batch INTn interrupts of the specified interrupt priority level.

The interrupt masking priority level is specified with the PMR register. Masking and acknowledgment can be set for each priority level.

The following operations are possible using this function:

- Temporary prohibition of interrupts that have a priority level that is lower than a given priority level
- Temporary prohibition of interrupts that have a given priority level

PMR.PMRm	Operation				
0	Acknowledges requests from priority level m interrupt source.				
1	Masks requests from priority level m interrupt source.				

Note m = 0 to 7

The PMR register prohibits interrupt occurrence. Interrupt request is acknowledged and held even while the interrupt occurrence is prohibited.

The presence of INTn interrupts held pending with this function can be checked with the next section.

# 4.7.4 Pending interrupt report function

The state of the currently pending interrupt can be checked with the pending interrupt report function.

This function allows checking of the following states:

When interrupts that are masked only by the priority mask function (PMR)

The ICSR.PMF bit is set to 1.

The ICSR.PMF bit is not set to 1 only when interrupts that are priority masked through ISPR register or interrupts masked through MKn bit exist. Thus, the existence of priority requests pending through the priority mask function can be checked while interrupts are prohibited through priority masking.

- When EI level maskable interrupt request is not output to the CPU
   The ICSR.EIR bit is set to 1.
   By looking at the ICSR.EIR bit in the interval during which PSW.ID = 1, it is
   possible to check whether an INTn interrupt request exists.
- When FE level maskable interrupt request is not output to the CPU ICSR.FIR bit is set to 1.

By looking at the ICSR.FIR bit in the interval during which PSW.NP = 1, it is possible to check whether a FEINT interrupt request exists.

# 4.7.5 In-service priority clear function

This function initializes the internal status of the Interrupt Controller. It operates when the ISPC register is accessed. The following operations are possible using this function.

- · Clear all contents of ISPR register
- · Clear ICSR.EIE, FIE, and FNE bits

All the bits of ISPR register can be cleared to 0 by writing "1" to all the bits of this register and then writing "0" to all the bits of ISPR register. Moreover, the ICSR.EIE, FIE, and FNE bits, which all indicates the state in which an interrupt request is being processed in the CPU, are all be cleared.

The value of this register is automatically cleared to 0 by writing 0 to all the bits of ISPR. The values of the bits of ISPR remain unchanged in the case of write access that is not performed simultaneously to all the bits.

# 4.8 Exception Handler Address Switching Function

Interrupt handler addresses can be switched by software.

For details, refer to the chapter "Exception Handler Address Switching Function" in the "V850E2 32-bit Microcontroller Core Architecture" user manual.

# **Chapter 5 DMA Controller (DMAC)**

This chapter contains a generic description of the DMA Controller (DMAC).

The first section describes all V850E2/Fx4-G specific properties.

## 5.1 V850E2/Fx4-G DMA Features

**DMA channels** This microcontroller has following number of DMA channels.

Table 5-1 Instances of FCN

DMA channels	Fx4-G			
DMA channels	n = 0 to 7			

Channel index n Throughout this chapter, the index n is used to indentify an individual DMA channel.

DMA address map Refer to the section "V850E2/Fx4-G CPU Address Map" in chapter "CPU System Functions" for details.

Clock supply Since the DMA Controller is part of the CPU Subsystem, it is supplied with the same clock CKSCLC\_000 as the CPU Subsystem.

Refer to the section "CPU Subsystem" in chapter "CPU System Functions" for details.

**DMAC H/W reset** The DMA Controller and its registers are initialized by the following reset signal:

Table 5-2 DMAC reset signal

DMAC	Reset signal
DMAC	Reset Controller SYSRES     Stand-by Controller DPSTPWU (wake-up from DEEPSTOP mode)

# (1) DMA trigger factors

The assignment of a DMA trigger source to the DMA channel n is done by the DTFNRn.IFC[5:0].

The following table lists all DMA triggers and how to select them by setting the DMA trigger factor register DTFRn.

Table 5-3 DMA trigger factors selection

DTFRn.IFCn[6:0]	DMA trigger interrupt
0	No DMA
1	INTP0
2	INTP1
3	INTP2
4	INTP3
5	INTP4
6	INTP5
7	INTP6
8	INTP7
9	INTP8
10	INTP9
11	INTP10
12	INTTAUB018
13	INTTAUB019
14	INTTAUB0I10
15	INTTAUB0I11
16	INTTAUB0I12
17	INTTAUB0I13
18	INTTAUB0I14
19	INTTAUB0I15
20	INTFCN0REC
21	INTFCN1REC
22	INTFCN2TRX
23	INTFCN2REC
24	INTFCN3TRX
25	INTFCN3REC
26	INTFCN4TRX
27	INTFCN4REC
28	INTFCN0TRX
29	INTFCN1TRX
30	INTADAA0I0
31	INTADAA0I1

DTFRn.IFCn[6:0]	DMA trigger interrupt
32	INTADAA012
33	INTADAA0LLT
34	INTCSIG0IR
35	INTCSIG0IC
36	INTDMA0
37	INTDMA1
38	INTDMA2
39	INTDMA3
40	INTDMA4
41	INTDMA5
42	reserved
43	INTIICB0IA
44	INTTAUJ0I0
45	INTTAUJ0I1
46	INTTAUJ0I2
47	INTTAUJ0I3
48	INTCSIG4IR
49	INTCSIG4IC
50	INTFCN5TRX
51	INTFCN5REC
52	INTLMA2IT
53	INTFCN0ERR
54	INTFCN1ERR
55	INTFCN2ERR
56	INTCSIG7IR
57	INTCSIG7IC
58	INTLMA10IR
59	INTLMA10IT
60	INTLMA11IR
61	INTLMA11IT
62	reserved
63	reserved

# 5.2 Definition of Terms

The terms used in this document are defined as follows.

Table 5-4 Definition of terms

Term	Function
DMA transfer	Period from the start of the first DMA cycle to assertion of INTDMAn
DMA cycle	Period of transferring one unit of data (since a read cycle has been started and until a write cycle is completed).
Hardware DMA transfer request	64 hardware DMA transfer request (INTIN[63:0])
Software DMA transfer request	DMA transfer request by internal register (DTSnSR bit)
DMA transfer request	Hardware DMA transfer request or software DMA transfer request
Single transfer	One DMA cycle is executed per transfer request.
Block transfer	The number of transfers set in the transfer count setting register (DTCn) is executed per software DMA transfer request.  Since the bus is released after each transfer, the CPU is able to take over the bus and interrupt the DMA transfers.  If a higher-priority transfer request occurs during execution of a single step transfer, the single step transfer is aborted while the higher-priority transfer request is executed.

# 5.3 General

Direct memory access (DMA) function is used to access data without going via the CPU.

The DMA Controller incorporates following units:

- · DMA trigger factor register (DTFR)
- DMA controller (DMAC)
- DMA data transfer unit (DMAT)

Note The number of DMA channels, expressed by the index n, is defined in the first section of this chapter under the key words "DMA channels" and "Channel index n".

# 5.3.1 DMA Controller (DMAC) function

- Registers to store transfer information (transfer address, transfer size, etc.) and registers to control DMAC are included.
- When a DMA transfer request is accepted, a transfer request is generated, according to the contained transfer information.
- Hardware DMA transfer requests, DMA acknowledge signals, and DMA transfer completion interrupts are input and output.
- · Write back information is written back to registers.

# 5.3.2 DMA trigger factor register (DTFR) function

The DMA transfer factors are selected from among interrupt signals.

Table 5-5	Transfer	target spaces
-----------	----------	---------------

Transfer destination Transfer source	Peripheral I/O	External memory	Data RAM	Internal Code flash	Internal Data- Flash			
Peripheral I/O	V	V	V	х	х			
External memory	V	V	V	х	х			
Data RAM	V	V	V	х	х			
Internal Code flash	V	V	V	х	х			
Internal Data-Flash	V	V	V	х	х			




Figure 5-1 DMA trigger and interrupt signals connections

# 5.3.3 DMA access memory map

Refer to the section "V850E2/Fx4-G CPU Address Map" in chapter "CPU System Functions" for details.

### 5.3.4 Prioritization of channels

The following describes how the prioritization of the DMA subsystem's various transfer channels is determined.

The priority is set as

CH0 > CH1 > CH2 > CH3 > CH4 > CH5 > CH6 > CH7,

in which CH0 has the highest priority.

# 5.3.5 Stand-by function

A stop acknowledge signal is returned following a stop request when transfer of the DMA transfer unit is completed.

The transfer unit for DMA is one DMA cycle (from when read starts until write ends).

# 5.4 DMAC Function

### 5.4.1 Features

Transfer data size • 8 bits

- 16 bits
- 32 bits

Transfer data

Fixed to little endian

Misaligned data not supported

count

Maximum transfer 32,768 (2<sup>15</sup>) times

control

**Channel priority** Fixed priority (highest priority (CH0) → lowest priority (CH7))

- Subject to transfer Code flash (as source only)
  - Data RAM
  - Data-Flash (as source only)
  - Peripheral I/O area

**Transfer type** 2-cycle transfer (dual address transfer)

The address at both the transfer source and destination is accessed. Two bus cycles (read cycle + write cycle) are required to execute a single transfer. Because the bus is not locked between the read cycle and write cycle, a CPU bus cycle may take place.

Transfer modes • Single transfer mode (when hardware DMA transfer request is generated) When a hardware DMA transfer request is generated, the bus mastership is acquired, and the bus is always released after transfer has been executed once. If another hardware DMA transfer request is generated after that, transfer is executed once again. This operation is repeated until transfer has

been executed the number of times specified by the transfer count register

• Block transfer mode (when software DMA transfer request is generated)

When a software DMA transfer request is generated, the bus mastership is acquired, and the bus is released each time transfer has been executed once. Once a software DMA transfer request has been acknowledged, this operation is repeated until transfer has been executed the number of times specified by the transfer count register (DTC).

#### Transfer address • Incremental control

(DTC).

Fixed

# support

Transfer error When the data from the transfer source contains an error, or if an error occurs at the transfer destination, DMA transfer is aborted, and a SYSERR exception is output for the CPU.

# request

DMA transfer A hardware DMA transfer request or a software DMA transfer request can be selected for each channel.

> The software DMA transfer request can be set by software (by setting the DTS register). This register also has a status bit (DTS register) that indicates that a hardware DMA transfer request has been generated.

### Transfer completion interrupt output function

This function outputs a transfer completion interrupt signal (INTDMA7 to INTDMA0) when DMA transfer of each channel has been completed the number of times specified by the transfer count register (DTC).

Stand-by support When a stop mode request is generated, DMA transfer is aborted momentarily and the stop mode is entered.

#### DMA transfer abort function

This function supports aborting DMA transfer by software.

# 5.4.2 DMAC setting registers

Table 5-6 DMAC setting registers (1/2)

	Address Symbol Function register name R/			Op	Operable bits			Initial
Address			R/W	1	8	16	32	value
FFFF7300H	DTRC	DMA transfer request control register	R/W	<b>V</b>	√			00H
FFFF7314H	DSA0	DMA source address register CH0					√	00000000H
FFFF7314H	DSA0L	DMA source address register LCH0				√		0000H
FFFF7316H	DSA0H	DMA source address register HCH0				√		0000H
FFFF7324H	DDA0	DMA destination address register CH0					√	00000000H
FFFF7324H	DDA0L	DMA destination address register LCH0				√		0000H
FFFF7326H	DDA0H	DMA destination address register HCH0				√		0000H
FFFF7332H	DTC0	DMA transfer count register CH0				√		0000H
FFFF7338H	DTCT0	DMA transfer control register CH0				√		0000H
FFFF733AH	DTS0	DMA transfer status register CH0		V	√			00H
FFFF7344H	DSA1	DMA source address register CH1					√	00000000H
FFFF7344H	DSA1L	DMA source address register LCH1				V		0000H
FFFF7346H	DSA1H	DMA source address register HCH1				V		0000H
FFFF7354H	DDA1	DMA destination address register CH1					√	00000000H
FFFF7354H	DDA1L	DMA destination address register LCH1				V		0000H
FFFF7356H	DDA1H	DMA destination address register HCH1				V		0000H
FFFF7362H	DTC1	DMA transfer count register CH1				V		0000H
FFFF7368H	DTCT1	DMA transfer control register CH1				V		0000H
FFFF736AH	DTS1	DMA transfer status register CH1		V	V			00H
FFFF7374H	DSA2	DMA source address register CH2					√	00000000H
FFFF7374H	DSA2L	DMA source address register LCH2				√		0000H
FFFF7376H	DSA2H	DMA source address register HCH2				V		0000H
FFFF7384H	DDA2	DMA destination address register CH2					√	00000000H
FFFF7384H	DDA2L	DMA destination address register LCH2				√		0000H
FFFF7386H	DDA2H	DMA destination address register HCH2				V		0000H
FFFF7392H	DTC2	DMA transfer count register CH2				V		0000H
FFFF7398H	DTCT2	DMA transfer control register CH2				V		0000H
FFFF739AH	DTS2	DMA transfer status register CH2		V	V			00H
FFFF73A4H	DSA3	DMA source address register CH3					√	00000000H
FFFF73A4H	DSA3L	DMA source address register LCH3				V		0000H
FFFF73A6H	DSA3H	DMA source address register HCH3				√		0000H
FFFF73B4H	DDA3	DMA destination address register CH3					√	00000000H
FFFF73B4H	DDA3L	DMA destination address register LCH3				V		0000H
FFFF73B6H	DDA3H	DMA destination address register HCH3				V		0000H
FFFF73C2H	DTC3	DMA transfer count register CH3				V		0000H
FFFF73C8H	DTCT3	DMA transfer control register CH3	7			√		0000H
FFFF73CAH	DTS3	DMA transfer status register CH3	1	<b>√</b>	√			00H
FFFF73D4H	DSA4	DMA source address register CH4	1				√	00000000H

Table 5-6 DMAC setting registers (2/2)

A 11	0 11		D.044	Op	oeral	ole b	its	Initial
Address	Symbol	Function register name	R/W	1	8	16	32	value
FFFF73D4H	DSA4L	DMA source address register LCH4				<b>V</b>		0000H
FFFF73D6H	DSA4H	DMA source address register HCH4				√		0000H
FFFF73E4H	DDA4	DMA destination address register CH4					V	00000000H
FFFF73E4H	DDA4L	DMA destination address register LCH4				√		0000H
FFFF73E6H	DDA4H	DMA destination address register HCH4				V		0000H
FFFF73F2H	DTC4	DMA transfer count register CH4				√		0000H
FFFF73F8H	DTCT4	DMA transfer control register CH4				<b>V</b>		0000H
FFFF73FAH	DTS4	DMA transfer status register CH4			<b>V</b>			00H
FFFF7404H	DSA5	DMA source address register CH5						00000000H
FFFF7404H	DSA5L	DMA source address register LCH5				<b>V</b>		0000H
FFFF7406H	DSA5H	DMA source address register HCH5				V		0000H
FFFF7414H	DDA5	DMA destination address register CH5						00000000H
FFFF7414H	DDA5L	DMA destination address register LCH5				<b>V</b>		0000H
FFFF7416H	DDA5H	DMA destination address register HCH5				<b>V</b>		0000H
FFFF7422H	DTC5	DMA transfer count register CH5				<b>V</b>		0000H
FFFF7428H	DTCT5	DMA transfer control register CH5				<b>V</b>		0000H
FFFF742AH	DTS5	DMA transfer status register CH5		V	1			00H
FFFF7434H	DSA6	DMA source address register CH6						00000000H
FFFF7434H	DSA6L	DMA source address register LCH6				<b>V</b>		0000H
FFFF7436H	DSA6H	DMA source address register HCH6				<b>V</b>		0000H
FFFF7444H	DDA6	DMA destination address register CH6					<b>V</b>	00000000H
FFFF7444H	DDA6L	DMA destination address register LCH6				1		0000H
FFFF7446H	DDA6H	DMA destination address register HCH6				<b>V</b>		0000H
FFFF7452H	DTC6	DMA transfer count register CH6				<b>V</b>		0000H
FFFF7458H	DTCT6	DMA transfer control register CH6				<b>V</b>		0000H
FFFF745AH	DTS6	DMA transfer status register CH6		<b>V</b>	√			00H
FFFF7464H	DSA7	DMA source address register CH7						00000000H
FFFF7464H	DSA7L	DMA source address register LCH7				<b>V</b>		0000H
FFFF7466H	DSA7H	DMA source address register HCH7				<b>V</b>		0000H
FFFF7474H	DDA7	DMA destination address register CH7						00000000H
FFFF7474H	DDA7L	DMA destination address register LCH7				√		0000H
FFFF7476H	DDA7H	DMA destination address register HCH7				V		0000H
FFFF7482H	DTC7	DMA transfer count register CH7	]			V		0000H
FFFF7488H	DTCT7	DMA transfer control register CH7	]			V		0000H
FFFF748AH	DTS7	DMA transfer status register CH7		<b>V</b>	√			00H

Caution If an unmapped address is accessed, a write access is ignored and "0" is returned in response to a read access.

#### 5.4.3 **Enabling or disabling writing control registers**

The following control registers cannot be written while DMA transfer is enabled. All these registers can always be read, however.

Table 5-7 **Enabling/disabling writing control registers** 

Always writable	DTRC, DTSn
Writing prohibited while DMA transfer is enabled (DTE = 1) (Operation is not guaranteed if these registers are written.)	DSA, DSAnL, DSAnH, DDA, DDAnL, DDAnH, DTCn, DTCTn

# 5.5 DMA Control Registers

#### 5.5.1 DTRC – DMA transfer request control register

This register can be read or written in 8-bit units. **Access** 

**Address** FFFF 7300<sub>H</sub>

**Initial Value**  $00_{H}$ 




Table 5-8 DTRC0 registers contents

Bit position	Bit name	Function
7	ERR	DMA transfer error status This bit indicates that an error response has been received from the transfer target during DMA transfer. If an error response is received, the ERR and ADS bits are set and a system error exception SYSERR is generated. To clear this bit, write "0" to it.  0: No DMA transfer error 1: DMA transfer error
0	ADS	DMA transfer aborted This bit indicates that DMA transfer has been aborted by a transfer stop request. In addition, the current DMA transfer can be aborted if the user writes "1" to this bit.  0: DMA transfer not aborted 1: DMA transfer aborted/DMA transfer abort request

# 5.5.2 DSAnL – DMA source address register L

These registers hold the lower 16 bits of the transfer source address. The higher 16 bits of the transfer source address are accessible via the DSAnH register.

#### 32-bit access

The entire 26-bit address is also accessible through the 32-bit register DSAn. DSAn has the same address as the DSAnL register.

If the entire address shall be read, while the DMA transfer of channel is enables (DTSn.DTSnDTE = 1), proceed as follows in order to acquire the correct address:

- Read DSAn twice consecutively and compare the upper 10 address bits SA[25:16] of both read accesses.
- In case the upper 10 address bits SA[25:16] are identical between both read accesses the address SA[25:0] of the second read access represents the correct address.
- In case the upper 10 address bits SA[25:16] are different between both read accesses the address SA[25:0] of the first read access represents the correct address.

Access This register can be read or written in 16-bit units.

Address DSA7L: FFFF 7464<sub>H</sub>, DSA6L: FFFF 7434<sub>H</sub>, DSA5L: FFFF 7404<sub>H</sub>,

DSA4L: FFFF 73D4<sub>H</sub>, DSA3L: FFFF 73A4<sub>H</sub>, DSA2L: FFFF 7374<sub>H</sub>,

DSA1L: FFFF 7344<sub>H</sub>, DSA0L: FFFF 7314<sub>H</sub>

Initial Value 0000<sub>H</sub>

15	14	13	12	11	10	9	8		
	SA[15:8]								
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
7	6	5	4	3	2	1	0		
	SA[7:0]								
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		

Table 5-9 DSAnL registers contents

Bit position	Bit name	Function
15 to 0	SA[15:0]	DMA source address lower 16 bits If this register is referenced during DMA transfer, the address from which data is to be transferred next can be read. When referencing this register, it is recommended to access this register together with DSAnH via the 32-bit register DSAn. When the entire DMA transfer has been completed, the values of these bits return to their initial values, i.e. when DMA transfer was started.

#### **Cautions**

- Writing this register is prohibited while DMA transfer of channel n is enabled (DTSn.DTSnDTE = 1). If it is written, correct DMA operation is not guaranteed.
- 2. Set an address by accessing in 32-bit units while DMA transfer of channel n is disabled (DTSn.DTSnDTE = 0) in order to avoid data being transferred from an address that has not been completely set.
- 3. DMA transfer of misaligned data is not supported. The lower 2 bits of an address corresponding to the transfer data size are as follows (x indicates any bit).

The operation is not guaranteed if a setting other than the following is made.

Data size	SA1	SA0
8 bits	х	х
16 bits	х	0
32 bits	0	0

# 5.5.3 DSAnH – DMA source address register H

These registers hold the higher 10 bits of the transfer source address. The lower 16 bits of the transfer source address are accessible via the DSAnL register.

Access This register can be read or written in 16-bit units.

Address DSA7H: FFFF 7466<sub>H</sub>, DSA6H: FFFF 7436<sub>H</sub>, DSA5H: FFFF 7406<sub>H</sub>,

DSA4H: FFFF 73D6<sub>H</sub>, DSA3H: FFFF 73A6<sub>H</sub>, DSA2H: FFFF 7376<sub>H</sub>,

DSA1H: FFFF 7346<sub>H</sub>, DSA0H: FFFF 7316<sub>H</sub>

Initial Value 0000<sub>H</sub>

15	14	13	12	11	10	9	8			
0	0	0	0	0	0	SA[25:24]				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
7	6	5	4	3	2	1	0			
	SA[23:16]									
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			

Table 5-10 DSAnH registers contents

Bit position	Bit name	Function
9 to 0	SA[25:16]	DMA source address If this register is referenced during DMA transfer, the address from which data is to be transferred next can be read. When referencing this register, it is recommended to access this register together with DSAnL in 32-bit units. When the entire DMA transfer has been completed, the values of these bits return to their initial values, i.e. when DMA transfer was started.

## **Cautions**

- Writing this register is prohibited while DMA transfer of channel n is enabled (DTSn.DTSnDTE = 1). If it is written, correct DMA operation is not guaranteed.
- Set an address by accessing in 32-bit units while DMA transfer of channel n is disabled (DTSn.DTSnDTE = 0) in order to avoid data being transferred from an address that has not been completely set.

# 5.5.4 DDAnL - DMA destination address register L

These registers hold the lower 16 bits of the transfer destination address. The higher 16 bits of the transfer destination address are accessible via the DDAnH register.

#### 32-bit access

The entire 29-bit address is also accessible through the 32-bit register DDAn. DDAn has the same address as the DDAnL register.

If the entire address shall be read, while the DMA transfer of channel is enables (DTSn.DTSnDTE = 1), proceed as follows in order to acquire the correct address:

- Read DDAn twice consecutively and compare the upper 10 address bits DA[25:16] of both read accesses.
- In case the upper 10 address bits DA[25:16] are identical between both read accesses the address DA[25:0] of the second read access represents the correct address.
- In case the upper 10 address bits DA[25:16] are different between both read accesses the address DA[25:0] of the first read access represents the correct address.

Access This register can be read or written in 16-bit units.

Address DDA7L: FFFF 7474<sub>H</sub>, DDA6L: FFFF 7444<sub>H</sub>, DDA5L: FFFF 7414<sub>H</sub>,

DDA4L: FFFF 73E4<sub>H</sub>, DDA3L: FFFF 73B4<sub>H</sub>, DDA2L: FFFF 7384<sub>H</sub>,

DDA1L: FFFF 7354<sub>H</sub>, DDA0L: FFFF 7324<sub>H</sub>

Initial Value 0000<sub>H</sub>

15	14	13	12	11	10	9	8				
	DA[15:8]										
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
7	6	5	4	3	2	1	0				
	DA[7:0]										
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				

Table 5-11 DDAnL registers contents

Bit position	Bit name	Function
15 to 0	DA[15:0]DA0	DMA destination address If this register is referenced during DMA transfer, the address to which data is to be transferred next can be read. When referencing this register, it is recommended to access this register together with DDAnH in 32-bit units. When the entire DMA transfer has been completed, the values of these bits return to their initial values, i.e. when DMA transfer was started.

#### **Cautions**

- 1. Writing these bits is prohibited while DMA transfer of channel n is enabled (DTSn.DTSnDTE = 1). If they are written, the operation is not guaranteed.
- 2. Set an address by accessing in 32-bit units while DMA transfer of channel n is disabled (DTSn.DTSnDTE = 0) in order to avoid data being transferred from an address that has not been completely set.
- **3.** If an error occurs in the transfer target in the read cycle of DMA transfer, the write cycle is not executed but the destination address is updated.
- **4.** DMA transfer of misaligned data is not supported. The lower 2 bits of an address corresponding to the transfer data size are as follows (x indicates any bit).

The operation is not guaranteed if a setting other than the following is made.

Data size	DA1	DA0
8 bits	х	Х
16 bits	Х	0
32 bits	0	0

# 5.5.5 DDAnH – DMA destination address register H

These registers hold the higher 10 bits of the transfer destination address. The lower 16 bits of the transfer destination address are accessible via the DDAnL register.

**Note** The entire 29-bit transfer destination address is accessible via the 32-bit register DDAn. Refer to the description of the DDAnL for details about the 32-bit access.

Access This register can be read or written in 16-bit units.

Address DDA7H: FFFF 7476<sub>H</sub>, DDA6H: FFFF 7446<sub>H</sub>, DDA5H: FFFF 7416<sub>H</sub>,

DDA4H: FFFF 73E6<sub>H</sub>, DDA3H: FFFF 73B6<sub>H</sub>, DDA2H: FFFF 7386<sub>H</sub>,

DDA1H: FFFF 7356<sub>H</sub>, DDA0H: FFFF 7326<sub>H</sub>

Initial Value 0000<sub>H</sub>




Table 5-12 DDAnH registers contents

Bit position	Bit name	Function
9 to 0	DA[25:16]	DMA destination address If this register is referenced during DMA transfer, the address to which data is to be transferred next can be read. When referencing this register, it is recommended to access this register together with DDAnL in 32-bit units. When the entire DMA transfer has been completed, the values of these bits return to their initial values, i.e. when DMA transfer was started.

#### Cautions

- 1. Writing these bits is prohibited while DMA transfer of channel n is enabled (DTSn.DTSnDTE = 1). If they are written, the operation is not guaranteed.
- 2. Set an address by accessing in 32-bit units while DMA transfer of channel n is disabled (DTSn.DTSnDTE = 0) in order to avoid data being transferred from an address that has not been completely set.
- 3. If an error occurs in the transfer target in the read cycle of DMA transfer, the write cycle is not executed but the destination address is updated.

# 5.5.6 DTCn – DMA transfer count register

Access This register can be read or written in 16-bit units.

Address DTC7: FFFF 7482<sub>H</sub>, DTC6: FFFF 7452<sub>H</sub>, DTC5: FFFF 7422<sub>H</sub>,

DTC4: FFFF 73F2<sub>H</sub>, DTC3: FFFF 73C2<sub>H</sub>, DTC2: FFFF 7392<sub>H</sub>,

DTC1: FFFF 7362<sub>H</sub>, DTC0: FFFF 7332<sub>H</sub>

Initial Value 0000<sub>H</sub>

15	14	13	12	11	10	9	8	
0		DTC[14:8]						
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
7	6	5	4	3	2	1	0	
	DTC[7:0]							
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Table 5-13 DTCn registers contents

Bit position	Bit name	Function				
14 to 0	DTC[14:0]	DMA transfer count These bits specify the number of times of DMA transfers (DMA transfer count) for channel n. When this register is referenced during DMA transfer, the remaining number of times DMA transfer to be executed can be read. When the entire DMA transfer has been completed, the values of these bits return to their initial values, i.e. when DMA transfer was started.				
		DTC[14:0] The operation				
		0000 <sub>H</sub>	0000 <sub>H</sub> Transfer executed 32,768 times or until completion of transfer			
		0001 <sub>H</sub> Transfer executed once or transfer to be executed once				
		: :				
		7FFF <sub>H</sub> Transfer executed 32,767 times or 32,767 times of transfer to be executed				

#### **Cautions**

- 1. Writing these bits is prohibited while DMA transfer of channel n is enabled (DTSn.DTSnDTE = 1). If they are written, the operation is not guaranteed.
- 2. If an error occurs in the transfer target in the read cycle of DMA transfer, the write cycle is not executed but the destination address is updated.

# 5.5.7 DTCTn – DMA transfer control register

Access This register can be read or written in 16-bit units.

Address DTCT7: FFFF 7488<sub>H</sub>, DTCT6: FFFF 7458<sub>H</sub>, DTCT5: FFFF 7428<sub>H</sub>,

DTCT4: FFFF 73F8<sub>H</sub>, DTCT3: FFFF 73C8<sub>H</sub>, DTCT2: FFFF 7398<sub>H</sub>,

DTCT1: FFFF 7368<sub>H</sub>, DTCT0: FFFF 7338<sub>H</sub>

Initial Value 0000<sub>H</sub>

	15	14	13	12	11	10	9	8
	0	DTCTn	DS[1:0]	DTCTnLE	0	0	0	0
•	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	7	6	5	4	3	2	1	0
	DTCTnS	ACM[1:0]	DTCTnE	DACM[1:0]	0	0 <sup>a</sup>	0	0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

a) The default value "0" of bit 2 must not be changed.

Caution The default value "0" of bit 2 must not be changed.

Table 5-14 DTCTn registers contents (1/2)

Bit position	Bit name	Function			
14 to 13	DTCTn DS[1:0]	DMA transfer data size These bits specify the DMA transfer data size of channel n.			
		DTCTn DS1	DTCTn DS0	Transfer data size	
		0	0	8 bits	
		0	1	16 bits	
		1	0	32 bits	
		1	1	Setting prohibited	
12	DTCTn LE	This bit determines whether a new DMA transfer request is accepted, though a current DMA transfer on channel n is not completed (DTSn.DTSnTC = 0).  If a new DMA transfer request is accepted (DTCTnLE = 1), channel n remains enabled (DTSnDTE = 1) in order to start the next DMA transfer.  O: transfer request is not accepted during ongoing transfer, DTSnDTE is cleared upon completion of ongoing transfer  1: transfer request is accepted during ongoing transfer, DTSnDTE is not cleared upon completion of ongoing transfer  Note: This bit is effective only in single transfer mode.			
7 to 6	DTCTn SACM[1:0]	DMA transfer source address counting direction These bits specify the direction in which the transfer source address of channel n is to be counted.			
		SACM1	SACM0	Counting direction	
		0	0	Incremented	
		0	1	Setting prohibited	
		1	0	Fixed	
		1 1 Setting prohibited			

Table 5-14 DTCTn registers contents (2/2)

Bit position	Bit name	Function				
5 to 4	DTCTn DACM[1:0]	DMA transfer destination address counting direction These bits specify the direction in which the transfer destination address of channel n is to be counted.				
		DACM1 DACM0 Counting direction				
		0	0	Incremented		
		0	1	Setting prohibited		
		1	0	Fixed		
		1	1	Setting prohibited		

- Cautions 1. Writing these bits is prohibited while DMA transfer of channel n is enabled (DTSn.DTSnDTE = 1). If they are written, the operation is not guaranteed.
  - 2. The operation cannot be guaranteed if the SACM[1:0] and DACM[1:0] bits are set to a prohibited status.

# 5.5.8 DTSn - DMA transfer status register

Access This register can be read or written in 8- or 1-bit units.

Address DTS7: FFFF 748A<sub>H</sub>, DTS6: FFFF 745A<sub>H</sub>, DTS5: FFFF 742A<sub>H</sub>,

DTS4: FFFF 73FA<sub>H</sub>, DTS3: FFFF 73CA<sub>H</sub>, DTS2: FFFF 739A<sub>H</sub>,

DTS1: FFFF 736A<sub>H</sub>, DTS0: FFFF 733A<sub>H</sub>

Initial Value 00<sub>H</sub>




Table 5-15 DTSn registers contents (1/2)

Bit position	Bit name	Function	
7	DTSnTC	DMA transfer end status This bit indicates that DMA transfer has been completed. Write "0" to this bit to clear it after reading "1" from it. It is recommended to write this bit using bit manipulation such as CLR1.  0: DMA transfer not completed 1: DMA transfer completed	
6	DTSnDT	DT DMA transfer status This bit indicates that a DMA transfer request has been acknowledged and that DMA transfer is in progress. It is not set (to "1") when only a DMA transfer request is issued. This bit is cleared (to "0") when DMA transfer has been completed. If the DTE bit is "0", this bit can be cleared by the user. (It can also be written at the same time as the DTE bit.)  0: DMA transfer request acknowledged 1: DMA transfer in progress	
3	DTSnER	DMA transfer error flag This bit indicates that a DMA transfer error has occurred in channel n. It is cleared (to "0") when the ERR bit of the DTRC register is cleared. Note that this bit is read-only.  0: No DMA transfer error  1: DMA transfer error	
2	DTSnDR	Hardware DMA transfer request flag This bit indicates that channel n has a hardware DMA transfer request. It is cleared (to "0") when the hardware DMA transfer request is deasserted. This bit operates regardless of the status of the DTE bit. It is not set (to "1") by a software DMA transfer request, or by a hardware DMA transfer request when a software DMA transfer request is selected by the DMA transfer request select register. Note that this bit is read-only.  0: No hardware DMA transfer request 1: Hardware DMA transfer request	
1	DTSnSR	Software DMA transfer request This bit selects a software DMA transfer request. If a software DMA transfer request is selected by the DMA transfer request select register, writing "1" to this bit and the DTE bit starts DMA transfer. This bit is automatically cleared (to "0") when DMA transfer has been completed. Writing "0" to this bit aborts DMA transfer.  0: No software DMA transfer request 1: Software DMA transfer request	

Table 5-15 DTSn registers contents (2/2)

Bit position	Bit name	Function
0	DTSnDTE	DMA transfer enable This bit enables or disables DMA transfer. DMA transfer is executed if "1" is written to this bit and a DMA transfer request is issued. This bit is automatically cleared (to "0") if the MLE bit is "0" when DMA transfer has been completed. DMA transfer is aborted if "0" is written to this bit during DMA transfer.  0: Disables DMA transfer  1: Enables DMA transfer

# 5.6 DMAC Function Details

# 5.6.1 DMAC transfer setting flow

Figure 5-2 "DMAC transfer setting flow" shows the flow for setting DMAC transfer.




Figure 5-2 DMAC transfer setting flow

### 5.6.2 DMAC transfer modes

A single-transfer mode and a block transfer mode are supported as transfer modes.

In either mode, transfer is executed in two cycles (dual address transfer) and therefore, a read cycle and a write cycle are generated each time transfer is executed.

Note that the bus is not locked. Consequently, a CPU cycle may take place between the read and write cycles.

#### (1) Single transfer mode (when hardware DMA transfer request is generated)

When a hardware DMA transfer request is acknowledged, data of the transfer data size (8, 16, or 32 bits) is transferred. Each time transfer has been executed, the bus is released and the DMA controller waits for a DMA transfer request. At this time, the acknowledge, signal that indicates that the hardware DMA transfer request has been acknowledged, is also output.

Each time a hardware DMA transfer request has been acknowledged, transfer is executed once. This operation is repeated the number of times specified by the DMA transfer count register n (DTCn).




Figure 5-3 Example of single transfer

#### (2) Block transfer mode (when software DMA transfer request is generated)

When a software DMA transfer request is acknowledged, data of the transfer data size (8, 16, or 32 bits) is transferred. Each time transfer has been executed, the bus is released. At this time, the acknowledge signal, that indicates that a hardware DMA transfer request has been acknowledged, is not output.

Once a software DMA transfer request has been acknowledged, this operation is repeated the number of times specified by the DMA transfer count register n (DTCn). Because the priority is identified each time transfer is executed, the DMA cycle of a channel having the higher priority may interrupt a lower priority channel.




Figure 5-4 Example of block transfer (DMA channel priority: CH0 (high) > CH1 (low))

## 5.6.3 DMAC channel priority control

The priority of each channel is fixed and is as follows.

If another DMA transfer request with a high priority is generated, the DMA transfer request with the higher priority always takes precedence.

When a software DMA transfer request is generated, the bus is also released each time a DMA cycle has been completed.

If a DMA transfer request with a high priority is generated, therefore, the DMA transfer request with the higher priority always takes precedence.

An example where another DMA transfer request with a high priority is generated when DMA transfer is executed is shown below.




Figure 5-5 Example of priority control

## 5.6.4 Valid DMA transfer request conditions

Whether a DMA transfer request of channel n is acknowledged depends on the setting of the ERR and ADS bits of the DMA transfer request control register (DTRC), and the DTSnTC and DTSnDTE bits of the DMA transfer status register (DTSn).

Table 5-16 "Valid DMA transfer request conditions of channel n" shows the relationship between the setting of each of the above bits and whether a DMA transfer request is acknowledged.

Table 5-16 Valid DMA transfer request conditions of channel n

Situation	DTSn. DTSnDTE	DTSn. DTSnTC	DTCTn DTCTnLE	DTRC.ERR	DTRC.ADS	DMA transfer request
When DMA transfer is disabled	0	Х	X	X	Х	Invalid
When DMA transfer error occurs	Х	Х	Х	1	Х	Invalid
When DMA transfer is aborted	Х	Χ	Х	Х	1	Invalid
When DMA transfer is completed, loop disabled	0	1	0	Х	Х	Invalid
When DMA transfer is completed, loop enabled	1	1	1	0	0	Valid
When DMA transfer is enabled	1	0	0	0	0	Valid

## 5.6.5 Aborting/resuming DMA transfer

#### (1) Aborting or resuming DMA transfer for all channels through software

By setting the DMA transfer abort bit (ADS) of the DMA transfer request control register (DTRC), the next DMA transfer and those that follow can be aborted.

During a DMA cycle, the next DMA transfer is aborted after the ongoing DMA cycle has been completed.

Note that the DMA transfer enable bit (DTSnDTE) and the software DMA transfer request bit (DTSnSR) of the DMA transfer status register (DTSn) are not cleared.

To resume the aborted DMA transfer, clear the ADS bit.

If a DMA transfer is requested at that point, the transfer of the channel having the highest priority at that time is executed.

To end DMA transfer, clear the DMA transfer request with the DTSnDTE bit cleared.

# (2) Aborting or resuming DMA transfer by using DMA transfer enable bit (DTE)

By clearing the DMA transfer enable bit (DTSnDTE) of the DMA transfer status register (DTSn), the next DMA transfer and those that follow can be aborted.

During a DMA cycle, the next DMA transfer is aborted after the ongoing DMA cycle is completed. Note that the software DMA transfer request bit (DTSnSR) of DTSn is not cleared.

To resume the aborted DMA transfer, set the DTSnDTE bit.

If another channel is not executing DMA transfer at that point, the priority is identified as usual.

If another channel is executing DMA transfer, the priority is identified after that transfer has been completed.

To end DMA transfer, clear the DMA transfer request with the DTSnDTE bit cleared.

# (3) Aborting or resuming DMA transfer by using software DMA transfer request bit (DTSnSR)

By clearing the software DMA transfer request bit (DTSnSR) of the DMA transfer status register, the next DMA transfer and those that follow can be aborted (DTS).

During a DMA cycle, the next DMA transfer is aborted after the ongoing DMA cycle has been completed.

To resume the aborted DMA transfer, set the DTSnSR bit.

If another channel is not executing DMA transfer at that point, the priority is identified as usual.

If another channel is executing DMA transfer, the priority is identified after that transfer has been completed.

## 5.6.6 Error response support

#### (1) Aborting DMA transfer by error response

When an error occurs at the DMA transfer source or destination, the DMA transfer abort bit (ADS) of the DMA transfer request control register (DTRC) to abort subsequent DMA transfers is set.

At the same time, the DMA transfer error status bit (ERR) is set and a SYSERR exception is generated towards the CPU.

The user can evaluate in which channel the error has occurred, by using the DMA transfer error flag (DTSnER) of the DMA transfer status register (DTSn), when the user has confirmed that ERR has been set.

In this case, note that, if an error response is acknowledged in the read cycle, the write cycle is not executed, but the transfer address and the transfer count are updated.

#### (2) Canceling transfer abort by error response

DMA transfer abort can be canceled by clearing the DMA transfer abort bit (ADS) and DMA transfer error status bit (ERR) of the DMA transfer request control register (DTRC).

Clear the DMA transfer enable bit (DTSnDTE) of the DMA transfer status register (DTSn) in advance, so that DMA transfer is not resumed after its abort has been canceled.

In the case of a software DMA transfer request, also clear the software DMA transfer request bit (DTSnSR).

## 5.6.7 Stand-by support

When a stop request is generated, DMA transfer stops until completion of the two DMA cycles currently being executed.

Unlike DMA transfer abort caused by software, this does not affect the DMA control register.

DMA transfer resumes upon cancellation of the stop request, and if a DMA request is already retained, that DMA transfer starts.

## 5.7 DTFR Function

The DMA trigger factor register (DTFR) selects DMA trigger factors from among interrupt signals, and requests DMAC for DMA transfer. DTFRn registers are included for selecting the signals to be used for DMA transfer requests from among the 64 input trigger signals.

#### 5.7.1 Features

Number of transfer DMA transfer requests (for 8 channels) are selected from among 64 trigger

factors signals.

**DMAC** interface The DMA transfer request signal n is output.

The DMA transfer request signal n is cleared by an acknowledge signal from

DMA.

**CPU interface** The last transfer signal from DMA is output as a CPU interrupt signal.

Clearing of transfer A function that clears transfer request signals sent to DMA through register

request access is provided.

Confirmation of A function that checks transfer request signals sent to DMA through register

transfer request access is provided.

## 5.8 DTFR Control Registers

## 5.8.1 DTFRn – DMA trigger factor register

Access This register can be read or written in 16-bit units.

Address DTFR0: FFFF 7B00<sub>H</sub>, DTFR1: FFFF 7B02<sub>H</sub>, DTFR2: FFFF 7B04<sub>H</sub>,

DTFR3: FFFF 7B06<sub>H</sub>, DTFR4: FFFF 7B08<sub>H</sub>, DTFR5: FFFF 7B0A<sub>H</sub>,

DTFR6: FFFF 7B0C<sub>H</sub>, DTFR7: FFFF 7B0E<sub>H</sub>

Initial Value 0000<sub>H</sub>

	15	14	13	12	11	10	9	8
	REQEN	0	0	0	0	0	0	0
•	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	7	6	5	4	3	2	1	0
	0	0			IFCn	[5:0]		
•	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 5-17 DTFRn registers contents

Bit position	Bit name	Function
15	REQEN	This bit enables or disables operation of the DMA source selector of channel n.  1: Enables operation of source selector  0: Stops operation of source selector. Does not issue DMA transfer request (DMARQ).  The settings of IFC6 to IFC0 are valid. Requests are always sampled.
5 to 0	IFCn[5:0]	These bits select the transfer source. The set values are shown in the table in the first section of this chapter.

Caution

Stopping DMA channel n by DTFRn.REQEN = 0 does not clear any pending DMA request for that channel. In order to clear also a pending DMA request, set also DRQCLR.RQCRn = 1.

## 5.8.2 DRQCLR – DMA request clear register

Access This register can be read or written in 16-bit units.

Address FFFF 7B40<sub>H</sub>

Initial Value 0000<sub>H</sub>




Table 5-18 DRQCLR register contents

Bit position	Bit name	Function
7	RQCR7	Setting "1" to this bit clears transfer request held in channel 7 to "0".
6	RQCR6	Setting "1" to this bit clears transfer request held in channel 6 to "0".
5	RQCR5	Setting "1" to this bit clears transfer request held in channel 5 to "0".
4	RQCR4	Setting "1" to this bit clears transfer request held in channel 4 to "0".
3	RQCR3	Setting "1" to this bit clears transfer request held in channel 3 to "0".
2	RQCR2	Setting "1" to this bit clears transfer request held in channel 2 to "0".
1	RQCR1	Setting "1" to this bit clears transfer request held in channel 1 to "0".
0	RQCR0	Setting "1" to this bit clears transfer request held in channel 0 to "0".

Note Writing "0" to bits 7 to 0 is ignored.

## 5.8.3 DRQSTR - DMA request check register

Access This register is read-only, in 16-bit units.

Address FFFF 7B44<sub>H</sub>

Initial Value 0000<sub>H</sub>




Table 5-19 DRQSTR register contents

Bit position	Bit name	Function
7	RQST7	1: Request issued (DMA transfer request signal 7 is "1"), 0: No request (DMA transfer request signal 7 is "0")
6	RQST6	1: Request issued (DMA transfer request signal 6 is "1"), 0: No request (DMA transfer request signal 6 is "0")
5	RQST5	1: Request issued (DMA transfer request signal 5 is "1"), 0: No request (DMA transfer request signal 5 is "0")
4	RQST4	1: Request issued (DMA transfer request signal 4 is "1"), 0: No request (DMA transfer request signal 4 is "0")
3	RQST3	1: Request issued (DMA transfer request signal 3 is "1"), 0: No request (DMA transfer request signal 3 is "0")
2	RQST2	1: Request issued (DMA transfer request signal 2 is "1"), 0: No request (DMA transfer request signal 2 is "0")
1	RQST1	1: Request issued (DMA transfer request signal 1 is "1"), 0: No request (DMA transfer request signal 1 is "0")
0	RQST0	1: Request issued (DMA transfer request signal 0 is "1"), 0: No request (DMA transfer request signal 0 is "0")

The following V850E2/Fx4-G devices are equipped with internal flash memory as follows:

Series name	Product name	Code flash	Data flash
FE4-G:			
FF4-G-256K	μPD70F4177	256 KB	32 KB
FF4-G-512K	μPD70F4178	512 KB	
FG4-G:			
FG4-G-256K	μPD70F4179	256 KB	32 KB
FG4-G-512K	μPD70F4180	512 KB	

The code flash memory is attached to the dedicated instruction fetch bus of the V850E2 CPU core. It is used for non-volatile storage of program code and constant data.

The data flash memory is accessible via the memory interface bus. It holds nonvolatile user's data, which are subject to be altered during normal program operation.

The flash memory can be written in different ways:

- mounted on the target board by connecting a dedicated flash programmer to the target system (Serial-Programming)
- by the microcontroller's application software (Self-Programming)

Additionally the flash memory is equipped with a configuration area to hold various configuration settings. Via these options start-up configurations can be set for e.g. the Watchdog Timer. The flash configuration options can be written by use of an external flash programmer and in Self-Programming mode. They are not accessible via the normal CPU address space.

## **6.1 Code Flash Memory Overview**

## 6.1.1 Code flash memory features

- · Erase/write with single power supply
- · Two programming modes:
  - Serial-Programming with flash programmer using dedicated serial interfaces
  - Flash memory programming by Self-Programming

## 6.1.2 Code flash memory map

The microcontroller's internal code flash memory area is divided into blocks of 32 KB blocks and can be programmed/erased in block units.



> Following tables list the block structures and address assignments for all V850E2/Fx4-G devices with code flash memory.

Table 6-1 Code flash memory configuration

Block 15 (32 KB)			
Block 12 (32 KB)		Block 15 (32 KB)	007 FFFF <sub>H</sub>
Block 12 (32 KB)   0006 7FFF <sub>H</sub>     0005 8000 <sub>H</sub>			
Block 12 (32 KB) 0006 7FFF <sub>H</sub> 006 0000 <sub>H</sub> Block 11 (32 KB) 0005 FFFF <sub>H</sub> 0005 8000 <sub>H</sub> Block 8 (32 KB) 0004 7FFF <sub>H</sub> 0004 0000 <sub>H</sub> Block 7 (32 KB) Block 7 (32 KB) 0003 FFFF <sub>H</sub> 0003 8000 <sub>H</sub> 0003 8000 <sub>H</sub> Block 1 (32 KB) Block 1 (32 KB) 0000 FFFF <sub>H</sub> 0000 8000 <sub>H</sub> Block 0 (32 KB) Block 0 (32 KB) 0000 7FFF <sub>H</sub> 0000 0000 H  256 KB 512 KB Code flash size  32/64/96/128 KB Boot swap cluster sizes  Fx4-G-256K: Fx4-G-512K: pPD70F4177 Products			007 8000 <sub>H</sub>
Block 12 (32 KB) 0006 7FFF <sub>H</sub> 006 0000 <sub>H</sub> Block 11 (32 KB) 0005 FFFF <sub>H</sub> 0005 8000 <sub>H</sub> 0004 7FFF <sub>H</sub> 0004 0000 <sub>H</sub> Block 8 (32 KB) 0004 7FFF <sub>H</sub> 0004 0000 <sub>H</sub> 0003 8000 <sub>H</sub> 0003 8000 <sub>H</sub>			
Block 11 (32 KB)  Block 8 (32 KB)  Block 7 (32 KB)  Block 1 (32 KB)  Block 1 (32 KB)  Block 1 (32 KB)  Block 1 (32 KB)  Block 0 (32 KB)  Block			
Block 11 (32 KB)  Block 8 (32 KB)  Block 7 (32 KB)  Block 1 (32 KB)  Block 1 (32 KB)  Block 1 (32 KB)  Block 1 (32 KB)  Block 0 (32 KB)  Block			
Block 11 (32 KB)  Block 8 (32 KB)  Block 7 (32 KB)  Block 1 (32 KB)  Block 1 (32 KB)  Block 1 (32 KB)  Block 1 (32 KB)  Block 0 (32 KB)  Block		Block 12 (32 KB)	0006 7FFF <sub>H</sub>
Block 11 (32 KB)   0005 FFFF <sub>H</sub>     0005 8000 <sub>H</sub>			
Block 11 (32 KB)   0005 FFFF <sub>H</sub>     0005 8000 <sub>H</sub>			006 0000 <sub>H</sub>
Block 8 (32 KB)   0004 7FFFH     0003 8000 <sub>H</sub>		Block 11 (32 KB)	••
Block 8 (32 KB)   0004 7FFF <sub>H</sub>     0003 8000 <sub>H</sub>		,	
Block 8 (32 KB)   0004 7FFF <sub>H</sub>     0004 0000 <sub>H</sub>			
Block 8 (32 KB)   0004 7FFF <sub>H</sub>     0004 0000 <sub>H</sub>     0003 8000 <sub>H</sub>     0003 8000 <sub>H</sub>                   0000 8000 <sub>H</sub>			
Block 8 (32 KB)			
Block 7 (32 KB)   Block 7 (32 KB)   0003 FFFF <sub>H</sub>     0003 8000 <sub>H</sub>     0003 8000 <sub>H</sub>			
Block 7 (32 KB)   Block 7 (32 KB)   0003 FFFF <sub>H</sub>     0003 8000 <sub>H</sub>     0003 8000 <sub>H</sub>		Block 8 (32 KB)	0004 7FFF
Block 7 (32 KB)   Block 7 (32 KB)   0003 FFFF <sub>H</sub>     0003 8000 <sub>H</sub>		DIOCK 0 (32 KB)	
Block 7 (32 KB)   Block 7 (32 KB)   0003 FFFH     0003 8000 <sub>H</sub>                       0000 8000 <sub>H</sub>     0000 8000 <sub>H</sub>       0000 0000 FFFH       0000 00000 <sub>H</sub>       0000 00000 <sub>H</sub>     256 KB   512 KB   Code flash size   Fx4-G-256K:   Fx4-G-512K:   μPD70F4177   • μPD70F4178   Products   Products   Products     Products   .			
	Plack 7 (22 KP)	Plack 7 (22 KP)	
D0003 8000 <sub>H</sub>	DIUCK / (32 ND)	DIOCK 7 (32 ND)	
Block 1 (32 KB)   Block 1 (32 KB)   0000 FFFF <sub>H</sub>     0000 8000 <sub>H</sub>			
Block 1 (32 KB)   Block 1 (32 KB)   0000 FFFF <sub>H</sub>     0000 8000 <sub>H</sub>			0003 8000 <sub>H</sub>
Block 1 (32 KB)  Block 1 (32 KB)  Block 1 (32 KB)  Block 0 (32 KB)  Block 0 (32 KB)  Block 0 (32 KB)  Block 0 (32 KB)  0000 7FFF <sub>H</sub> 0000 0000 <sub>H</sub> 256 KB  512 KB  Code flash size  32/64/96/128 KB  Boot swap cluster sizes  Fx4-G-256K:  Fx4-G-512K:  Products	•••		
Hock 0 (32 KB)   Block 0 (32 KB)   0000 7FFF <sub>H</sub>     0000 0000 <sub>H</sub>			
Hock 0 (32 KB)   Block 0 (32 KB)   0000 7FFF <sub>H</sub>     0000 0000 <sub>H</sub>			
Block 0 (32 KB)   Block 0 (32 KB)   0000 7FFF <sub>H</sub>     0000 0000 <sub>H</sub>	Block 1 (32 KB)	Block 1 (32 KB)	0000 FFFF <sub>H</sub>
Block 0 (32 KB)  Block 0 (32 KB)  Block 0 (32 KB)  0000 7FFF <sub>H</sub> 0000 0000 <sub>H</sub> 256 KB  512 KB  Code flash size  32/64/96/128 KB  Boot swap cluster sizes  Fx4-G-256K:  Fx4-G-512K:  μPD70F4177  μPD70F4178  Products			
0000 0000 <sub>H</sub>   256 KB   512 KB   Code flash size   32/64/96/128 KB   Boot swap cluster sizes   Fx4-G-256K:			• •
0000 0000 <sub>H</sub>   256 KB   512 KB   Code flash size   32/64/96/128 KB   Boot swap cluster sizes   Fx4-G-256K:	Block 0 (32 KB)	Block 0 (32 KB)	0000 7FFF <sub>H</sub>
256 KB 512 KB Code flash size  32/64/96/128 KB Boot swap cluster sizes  Fx4-G-256K: Fx4-G-512K:  • μPD70F4177 • μPD70F4178 Products			
32/64/96/128 KB <b>Boot swap cluster sizes</b> Fx4-G-256K: Fx4-G-512K:  • μPD70F4177 • μPD70F4178 <b>Products</b>			0000 0000 <sub>H</sub>
Fx4-G-256K: Fx4-G-512K: • μPD70F4177 • μPD70F4178 Products	256 KB	512 KB	Code flash size
• μPD70F4177 • μPD70F4178 <b>Products</b>	32/64/96	6/128 KB	Boot swap cluster sizes
· ·	Fx4-G-256K:	Fx4-G-512K:	
<ul> <li>μPD70F4179</li> <li>μPD70F4180</li> </ul>	•	•	Products
	• μPD70F4179	• μPD70F4180	

## 6.1.3 Data flash memory map

The data flash memory is organized in blocks of 32 byte size.

Following tables list the block structures and address assignments for all V850E2/Fx4-G devices with data flash memory.

Table 6-2 V850E2/Fx4-G data flash memory

Product	Data flash size	Number of 32 byte blocks	Address range	
• Fx4-G	32 KB	1024	FE00 0000 <sub>H</sub> - FE00 7FFF <sub>H</sub>	

## 6.2 Code Flash Memory functional Outline

**Serial-Programming** 

The internal flash memory of the microcontroller can be written by using the erase and write functions of a flash programmer, also while the microcontroller has already been mounted on the target system.

**Self-Programming** 

The Self-Programming facility allows rewriting of the flash memory by the user program. It is ideal for program updates after production and shipment, since no additional programming equipment is required. During Self-Programming some software services as well as interrupt serving can still be in operation, e.g to sustain communication with other devices.

While the Self-Programming mode can be initiated from the normal operation mode the external flash programmer mode is entered immediately after release of a system reset.

Refer to "Flash memory programming control" in the section "Flash Programming with Flash Programmer" in this chapter for details on how to enter normal operation or Serial-Programming mode.

Configuration area

The flash memory contains a configuration area, used to store the settings of security and protection functions, initial settings for some modules.

**Boot swap** 

A boot swap function makes safe re-programming of the flash memory possible and is used to maintain an operable software version, even if re-programming fails for any reason, e.g. in a power fail situation. For further information concerning boot swapping refer to "Secure Self-Programming (boot cluster swapping)" below in this chapter.

**Protection** 

A set of protection flags can be specified during flash memory programming to prohibit access to the flash memory in different ways, such as read-out, write and erase protections for the external programmer interface. By these means the flash memory can be protected against read-out and rewrite of the flash memory content by unauthorized persons.

For further information concerning data protection refer to the chapter "Code Protection and Security".

Table 6-3 Flash memory write methods

Environment	Interface	Outline	Operation Mode
Serial- Programming	Dedicated serial interface	Flash memory programming is done by an external flash programmer.  The device is mounted on the target system. The communication between the device and the flash programmer is using a dedicated serial interface. For details refer to the section "Flash Programming with Flash Programmer" in this chapter.	Flash memory programming mode
Self- Programming	Self-Programming library	Flash memory can be rewritten by executing a user program that has been written to the flash memory in advance by means of Serial-Programming. The Self-Programming library provides all necessary functions to be called by the application software. For details refer to the section "Code Flash Self-Programming" in this chapter.	Normal operation mode

Table 6-4 "Basic functions for flash memory modifications" on page 231 summarizes the functions used to modify flash memory content.

Table 6-4 Basic functions for flash memory modifications

Function	Functional outline	Support (√: supported, ×: not supported)		
runcuon	runctional outline	Serial- Programming	Self- Programming	
Block erasure	The contents of specified memory blocks are erased.	V	V	
Write	Writing to specified addresses, and a verify check to see if write level is secured are performed.	V	<b>V</b>	
Verify	Data read from the flash memory is compared with data transferred from the flash programmer.	V	x <sup>a</sup>	
Checksum	Microcontroller internally calculated CRC checksum over the entire flash memory content is compared with the checksum calculated by the serial programmer	V	х	
Blank check	The erasure status of the entire memory is checked.	V	V	
Protection settings	Following functions can be prohibited:  • block erase  • write  • read  • rewriting of the boot cluster  • flash shield	V	√þ	

a) Can be carried out by the user's program.

Protection settings can be activated in Self-Programming mode. Already activate protection settings can not be deactivated.

The following table lists the available flash memory protection functions.

For details refer to the chapter "Code Protection and Security".

**Table 6-5** Protection functions

Function	Functional outline	Applicable (√: applies, ×: doesn't apply)  Serial-  Programming Programming		
Function	Tunctional outline			
Block erase command prohibit	Erasure of single blocks impossible.	V	×	
Program command prohibit	Erasure and rewrite of single blocks impossible.	V	×	
Read command prohibit	Read-out of any flash content impossible.	√	×	
Rewriting boot area prohibit	Erasure (by block or chip erase) or writing of the boot cluster impossible.	<b>V</b>	V	
Flash shield	Write/erase protection outside a defined window.	V	V	

b) Except protection against rewriting of the boot cluster all other protections have no effect in Self-Programming mode.

## 6.2.1 Code flash memory erasure and rewrite

Erasure Each 32 KB flash memory block can be erased separately.

Rewrite In Self- and Serial-Programming mode it is possible to rewrite the flash

memory in smaller units than one block. Once a complete block has been erased it can be rewritten in units of 256 byte. Each unit can be rewritten only

once after erasure of the complete block.



## 6.3 Data Flash Memory

The V850E2/Fx4-G Series products contain data flash in addition to the code flash.

### 6.3.1 Data flash memory features

The data flash has the following features:

- · data flash memory in 32 byte blocks
- · write access in 16-bit steps
- · erase in 32 byte blocks
- write, erase operations to the data flash while application code can be executed from code flash

## 6.3.2 Data flash reading and writing

The data flash can be read and written by using an external flash programming tool or the data flash access library.

Programming during normal operation is achieved by using the data flash access software library. For details refer to FDL (Data Flash Access Library).

Data flash read The data flash ca

The data flash can only be read 16 bit units on halfword aligned addresses.

Due to the data flash cell structure (complementary read) the read value of an erased data flash is undefined. Use the blank check function of the provided FDL (Data Flash Access Library) for checking if the read value belongs to an erased flash.

**Note** Once a Data Flash location is written (even with value FFFF<sub>H</sub>) it can not be overwrite without a previous erase.

## 6.4 Flash Programming with Flash Programmer

A dedicated flash programmer can be used for external writing of the flash memory in Serial-Programming mode.

#### Serial-Programming

During Serial-Programming the target microcontroller remains mounted on its board. The board is equipped with a connector, that connects the flash programmer to the target microcontroller.

The microcontroller must be fully functional and operated in Serial-Programming mode, in particular

- All external power supplies must be active.
- The external resonator must be connected to the X1/X2 pins.

All other necessary microcontroller configurations are conducted by the on-chip firmware, that is processed in Serial-Programming mode.

#### Caution

Connecting the flash programmer to the on-board microcontroller may yield conflicts with other sginals. Pay attention to the hints given in section "Potential conflicts with on-board signal connections" on page 239.

## 6.4.1 Programming environment

The recommended environment to write data to the flash memory of the microcontroller is shown below.




Figure 6-1 Environment to write program to flash memory

A host machine is required for configure the flash programmer. The used flash programmer may also feature a stand-alone mode, so a host machine may not be necessary.

Following dedicated microcontroller serial interfaces can be used as the interface between the flash programmer and the microcontroller:

- single-wire asynchronous serial interface FLUR0
- clocked serial interface FLCS0

#### Mode pins

The mode pins are used to set the microcontroller into flash programming mode

Refer to the section "Operation modes" in the chapter "CPU System Functions" for further information.

Note In normal operation mode, i.e. not in flash programming mode, the serial interfaces FLUR0 and FLCS0 are not available. The used ports in flash programming mode are specified in the following sections.

These are automatically configured for communicating with the flash programmer in flash programming mode.

#### 6.4.2 Communication modes

#### (1) Asynchronous flash programming interface FLUR0

The single-wire asynchronous Serial-Programming interface FLUR0 uses following port for connecting to the flash programmer:

JP0\_0: reception/transmission data FLUR0RTX

The external flash programmer offers various choices of available baudrates.




Figure 6-2 Communication with flash programmer via FLUR0

#### (2) Synchronous flash programming interface FLCS0

The synchronous Serial-Programming interface FLCS0 uses following ports for connecting to the flash programmer:

- JP0\_0: serial data input FLCS0SI
- JP0\_1: serial data output FLCS0SO
- JP0\_2: serial data clock input FLCS0SCI

The external flash programmer offers various choices of available clock rates.




Figure 6-3 Communication with flash programmer via FLCS0

The flash programmer outputs the serial data clock SCK and the microcontroller operates as a slave.

## 6.4.3 Pin connection with flash programmer PG-FP5

A connector must be mounted on the target system to connect the flash programmer for Serial-Programming. In addition, functions to switch between the normal operation mode and flash memory programming mode and to control the microcontroller's RESET pin must be provided on the board.

When the microcontroller flash memory programming mode is set, all the pins not used for flash memory programming are in the same status as immediately after reset.

#### Mode pins

The mode pins are used to set the microcontroller into flash programming mode.

Refer to the section "Operation modes" in the chapter "CPU System Functions" for further information.

When the microcontroller flash memory programming mode is set, all the pins not used for flash memory programming are in the same status as immediately after reset.

If the PG-FP5 is used as the flash programmer, connect the PG-FP5 target interface connector to the microcontroller as follows:

Table 6-6 Connection of microcontroller flash programmer PG-FP5

Flash prog	Flash programmer FG-FP5 connection pin			Microcontroller signal (port) name			
Signal name	1/0	Function	FLU	FLUR0		FLCS0	
Signal Haine	1,0	FullClion	Signal	Port	Signal	Port	
SO/TxD	0	FLUR0: receive/transmit data	FLUR0RTX	JP0_0	FLCS0SI	JP0_0	
		FLCS0: transmit data					
SI/RxD	I	Receive data	leave	open	FLCS0SO	JP0_1	
SCK	0	Transfer clock	leave open		FLCS0SCI	JP0_2	
CLK	0	Clock to microcontroller	leave open		leave open		
			leave open		leave open		
RESET	0	Reset signal	RESET	_	RESET	_	
FLMD0	I	Mode selection	FLMD0	_	FLMD0	_	
FLMD1	I	Mode selection	FLMD1 <sup>a</sup>	P0_1	FLMD1 <sup>a</sup>	P0_1	
H/S	I	Handshake signal	leave	open	leave	open	
V <sub>DD</sub>	I	Microcontroller supply voltage monitoring	Power supply of JP0 port group buffers <sup>b</sup>		Power supply of JP0 port group buffers <sup>b</sup>		
$V_{DD2}$	_	Supply voltage	leave open		leave open		
V <sub>PP</sub>	_	Flash programming voltage	leave	open	leave	open	

Flash programmer FG-FP5 connection pin			Microcontroller signal (port) name			
Signal name	1/0	Function	FLU	JR0	FLCS0	
Signal name			Signal	Port	Signal	Port
GND	_	Ground	VSS		VS	SS
VDE	_	Reserved	leave open		leave open	
RFU-1	_	Reserved	leave open		open leave open	

Table 6-6 Connection of microcontroller flash programmer PG-FP5

Refer also to the section "Operation Modes" in chapter "CPU System Functions" for more details about flash programming mode setting.

For details concerning the PF-FP5 programmer, refer to the PG-FP5 User's Manual, document number R20UT0008EJxxxx (xxxx denotes the current version number).

## 6.4.4 Flash memory programming control

The procedure to program the flash memory is illustrated below.




Figure 6-4 Flash memory programming procedure

a) If FLMD1 is fixed to low level on the target board, the programmer's FLMD1 signal can be left unconnected.

Refer to the chapter "Power Supply" to obtain the correct microcontroller's power supply pins for the JP0 port group.

#### (1) Operation mode control

To rewrite the contents of the flash memory by using the flash programmer, set the microcontroller in the flash memory programming mode.

To enter the Serial-Programming mode, i.e. on-board programming by an external flash programmer, the FLMD0 pin has to be supplied with VDD and FLMD1 with VSS level at RESET release.

In the normal operation mode, VSS is input to the FLMD0 pin. A pull-down resistor at the FLMD0 pin ensures normal operation mode if no flash programmer is connected.

**Note** Refer to the sections "Operation modes" and " Mode pins and JP0 connections" in the "CPU System Functions" chapter for details about operation modes settings.

An example of connection of the FLMD0 and FLMD1 pins is shown below. FLMD1 can be connected to ground via a resistor. Alternatively the FLMD1 pin may also be connected directly to the FLMD1 signal of the flash programmer.




Figure 6-5 Example of connection to flash programmer PG-FP5

Once started in normal operation mode (FLMD0 = 0), FLMD0 pin is used for enabling Self-Programming. Refer also to 6.5 "Code Flash Self-Programming" on page 244.

#### (2) Potential conflicts with on-board signal connections

Serial I/O signals

If other devices are connected to the serial interface pins in use for flash memory programming in Serial-Programming mode take care that the concerned signals do not conflict with the signals of the flash programmer and the microcontroller. Output pins of the other devices must be isolated or set in high impedance state. Ensure that the other devices do not malfunction because of flash programmer signals.




Figure 6-6 Potential conflicts with serial interfaces signals

Pay attention in particular if the flash programmer's RESET signal is connected also to an on-board reset generation circuit. The reset output of the reset generator may ruin the flash programming process and may need to be isolated or disabled.




Figure 6-7 Potential conflict with RESET

Ports The V850 port pins adopts following status during Serial-Programming:

Ports used for programming are configured as FLUR0 respectively FLCS0 pins.

All other pins remain in their default state after reset release.

In case the default state after reset of the pins not used for programming is in port or high -impedance output port, pay attention to other devices connected to these pins. If these devices require defined levels at the pins, the ports may have to be connected to VDD or VSS via a resistors.

Oscillators Connect all oscillator pins in the same way as in the normal operation mode.

DCUTRST During flash memory programming, input a low level to DCUTRST (port JP0\_4) or leave it open. Do not input a high level.

**Power supply** Supply the same power to all power supply pins, including reference voltages, power regulator pins, etc., as in the normal operation mode.

#### (3) Selection of the communication mode

The communication interface is chosen by applying a specified number of pulses to the FLMD0 pin after reset release. Note that this is handled by the flash programmer.

Figure 6-8 "Selection of communication mode" on page 241 gives an example how the FLCS0 is established for the communication between the flash programmer and the microcontroller.




Figure 6-8 Selection of communication mode

Note The number of clocks to be inserted differs depending on the chosen communication mode. For details, refer to *Table 6-7 "FLMD0 pulses for communication mode setting"* on page 241.

Table 6-7 FLMD0 pulses for communication mode setting

FLMD0 pulses	Communication mode	Remarks		
0	FLUR0	Communication rate: 9600 bps (after reset), LSB first		
8	FLCS0	Microcontroller performs slave operation, MSB first		
Other	_	Setting prohibited		

When FLUR0 has been selected after reception of the FLMD0 pulses with 9600 bps, the flash programmer changes the baudrate according to the user's choice via the flash programmer's user interface.

### (4) Communication commands

The flash programmer sends commands to the microcontroller. Depending on the commands, the microcontroller returns status information or the requested data.




Figure 6-9 Communication commands exchange

The following table lists the flash memory control commands of the microcontroller. All these commands are issued by the flash programmer, and the microcontroller performs the corresponding processing.

Table 6-8 Flash memory control commands (1/2)

Classification	0	Sup	port	Function		
Classification	Command name	FLCS0	FLUR0	Function		
Blank check	Block blank check	V	<b>V</b>	Checks erasure status of entire memory.		
Erase	Block erase	V	V	Erases the memory contents of specified blocks. Note that the configuration area remains untouched.		
Write	Write	V	√	Writes data by specifying write address and number of bytes to be written, and executes verify check.		
	Chip write	√	√	Writes all flash memory contents		
Read	Read	V	V	Reads data by specifying write address and number of bytes to be read.		
Verify	Verify	√	<b>V</b>	Compares input data with all memory contents.		
ID	Set ID code	V	√	Set the On-chip Debug ID to the registers OCDIDL, OCDIDM, OCDIDH		
	Get ID code	V	√	Reads the On-chip Debug ID from the registers OCDIDL, OCDIDM, OCDIDH		
CRC check	CRC check	٨	V	Calculates a checksum over a specified number of flash blocks of the code flash or the data flash. Note that this checksum does not cover the configuration area.		
	Chip CRC check	V	V	Calculates a checksum over the entire flash memory, including code flash, data flash and configuration area.		

Table 6-8 Flash memory control commands (2/2)

Classification	Command name	Support		Function	
Classification	Command name	FLCS0	FLUR0	Function	
Flash configuration	Set flash configuration option	√	V	Set the flash configuration options to register OPBT0	
option	Get flash configuration option	√	V	Reads the flash configuration options from register OPBT0	
Protection	Protection setting	√	V	Sets protection against chip erasure, block erasure, and writing.	
	Get protection settings	√	√	Reads the protection settings.	
System setting and control	Reset	√	√	Escapes from each status.	
	Oscillation frequency setting	√	V	Sets oscillation frequency.	
	Baudrate setting	_	√	Sets baudrate when UART is used.	
	Silicon signature	√	V	Reads silicon signature information.	

#### 6.5 Code Flash Self-Programming

This V850 microcontroller supports a flash macro service that allows the user program to rewrite the internal flash memory by itself.

By using this flash macro service and a Self-Programming library (SPL), provided by Renesas, the user's program is able to rewrite the flash memory with data, transferred in advance to the internal RAM or the external memory.

Thus the user program can be upgraded and constant data can be rewritten in the field.




Figure 6-10 **Concept of Self-Programming** 

During Self-Programming access to the flash memory is not possible. Thus program execution is only possible by instruction fetching from internal RAM or external memory.

Consequently the instructions of user re-programming software routines, which shall remain in operation during the Self-Programming procedure, must be copied from the flash memory to the internal RAM or external memory prior to activating the Self-Programming. Since interrupt processing by using the interrupt vectors in the flash memory is also impossible during Self-Programming, interrupt acknowledges need to be re-routed to interrupt vectors in the internal RAM (refer to "Interrupt handling during flash Self-Programming" on page 251).

It is recommended to refer to the User's Manual "<tbd>" for comprehensive information concerning flash Self-Programming. This document explains also the functions of the Self-Programming library.

## 6.5.1 Self-Programming enable

The Self-Programming function can be started out of the normal user mode of the microcontroller.

Self-Programming must be in particular enabled in order to avoid unintended re-programming of the flash. Two ways to enable Self-Programming are provided:

- by setting the external FLMD0 pin to high level
   This requires some external components or wiring, e.g. connecting an output port to FLMD0.
- by setting the internal register bit FLMDCNT.FLMDPUP
   This way does not need any special external components or wiring.

The following register is used to enable Self-Programming internally by software.

Note The FLMD0 pin must be connected to ground via a 82 k $\Omega$  resistor. Refer to the section "Mode pins and JP0 connections" in the "CPU System Functions" chapter and the Data Sheet for further details.

#### (1) FLMDCNT - FLMD control register

This register controls an internal pull-up respectively pull-down resistor, connected to the FLMD0 pin, and thus enables respectively disables Self-Programming.

Protection

Writing to this register is protected by a special sequence of instructions by using the protection command register FLMDPCMD.

Refer to the section "Write protected Registers" in chapter "CPU System"

Functions" for a detailed description how to write to write protected registers.

Access This register can be read/written in 8-bit units.

Address FF43 8000<sub>H</sub>

Initial Value 00<sub>H</sub>




Table 6-9 FLMDCNT register contents

Bit position	Bit name	Function
0	FLMDPUP	FLMD0 pull-up/pull-down control 0: pull-down resistor active at FLMD0 (Self-Programming mode disabled) 1: pull-up resistor active at FLMD0 (Self-Programming mode enabled)

## 6.5.2 Self-Programming library functions

Code flash memory Self-Programming by the user's program is supported by the Self-Programming library.

This library provides a set of C function calls to carry out basic functions like

- · erase and rewrite of the flash memory
- boot cluster swapping, including definition of boot clusters
- · setting of protection flags
- · obtain various information concerning the code flash memory

Detailed information how to use the library functions is given in the User's Manual "<tbd>".

## 6.5.3 Self-Programming internal RAM occupancy

During Self-Programming the upper 4 KB of the internal RAM (address FEDF  $F000_H$  - FEDF  $FFFF_H$ ) are occupied by the Self-Programming Library. Thus the content of this 4 KB RAM is altered during Self-Programming and may have to be recovered by the user's program.

**Note** Additional RAM may be necessary for intermediate storage of user data and code to be copied from flash memory to RAM during Self-Programming.

## 6.5.4 Secure Self-Programming (boot cluster swapping)

The V850 flash microcontrollers support a mechanism to swap a cluster of code flash memory blocks, starting from address 0000 0000<sub>H</sub>, with another cluster of the same size, located immediately above the first one.

**Boot swap cluster** 

A group of boot blocks to be swapped. The cluster of blocks starting at address  $0000\ 0000_{\rm H}$  is named active boot swap cluster, since it contains the entry point of the user's program at the default reset vector  $0000\ 0000_{\rm H}$ .

**Boot swap flag** 

Which of the two clusters is the active boot cluster is controlled by the boot swap flag, that can be defined during flash programming via the Self-Programming library.

The boot swap flag is stored in the flash memory configuration area.

Figure 6-11 "Boot swap cluster swapping function" on page 247 shows an example of the boot block swapping function with a cluster size of 4 flash memory blocks. After inverting the boot\_flag - it becomes not(boot\_flag) - blocks 4 to 7 become the active boot cluster. Thus after next reset release the user's program starts from the new boot swap cluster.




Figure 6-11 Boot swap cluster swapping function

### Secure Self-**Programming**

The boot cluster swapping function enables secure Self-Programming. In case the boot code shall be rewritten, the new code can be written to the inactive boot cluster, while the boot flag remains in its previous state.

If rewriting of the boot cluster has been completed successfully, the boot flag can be inverted, making the new boot code active.

If rewriting of the new boot code fails for any reason, e.g. power fail or unintended reset, the old boot code still remains active and rewriting can be started again.

#### **Boot cluster**

The boot code size itself may be smaller than the boot swap cluster size.

The number of flash memory blocks, which are part of the boot code, are named boot cluster. The number of boot blocks, which are member of the cluster, can be defined during Self-Programming via the Self-Programming library.

The boot cluster size determines the boot swap cluster size. This is automatically evaluated from the number of boot blocks, defined during Self-Programming.

Table 6-10 "Relation between boot block and boot swap cluster" on page 249 shows the relation between the number of boot blocks, the boot cluster size and the boot swap cluster.

# blocks BTBLS

Number of boot The number of boot blocks (BTBLS) has to be defined by the user during self-programming. It determines the blocks, which are subject to the boot cluster protection, that allows to protect the boot blocks from any erase or write process.

### Boot block protection

To prohibit rewriting of the boot blocks, the boot cluster protection flag can be set during flash memory programming. When this flag is set, the blocks of the active boot cluster can neither be erased nor written. Boot cluster swapping is impossible as well.

Note that only the blocks of the active boot cluster are protected. In the example according to Figure 6-12 "Boot cluster swapping function" on page 250, for instance, blocks 0 and 1 would be prohibited, while blocks 2 and 3 could still be erased and written.

#### Caution

Once the boot cluster protection has been activated, it can never be deactivated again.

For further information concerning flash memory protection flags refer to the chapter "Code Protection and Security".

Table 6-10 Relation between boot block and boot swap cluster

Number	Boot	Boot swap		
of boot blocks BTBLS	cluster size	Active boot swap cluster ↔inactive boot swap cluster	Boot cluster protection	
00 <sub>H</sub> to 03 <sub>H</sub>	Setting	inhibited		
04 <sub>H</sub> to	32 KB	$0000\ 0000_{\mathrm{H}}$ to $0000\ 7\mathrm{FFF}_{\mathrm{H}} \leftrightarrow 0000\ 8000_{\mathrm{H}}$ to $0000\ \mathrm{FFFF}_{\mathrm{H}}$	Size:	32 KB
07 <sub>H</sub>			Address:	0000 0000 <sub>H</sub> to 0000 7FFF <sub>H</sub>
08 <sub>H</sub> to	64 KB	0000 0000 <sub>H</sub> to 0000 FFFF <sub>H</sub> ↔0001 0000 <sub>H</sub> to 0001 FFFF <sub>H</sub>	Size:	64 KB
0F <sub>H</sub>			Address:	0000 0000 <sub>H</sub> to 0000 FFFF <sub>H</sub>
10 <sub>H</sub> to	128 KB	0000 0000 <sub>H</sub> to 0001 FFFF <sub>H</sub> ↔0002 0000 <sub>H</sub> to 0003 FFFF <sub>H</sub>	Size:	96 KB
17 <sub>H</sub>			Address:	0000 0000 <sub>H</sub> to 0001 7FFF <sub>H</sub>
18 <sub>H</sub> to	128 KB	0000 0000 <sub>H</sub> to 0001 FFFF <sub>H</sub> ↔0002 0000 <sub>H</sub> to 0003 FFFF <sub>H</sub>	Size:	128 KB
1F <sub>H</sub>			Address:	0000 0000 <sub>H</sub> to 0001 FFFF <sub>H</sub>
20 <sub>H</sub> to	256 KB	0000 0000 <sub>H</sub> to 0003 FFFF <sub>H</sub> ↔0004 0000 <sub>H</sub> to 0007 FFFF <sub>H</sub>	Size:	128 KB + (BTBLS - 1F <sub>H</sub> ) * 32 KB
3F <sub>H</sub>			Address:	0000 0000 <sub>H</sub> to (128 KB + (BTBLS - 1F <sub>H</sub> ) * 32 KB)
40 <sub>H</sub> to FF <sub>H</sub>	Setting	inhibited	1	

Maximum boot State The maximum boot cluster size is 256 KB. Thus code flash above 512 KB can not be subject to boot cluster swapping.

Figure 6-12 "Boot cluster swapping function" on page 250 illustrates an example with following settings:

• number of boot blocks: 2 (boot cluster contains 2 blocks), thus the active boot cluster comprises

- if boot\_flag: blocks 0 and 1

- if not(boot\_flag): blocks 4 and 5

· active boot swap clusters comprises

- if boot\_flag: blocks 0 to 3

- if not(boot\_flag): blocks 4 to 7




Figure 6-12 Boot cluster swapping function

## 6.5.5 Interrupt handling during flash Self-Programming

This microcontroller provides functions to maintain interrupt servicing during the Self-Programming procedure.

Since neither the interrupt vector table nor the interrupt handler routines, which are normally located in the flash memory, are accessible while Self-Programming is active, interrupt acknowledges have to be re-routed to non-flash memory, i.e. to the internal RAM.

Therefore two prerequisites are necessary to enable interrupt servicing during Self-Programming:

- The concerned interrupt handler routine needs to be copied to non-flash memory, e.g. to the internal RAM. The user has to initiate this copy process.
- The concerned interrupt acknowledge has to be re-routed to that handler.
  Re-routing to the handler is done by use of the CPU registers SW\_CFG/
  SW\_BASE respectively EH\_CFG/EH\_BASE. Refer to the "Microcontroller
  Core Architecture User's Manual" for further details about these CPU
  registers.

Re-routing of the interrupt vectors offer two options:

- All interrupt can be mapped to the single interrupt vector of interrupt channel 0.
- The base address of the interrupt vector table can be mapped to a different address. In this case the offsets of the interrupt channels are added to the new base address and the correct interrupt vector is obtained upon interrupt acknowledgement.

It is recommended to refer to the User's Manual "<tbd>".

## 6.6 Flash configuration options

The flash memory contains a configuration area that holds user specified data for various purposes.

These flash configuration options become effective upon a release of an external RESET, a Power-On-Clear reset POCRES or debugger reset DBRES, thus determining initial settings of various modules.

#### Caution

If the flash memory is programmed during a debug session with the on-chip debugger and any flash configuration options have been changed, a target reset command has to be issued in order to make the new option settings effective.

All flash configuration options can be read in all operation modes.

Modification of flash configuration options depend partly on the operation mode, some can not be modified at all.

The following table summarizes all flash configuration options and about the possibility to modify them in the different operation modes.

Table 6-11 Flash configuration options and setting

	Flash	Modification possible in mode				
Function	configuration option	Normal	Flash Serial- Programming	Flash Self- Programming	Debug	
JTAG port group JP0 control	OPBT0.OPBT0[31]	no	yes	yes	yes	
VAC enable/ disable of WDTA1	OPBT0.OPBT0[26]	no	yes	yes	yes	
Automatic or S/W start of WDTA1	OPBT0.OPBT0[24]	no	yes	yes	yes	
Enable/disable of WDTA1	OPBT0.OPBT0[23]	no	yes	yes	yes	
VAC enable/ disable of WDTA0	OPBT0.OPBT0[22]	no	yes	yes	yes	
Automatic or S/W start of WDTA0	OPBT0.OPBT0[20]	no	yes	yes	yes	
Enable/disable of WDTA0	OPBT0.OPBT0[19]	no	yes	yes	yes	
Initial value of WDTAn count clock	OPBT0.OPBT0[18:16]	no	yes	yes	yes	

Chapter 6 Flash Memory

# 6.6.1 OPBT0 - Flash configuration option register 0

Access In normal operation mode this register can be read in 32-bit units.

Writing to this register is only possible in flash programming and

self-programming mode.

Address FF47 000C<sub>H</sub>
Initial Value User defined



Table 6-12 OPBT0 register contents

Bit position	Bit name	Conne	cted to	- Function
Bit position	Bit flame	Module	Signal	- Function
31	OPBT0[31]	JTAG port group JP0	OPJTAG	Controls the functions of the JTAG port group JP0:  0: JP0 used for general purpose/alternative functions ports  1: JP0 used as JTAG ports
30 to 27	OPBT0[30:27]	_	_	Reserved, set to "0"
26	OPBT0[26]	WDTA1	OPWDVAC	Enables/disables the Variable Activation Code function (VAC) of WDTA1 0: VAC is disabled 1: VAC is enabled
25	OPBT0[25]	_	_	Reserved, set to "0"
24	OPBT0[24]	WDTA1	OPWDRUN	Specifies the start mode of WDTA1: 0: Software trigger start mode 1: Automatic start mode
23	OPBT0[23]		OPWDEN	Enables/disables WDTA1: 0: WDTA1 is disabled 1: WDTA1 is enabled
22	OPBT0[22]	WDTA0	OPWDVAC	Enables/disables the Variable Activation Code function (VAC) of WDTA0 0: VAC is disabled 1: VAC is enabled
21	OPBT0[21]	_	-	Reserved, set to "0"
20	OPBT0[20]	WDTA0	OPWDRUN	Specifies the start mode of WDTA0: 0: Software trigger start mode 1: Automatic start mode
19	OPBT0[19]		OPWDEN	Enables/disables WDTA0: 0: WDTA0 is disabled 1: WDTA0 is enabled
18 to 16	OPBT0[18:16]	WDTA0 WDTA1	OPWDOVF [2:0]	Specifies the reset value of the count clock WDTA0 and WDTA1 control bits WDTAnMD.WDTAnOVF[2:0].
15 to 0	OPBT0[15:0]	_	-	Reserved, set to "0"

This chapter describes the Clock Controller functions of the V850E2/Fx4-G microcontrollers.

The clock signals, their control registers, etc. follow a defined naming convention, that reflects their membership to a certain power domain and clock

#### Power domain index m

The index m is used to define the power area:

- m = 0: denotes the Isolated-Area-0 (Iso0)
- m = A: denotes the Always-On-Area (AWO)

#### Clock domain index n

The index n is used to define the clock domain.

- n<sub>0</sub> denotes the clock domain indices of Isolated-Area-0 clock domains
- n<sub>A</sub> denotes the clock domain indices of Always-On-Area clock domains

Power domain	Clock domains		
Isolated-Area-0	$n_0 = 00, 05, 06, 07, 11, 12, 16, 28, 29, 32, 33, 34$		
Always-On-Area	$n_A = 02, 03, 05, 07$		

#### Examples:

The clock selector registers CKCS\_0n select the clocks for the Isolated-Area-0, which are named CKSCLK\_0n.

The clock signal CKSCLK\_A06 is the clock, supplied to the clock domain 06 (n = 06) on Always-On-Area (m = A). This clock is selected via the clock selector register CKSC A06.

#### 7.1 Clock Controller Overview

**Features summary** The Clock Controller has the following functions:

- · three oscillators:
  - Low Speed Internal Oscillator with a nominal frequency of 240 kHz
  - High Speed Internal Oscillator with a nominal frequency of 8 MHz
  - Main Oscillator 4 MHz to 20 MHz
- one PLL circuit: PLL0
- separate clock selector for each clock domain with individual stand-by control
- three Clock Monitors (CLMA0, CLMA2, CLMA3)
  - CLMA0: supervision of MainOsc
  - CLMA2: supervision of High Speed IntOsc
  - CLMA3: supervision of PLL0



> Note For the specification of the clock generators frequencies, their tolerance and other parameters, refer to the document Data Sheet .

Clock sources overview

The following table summarizes all clock sources and their typical respectivelly maximum frequencies:

Table 7-1 V850E2/Fx4-G clock sources overview

Source	Input	Frequency
MainOsc	external crystal	nom. 4, 5, 6, 8, 10, 12, 16, 20 MHz
PLL0	MainOsc	V850E2/FF4-G: max. 64 MHz
		V850E2/FG4-G: max. 64 MHz
Low Speed IntOsc	_	nom. 240 kHz
High Speed IntOsc	-	nom. 8 MHz

Clock Monitors The Clock Monitors are generating following output signals to indicate outputs abnormal clock frequencies of the supervised clock:

- CLMAnRES: the reset ouputs can generate a reset
- INTCLMAn: the interrupt can generate
  - an interrupt, if connected to the Interrupt Controller
  - a wake-up from stand-by mode, if connected to the Stand-by Controller and if enabled as wake-up factor (refer to the chapter "Stand-by Controller" for details).

Table 7-2 CLMAn output signals

CLMA	CLMAnRES connected to	INTCLMAn connected to
CLMA0	Reset Controller	Interrupt Controller Stand-by Controller
CLMA2	Reset Controller	Stand-by Controller
CLMA3	Reset Controller	Stand-by Controller

The following figure shows the main components of the Clock Controller.




Figure 7-1 Clock Controller overview

# 7.2 General Description of Clock Generation and Control

The Clock Controller generates a set of clock signals for each of the three power domains

- CKSCLK\_0n for clocks on the Isolated-Area-0 (Iso0)
- CKSCLK\_An for clocks on the Always-On-Area (AWO).

Each clock signal CKSCLK\_mn supplies the clock for the clock domain "mn".

Common to all clock domains of a certain power area is, that they can be stopped all together in STOP stand-by mode, that requests the clocks of this domain to be stopped.

The following diagram outlines the basic structure of the Clock Controller.




Figure 7-2 Clock Controller structure

The Clock Controller provides

 a set of different clock generators, that generate clocks in different frequency ranges

 a set of clock selectors, that allow to select a clock, or fractions thereof, from the clock generators to supply all clock domains on the three power domains.

The clock generators as well as the selectors are controlled by Reset and Stand-by Controller signals:

- · Reset Controller signals
  - PURES: power-up reset signal (Power-On-Clear POCRES or Debugger DBRES reset), which is asserted during power-up of the microcontroller
  - SYSRES: system reset signal, which is asserted by any internal and external reset source, including PURES

For detailed information about the Reset Controller signals, refer to the chapter "Reset Controller".

- · Stand-by Controller signals
  - STPREQ: Isolated Area-0 stop request signal STPREQ is asserted, when the microcontroller enters an Isolated-Area-0 stand-by mode and is used to stop the clock generators and the Isolated-Area-0 and Always-On-Area domain clocks via the clock selectors CKSC\_0n<sub>0</sub> and CKSC\_An<sub>A</sub>.
  - DPSTPWU: Isolated Area-0 DEEPSTOP wake-up signal DPSTPWU is asserted, when the microcontroller wakes up from DEEPSTOP mode and is used to reset the Isolated-Area-0 clock selectors.
  - WUOSCSTA: Wake-up oscillator start signal WUOSCSTA can optionally be asserted, when the MainOsc shall start operation upon wake-up from a stand-by mode. The generation of WUOSCSTA is controlled by a register of the Stand-by Controller.

For detailed information about the Stand-by Controller signals, refer to the chapter "Stand-by Controller (STBC)".

Common to all clock generators and clock domains of a certain power domain is, that they can be stopped all together in STOP stand-by mode. The Stand-by Controller issues the signal STPREQ stop request to the generators and selectors. However all clock generators and most of the domain clock selectors allow to mask the stop request in order to continue clock output to the concerned clock domain also in stand-by mode.

Since the Isolated-Area-0 clock selectors reside on the Isolated-Area-0 power domain, and thus their power supply are switched off in DEEPSTOP mode, the clock selectors are reset upon DEEPSTOP wake-up. So they have to be completely re-initialized afterwards.

The following figure shows the reset and stop request signals wiring of the clock generators and selectors.




Figure 7-3 Clock Controller stand-by mode and reset signals

The Clock Controller consists of two main parts.

### 7.2.1 Clock generators

Four clock generators are provided:

- Low Speed Internal Oscillator (Low Speed IntOsc)
   This oscillator starts operation after power up and can not be stopped, hence it is always operating. It generates the clock f<sub>RL</sub> with a nominal frequency of 240 KHz.

   It does not require any external components.
- High Speed Internal Oscillator (High Speed IntOsc)
   The High Speed IntOsc generates a clock with the nominal frequency of 8 MHz without any external components.
- Main Oscillator (MainOsc)
   The MainOsc output clock f<sub>X</sub> is the main system root clock, as f<sub>X</sub> is input to the PLLs. The MainOsc operates with an external resonator (X1, X2).
- PLL0
   The PLL0 circuit generate the high speed operation clock f<sub>PL0</sub> for normal operation of the microcontroller.

The Low Speed IntOsc, High Speed IntOsc and MainOsc oscillators are located on the Always-On-Area, while the PLL0 resides on the Isolated-Area-0. Thus in DEEPSTOP stand-by mode PLL0 is switched off.

It is optionally possible to individually disable the generators (except the Low Speed IntOsc) in STOP stand-by mode.

The output clocks of the clock generators, except of the MainOsc  $f_X$ , are input to prescalers, which provide different fractions of these clocks. Note that the prescalers for all clocks have different division factors.

#### (1) Automatic start of the MainOsc after stand-by wake-up

The MainOsc can be automatically started upon stand-by mode wake-up, independent of their status before stand-by.

Refer to the "Wake-up" section in the chapter "Stand-by Controller (STBC)" for details about this feature.

#### (2) Clock generators reset

The MainOsc and High Speed IntOsc clock generators are only reset by the power-up reset PURES (Power-On-Clear reset POCRES or Debugger reset DBRES).

Thus any internal reset neither stops these clock generators nor changes their configuration. Consequently the microcontroller start-up time after release from an internal reset is minimum, because the clock generator's stabilization times have not to be regarded.

The PLL0 is reset by all internal and external reset sources via SYSRES.

#### (3) STOP stand-by mode request

The Stand-by Controller signal STPREQ is asserted upon entering Isolated-Area-0 STOP mode and is applied to the stop requests STPREQ of the MainOsc, High Speed IntOsc and PLL0.

STPREQ can be individually masked by the respective clock generator control register:

- MainOsc: MOSCE.MOSCESTPMK = 0: STPRQ is not masked, thus f<sub>X</sub> is stopped, if STPRQ is asserted
- High Speed IntOsc: ROSCE.ROSCESTPMK = 0: STPRQ is not masked, thus fRH is stopped, if STPRQ is asserted
- PLL0: PLLE0.PLLE0STPMK = 0: STPRQ is not masked, thus f<sub>PL0</sub> is stopped, if STPRQ is asserted

If the stop request is not masked, i.e. the clock generator is stopped during stand-by mode, it automatically restarts operation after wake-up from stand-by mode, provided it was operating before stand-by mode entry.

If the clock generator was stopped before stand-by mode, it remains stopped. However the MainOsc can be started after wake-up, even if they were not operating before stand-by. Refer to the section 1 "Automatic start of the MainOsc after stand-by wake-up" on page 260 above.

If the stop request is masked, the clock generator's status is not changed during stand-by mode.

#### (4) DEEPSTOP stand-by mode

A DEEPSTOP stand-by mode asserts also the STPREQ\_0 signal and impacts the clock generators in the same way like STOP stand-by mode.

Since the power supplies of the Isolated-Area-0 is switched off in DEEPSTOP stand-by mode, the PLL0 clock f<sub>PL0</sub> stops operation.

After release from DEEPSTOP mode the PLL0 control registers take on their reset state and the PLL0 circuit has to be completely re-initialized.

- Notes 1. Refer to 7.3 "Clock Generators" on page 263 for a detailed description of the clock generators.
  - 2. For the specification of the clock generators frequencies, their tolerance and other parameters, refer to the document Data Sheet.

#### 7.2.2 Clock selectors

The clocks, generated by the clock generators, are input to the clock selectors CKSC\_mn. A separate clock selector register CKSC\_mn is provided for each clock domain.

Note that not all available clocks from the clock generators are input to each clock selector.

The two sets of clock selector registers are dedicated to the clock domains on one of the two power domains:

 n<sub>0</sub> registers CKSC\_000 to CKSC\_0n<sub>0</sub> for clock domains on the Isolated-Area-0.

n<sub>A</sub> registers CKSC\_A00 to CKSC\_An<sub>A</sub> for clock domains on the Always-On-Area

By use of a clock selector register CKSC\_mn one of its input clocks is selected as the clock CKSCLK\_mn.

The clock selectors CKSCLK\_mn, selecting the clock domain clocks for power domain m, are also located on the same power domain.

#### (1) Clock selectors reset

The clock selectors are reset by the SYSRES signal, which is asserted by any microcontroller internal or external reset. Hence after any reset the supply of all clock domains are set to their default configuration.

Additionally the clock selectors located on the Isolated-Area-0 power domain are reset if Isolated-Area-0 is woken up from DEEPSTOP mode.

#### (2) STOP stand-by mode request

The stop request for the Always-On-Area and Isolated-Area-0 is issued by the Stand-by Controller by asserting any of the stop request signals STPREQ upon entering STOP mode.

The stop request, supplied to all clock selectors, can be individually masked by the clock selector register CKSC\_mn:

- CKSC\_mn.STPMK\_mn = 0: STPREQ is not masked, thus CLSCLK\_mn is stopped, if STPREQ is asserted
- CKSC\_mn.STPMK\_mn = 1: STPREQ is masked, thus CLSCLK\_mn remains in operation, even if STPREQ is asserted

Note Not all clock selectors CKSC\_mn provide the stop mask function. These clock domains remain in operation during STOP mode. Refer to the section "Clock Selection" below in this chapter for details about each clock selector.

#### (3) DEEPSTOP stand-by mode

In a DEEPSTOP stand-by mode the power supply of the Isolated-Area-0 is switched off.

Since the clock selectors  $CKSC\_0n_0$  reside on the Isolated-Area-0 power domain, they are switched off as well in DEEPSTOP mode. Upon wake-up they receive the reset signal DPSTPWU, and are in their default - i.e. reset - state after DEEPSTOP wake-up. Consequently the  $CKSC\_0n_0$  clock selectors have to be completely re-initialized.

**Note** Refer to 7.6 "Clock Selection" on page 1 for a detailed description of the clock selectors.

#### 7.3 Clock Generators

### 7.3.1 Main Oscillator (MainOsc) clock generator

The Main Oscillator generates the clock  $f_X$ , which is supplied to the clock domain clock selectors CKSC\_mn.  $f_X$  is also used as the PLL input clock PLLCLKIN.

The diagram below shows the basic structure and signals of the MainOsc clock generator.




Figure 7-4 Main Oscillator clock generator

After release of the power-up reset PURES the MainOsc is disabled.

**Note** During assertion of the external RESET the MainOsc is always operating with its maximum amplification gain.

Refer to the descrition of the external RESET in the "Reset Controller" chapter for details

All other resets except PURES and RESET do not affect the MainOsc.

# MainOsc enable/disable

The MainOsc can be enabled and disabled and its status can be checked:

- enable trigger: MOSCE.MOSCEENTRG = 1, enabled status: MOSCS.MOSCSCLKEN = 1
- disable trigger: MOSCE.MOSCEDISTRG = 1 disabled status: MOSCS.MOSCSCLKEN = 0

# MainOsc stabilization

The MainOsc stabilization counter starts counting down the stabilization time. During count down the MOSCSCLKSTAB signal disables the  $f_\chi$  output to the MainOsc prescaler.

If the stabilization counter has reached the stabilization count value, as defined in MOSCST.MOST[3:0],  $f_X$  is judged as stable and change of the MOSCSCLKSTAB signal inputs  $f_X$  to the prescaler. This status is indicated by the bit MOSCS.MOSCSCLKSTAB = 1.

The active  $f_X$  clock at the clock selectors CKSC\_mn is indicated by MOSCS.MOSCSCLKACT = 1.

The stabilization counter clock OSCSTCLK is selected from two sources:

- OSCSTCLK = 8 MHz High Speed IntOsc clock f<sub>RH</sub>, if this oscillator is operating (ROSCS.ROSCSCLKEN = 1)
- OSCSTCLK = 240 kHz Low Speed IntOsc clock f<sub>RL</sub>, if the High Speed IntOsc is disabled (ROSCS.ROSCSCLKEN = 0)

The stabilization counter clock source is selected automatically by the High Speed IntOsc operation status.

MOSCST.MOST[3:0] determines the number of OSCSTCLK periods as the MainOsc stabilization time, which can be specified in the range of 2<sup>2</sup> to 2<sup>17</sup> OSCSTCLK periods.

# Short stabilization time mode

If the MainOsc has been stopped during stand-by mode (refer to the "STOP stand-by mode request" below) and is restarted after wake-up, the stabilization time - and so the wake-up time - can be shortened by selecting the short stabilization time mode (MOSCC.MOSCCSHTSTBY = 1). This sets the amplification gain of the MainOsc circuit to maximum.

Note that selection of the amplication gain by MOSCC.MOSCCSHTSTBY has only effect during the MainOsc stabilization. If the MainOsc is stable normal amplification gain is used.

**Note** Make sure to use the  $f_X$  clock only if MOSCS.MOSCSCLKACT = 1.

# STOP stand-by mode requests

By use of the STPREQ signal the Stand-by Controller indicates stand-by status of the Isolated-Area-0 and the Always-On-Area. The stop request mask bit MOSCE.MOSCESTPMK controls whether the MainOsc is stopped during stand-by or continues operation.

If the MainOsc is stopped during stand-by (MOSCE.MOSCESTPMK = 0), it is automatically re-started upon wake-up from stand-by mode, provided it was operating before stand-by mode entry.

If the MainOsc was stopped before stand-by mode, it remains stopped.

Note The MainOsc can also be activated after stand-by wake-up, independent of its status before stand-by mode, via the wake-up oscillator start signal WUOSCSTA. Generation of WUOSCSTA is controlled by the oscillator wake-up mask register OSCWUFMSK. Refer to section "Wake-up" in the chapter "Stand-by Controller (STBC)" for details.

#### **Clock Monitor** control

The MainOsc activity flag MOSCS.MOSCSCLKACT is output to the Clock Monitor CLMA0 to control its operation. In case the MainOsc is inactive, supervision of its output clock f<sub>X</sub> by CLMA0 is also deactivated.

The table below summarizes the different conditions for the Clock Monitor control.

Table 7-3 Clock Monitor 0 status control

MainOsc enable status	MainOsc stand-by control		MainOsc stand-by status	CLMA0 status
MOSCSCLKEN	MOSCESTPMK	STPREQ	MOSCSCLKACT	OLIMAU Status
0	Х	Х	0	stopped
1	0	0	1	active
		1	0	stopped
	1	Х	1	active

# disable trigger

MainOsc enable/ The MainOsc can be enabled and disabled by the enable and disable trigger control bits:

- enable trigger MOSCE.MOSCEENTRG = 1 starts the MainOsc Note that setting the enable trigger is only effective if the MainOsc is inactive, i.e. if MOSCS.MOSCSCLKACT = 0.
- disable trigger MOSCE.MOSCEDISTRG = 1 stops the MainOsc Note that setting the disable trigger is only effective if the MainOsc is active, i.e. if MOSCS.MOSCSCLKACT = 1.

# 7.3.2 Low Speed Internal Oscillator (Low Speed IntOsc) clock generator

The Low Speed Internal Oscillator generates the clock  $f_{RL}$ , which is supplied to the clock domain clock selectors CKSC\_mn.  $f_{RL}$  has a nominal frequency of 240 KHz.

The diagram below shows the basic structure and signals of the Low Speed IntOsc clock generator.




Figure 7-5 Low Speed Internal Oscillator clock generator

After reset release the Low Speed IntOsc starts operation. It can not be stopped.

The Low Speed IntOsc clock  $f_{RL}$  is used as the sampling clock for Clock Monitors CMLA0 and CLMA2.

# 7.3.3 High Speed Internal Oscillator (High Speed IntOsc) clock generator

The High Speed Internal Oscillator generates the clock  $f_{RH}$ , which is supplied to the clock domain clock selectors CKSC\_mn.  $f_{RH}$  has a nominal frequency of 8 MHz.

The diagram below shows the basic structure and signals of the High Speed IntOsc clock generator.




Figure 7-6 High Speed Internal Oscillator clock generator

After PURES release the High Speed IntOsc starts operation.

Note All other resets except PURES do not affect the High Speed IntOsc.

# High Speed IntOsc enable/disable

The High Speed IntOsc can be enabled and disabled and its status can be checked:

- enable trigger: ROSCE.ROSCEENTRG = 1, enabled status: ROSCS.ROSCSCLKEN = 1
- disable trigger: ROSCE.ROSCEDISTRG = 1 disabled status: ROSCS.ROSCSCLKEN = 0

#### Caution

Pay attention to clock domains, which are using the High Speed IntOsc clock as source via the clock selectors CKSC\_mn, when disabling  $f_{RH}$  by ROSCE.ROSCEDISTRG = 1.

In particular all resets set all clock selectors CKSCLK\_mn to their default selection, but only the PURES enables the High Speed IntOsc.

As a consequence all PBUS clocks PCLK will not operate after a reset - except PURES -, since the High Speed IntOsc is selected as their clock source, but the High Speed IntOsc is not enabled.

# High Speed IntOsc stabilization

The High Speed IntOsc stabilization counter starts counting down the stabilization time.

As long as the High Speed IntOsc is not stable, the CLKSEL signal disables the  $f_{\rm RH}$  output to the MainOsc prescaler.

If the High Speed IntOsc stabilization counter has counted four periods of its input clock OSCSTCLK,  $f_{RH}$  is judged as stable and change of CLKSEL inputs  $f_{RH}$  to the prescaler, thus all prescaler outputs are available for the clock selectors CKSCmn.

The  $f_{RH}$  clock stable status is indicated by the bit ROSCS.ROSCSCLKSTAB = 1 and its activation by ROSCS.ROSCSCLKACT = 1.

The stabilization counter clock OSCSTCLK is the 240 kHz Low Speed IntOsc clock  $f_{\text{RI}}$  .

**Note** Make sure to use the  $f_{RH}$  clock only if ROSCS.ROSCSCLKACT = 1.

# Stand-by mode requests

By use of the STPREQ signal the Stand-by Controller indicates stand-by status of the Isolated-Area-0 and the Always-On-Area. The stop request mask bit ROSCE.ROSCESTPMK controls whether the High Speed IntOsc is stopped during stand-by or continues operation.

If the High Speed IntOsc is stopped during stand-by

(ROSCE.ROSCESTPMK = 0), it is automatically re-started upon wake-up from stand-by mode, provided it was operating before stand-by mode entry. If the High Speed IntOsc was stopped before stand-by mode, it remains stopped.

# Clock Monitor control

The High Speed IntOsc activity flag ROSCS.ROSCSCLKACT is output to the Clock Monitor CLMA2 to control its operation. In case the High Speed IntOsc is inactive, supervision of its output clock  $f_{RH}$  by CLMA2 is also deactivated. The table below summarizes the different conditions for the Clock Monitor control.

Table 7-4 Clock Monitor 2 status control

High Speed IntOsc enable status	High Speed IntOsc stand-by control		High Speed IntOsc stand-by status	CLMA2 status
ROSCSCLKEN	ROSCESTPMK	STPREQ	ROSCSCLKACT	
0	Х	Х	0	stopped
1	0	0	1	active
		1	0	stopped
	1	Х	1	active

The High Speed IntOsc clock  $f_{RH}$  is used as the sampling clock for Clock Monitor CMLA3.

#### High Speed IntOsc enable/disable trigger

The High Speed IntOsc can be enabled and disabled by the enable and disable trigger control bits:

- enable trigger ROSCE.ROSCEENTRG = 1 starts the High Speed IntOsc Note that setting the enable trigger is only effective if the High Speed IntOsc is inactive, i.e. if ROSCS.ROSCSCLKACT = 0.
- disable trigger ROSCE.ROSCEDISTRG = 1 stops the High Speed IntOsc Note that setting the disable trigger is only effective if the High Speed IntOsc is active, i.e. if ROSCS.ROSCSCLKACT = 1.

### 7.3.4 Phase-Locked Loop (PLL) clock generators

The Main Oscillator clock  $f_X$  is input to the Phase-Locked Loops clock generator PLL0. The PLL0 output clock  $f_{PL0}$  is a multiple of  $f_X$  and serve as the main operation clocks for the microcontroller.

The diagram below shows the basic structure and signals of the PLL0 clock generator.




Figure 7-7 PLL0 clock generator

After power-up of the microcontroller the PLL0 are disabled.

Note All resets (SYSRES) stop the PLL0.

# PLL0 enable/disable

The PLL0 can be enabled and disabled and its status can be checked:

- enable trigger: PLLE0.PLLE0ENTRG = 1, enabled status: PLLS0.PLLS0CLKEN = 1 = 1
- disable trigger: PLLE0.PLLE0DISTRG = 1 disabled status: PLLS0.PLLS0CLKEN = 1 = 0

#### **PLL0** stabilization

The PLL0 stabilization counter starts counting down the stabilization time.

As long as the PLL0 is not stable, the CLKSEL signal disables the  $\rm f_{PL0}$  output to the PLL0 prescaler.

If the PLL0 stabilization counter has reached the value, defined by PLLST0.PLLST0[2:0],  $f_{\text{PL0}}$  is judged as stable and change of CLKSEL inputs  $f_{\text{X}}$  to the prescaler, thus all prescaler outputs are available for the clock selectors CKSC\_mn.

The f<sub>PL0</sub> clock stable status is indicated by the bit

PLLS0.PLLS0CLKSTABk = 1 and its activation by PLLS0.PLLS0CLKACT = 1.

Clock Controller Chapter 7

The stabilization counter clock OSCSTCLK is selected from two sources:

- OSCSTCLK = 8 MHz High Speed IntOsc clock f<sub>RH</sub>, if this oscillator is operating (ROSCS.ROSCSCLKEN = 1)
- OSCSTCLK = 240 kHz Low Speed IntOsc clock f<sub>RI</sub>, if the High Speed IntOsc is disabled (ROSCS.ROSCSCLKEN = 0)

The stabilization counter clock source is selected automatically by the High Speed IntOsc operation status.

PLLST0.PLLST0k[2:0] determines the number of OSCSTCLK periods as the PLL0 stabilization time, which can be specified in the range of 2<sup>7</sup> to 2<sup>14</sup> OSCSTCLK periods.

Make sure to use the  $f_{PLk0}$  clock only if PLLS0.PLLS0CLKACT = 1. Note

#### Stand-by mode requests

By use of the STPREQ signal the Stand-by Controller indicates stand-by status of the Isolated-Area-0 and the Always-On-Area. The stop request mask bit PLLE0.PLLE0STPMK controls whether the PLL0 is stopped during stand-by or continues operation.

If the PLL0 is stopped during stand-by (PLLE0.PLLE0STPMK = 0), it is automatically re-started upon wake-up from stand-by mode, provided it was operating before stand-by mode entry.

If the PLL0 was stopped before stand-by mode, it remains stopped.

Clock Monitor The PLL0 activity signal CLKACT is output to the Clock Monitor CLMA3 to control control its operation. In case the PLL0 is inactive, supervision of its output clock f<sub>PL0</sub> by CLMA3 is also deactivated.

> The table below summarizes the different conditions for the Clock Monitor control.

PLL0 enable status	PL stand-by		PLL0 stand-by status	CLMA3 status
PLLS0CLKEN	PLLE0STPMK	STPREQ	PLLS0CLKACT	
0	X	Х	0	stopped
1	0	0	1	active
		1	0	stopped
	1	Х	1	active

Table 7-5 Clock Monitor 3 status control

PLL0 enable/disable The PLL0 can be enabled and disabled by the enable and disable trigger trigger control bits:

- enable trigger PLLE0.PLLE0ENTRG = 1 starts the PLL0 Note that setting the enable trigger is only effective if the PLL0 is inactive, i.e. if PLLS0.PLLS0CLKACT = 0.
- disable trigger PLLE0.PLLE0DISTRG = 1 stops the PLL0 Note that setting the disable trigger is only effective if the PLL0 is active, i.e. if PLLS0.PLLS0CLKACT = 1.

### (1) PLL parameters

The PLL is configured by a set of parameters, derived from the control register PLLC0.




Figure 7-8 PLL0 circuit

 $f_{PL0}$  The frequency  $f_{PL0}$  is calculated as follows:

$$f_{PL0} = f_x \bullet \frac{Nr}{Pr}$$

The values Nr, Mr and Pr are derived from PLLC0 register bits:

- Nr = PLLC0.PLLC0N[4:0] + 1
- Pr is determined by PLLC0.PLLC0P[1:0] according to the following table:

PLLC0.PLLC0P[1:0]	Pr	PLL output frequency f <sub>PL0</sub> range
10 <sub>B</sub>	2	40 MHz to 64 MHz
11 <sub>B</sub>	4	20 MHz to 32 MHz
0x <sub>B</sub>		setting prohibited

### 7.4 Clock Selection

This section specifies all clock selection options for all clock domain on the three power areas of the V850E2/Fx4-G products.

The names of clock selector control and status registers are using two indices to identify the power domain and the clock domain:

#### (1) Clock selectors indices

m = 0: Isolated-Area-0 The clock selectors CKSC\_0n control the CKSCLK\_0n clocks of any clock domain within Isolated-Area-0.

m = A: Always-On-Area The clock selectors CKSC\_An controls the clock of any CKSCLK\_An clocks domain within the Always-On-Area.

For each clock selector register a separate table is provided that informs about

- · the power and the clock domain
- · the clock selector register name, its address and initial value
- · the domain clock name
- the clock selection options, their ID and if applicable clock limitations
- the availability of the clock stop mask bit CKSC\_mn.STPMK\_mn, that allows to determine the domain clock operation during STOP stand-by mode.

#### (2) Clock ID and default clock selection

Clock ID

Each input clock to a clock selector CKSC\_mn is identified by a unique ID. This ID has to be written to the clock selector register CKSC\_mn to select the clock.

**Note** 

The ID must be written to the bits CKSC\_mn.CKSCID\_mn[30:0], which are located in the CKSC\_mn register bits 31 to 1. Thus to select the ID clock

CKSC 
$$mn = 2 \times ID$$

must be written.

For details refer to the description of the CKSC\_mn register in the section *"Clock Controller Registers"* of this chapter.

Default clock

In the clock selection tables of the following section the default clock selection is emphasized in bold.

#### (3) Clock STOP mode

In STOP stand-by mode the clock output of the clock selector may be optionally stopped by setting the clock selection register bit CKSC\_mn.STPMK\_mn = 0. If

• STPMK mn: available

Clock CKSCLK\_mn operation in STOP mode can be selected:

- if CKSC mn.STPMK mn = 0: CKSCLK mn is stopped in STOP mode
- if CKSC\_mn.STPMK\_mn = 1: CKSCLK\_mn continues in STOP mode

• STPMK\_mn: not available, no STOP

CKSC mn.STPMK mn is not available (STPMK mn is fixed to 0). The clock CKSCLK\_mn can not be stopped in STOP mode.

STPMK mn: not available, always STOP

CKSC mn.STPMK mn is not available (STPMK mn is fixed to 0). The clock CKSCLK\_mn is always stopped in STOP mode.

#### (4) Clock switching

Caution When changing the clock selection for a clock domain from one clock to another, make sure that both clocks are operating.

- Legal ID When changing the source of a domain clock CKSCLK\_mn by writing to the respective clock selector register CKSC\_mn proceed as follows:
  - 1. Write the ID of the new clock source:
    - CKSC\_mn.CKSCID\_mn = new\_ID
  - 2. Wait the time, as specified below under the key word "Clock switching timing", before checking the status of the clock selector ID change in the next step.
  - 3. Check that the domain clock CKSCLK nm has changed to the new clock source, indicated by
    - CSCSTAT\_mn.CLKSELID\_mn[30:0] = new\_ID
    - CSCSTAT\_mn.CLKACT\_mn = 1 (new clock active)

#### Caution

Make sure that no accesses (by the CPU, DMA, etc.) to modules, supplied by the domain clock to be changed, are performed before activation of the new\_ID is confirmed by CSCSTAT\_mn.CLKACT\_mn = 1.

- Illegal ID If an illegal clock source ID, i.e. an ID not permitted for a certain clock domain m\_n, is written to CKSC\_mn.CKSCID\_mn, the clock selector behaves as follows:
  - clock source ID 0000<sub>H</sub> (no clock selected) is a legal selection
    - illegal clock ID is not accepted, instead clock ID 0000<sub>H</sub> is selected, thus the domain clock CKSCLK\_mn is stopped
    - clock selector control register shows the illegal ID: CKSC\_mn.CKSCID = illegal\_ID
    - clock selector status register shows ID 0000<sub>H</sub> as inactive:  $CSCSTAT_mn.CLKSELID_mn[30:0] = 0000_H$ CSCSTAT mn.CLKACT mn = 0

- clock source ID 0000<sub>H</sub> (no clock selected) is not a legal selection
  - illegal clock ID is not accepted and the old clock ID remains valid, thus the domain clock CKSCLK\_mn does not change
  - clock selector control register shows the old ID: CKSC\_mn.CKSCID = old\_ID
  - clock selector status register shows the old ID as active: CSCSTAT\_mn.CLKSELID\_mn[30:0] = old\_ID CSCSTAT\_mn.CLKACT\_mn = 1

# Clock switching timing

The time between writing an ID to a clock selector control register CKSC\_mn (for mn  $\neq$  000) until the status can be evaluated via the content of its status register CSCSTAT\_mn is calculated as follows:

Conditions: new\_ID ≠ 0000<sub>H</sub>, old\_ID ≠ 0000<sub>H</sub>, new\_ID ≠ old\_ID

- if the High Speed IntOsc is active (ROSCS.ROSCSCLKEN = 1): 13 / f<sub>RH</sub> + 3 / f<sub>old ID</sub> + 3 / f<sub>new ID</sub>
- if the High Speed IntOsc is inactive (ROSCS.ROSCSCLKEN = 0): 13 / f<sub>RL</sub> + 3 / f<sub>old ID</sub> + 3 / f<sub>new ID</sub>

#### with

f<sub>RH</sub> = frequency of the High Speed IntOsc (nom. 8 MHz)

f<sub>RL</sub> = frequency of the Low Speed IntOsc (nom. 240 kHz)

f<sub>old\_ID</sub> = frequency of the old\_ID clock source

 $f_{new\_ID}$  = frequency of the new\_ID clock source

#### $ID = 0000_{H}$

If the old\_ID =  $0000_H$  or new\_ID =  $0000_H$ , i.e. no clock selected, the respective summand (3/f<sub>new\_ID</sub>) or (3/f<sub>new\_ID</sub>), respectively, becomes 0 (f  $\rightarrow \infty$  in above formulas).

#### new ID = old ID

If new\_ID = old\_ID the clock switching time becomes 0.

#### Clock switching time for CKSCLK\_000 (CPUCLK) domain clock

If the CPU clock CPUCLK (domain clock CKSCLK\_000) is changed, the CPU operation stalls during the change of the clock.

The CPU stall time can be calculated as follows:

Conditions: new\_ID ≠ old\_ID

- if the High Speed IntOsc is active (ROSCS.ROSCSCLKEN = 1):  $4/f_{RH} + 3/f_{new\ ID}$
- if the High Speed IntOsc is inactive (ROSCS.ROSCSCLKEN = 0):  $4/f_{RI} + 3/f_{new\ ID}$

# 7.4.1 Clock domains of Always-On-Area

### (1) Clock domain AWO\_2

Clock selector control register: CKSC_A02		Power domain:	Always-On-Area	
Address:	FF42 2020 <sub>H</sub>	Clock domain:	AWO_2	
Initial value:	0000 000E <sub>H</sub>	STPMK_A02:	available	
Clock source ID	Clock source	Clock limitation	Domain clock	Module: clock
0001 <sub>H</sub>	Low Speed IntOsc [240 kHz] / 1	≤ 48 MHz	CKSCLK_A02	WDTA0: PCLK
0007 <sub>H</sub>	High Speed IntOsc [8 MHz] / 1			CLMA0: PCLK CLMA2: PCLK
0008 <sub>H</sub>	High Speed IntOsc [8 MHz] / 2			KR0: PCLK AWO port control and filters: PCLK <sup>a</sup>
0009 <sub>H</sub>	High Speed IntOsc [8 MHz] / 4			
000A <sub>H</sub>	High Speed IntOsc [8 MHz] / 8			
0014 <sub>H</sub>	PLL0 / 1			
0015 <sub>H</sub>	PLL0/2			
0017 <sub>H</sub>	PLL0 / 4			
001A <sub>H</sub>	PLL0/8	†		
0000 <sub>H</sub>	No clock selected, domain clock is stopped			
others than above	Setting prohibited			

Domain clock CKSCLK\_A02 supplies the port control and filter modules of the Always-On-Area, i.e. for port groups P0, JP0.

### (2) Clock domain AWO\_3

Clock selector control register: CKSC_A03		Power domain:	Always-On-Area	
Address:	FF42 2030 <sub>H</sub>	Clock domain:	AWO_3	
Initial value:	0000 000E <sub>H</sub>	STPMK_A03:	available	
Clock source ID	Clock source	Clock limitation	Domain clock	Module: clock
0001 <sub>H</sub>	Low Speed IntOsc [240 kHz] / 1	≤ 48 MHz	CKSCLK_A03	TAUJ0: PCLK
0007 <sub>H</sub>	High Speed IntOsc [8 MHz] / 1			
000C <sub>H</sub>	MainOsc			
0014 <sub>H</sub>	PLL0 / 1			
0015 <sub>H</sub>	PLL0/2			
0017 <sub>H</sub>	PLL0 / 4			
001A <sub>H</sub>	PLL0/8			
0000 <sub>H</sub>	No clock selected, domain clock is stopped			
others than above	Setting prohibited			

# (3) Clock domain AWO\_5

Clock selector control register: CKSC_A05		Power domain:	Always-On-Area		
Address:	Address: FF42 2050 <sub>H</sub>		AWO_5		
Initial value:	0000 000E <sub>H</sub>	STPMK_A05:	available		
Clock source ID	Clock source	Clock limitation	Domain clock	Module: clock	
0007 <sub>H</sub>	High Speed IntOsc [8 MHz] / 1	≤ 40 MHz	CKSCLK_A05	BURAM: PCLK	
0014 <sub>H</sub>	PLL0 / 1				
0015 <sub>H</sub>	PLL0/2				
0017 <sub>H</sub>	PLL0 / 4				
001A <sub>H</sub>	PLL0/8	]			
others than above	Setting prohibited				

# (4) Clock domain AWO\_7

Clock selector control register: CKSC_A07		Power domain:	Always-On-Area	
Address:	FF42 2070 <sub>H</sub>	Clock domain:	AWO_7	
Initial value:	0000 0006 <sub>H</sub>	STPMK_A07:	available	
Clock source ID	Clock source	Clock limitation	Domain clock	Module: clock
0001 <sub>H</sub>	Low Speed IntOsc [240 kHz] / 1	_	CKSCLK_A07	WDTA0: WDTACKI
0003 <sub>H</sub>	Low Speed IntOsc [240 kHz] / 4			
0005 <sub>H</sub>	Low Speed IntOsc [240 kHz] / 512			
others than above	Setting prohibited			

### 7.4.2 Clock domains of Isolated-Area-0

#### (1) Clock domain ISO0\_0

Clock selector control register: CKSC_000		Power domain:	Isolated-Area-0	
Address:	FF42 6000 <sub>H</sub>	Clock domain:	ISO0_0	
Initial value:	0000 0074 <sub>H</sub>	STPMK_000:	not available, al	ways STOP
Clock source ID	Clock source	Clock limitation	Domain clock	Module: clock
0008 <sub>H</sub>	High Speed IntOsc [8 MHz] / 2	_	CKSCLK_000	CPU Subsystem:
0009 <sub>H</sub>	High Speed IntOsc [8 MHz] / 4			CPUCLK
000A <sub>H</sub>	High Speed IntOsc [8 MHz] / 8			
000B <sub>H</sub>	High Speed IntOsc [8 MHz] / 32			
000C <sub>H</sub>	MainOsc			
0014 <sub>H</sub>	PLL0 / 1			
0015 <sub>H</sub>	PLL0/2			
0017 <sub>H</sub>	PLL0 / 4			
001A <sub>H</sub>	PLL0 / 8	1		
003A <sub>H</sub>	High Speed IntOsc [8 MHz] (Low Speed IntOsc [240 kHz]) <sup>a</sup>			
others than above	Setting prohibited			

a) If the High Speed IntOsc is disabled, the Low Speed IntOsc is automatically selected.

#### (2) Clock domain ISO0\_1

Clock selector control register: -		Power domain:	Isolated-Area-0		
Address:	-	Clock domain:	ISO0_1		
Initial value: -		STPMK_001:	-		
Clock source ID	Clock source	Clock limitation	Domain clock	Module: clock	
_	CKSCLK_000: CPU system clock CPUCLK / 2	_	CKSCLK_001	WDTA1: PCLK CLMA3: PCLK Iso0 port control and filters: PCLK <sup>a</sup>	

Domain clock CKSCLK\_001 supplies the port control and filter modules of the Isolated-Area-0, i.e. for port groups P1, P3, P4, P10, P27.

CKSCLK\_001 has no clock selector, but is supplied by the half of the CPU system clock CPUCLK (CPUCLK /  $2 = CKSCLK_000 / 2$ ).

# (3) Clock domain ISO0\_6

Clock selector control register: CKSC_006		Power domain:	Isolated-Area-0	
Address:	FF42 6060 <sub>H</sub>	Clock domain:	ISO0_6	
Initial value:	0000 000E <sub>H</sub>	STPMK_006:	available	
Clock source ID	Clock source	Clock limitation	Domain clock	Module: clock
0007 <sub>H</sub>	High Speed IntOsc [8 MHz] / 1	≤ 48 MHz	CKSCLK_006	TAUB0: PCLK
000C <sub>H</sub>	MainOsc			
0014 <sub>H</sub>	PLL0 / 1			
0015 <sub>H</sub>	PLL0/2			
0017 <sub>H</sub>	PLL0 / 4			
001A <sub>H</sub>	PLL0/8			
0000 <sub>H</sub>	No clock selected, domain clock is stopped			
others than above	Setting prohibited	•		

# (4) Clock domain ISO0\_7

Clock selector control register: CKSC_007		Power domain:	Isolated-Area-0	
Address:	FF42 6070 <sub>H</sub>	Clock domain:	ISO0_7	
Initial value:	0000 0006 <sub>H</sub>	STPMK_007:	not available, no STOP	
Clock source ID	Clock source	Clock limitation	Domain clock	Module: clock
0001 <sub>H</sub>	Low Speed IntOsc [240 kHz] / 1	_	CKSCLK_007	WDTA1:
0003 <sub>H</sub>	Low Speed IntOsc [240 kHz] / 4			WDTATCKI
others than above	Setting prohibited			

# (5) Clock domain ISO0\_11

Clock selector control register: CKSC_011		Power domain:	Isolated-Area-0	
Address:	FF42 60B0 <sub>H</sub>	Clock domain:	ISO0_11	
Initial value:	0000 000E <sub>H</sub>	STPMK_011:	available	
Clock source ID	Clock source	Clock limitation	Domain clock	Module: clock
0007 <sub>H</sub>	High Speed IntOsc [8 MHz] / 1	≤ 48 MHz	CKSCLK_011	URTE10: PCLK
000C <sub>H</sub>	MainOsc			LMA10: PCLK URTE11: PCLK
0014 <sub>H</sub>	PLL0 / 1			LMA11: PCLK
0015 <sub>H</sub>	PLL0/2			CNTA2: PCLK CSIG4: PCLK
0017 <sub>H</sub>	PLL0 / 4			COIC4. I CLIK
001A <sub>H</sub>	PLL0/8			
0000 <sub>H</sub>	No clock selected, domain clock is stopped			
others than above	Setting prohibited			

# (6) Clock domain ISO0\_12

Clock selector control register: CKSC_012		Power domain:	Isolated-Area-0	
Address:	FF42 60C0 <sub>H</sub>	Clock domain:	ISO0_12	
Initial value:	0000 000E <sub>H</sub>	STPMK_012:	available	
Clock source ID	Clock source	Clock limitation	Domain clock	Module: clock
0007 <sub>H</sub>	High Speed IntOsc [8 MHz] / 1	≤ 48 MHz	CKSCLK_012	ADAA0: PCLK
000C <sub>H</sub>	MainOsc			
0014 <sub>H</sub>	PLL0 / 1			
0015 <sub>H</sub>	PLL0/2			
0017 <sub>H</sub>	PLL0 / 4			
001A <sub>H</sub>	PLL0/8			
0000 <sub>H</sub>	No clock selected, domain clock is stopped			
others than above	Setting prohibited			

# (7) Clock domain ISO0\_16

Clock selector control register: CKSC_016		Power domain:	Isolated-Area-0	
Address:	FF42 6100 <sub>H</sub>	Clock domain:	nain: ISO0_16	
Initial value:	0000 000E <sub>H</sub>	STPMK_016:	not available, no	STOP
Clock source ID	Clock source	Clock limitation	Domain clock	Module: clock
0007 <sub>H</sub>	High Speed IntOsc [8 MHz] / 1	≤ 48 MHz		Iso0 Port filters: DNFATCKI
0014 <sub>H</sub>	PLL0 / 1			
0015 <sub>H</sub>	PLL0 / 2			
0017 <sub>H</sub>	PLL0 / 4			
001A <sub>H</sub>	PLL0/8			
others than above	Setting prohibited			

### (8) Clock domain ISO0\_28

Clock selector control register: CKSC_028		Power domain:	Isolated-Area-0	
Address:	FF42 A080 <sub>H</sub>	Clock domain:	ISO0_28	
Initial value:	0000 000E <sub>H</sub>	STPMK_028:	available	
Clock source ID	Clock source	Clock limitation	Domain clock	Module: clock
0007 <sub>H</sub>	High Speed IntOsc [8 MHz] / 1	≤ 48 MHz	CKSCLK_028	CSIG0: PCLK
000C <sub>H</sub>	MainOsc			IICB0: PCLK
0014 <sub>H</sub>	PLL0 / 1			
0015 <sub>H</sub>	PLL0/2			
0017 <sub>H</sub>	PLL0 / 4			
001A <sub>H</sub>	PLL0/8			
others than above	Setting prohibited			

# (9) Clock domain ISO0\_29

Clock selector control register: CKSC_029		Power domain:	Isolated-Area-0	
Address:	FF42 A090 <sub>H</sub>	Clock domain:	ISO0_29	
Initial value:	0000 000E <sub>H</sub>	STPMK_029:	available	
Clock source ID	Clock source	Clock limitation	Domain clock	Module: clock
0007 <sub>H</sub>	High Speed IntOsc [8 MHz] / 1	≤ 48 MHz	CKS CLK_029	CSIG7: PCLK
000C <sub>H</sub>	MainOsc			
0014 <sub>H</sub>	PLL0/1			
0015 <sub>H</sub>	PLL0/2			
0017 <sub>H</sub>	PLL0/4			
001A <sub>H</sub>	PLL0/8	]		
others than above	Setting prohibited			

# (10) Clock domain ISO0\_32

Clock selector control register: CKSC_032		Power domain:	Isolated-Area-0	
Address:	FF42 A0C0 <sub>H</sub>	Clock domain:	ISO0_32	
Initial value:	0000 000E <sub>H</sub>	STPMK_032:	available	
Clock source ID	Clock source	Clock limitation	Domain clock	Module: clock
0007 <sub>H</sub>	High Speed IntOsc [8 MHz] / 1	≤ 48 MHz	CKSCLK_032	OSTM0: PCLK
000C <sub>H</sub>	MainOsc			
0014 <sub>H</sub>	PLL0 / 1			
0015 <sub>H</sub>	PLL0/2			
0017 <sub>H</sub>	PLL0 / 4			
001A <sub>H</sub>	PLL0/8			
others than above	Setting prohibited			

# (11) Clock domain ISO0\_33

Clock selector control register: CKSC_033		Power domain:	Isolated-Area-0	
Address:	FF42 A0D0 <sub>H</sub>	Clock domain:	ISO0_33	
Initial value:	0000 000E <sub>H</sub>	STPMK_033:	available	
Clock source ID	Clock source	Clock limitation	Domain clock	Module: clock
0007 <sub>H</sub>	High Speed IntOsc [8 MHz] / 1	≤ 48 MHz	CKSCLK_033	FCN0: PCLK
000C <sub>H</sub>	MainOsc			FCN1 : PCLK FCN2 : PCLK
0014 <sub>H</sub>	PLL0 / 1	1		FCN3 : PCLK
0015 <sub>H</sub>	PLL0/2	1		FCN4 : PCLK FCN5 : PCLK
0017 <sub>H</sub>	PLL0 / 4	1		1 ONS . I OLIK
001A <sub>H</sub>	PLL0/8	1		
others than above	Setting prohibited			

# (12) Clock domain ISO0\_34

Clock selector control register: CKSC_034		Power domain:	Isolated-Area-0		
Address:	FF42 A0E0 <sub>H</sub>	Clock domain:	ISO0_34		
Initial value:	0000 000E <sub>H</sub>	STPMK_034:	available		
Clock source ID	Clock source	Clock limitation	Domain clock	Module: clock	
0007 <sub>H</sub>	High Speed IntOsc [8 MHz] / 1	≤ 48 MHz	CKSCLK_034	URTE2: PCLK	
000C <sub>H</sub>	MainOsc			LMA2: PCLK CNTA1: PCLK	
0014 <sub>H</sub>	PLL0 / 1				
0015 <sub>H</sub>	PLL0/2				
0017 <sub>H</sub>	PLL0/4				
001A <sub>H</sub>	PLL0/8				
others than above	Setting prohibited				

# 7.5 Clock Domain Figures

The following figures show the PBUS structures with regards to the PBUS modules in the different clock domains.

**Note** CPU (domain clock CKSCLK\_000) accesses to modules, located in a different clock domain are passed through bus synchronizers, as shown in the following figures.

These synchronizers induce an access latency of several clock cycles. Refer to the section "CPU Access Bus Structures and Latencies" in the chapter "CPU System Function" for details.

#### (1) Clock domains AWO\_2, AWO\_3, AWO\_5




Figure 7-9 Clock domains AWO\_2, AWO\_3, AWO\_5

# (2) Clock domains AWO\_7




Figure 7-10 Clock domains AWO\_7

### (3) Clock domains ISO0\_1, ISO0\_6, ISO0\_11, ISO0\_12




Figure 7-11 Clock domains ISO0\_1, ISO0\_6, ISO0\_11, ISO0\_12

### (4) Clock domains ISO0\_7, ISO0\_16




Figure 7-12 Clock domains ISO0\_7, ISO0\_16

### (5) Clock domains ISO0\_28, ISO0\_29, ISO0\_32 to ISO0\_34




Figure 7-13 Clock domains ISO0\_28, ISO0\_29, ISO0\_32 to ISO0\_34

# 7.6 Clock Monitor A (CLMA)

This section contains a generic description of the Clock Monitor A (CLMA).

The first section describes all properties specific to the V850E2/Fx4-G, such as instances, register base addresses, input/output signal names, etc. The subsequent sections describe the features that apply to all implementations.

#### 7.6.1 V850E2/Fx4-G CLMA features

Table 7-6 Instances of CLMA

Clock Monitor A		
Instances	3	
Names	CLMA0, CLMA2, CLMA3	

Instances index n

Throughout this chapter, the individual instances of a Clock Monitor A are identified by the index "n" (n = 0, 2, 3), for example, CLMAnCTL0 for the control register 0 of CLMAn.

**Register addresses** 

All CLMAn register addresses are given as address offsets from the individual base address <CLMAn\_base>.

The base address <CLMAn\_base> of each CLMAn is listed in the following table:

Table 7-7 Register base addresses <CLMAn\_base>

CLMAn instance	<clman_base> address</clman_base>
CLMA0	FF80 2000 <sub>H</sub>
CLMA2	FF80 4000 <sub>H</sub>
CLMA3	FF80 5000 <sub>H</sub>

**Clock supply** 

The monitored and the sampling clocks of all Clock Monitors A are listed in the following table:

Table 7-8 CLMAn clock supply

CLMAn clock	CLMAn clock	Connected to
CLMA0:		
CLMATSMP	CLMA0 sampling clock	Low Speed IntOsc f <sub>RL</sub>
CLMATMON	CLMA0 monitored clock	MainOsc f <sub>X</sub>
PCLK	PBUS clock	CKSCLK_A02
CLMA2:		
CLMATSMP	CLMA2 sampling clock	Low Speed IntOsc f <sub>RL</sub>
CLMATMON	CLMA2 monitored clock	High speed IntOsc f <sub>RH</sub>
PCLK	PBUS clock	CKSCLK_A02
CLMA3:		
CLMATSMP	CLMA3 sampling clock	High Speed IntOsc f <sub>RH</sub>
CLMATMON	CLMA3 monitored clock	PLL0 f <sub>PL0</sub>
PCLK	PBUS clock	CKSCLK_001




Figure 7-14 CLMA clock supply

outputs

Interrupts and reset 
The interrupts and reset outputs of the CLMAn are listed in the table below.

Table 7-9 CLMA interrupts and reset outputs

CLMAn signals	Function	Connected to	
CLMA0:			
CLMARES	CLMA0 error reset	Reset Controller CLMA0RES	
CLMATI	CLMA0 error interrupt request	Interrupt Controller INTCLMA0	
CLMA2:			
CLMARES	CLMA2 error reset	Reset Controller CLMA2RES	
CLMATI	CLMA2 error interrupt request	not connected	
CLMA3:			
CLMARES	CLMA3 error reset	Reset Controller CLMA3RES	
CLMATI	CLMA3 error interrupt request	not connected	

CLMA H/W reset The Clock Monitors A and their registers are initialized by the following reset signal:

Table 7-10 CLMAn reset signal

CLMAn instance	Reset signal		
CLMA0, CLMA2	Reset Controller SYSRES		
CLMA3	Reset Controller SYSRES		
	Stand-by Controller DPSTPWU     (wake-up from DEEPSTOP mode)		

### 7.6.2 CLMA enable and start-up options

#### (1) CLMA enable and suspend/resume

**Enable** A Clock Monitor's operation must be generally enabled by CLMAnCTL0.CLMAnCLME = 1.

> General enable after reset is also controlled by the start-up option CLMATCOINI, refer to the section "CLMA start-up options" below.

Suspend/resume If generally enabled, a Clock Monitor automatically

- suspends clock supervision, if the clock to be monitored is inactive
- resumes clock supervision, if the clock to be monitored is active.

For that purpose the clock generator, whose output is to be supervised, indicates its active - and stable - status by an active signal, that suspends respectively resumes the associated Clock Monitor's operation via the Clock Monitor's enable signal CLMATEN.

In case the monitored clock is stopped in STOP stand-by mode, the respective Clock Monitor suspends its operation and resumes it if the monitored clock is active and stable again.

Table 7-11 Clock Monitors start/stop signals

CLMAn instance	CLMAn enable signal	Clock generator active signal	Comment
CLMA0	CLMATEN	MainOsc MOSCSCLKACT	CLMA0 operation suspends/ resumes, if MainOsc clock f <sub>X</sub> is inactive/active.
CLMA2	CLMATEN	High Speed IntOsc ROSCSCLKACT	CLMA2 operation suspends/ resumes, if High Speed IntOsc clock f <sub>RH</sub> is inactive/active.
CLMA3	CLMATEN	PLL0 PLL0CLKACT	CLMA3 operation suspends/ resumes, if PLL0 clock f <sub>PL0</sub> is inactive/active.

#### (2) CLMA start-up options

The start-up options determine the start-up configuration of the CLMA after reset release. A description of the start-up options is given in the following table.

Table 7-12 CLMA start-up options

Start-up option	Function	Description	Connected to
CLMATCOINI	Defines whether CLMAn is automatically enabled or stays disabled after a reset	Specifies the initial value of CLMAnCTL0.CLMAnCLME: 0: CLMA is disabled 1: CLMA is enabled	0
CLMATC1INI	Specifies the error indication method	Specifies the initial value of CLMAnCTL1.CLMAnOSEL:  0: Reset request CLMATRES on error  1: Interrupt request CLMATI on error	0
CLMATCSEL	Defines whether the default lower and upper thresholds are supplied by CLMATCLINI[11:0]/ CLMATCHINI[11:0]	Specifies how the threshold registers CLMAnCMPL/CLMAnCMPH are set after reset release: 0: set to default reset values 1: set by CLMATCLINI[11:0] and CLMATCHINI[11:0]	0
CLMATCHINI [11:0]	Sets the initial value of the threshold register CLMAnCMPH	Only effective if CLMATCSEL = 1	000 <sub>H</sub>
CLMATCLINI [11:0]	Sets the initial value of the threshold register CLMAnCMPL	Only effective if CLMATCSEL = 1	000 <sub>H</sub>

#### 7.6.3 Functional Overview

The Clock Monitor CLMAn indicates an abnormal frequency of the monitored clock.

Features summary It has the following features:

- continuous monitoring of the frequency of an input clock CLMATMON by using a sampling clock CLMATSMP
- indication of abnormal clock frequencies by the following means:
  - output of a reset signal, or
  - generation of an interrupt
- · configuration after reset is based on start-up options

Note Once enabled, the CLMAn can neither be configured nor stopped by software. Only a reset can stop the CLMAn.

The following figure shows the main components of the Clock Monitor.




Figure 7-15 Block diagram of the Clock Monitor A

Feb 28, 2013

### 7.6.4 Functional Description

The Clock Monitor CLMAn is used to ensure that the frequency of a clock (CLMATMON) stays between certain limits.

#### (1) Detection of abnormal clock frequencies

Method

- 1. CLMAn counts the rising edges of the monitored clock CLMATMON within 16 cycles of the sampling clock CLMATSMP and then compares the counter with the configured thresholds:
  - CLMAnCMPL.CLMAnCMPL[11:0] defines the lower threshold.
  - CLMAnCMPH.CLMAnCMPH[11:0] defines the upper threshold.
- 2. When CLMATMON stops or its frequency is too low, the counter falls below CLMAnCMPL.CLMAnCMPL[11:0].
- 3. When the frequency of CLMATMON is too high, the counter exceeds CLMAnCMPH.CLMAnCMPH[11:0].

In both cases, CLMAn indicates an abnormal clock frequency as described in 2 "Indication of abnormal clock frequency" on page 297.




Figure 7-16 Example: f<sub>CLMATMON</sub> is too low




Figure 7-17 Example: f<sub>CLMATMON</sub> is too high

Note When  $f_{CLMATMON}$  changes within the sampling interval, the counter might be within the valid range although  $f_{CLMATMON}$  became too high/low.

The abnormal f<sub>CLMATMON</sub> is detected one sampling interval later.

# (a) Calculation of thresholds CLMAnCMPL.CLMAnCMPL[11:0] and CLMAnCMPH.CLMAnCMPH[11:0]

The compare registers CLMAnCMPL and CLMAnCMPH are configured with the minimum and maximum number of clock cycles of CLMATMON that are assumed to be valid within 16 cycles of the sampling clock CLMATSMP. The expected number of clock cycles is denoted by N.

$$\frac{16}{f_{CLMATSMP}} = \frac{N}{f_{CLMATMON}}$$

$$N = \frac{f_{CLMATMON}}{f_{CLMATSMP}} \times 16$$

Considering the allowed frequency deviations of CLMATMON and CLMATSMP, the threshold values can be calculated by the following formulas:

Lower threshold = 
$$N_{min}$$
  
= round down  $(\frac{f_{CLMATMON(min)}}{f_{CLMATSMP(max)}} \times 16 - 1)$ 

Upper threshold = 
$$N_{max}$$
 = round up  $(\frac{f_{CLMATMON(max)}}{f_{CLMATSMP(min)}} \times 16 + 1)$ 

**Example** For  $f_{CLMATSMP}$  = 240 kHz ( $\pm$  8%) and  $f_{CLMATMON}$  = 16 MHz ( $\pm$  5%) the recommended threshold values are the following:

$$N_{min} = [(15.2 \text{ MHz} / 259.2 \text{ kHz}) \times 16] - 1$$
  
= 937.27  
CLMAnCMPL = 937 = 03A9<sub>H</sub>

$$N_{max} = [(16.8 \text{ MHz}/ 220.8 \text{ kHz}) \times 16] + 1$$
  
= 1218.38  
CLMAnCMPH = 1219 = 04C3<sub>H</sub>

Minimum thresholds

**Minimum** The following restrictions must be taken into account:

- CLMAnCMPL ≥ 0001<sub>H</sub>
- CLMAnCMPH ≥ CLMAnCMPL + 0003<sub>H</sub>

Clock Controller Chapter 7

#### Definition of the initial value input of the threshold registers (b)

CLMATCSEL = 1 When CLMATCSEL is active, the initial values of the threshold registers are set by the following input signals:

- CLMAnCMPL[11:0] is set by CLMATCLINI[11:0].
- CLMAnCMPH[11:0] is set by CLMATCHINI[11:0].

CLMATCSEL = 0 If CLMATCSEL is inactive, the initial values of the threshold registers are set in such a way, that the maximum frequency deviation of the monitored clock is allowed:

- CLMAnCMPL[11:0] = 0001<sub>H</sub>
- CLMAnCMPH[11:0] = 03FF<sub>H</sub>

Refer to the above section "CLMA enable and start-up options" about the Note setting of the CLMATCSEL signal.

#### (2) Indication of abnormal clock frequency

In case an abnormal frequency is detected, following indications are generated:

Table 7-13 Abnormal frequency indications

CLMAnCTL1.	Monitored clock frequency f <sub>CLMATMON</sub> is			
CLMAnOSEL	too low	too high		
1	Interrupt: assertion of CLMATI	Reset: assertion of CLMATRES		
0	Reset: assertion of CLMATRES			

Note that if a too high frequency is detected the reset CLMATRES is always generated, while in case of too low frequency detection the control bit CLMAnCTL1.CLMAnOSEL determines the generated indicator.

The initial value of CLMAnCTL1.CLMAnOSEL is defined by the input signal Note CLMATC1INI. Refer to the section "CLMA enable and start-up options" above.

### (3) Enabling and disabling CLMAn

#### **Enabling CLMAn**

CLMAn is enabled by CLMAnCTL0.CLMAnCLME = 1.

The initial value of CLMAnCTL0 is defined by the input signal CLMATC0INI, refer to the section "CLMA enable and start-up options" above. This allows to define whether CLMAn is automatically enabled after a reset or

Table 7-14 Initial value of CLMAnCTL0

stays disabled.

CLMATC0INI	Initial value of CLMAnCTL0	Function
Low	00 <sub>H</sub>	Disable CLMAn
High	01 <sub>H</sub>	Enable CLMAn

Refer to the section "CLMA enable and start-up options" above for information about CLMATC0INI.

**Disabling CLMAn** CLMAn can only be disabled by a reset, not by writing to CLMAnCTL0.

Note Once enabled, the CLMAn can neither be configured nor stopped by software, except by a reset.

#### (4) Suspend/resume control

The operation is suspended respectively resumed under control of the CLMATEN signal.

Refer to the section "CLMA enable and start-up options" above.

### 7.6.5 Clock Monitor registers

This section contains a description of all registers of the Clock Monitor.

#### (1) Writing to protected registers

Write protected registers are protected from inadvertent write access due to erroneous program execution, etc.

Following Clock Monitor registers feature this special write protection:

• CLMAn control register 0 CLMAnCTL0

Refer to the section "Write protected Registers" in the chapter "CPU System Functions" for a detailed description how to write to write protected registers.

#### (2) Clock Monitor registers overview

The Clock Monitor is controlled and operated by the following registers.

Table 7-15 Clock Monitor registers overview

Register name	Shortcut	Address
CLMAn control register 0	CLMAnCTL0	<clman_base> + 00<sub>H</sub></clman_base>
CLMAn control register 1	CLMAnCTL1	<clman_base> + 04<sub>H</sub></clman_base>
CLMAn comparison register L	CLMAnCMPL	<clman_base> + 08<sub>H</sub></clman_base>
CLMAn comparison register H	CLMAnCMPH	<clman_base> + 0C<sub>H</sub></clman_base>
CLMAn emulation register 0	CLMAnEMU0	<clman_base> + 18<sub>H</sub></clman_base>

<CLMAn\_base>

The base addresses <CLMAn\_base> of the CLMAn are defined in the first part of section "Clock Monitor A (CLMA)" in this chapter under the key word "Register addresses".

#### (3) CLMAnCTL0 - CLMAn control register 0

This register is used to enable the clock monitor CLMAn.

**Protection** Writing to this register is protected by a special sequence of instructions by

using the protection command register CLMAnPCMD.

Refer to the section "Write protected Registers" in the chapter "CPU System Functions" for a detailed description how to write to write protected registers.

Access This register can be read/written in 8-bit units.

Address <CLMAn\_base> + 00<sub>H</sub>

Initial Value Depends on start-up option CLMATC0INI. Refer to the section "CLMA enable

and start-up options" above.

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	CLMAn CLME
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 7-16 CLMAnCTL0 register contents

Bit position	Bit name	Function
0	CLMAnCLME	Enables/disables the clock monitor:  0: Disable CLMAn  1: Enable CLMAn  This bit can only be cleared by a reset if not automatically enabled by CLMATCOINI.

#### (4) CLMAnCTL1 - CLMAn control register 1

This register specifies the abnormal frequency detection indicator generation output when the frequency of the monitored clock CLMATMON is too low.

Access This register can be read/written in 8-bit units.

It can only be written when CLMAn is disabled

(CLMAnCTL0.CLMAnCLME = 0).

Address <CLMAn\_base> + 04<sub>H</sub>

Initial Value Depends on start-up option CLMATC1INI. Refer to the section "CLMA enable and start-up options" above.

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	CLMAn OSEL
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 7-17 CLMAnCTL1 register contents

Bit position	Bit name	Function							
0	CLMAnOSEL	Specifies the indicator signals that are generated when the <u>frequency of CLMATMON</u> is too low:  0: reset CLMATRES  1: interrupt CLMATI							

#### (5) CLMAnCMPL – CLMAn comparison register L

This register specifies the *lower* frequency limit.

Refer to a "Calculation of thresholds CLMAnCMPL.CLMAnCMPL[11:0] and CLMAnCMPH.CLMAnCMPH[11:0]" on page 296 for details.

This register can be read/written in 16-bit units.

It can only be written, when CLMAn is disabled

(CLMAnCTL0.CLMAnCLME = 0).

**Address** <CLMAn\_base> + 08<sub>H</sub>

**Initial Value** 0001<sub>H</sub>

> When CLMATCSEL is active, the initial value is set by the input signals CLMATCLINI[11:0]. Refer to the section "CLMA enable and start-up options"

above.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	0	0	0					CL	MAnCl	MPL[11	:0]				
,	R/W	R/W	R/W	R/W	R/W	R/W	R/W									

Table 7-18 CLMAnCMPL register contents

Bit position	Bit name	Function						
11 to 0	CLMAnCMPL[11:0]	Specifies the lower threshold						
		The recommended value is round down[(f <sub>CLMATMON(min)</sub> / f <sub>CLMATSMP(max)</sub> ) x 16 - 1] The minimum value is 0001 <sub>H</sub> .						

#### (6) CLMAnCMPH – CLMAn comparison register H

This register specifies the *upper* frequency limit.

Refer to a "Calculation of thresholds CLMAnCMPL.CLMAnCMPL[11:0] and CLMAnCMPH.CLMAnCMPH[11:0]" on page 296 for details.

Access This register can be read/written in 16-bit units.

It can only be written, when CLMAn is disabled

(CLMAnCTL0.CLMAnCLME = 0).

Address <CLMAn\_base> + 0C<sub>H</sub>

Initial Value 03FF<sub>H</sub>

When CLMATCSEL is active, the initial value is set by the input signals CLMATCHINI[11:0]. Refer to the section "CLMA enable and start-up options"

above.

13 9 5 15 14 12 11 10 6 4 3 0 0 0 0 0 CLMAnCMPH[11:0] R/W 
Table 7-19 CLMAnCMPH register contents

Bit position	Bit name	Function							
11 to 0	CLMAnCMPH[11:0]	Specifies the upper threshold							
		<ul> <li>The recommended value is round up[(f<sub>CLMATMON(max)</sub>/ f<sub>CLMATSMP(min)</sub>) x 16 + 1]</li> <li>The minimum value is CLMAnCMPL + 0003<sub>H</sub>.</li> </ul>							

#### (7) CLMAnEMU0 – CLMAn emulation register 0

This register provides bits to emulate a frequency deviation error while the microcontroller is set in break mode during debugging.

Access This register can be read/written in 8-bit units.

Address <CLMAn\_base> + 18<sub>H</sub>

Initial Value 00<sub>H</sub>




Table 7-20 CLMAnEMU0 register contents

Bit position	Bit name	Function							
0	CLMAnSLSLW	Specifies whether f <sub>CLMATMON</sub> is assumed to be too low during emulation:  0: CLMATMON is within the normal frequency range  1: CLMATMON is too slow							
1	CLMAnSLFST	Specifies whether f <sub>CLMATMON</sub> is assumed to be too high during emulation:  0: CLMATMON is within the normal frequency range  1: CLMATMON is too fast							

Caution

It is prohibited to emulate a too low and too high CLMATMON at the same time. Thus CLMAnEMU0 must not be set to  $03_{\rm H}$ .

# 7.7 Clock Controller Registers

This section contains a description of all registers of the Clock Controller.

#### 7.7.1 Writing to protected registers

Write protected registers are protected from inadvertent write access due to erroneous program execution, etc.

Following Clock Controller registers feature this special write protection:

- MainOsc enable register MOSCE
- · High Speed IntOsc enable register ROSCE
- PLL0 enable registers PLLE0
- Clock selector control registers CKSC\_mn

Refer to the section "Write protected Registers" in the chapter "CPU System Functions" for a detailed description how to write to write protected registers.

### 7.7.2 Clock Controller registers overview

The Clock Controller is controlled and operated by the following registers:

Table 7-21 Clock Controller registers overview (1/2)

Register name	Shortcut	Address				
Clock generators registers:						
MainOsc enable register	MOSCE	FF42 1010 <sub>H</sub>				
MainOsc status register	MOSCS	FF42 1014 <sub>H</sub>				
MainOsc control register	MOSCC	FF42 1018 <sub>H</sub>				
MainOsc stabilization time register	MOSCST	FF42 101C <sub>H</sub>				
High Speed IntOsc enable register	ROSCE	FF42 1000 <sub>H</sub>				
High Speed IntOsc status register	ROSCS	FF42 1004 <sub>H</sub>				
PLL0 enable register	PLLE0	FF42 5000 <sub>H</sub>				
PLL0 status register	PLLS0	FF42 5004 <sub>H</sub>				
PLL0 control register	PLLC0	FF42 5008 <sub>H</sub>				
PLL0 stabilization time register	PLLST0	FF42 500C <sub>H</sub>				
Always-On-Area clock selector re	gisters:					
Clock selector control registers for Always_On_Area	CKSC_An	FF42 2000 <sub>H</sub> + n x 16				
Clock selector status registers for Always_On_Area	CSCSTAT_An	FF42 2004 <sub>H</sub> + n x 16				

Table 7-21 Clock Controller registers overview (2/2)

Register name	Shortcut	Address								
Isolated-Area-0 clock selector registers:										
Clock selector control registers for	CKSC_0n	FF42 6000 <sub>H</sub> + n x 16								
Isolated-Area-0	CKSC_1n	FF42 A000 <sub>H</sub> + n x 16								
Clock selector status registers for	CSCSTAT_0n	FF42 6004 <sub>H</sub> + n x 16								
Isolated-Area-0	CSCSTAT_1n	FF42 A004 <sub>H</sub> + n x 16								

### 7.7.3 Clock generators registers

#### (1) MOSCE - MainOsc enable register

This register is used to start and stop the MainOsc and to specify its operation during stand-by modes.

Protection Writing to this register is protected by a special sequence of instructions by

using the protection command register PROTCMD2.

Refer to the section "Write protected Registers" in the chapter "CPU System Functions" for a detailed description how to write to write protected registers.

Access This register can be read/written in 32-bit units.

Address FF42 1010<sub>H</sub>

Initial Value 0000 0004<sub>H</sub>. This register is initialized by the power-up reset PURES (Power-

On-Clear or debugger reset).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	MOSCE	MOSCE	MOSCE
													STP	DIS	EN
													MK	TRG	TRG
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 7-22 MOSCE register contents

Bit position	Bit name	Function							
2	MOSCE STPMK	MainOsc stop request mask  0: stop request not masked  1: stop request masked  If the MainOsc stop request is masked (MOSCESTPMK = 1) a stop request do not change the status of the MainOSC.  If MOSCESTPMSK = 0, the MainOsc is stopped in stand-by mode.  Upon wake-up from stand-by mode, the MainOsc returns to its status as before stand-by mode, i.e. continues operation when it was operating or remains stopped, when it was stopped before.  Note: The MainOsc can also be activated after stand-by wake-up, independent its status before stand-by mode. This features is controlled by the oscillator was up mask register OSCWUFMSK. Refer to section "Wake-up" in the chapter "Stand-by Controller (STBC)" for details.							
1	MOSCE DISTRG	MainOsc disable trigger 0: no function 1: stops MainOsc Stopping the MainOsc by MOSCEDISTRG = 1 is only possible, if the MainOsc is active, i.e. MOSCS.MOSCSCLKACT = 1. Reading of this bit returns always 0.							
0	MOSCE ENTRG	MainOsc enable trigger 0: no function 1: starts MainOsc Starting the MainOsc by MOSCEENTRG = 1 is only possible, if the MainOsc is inactive, i.e. MOSCS.MOSCSCLKACT = 0. Reading of this bit returns always 0.							

#### (2) MOSCS - MainOsc status register

This register provides various status information about the MainOsc status.

Access This register can be read in 32-bit units.

Address FF42 1014<sub>H</sub>

Initial Value 0000 0000<sub>H</sub>. This register is initialized by the power-up reset PURES (Power-

On-Clear or debugger reset).




Table 7-23 MOSCS register contents

Bit position	Bit name	Function
2	MOSCS CLKEN	MainOsc enable status 0: MainOsc is disabled 1: MainOsc is enabled
1	MOSCS CLKACT	MainOsc activation status 0: MainOsc is inactive 1: MainOsc is active
0	MOSCS CLKSTAB	MainOsc stabilization status 0: MainOsc is unstable 1: MainOsc is stable

#### (3) MOSCC - MainOsc control register

This register is used to specify several options of the MainOsc start-up behaviour.

This register can only be written, if the MainOsc is disabled (MOSCS.MOSCSCLKEN = 0).

**Access** This register can be read/written in 32-bit units.

Address FF42 1018<sub>H</sub>

Initial Value 0000 0000<sub>H</sub>. This register is initialized by the power-up reset PURES (Power-

On-Clear or debugger reset).

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
I	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	R/W	R/W	R/W													
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	0	0	0	0	0	0	0	0	0	0	0	0	MOSCC SHT STBY	0	0
	R/W	R/W	R/W													

Table 7-24 MOSCC register contents

Bit position	Bit name	Function
2	MOSCC SHTSTBY	Short stabilization time mode  0: normal stabilization time mode: normal amplification gain  1: short stabilization time mode: MainOsc amplification gain is maximum  Note:  MOSCCSHTSTBY = 1 is only effective during the MainOsc stabilization time.  After the MainOsc has become active (MOSCS.MOSCSCLKACT = 1), normal amplification gain is used.

Caution

During assertion of the external RESET the MainOsc is always operating with its maximum amplification gain.

Refer to the descrition of the external RESET in the "Reset Controller" chapter for details.

#### (4) MOSCST - MainOsc stabilization time register

This register determines the MainOsc stabilization time.

This register can only be written, if the MainOsc is disabled

(MOSCS.MOSCSCLKEN = 0).

Access This register can be read/written in 32-bit units.

Address FF42 101C<sub>H</sub>

 ${\color{red} \textbf{Initial Value}} \quad 0000 \ 0000_{\hbox{\scriptsize H}}. \ \textbf{This register is initialized by the power-up reset PURES (Power-up reset PURES)}$ 

On-Clear or debugger reset).

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	0	0	0	0	0	0	0	0	0	0	0		MOS	T[3:0]	
,	R/\//	R/M	R/M	R/\//	R/M	R/\//	R/M	R/\//	R/M	R/\//	R/\//	R/M	R/\//	R/M	R/M	R/\//

Table 7-25 MOSCST register contents

Bit position	Bit name	Function									
3 to 0	MOST[3:0]	Per default the MainOs IntOsc. If the High Speed IntOs	MainOsc stabilization time setting Per default the MainOsc stabilization counter is operating with the High Speed IntOsc. If the High Speed IntOsc is disabled (ROSCS.ROSCSCLKEN = 0), the stabilization counter clock is automatically changed to the Low Speed IntOsc.								
			bilization time								
		MOST[3:0]	MOST[3:0]  High Speed IntOsc enabled (ROSCS.ROSCSCLKEN = 1)								
		0000 <sub>B</sub>	$2^2 / 8 \text{ MHz} = 0.5 \mu\text{s}$	$2^2 / 240 \text{ kHz} = 17.7 \mu\text{s}$							
		0001 <sub>B</sub>	$2^3 / 8 \text{ MHz} = 1 \mu \text{s}$	$2^3 / 240 \text{ kHz} = 33.3 \mu\text{s}$							
		0010 <sub>B</sub>	$2^4 / 8 \text{ MHz} = 2 \mu \text{s}$	$2^4 / 240 \text{ kHz} = 66.7 \mu\text{s}$							
		0011 <sub>B</sub>	$2^5 / 8 \text{ MHz} = 4 \mu \text{s}$	$2^5 / 240 \text{ kHz} = 133 \mu \text{s}$							
		0100 <sub>B</sub>	$2^6 / 8 \text{ MHz} = 8 \mu \text{s}$	$2^6 / 240 \text{ kHz} = 267 \mu \text{s}$							
		0101 <sub>B</sub>	$2^7 / 8 \text{ MHz} = 16 \mu \text{s}$	$2^7 / 240 \text{ kHz} = 533 \mu \text{s}$							
		0110 <sub>B</sub>	$2^{8} / 8 \text{ MHz} = 32 \mu \text{s}$	$2^8 / 240 \text{ kHz} = 1.067 \text{ ms}$							
		0111 <sub>B</sub>	$2^9 / 8 \text{ MHz} = 64 \mu \text{s}$	$2^9 / 240 \text{ kHz} = 2.133 \text{ ms}$							
		1000 <sub>B</sub>	$2^{10} / 8 \text{ MHz} = 128 \mu\text{s}$	$2^{10}$ / 240 kHz = 4.267 ms							
		1001 <sub>B</sub>	$2^{11}$ / 8 MHz = 256 µs	2 <sup>11</sup> / 240 kHz = 8.533 ms							
		1010 <sub>B</sub>	$2^{12} / 8 \text{ MHz} = 512 \mu\text{s}$	$2^{12}$ / 240 kHz = 17.06 ms							
		1011 <sub>B</sub>	$2^{13} / 8 \text{ MHz} = 1.024 \text{ ms}$	2 <sup>13</sup> / 240 kHz = 34.13 ms							
		1100 <sub>B</sub>	2 <sup>14</sup> / 8 MHz = 2.048 ms	2 <sup>14</sup> / 240 kHz = 68.27 ms							
		1101 <sub>B</sub>	$2^{15} / 8 \text{ MHz} = 4.096 \text{ ms}$	$2^{15}$ / 240 kHz = 136.5 ms							
		1110 <sub>B</sub>	$2^{16} / 8 \text{ MHz} = 8.192 \text{ ms}$	2 <sup>16</sup> / 240 kHz = 273.1 ms							
		1111 <sub>B</sub>	$2^{17} / 8 \text{ MHz} = 16.38 \text{ ms}$	2 <sup>17</sup> / 240 kHz = 546.1 ms							
		Notes:	•								
			I frequency of the High Spee								
		240 kHz is the noming	nal frequency of the Low Spe	eed IntOsc.							

Note Refer to the Data Sheet for information about the MainOsc stabilization time.

#### (5) ROSCE - High Speed IntOsc enable register

This register is used to start and stop the High Speed IntOsc and to specify its operation during stand-by modes.

**Protection** Writing to this register is protected by a special sequence of instructions by

using the protection command register PROTCMD2.

Refer to the section "Write protected Registers" in the chapter "CPU System Functions" for a detailed description how to write to write protected registers.

**Access** This register can be read/written in 32-bit units.

Address FF42 1000<sub>H</sub>

Initial Value 0000 0004<sub>H</sub>. This register is initialized by the power-up reset PURES (Power-

On-Clear or debugger reset).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	ROSCE	ROSCE	ROSCE
													STP	DIS	EN
													MK	TRG	TRG
R/M	DΛΛ	DΛΛ	D/M	DΛΛ	DΛΛ	DΛΛ	DΛΛ	D/M	DΛΛ	DΛΛ	DΛΛ	D/M	D/M	DΛΛ	D/M

Table 7-26 ROSCE register contents

Bit position	Bit name	Function
2	ROSCE STPMK	High Speed IntOsc stop request mask  0: stop request not masked  1: stop request masked  If the High Speed IntOsc stop request is masked (STPMK = 1) the High Speed  IntOsc continues operation in any stand-by mode.  If STPMSK = 0, the High Speed IntOsc is stopped in a stand-by mode and is restarted upon wake-up from stand-by mode.
1	ROSCE DISTRG	High Speed IntOsc disable trigger  0: no function  1: stops High Speed IntOsc Stopping the High Speed IntOsc by ROSCEDISTRG = 1 is only possible, if the High Speed IntOsc is active, i.e. ROSCS.ROSCSCLKACT = 1. Reading of this bit returns always 0.
0	ROSCE ENTRG	High Speed IntOsc enable trigger 0: no function 1: starts High Speed IntOsc Starting the High Speed IntOsc by ROSCEENTRG = 1 is only possible, if the High Speed IntOsc is inactive, i.e. ROSCS.ROSCSCLKACT = 0. Reading of this bit returns always 0.

#### **Cautions**

1. Pay attention to clock domains, which are using the High Speed IntOsc clock as source via the clock selectors CKSC\_mn, when disabling f<sub>RH</sub> by ROSCE.ROSCEDISTRG = 1. In particular all resets set all clock selectors CKSCLK\_mn to their default selection, but only the PURES enables the High Speed IntOsc. As a consequence all PBUS clocks PCLK will not operate after a reset - except PURES -, since the High Speed IntOsc is selected as their clock source, but the High Speed IntOsc is not enabled.

2. If the High Speed IntOsc is stopped and a reset occurs during a Back-up RAM access, the Back-up RAM may get corrupted. Thus do not disable the High Speed IntOsc in order to avoid Back-up RAM corruption.

#### (6) ROSCS - High Speed IntOsc status register

This register provides various status information about the High Speed IntOsc status.

Access This register can be read in 32-bit units.

Address FF42 1004<sub>H</sub>

31

0

R

Initial Value 0000 0004<sub>H</sub>. This register is initialized by the power-up reset PURES (Power-On-Clear or debugger reset).

30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 R R R R R R R R R R R R R R R




Table 7-27 ROSCS register contents

Bit position	Bit name	Function							
2	ROSCS CLKEN	High Speed IntOsc enable status 0: High Speed IntOsc is disabled 1: High Speed IntOsc is enabled							
1	ROSCS CLKACT	High Speed IntOsc activation status 0: High Speed IntOsc is inactive 1: High Speed IntOsc is active							
0	ROSCS CLKSTAB	High Speed IntOsc stabilization status 0: High Speed IntOsc is unstable 1: High Speed IntOsc is stable							

#### (7) PLLE0 - PLL0 enable register

This register is used to start and stop the PLL0 and to specify its operation during stand-by modes.

**Protection** Writing to this register is protected by a special sequence of instructions by

using the protection command register PROTCMD2.

Refer to the section "Write protected Registers" in the chapter "CPU System Functions" for a detailed description how to write to write protected registers.

Access This register can be read/written in 32-bit units.

Address FF42 5000<sub>H</sub>

Initial Value 0000 0004<sub>H</sub>. This register is initialized by the system reset SYSRES.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	R/W	R/W	R/W													
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	0	0	0	0	0	0	0	0	0	0	0	0	PLLE0	PLLE0	PLLE0
														STP	DIS	EN
														MK	TRG	TRG
,	R/W	R/W	R/W													

Table 7-28 PLLE0 register contents

Bit position	Bit name	Function
2	PLLE0 STPMK	PLL0 stop request mask  0: stop request not masked  1: stop request masked  If the PLL0 stop request is masked (PLLE0STPMK = 1) the PLL0 continues operation in any STOP mode.  If PLLE0STPMSK = 0, the PLL0 is stopped in Isolated-Area-0 STOP mode and is re-started upon wake-up from stand-by mode.  Note that the power supply of PLL0 is switched off, if the Isolated-Area-0 is in DEEPSTOP mode.
1	PLLE0 DISTRG	PLL0 disable trigger 0: no function 1: stops PLL0 Stopping the PLL0 by PLLE0DISTRG = 1 is only possible, if the PLL0 is active, i.e. PLLS0.PLLS0CLKACT = 1. Reading of this bit returns always 0.
0	PLLE0 ENTRG	PLL0 enable trigger 0: no function 1: starts PLL0 Starting the PLL0 by PLLE0ENTRG = 1 is only possible, if the PLL0 is inactive, i.e. PLLS0.PLLS0CLKACT = 0. Reading of this bit returns always 0.

#### (8) PLLS0 - PLL0 status register

This register provides various status information about the PLL0 status.

Access This register can be read in 32-bit units.

Address FF42 5004<sub>H</sub>

Initial Value 0000 0000<sub>H</sub>. This register is initialized by any reset.




Table 7-29 PLLS0 register contents

Bit position	Bit name	Function
2	PLLS0 CLKEN	PLL0 enable status 0: PLL0 is disabled 1: PLL0 is enabled
1	PLLS0 CLKACT	PLL0 activation status 0: PLL0 is inactive 1: PLL0 is active
0	PLLS0 CLKSTAB	PLL0 stabilization status 0: PLL0 is unstable 1: PLL0 is stable

#### (9) PLLC0 - PLL0 control register

This register is used to specify the PLL0 output clock  $f_{\text{PL0}}$  frequency.

This register can only be written, if the PLL0 is disabled (PLLS0.PLLS0CLKEN = 0).

Access This register can be read/written in 32-bit units.

Address FF42 5008<sub>H</sub>

 $\label{eq:local_hamiltonian} \textbf{Initial Value} \quad 0000 \ 0000_{\mbox{\scriptsize H}}. \ \mbox{This register is initialized by any reset.}$ 

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	0	0	0	0	0	0	0	0 <sup>a</sup>								
,	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W							

a) The default values 0 of these bits must not be changed.

_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0 <sup>a</sup>	PLLC	)P[1:0]	0 <sup>a</sup>	0 <sup>a</sup>	0 <sup>a</sup>		PL	LC0N[4	1:0]						
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

a) The default values 0 of these bits must not be changed.

Table 7-30 PLLC0 register contents

Bit position	Bit name	Function						
9 to 8	PLLC0	P divider selection						
	P[1:0]	PLLC0 P[1:0]	Divider value Pr	PLL output frequency range				
		00 <sub>B</sub>	_	setting prohibited				
		01 <sub>B</sub>	-	setting prohibited				
		10 <sub>B</sub>	2	40 MHz to 64 MHz				
		11 <sub>B</sub>	4	20 MHz to 32 MHz				
4 to 0	PLLC0	Divider value Nr						
	N[4:0]	PLLC0N[4:0]	Divider value Nr	= PLLCKN[4:0] + 1				
		0 0100 <sub>B</sub>		5				
		0 0101 <sub>B</sub>		6				
		1 1110 <sub>B</sub>	;	31				
		1 1111 <sub>B</sub>	1 1111 <sub>B</sub> 32					
			1					

#### (10) PLLST0 - PLL0 stabilization time register

This register determines the PLL0 stabilization time.

This register can only be written, if the PLL0 is disabled (PLLS0.PLLS0CLKEN = 0).

Access This register can be read/written in 32-bit units.

Address FF42 500C<sub>H</sub>

 $\label{eq:local_hamiltonian} \textbf{Initial Value} \quad 0000 \ 0000_{\text{H}}. \ \textbf{This register is initialized by any reset}.$ 

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	PL	LST0[2	2:0]
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 7-31 PLLST0 register contents

Bit position	Bit name	Function							
2 to 0	PLLST0[2:0]	PLL0 stabilization time setting Per default the PLL0 stabilization counter is operating with the High Speed IntOsc. If the High Speed IntOsc is disabled (ROSCS.ROSCSCLKEN = 0), the stabilization counter clock is automatically changed to the Low Speed IntOsc.							
		PLL0 stabilization time							
		PLLST0[2:0]	High Speed IntOsc disabled (ROSCS.ROSCSCLKEN = 0)						
		000 <sub>B</sub>	$2^7 / 8 \text{ MHz} = 16 \mu \text{s}$	$2^7 / 240 \text{ kHz} = 533 \mu \text{s}$					
		001 <sub>B</sub>	2 <sup>8</sup> / 8 MHz = 32 μs	2 <sup>8</sup> / 240 kHz = 1.067 ms					
		010 <sub>B</sub>	2 <sup>9</sup> / 8 MHz = 64 μs	$2^9 / 240 \text{ kHz} = 2.133 \text{ ms}$					
		011 <sub>B</sub>	2 <sup>10</sup> / 8 MHz = 128 μs	2 <sup>10</sup> / 240 kHz = 4.267 ms					
		100 <sub>B</sub>	$2^{11}$ / 8 MHz = 256 µs	2 <sup>11</sup> / 240 kHz = 8.533 ms					
		101 <sub>B</sub>	$2^{12}$ / 8 MHz = 512 $\mu$ s	2 <sup>12</sup> / 240 kHz = 17.057 ms					
		110 <sub>B</sub>	$2^{13}$ / 8 MHz = 1.024 ms	2 <sup>13</sup> / 240 kHz = 34.133 ms					
		111 <sub>B</sub>	$2^{14} / 8 \text{ MHz} = 2.048 \text{ ms}$	2 <sup>14</sup> / 240 kHz = 68.267 ms					
		Note:							
			al frequency of the High Spec nal frequency of the Low Spe						

**Note** Refer to the Data Sheet for information about the PLL0 stabilization time.

Clock Controller Chapter 7

### 7.7.4 Clock selector control register

#### (1) CKSC\_mn - Clock selector control registers

These registers select the clock for all clock domains which allow to select different clocks. For details on the selectable values for each register and its initial value refer to the section "Clock Selection" of this chapter.

Caution Changing safely the clock selection for a clock domain requires particular attention.

Refer to "Clock switching" in the section "Clock Selection" of this chapter.

**Protection** Writing to these registers is protected by a special sequence of instructions by using a protection command register, that depends on the power area:

> • m = 0: Iso0 The access to writing CKSC\_0n registers is protected by the protection register PRTCMD0.

• m = A: AWO

The access to writing CKSC\_An registers is protected by the protection register PRTCMD2.

Refer to the section "Write protected Registers" in the chapter "CPU System Functions" for a detailed description how to write to write protected registers.

Access These registers can be read/written in 32-bit units.

Address Isolated-Area-0 clock selectors CKSC\_0n: FF42 6000<sub>H</sub> + n x 16

Always-On-Area clock selectors CKSC\_An: FF42 2000<sub>H</sub> + n x 16

**Initial Value** Refer to the section "Clock Selection".

These registers are initialized following resets:

- Isolated-Area-0 clock selectors CKSC 0n:
  - Reset Controller: SYSRES
  - Stand-by Controller: DPSTPWU (wake-up from DEEPSTOP mode)
- Always-On-Area clock selectors CKSC An:
  - Reset Controller: SYSRES

31	30	29	28	27	26	25	24				
	CKSCID_mn[30:23]										
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
23	22	21	20	19	18	17	16				
			CKSCID_	mn[22:15]							
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
15	14	13	12	11	10	9	8				
	CKSCID_mn[14:7]										
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				




Table 7-32 CKSC\_mn register contents

Bit position	Bit name	Function
31 to 1	CKSCID _mn[30:0]	Clock Source ID: These bits specify the clock CKSCLK_mn for clock domain mn.
0	STPMK_mn	Controls the clock output CKSCLK_mn during stand-by mode: 0: output clock CKSCLK_mn is stopped during stand-by mode 1: output clock CKSCLK_mn continues during stand-by mode

#### (2) CSCSTAT\_mn - Clock selector status registers

These status registers return the ID of the clock source, that is currently selected by CKSC\_mn and its activity status.

Access These registers can be read in 32-bit units.

Address Isolated-Area-0 clock selectors status CSCSTAT\_0n: FF42 6004<sub>H</sub> + n x 16 Always-On-Area clock selectors status CSCSTAT\_An: FF42 2004<sub>H</sub> + n x 16

Initial Value Refer to the section "Clock Selection".

These registers are initialized following resets:

- Isolated-Area-0 clock selectors CKSC\_0n:
  - Reset Controller: SYSRES
  - Stand-by Controller: DPSTPWU (wake-up from DEEPSTOP mode)
- Always-On-Area clock selectors CKSC\_An:
  - Reset Controller: SYSRES

31	30	29	28	27	26	25	24				
	CLKSELID_mn[30:23]										
R	R	R	R	R	R	R	R				
23	22	21	20	19	18	17	16				
			CLKSELID	_mn[22:15	]						
R	R	R	R	R	R	R	R				
15	14	13	12	11	10	9	8				
			CLKSELIC	_mn[14:7]							
R	R	R	R	R	R	R	R				
7	6	5	4	3	2	1	0				
	CLKSELID_mn[6:0]										
R	R	R	R	R	R	R	R				

Bit position	Bit name	Function
31 to 1	CLKSELID _mn[30:0]	Clock source ID of the current CKSC_mn clock selection
0	CLKACT_mn	CKSCLK_mn activity indicator 0: CKSCLK_mn is disabled 1: CKSCLK_mn is enabled

# **Chapter 8 Stand-by Controller (STBC)**

This chapter contains a generic description of the Stand-by Controller.

The first section describes all V850E2/Fx4-G specific properties, such as register base addresses and wake-up factors.

The subsequent sections describe the features that apply to all implementations.

# 8.1 V850E2/Fx4-G Stand-by Controller Features

STBC reset

The Stand-by Controller and its registers are initialized by the following reset signal:

Table 8-1 STBC reset signal

STBC	Reset signal
Stand-by Controller	Reset Controller SYSRES
	Reset Controller PURES

Wake-up factors The wake-up events for terminating a power save mode are controlled and monitored by the following Stand-by Controller registers:

- WUFL0, WUFMSKL0, WUFCL0
- WUFM0, WUFMSKM0, WUFCM0
- WUFH0, WUFMSKH0, WUFCH0

The assignment of the wake-up events to the wake-up factors control and status register bits is given in the table below.

- WUF[L,M,H]m[31:00] are bits of the wake-up factor registers WUF[L,M,H]m
- WUFMSK[L,M,H]m[31:00] are bits of the wake-up factor mask registers WUFMSK[L,M,H]m
- WUFC[L,M,H]m[31:00] are bits of the wake-up factor clear registers WUFC[L,M,H]m

For details about the wake-up factors control and status registers refer to the section "Wake-up factor controller registers details" later on in this chapter.

Wake-up factors registers assignments (WUFL0/WUFMSKL0/WUFCL0) Table 8-2 (1/2)

Assignment of	f WUFL0/WUFMS	KL0/WUFCL0	Wake-up source				
	Wake up event	Module	Power area	Domain clock			
WUFL000	WUFMSKL000	WUFCL000	NMI	Port	AWO	-	
WUFL001	WUFMSKL001	WUFCL001	INTWDTA0	WDTA0	AWO	CKSCLK_A07	
WUFL002	WUFMSKL002	WUFCL002	INTLVI	LVI	AWO	-	
WUFL003	WUFMSKL003	WUFCL003	INTKR0	KR0	AWO	CKSCLK_A02	

Table 8-2 Wake-up factors registers assignments (WUFL0/WUFMSKL0/WUFCL0) (2/2)

Assignment of	of WUFL0/WUFMS	KL0/WUFCL0	Wake-up source					
	register bits		Wake up event	Module	Power area	Domain clock		
WUFL007	WUFMSKL007	WUFCL007	INTP0	Port	AWO	-		
WUFL008	WUFMSKL008	WUFCL008	INTP1	Port		-		
WUFL009	WUFMSKL009	WUFCL009	INTP2	Port		-		
WUFL010	WUFMSKL010	WUFCL010	INTP3	Port		-		
WUFL011	WUFMSKL011	WUFCL011	INTP4	Port		-		
WUFL012	WUFMSKL012	WUFCL012	INTP5	Port		-		
WUFL013	WUFMSKL013	WUFCL013	INTP6	Port		-		
WUFL014	WUFMSKL014	WUFCL014	INTP7	Port		-		
WUFL015	WUFMSKL015	WUFCL015	INTP8	Port		-		
WUFL016	WUFMSKL016	WUFCL016	INTP9	Port		-		
WUFL017	WUFMSKL017	WUFCL017	INTP10	Port		-		
WUFL018	WUFMSKL018	WUFCL018	INTP11	Port		-		
WUFL019	WUFMSKL019	WUFCL019	INTP12	Port		-		
WUFL023	WUFMSKL023	WUFCL023	FCN0RX	Port	AWO <sup>a</sup>	-		
WUFL024	WUFMSKL024	WUFCL024	FCN1RX	Port		-		
WUFL025	WUFMSKL025	WUFCL025	FCN2RX	Port	AWO <sup>a</sup>	-		
WUFL026	WUFMSKL026	WUFCL026	FCN3RX	Port	AWO <sup>a</sup>	-		
WUFL027	WUFMSKL027	WUFCL027	FCN4RX	Port	AWO <sup>a</sup>	-		
WUFL028	WUFMSKL028	WUFCL028	FCN5RX	Port	AWO <sup>a</sup>	-		
WUFL029	WUFMSKL029	WUFCL028	INTFCN0REC	FCN0	ISO0	CKSCLK_033		
WUFL030	WUFMSKL030	WUFCL030	INTFCN1REC	FCN1	ISO0	CKSCLK_033		
WUFL031	WUFMSKL031	WUFCL031	SEQWU	SEQ0	AWO			

Though the CAN Controllers FCNn reside on the Isolated-Area-0, the CAN bus receive inputs FCNnRX can be selected as a wake-up source in any DEEPSTOP mode.

Table 8-3 Wake-up factors registers assignments (WUFM0/WUFMSKM0/WUFCM0) (1/2)

Assignment of	f WUFM0/WUFMS	KM0/WUFCM0	Wake-up source				
	register bits		Wake up event	Module	Power area	Domain clock	
WUFM002	WUFMSKM002	WUFCM002	INTTAUJ010	TAUJ0	AWO	CKSCLK_A03	
WUFM003	WUFMSKM003	WUFCM003	INTTAUJ0I1				
WUFM004	WUFMSKM004	WUFCM004	INTTAUJ0I2				
WUFM005	WUFMSKM005	WUFCM005	INTTAUJ013				
WUFM015	WUFMSKM015	WUFCM015	INTWDTA1	WDTA1	ISO0	CKSCLK_007	
WUFM016	WUFMSKM016	WUFCM016	INTFCN2REC	FCN2	ISO0	CKSCLK_033	
WUFM017	WUFMSKM017	WUFCM017	INTLMA10IT	LMA10	ISO0	CKSCLK_011	
WUFM018	WUFMSKM018	WUFCM018	INTLMA10IR				
WUFM019	WUFMSKM019	WUFCM019	INTLMA10IS				

Table 8-3 Wake-up factors registers assignments (WUFM0/WUFMSKM0/WUFCM0) (2/2)

Assignment of	f WUFM0/WUFMS	KM0/WUFCM0	Wake-up source					
	register bits	Wake up event	Module	Power area	Domain clock			
WUFM020	WUFMSKM020	WUFCM020	INTLMA11IT	LMA11	ISO0	CKSCLK_011		
WUFM021	WUFMSKM021	WUFCM021	INTLMA11IR					
WUFM022	WUFMSKM022	WUFCM022	INTLMA11IS					
WUFM023	WUFMSKM023	WUFCM023	INTCSIG4IC	CSIG4	ISO0	CKSCLK_011		
WUFM024	WUFMSKM024	WUFCM024	INTCSIG4IR					
WUFM025	WUFMSKM025	WUFCM025	INTCSIG4IRE					
WUFM026	WUFMSKM026	WUFCM026	INTFCN3REC	FCN3	ISO0	CKSCLK_033		
WUFM027	WUFMSKM027	WUFCM027	INTFCN4REC	FCN4	ISO0	CKSCLK_033		
WUFM028	WUFMSKM028	WUFCM028	INTFCN5REC	FCN5	ISO0	CKSCLK_033		
WUFM029	WUFMSKM029	WUFCM029	INTTAUB010	TAUB0	ISO0	CKSCLK_006		
WUFM030	WUFMSKM030	WUFCM030	INTTAUB0I1					
WUFM031	WUFMSKM031	WUFCM031	INTTAUB0I2					

Table 8-4 Wake-up factors registers assignments (WUFH0/WUFMSKH0/WUFCH0)

Assignment of	WUFMO/WUFMS	KM0/WUFCM0	Wake-up source				
	register bits		Wake up event	Module	Power area	Domain clock	
WUFH000	WUFMSKH000	WUFCH000	INTTAUB013	TAUB0	ISO0	ISO0_6	
WUFH001	WUFMSKH001	WUFCH001	INTTAUB014				
WUFH002	WUFMSKH002	WUFCH002	INTTAUB0I5				
WUFH003	WUFMSKH003	WUFCH003	INTTAUB016				
WUFH004	WUFMSKH004	WUFCH004	INTTAUB017				
WUFH005	WUFMSKH005	WUFCH005	INTTAUB018				
WUFH006	WUFMSKH006	WUFCH006	INTTAUB019				
WUFH007	WUFMSKH007	WUFCH007	INTTAUB0I10				
WUFH008	WUFMSKH008	WUFCH008	INTTAUB0I11				
WUFH009	WUFMSKH009	WUFCH009	INTTAUB0I12				
WUFH010	WUFMSKH010	WUFCH010	INTTAUB0I13				
WUFH011	WUFMSKH011	WUFCH011	INTTAUB0I14				
WUFH012	WUFMSKH012	WUFCH012	INTTAUB0I15				
WUFH013	WUFMSKH013	WUFCH013	WDTA0NMI	WDTA0	AWO	CKSCLK_A07	
WUFH014	WUFMSKH014	WUFCH014	WDTA1NMI	WDTA1	ISO0	CKSCLK_007	

Wake-up by URTEnRX

Though the URTEnRx signals can not be directly used as wake-up factors, external interrupts INTPx can be used instead, since URTEnRX and INTPx are alternative port functions of the same pin.

## 8.2 Stand-by Controller functions

The V850E2/Fx4-G supports following operation respectively stand-by - or power save - modes:

#### HALT mode

HALT mode can be entered from normal run mode by performing the CPU instruction "HALT". This stops the CPU operation, while all clocks continue to operate and all areas remain under power.

#### STOP mode

In STOP mode the clock supply of the entire CPU Subsystem, including the CPU, is stopped. Thus no program is executed in STOP mode. Additionally certain clock supplies of a power domain can be stopped. The selection of the clock to stop respectively continue in STOP mode, is done by the clock selector's stop mask CKSC\_mn.STPMK\_mn.

#### DEEPSTOP mode

In order to reduce power consumption further, the power supply of the Isolated-Area-0 can be switched off. The power supply of the I/O buffer of the isolated area in DEEPSTOP can also be stopped.

#### RIIN

All operation modes with the CPU system on Isolated-Area-0 in operation are called RUN modes.

## Always-On-Area STOP mode

Always-On-Area STOP mode is no separate stand-by mode, but is activated together with

- STOP mode
- DEEPSTOP mode

and means, that Always-On-Area domain clocks CKSCLK\_An can be stopped.

Note that the Always-On-Area's power supply has to be active all the time.

#### 8.2.1 Stand-by Controller signal connections

The Stand-by controller's main signal connections with other microcontroller modules is shown in the diagram below.




Figure 8-1 Stand-by Controller main signal connections

Wake-up events Wake-up events are used from various other modules. Each wake-up event and factors can be separately enabled to wake-up from stand-by mode, and thus becomes a wake-up factor.

> Refer to the wake-up factor tables in the first section of this chapter under the key word "Wake-up factors".

### Power supply control signals

If the Isolated-Area-0 area is set into DEEPSTOP mode, the Stand-by Controller generates following signal towards the Power Sequencer in order to switch off the power supply of the Isolated-Area-0:

DPSTPREQ is asserted, when the Isolated-Area-0 is set in DEEPSTOP

Refer to the chapter 24 "Power Supply" on page 1211 for details concerning the Power supply control.

## signals

Clock Controller Upon entering stand-by mode or wake-up from DEEPSTOP the Stand-by Controller generates following signals towards the Clock Controller:

- STPREQ is asserted upon entering STOP or DEEPSTOP mode and is used to stop clock generators and the Isolated-Area-0 and Always-On-Area domain clocks.
- DPSTPWU is asserted upon wake-up from DEEPSTOP and is used to reset the Isolated-Area-0 clock selectors.
- WUOSCSTA can optionally be asserted, when the MainOsc shall start operation upon wake-up from a stand-by mode. The generation of WUOSCSTA is controlled by the OSCWUFMSK.

Refer to the 7 "Clock Controller" on page 254 chapter for details about the Clock Controller behaviour in stand-by.

### 8.2.2 Stand-by modes control

This section describes how the microcontroller is set into stand-by mode.

#### (1) HALT mode control

The HALT mode has no influence on any power or clock domain. Thus this mode is not subject to this chapter. Refer to the document "V850E2 32-bit Microprocessor Core Architecture" for details concerning the HALT mode.

### (2) STOP and DEEPSTOP control

STOP and DEEPSTOP control is accomplished by the stand-by control register PSC0.

The power save control registers PSC0 holds bits to

- select a stand-by mode and initiate its entry (PSC0POF, PSC0STP)
- control the I/O buffers of the Isolated-Area-0 (PSC0IOHLDSET, PSC0IOHLDMSK, PSC0IOHLDCLR), for details refer to the section "I/O buffer control" in this chapter
- · control the power-down and -up process for DEEPSTOP mode entry and wake-up (PSC1REGSTP), for detail refer to the chapter 24 "Power Supply" on page 1211.

## entry

Stand-by mode To enter a stand-by mode the stand-by mode trigger bit PSC0STP has to be set to 1.

> Whether STOP or DEEPSTOP mode is entered by PSC0STP = 1, is determined by the power-off selection bit PSC0POF:

- PSC0STP = 1 and PSC0POF = 0: STOP mode
- PSC0STP = 1 and PSC0POF = 1: DEEPSTOP mode

The following table gives an overview about the stand-by control options:

Table 8-5 Stand-by modes control

Power domain	PSC0STP = 1				
i ower domain	PSC0POF = 0	PSC0POF = 1			
Always-On-Area	STOP	STOP			
Isolated-Area-0	STOP	DEEPSTOP			

#### (3) Stand-by status

The status of each power domain can be evaluated by use of the power status register PWS0. This register holds bits, indicating the status of the Isolated-Area-0.

- operational or stand-by mode
  - PWS0PSS = 0: Isolated-Area-0 and Always-On-Area are not in stand-by
  - PWS0PSS = 1: Isolated-Area-0 Isolated-Area-0 and Always-On-Area are in stand-by respectively transition to stand-by ongoing
- I/O buffer hold mode (PWS0IOHOLD)

#### 8.2.3 Stand-by modes overview

The clock and power supply options are summarized in the table below.

Table 8-6 Stand-by modes overview

Mode	Always-On Isolated		l-Area-0			
Wiode	Clock	Power	Clock			
RUN	not stopped	on	not stopped			
	PSC0STP=0					
STOP	stopped	on	stopped			
	PSC0STP=1, PSC0POF=0					
DEEPSTOP	stopped	off	stopped			
	PSC	COSTP=1, PSC0POF	<sup>-</sup> =1			

- **Notes** 1. The clock status in the above table has the following meaning:
  - "not stopped":

The clock selectors of the respective power domain do not receive a stop request. Thus its status are not changed.

"stopped":

The clock selectors of the respective power domain receive a stop request. Thus a certain clock domain clock is stopped, if the clock stop is unmasked by  $CKSC_mn.STPMK_mn = 0$ .

Refer to the section 7.4 "Clock Selection" on page 273 for details concerning clock stop masking.

- 2. The power status in the above table has the following meaning:

The power supply of the Isolated-Area-0 is retained.

off:

The power supply of the Isolated-Area-0 is switched off.

Stand-by and On-Chip Debug Setting the device in STOP or DEEPSTOP mode is not possible, if the microcontroller is operated under control of an On-Chip Debugger.

## 8.2.4 Clock generators in stand-by

Following table shows the status of the various clock generators in the different stand-by modes.

Table 8-7 Clock sources in power-save modes

	Always-On			Isolated-Area-0
Mode	Low Speed IntOsc	High Speed IntOsc	MainOsc	PLL0
RUN	enabled	not stopped	not stopped	not stopped
STOP		stopped	stopped	stopped
DEEPSTOP		stopped	stopped	off

**Note** The clock generator status in the above table has the following meaning:

• "not stopped":

The respective clock generator does not receive a stop request and its status is not changed. Thus it remains stopped when it was stopped or is operating in stand-by mode, when it was enabled.

"stopped":

The respective clock generator receives a stop request. Thus it is stopped, if the clock stop is unmasked by the associated stop request enable bit

- MOSCE.MOSCESTPMK = 1 for the MainOsc
- ROSCE.ROSCESTPMK = 1 for the High Speed IntOsc
- PLLE0.PLLEkSTPMK = 1 for the PLL0

Refer to the section 7.3 "Clock Generators" on page 263 for details concerning clock stop masking.

"off":

The power supply of the PLL0, which is located on the Isolated-Area-0, is switched off in DEEPSTOP mode.

#### (1) Module clocks during transition to stand-by mode

If Isolated-Area-0 is set in any stand-by mode, the domain clocks CKSCLK\_0n of all modules on Isolated-Area-0 must be

- either active, i.e. the clock source, selected by the clock ID CKSC\_0n.CKSCID[30:0], must be active
- or stopped by setting CKSC\_0n = 0.

Caution

Do not set Isolated-Area-0 in stand-by mode, if any module on Isolated-Area-0 is connected to a non-active clock.

### 8.2.5 Wake-up

#### (1) Wake-up events

Following wake-up events are provided to leave a stand-by mode:

Table 8-8 Wake-up events

Mode	Reset	NMI	INTLVI	INTPx <sup>a</sup>	Functional module on power domain <sup>ab</sup>	CAN reception FCNnRX <sup>a</sup>	OCD
STOP	yes	yes	yes	yes	operating on AWO	yes	yes
					<ul> <li>operating on Iso0</li> </ul>		
DEEPSTOP	yes	yes	yes	yes	operating on AWO	yes	yes

The effective wake-up event must be available as a wake-up factor. Refer to the wake-up factor tables in the first section of this chapter under the key word "Wake-up factors".

HALT mode The wake-up events that terminate the HALT mode are described in the document "V850E2 32-bit Microcontroller Core Architecture". wake-up

# INTPx wake-up

**External interrupts** All external interrupts INTPx can terminate all stand-by modes. If an external interrupt INTPx shall be used to wake-up from a DEEPSTOP mode, the analog filter of INTPx must be configured for edge detection (FCLAnINTm = 0). Refer to the section 2.6 "Port Filters Functional Description" on page 95 for details.

#### CAN FCNnRX wake-up

A falling edge of a CAN reception signal FCNnRX can generate a wake-up from stand-by mode. For further information about CAN wake-up refer to the section "Stand-by Modes" in the chapter "CAN Controller (FCN)". If FCNnRX wakes up from DEEPSTOP mode, the FCNnRX interrupt service routine is not processed. In this case the FCNnRX is only used as a wake-up factor, thus is not part of any data communication via the CAN interface.

#### **Functional modules** interrupt wake-up

Interrupts from a functional module can generate a wake-up, provided

- the functional module is not located on Isolated-Area-0 in DEEPSTOP mode (power of Isolated-Area-0 is switched off) and
- · the functional module is supplied with its operation clock (clock stop is masked by CKSC\_mn.STPMK\_m0 = 1) and
- the functional module event is enabled as a wake-up factor (refer to the wake-up factor tables in the first section of this chapter under the key word "Wake-up factors)

The functional module to issue a wake-up event must be supplied with its clock from the Clock Controller. If its clock domain is subject to the STOP mode, the stand-by mode request must be masked (CKSC\_mn.STPMK\_mn = 1), thus the clock for the functional module remains in operation during stand-by mode.

#### On-Chip Debug wake-up

The On-Chip Debug unit (OCD) is generating a wake-up event while the microcontroller runs the application program in following cases:

- · the debugger issues a stop request
- · a breakpoint is hit

In either case any stand-by mode is terminated, provided the OCD debug event is enabled as a wake-up factor via the WUFMSKH register.

Caution If the OCD wake-up event is disabled, it is not possible to wake-up the microcontroller from stand-by mode by a manual stop via the debugger. Thus it is recommended to enable the OCD wake-up for terminating all standby modes by setting

WUFMSKH0.WUFMSKH015 = 0.

#### (2) Wake-up control

All wake-up events can be separately enabled to trigger a wake-up from standby mode by means of a set of wake-up factors control registers:

- WUFMSKLO, WUFMSKMO, WUFMSKHO = WUFMSK[L,M,H]O
- WUFLO, WUFMO, WUFHO = WUF[L,M,H]O
- WUFCL0, WUFCM0, WUFCH0 = WUFC[L,M,H]0.
- Wake-up mask registers: WUFMSK[L,M,H]0 Each bit of these registers is assigned to a certain wake-up event. Wake-up by this event is enabled if its mask bit WUFMSK[L,M,H]0.WUFMSK[L,M,H]0[31:0] is set to 0. Upon occurrence of the enabled wake-up event the microcontroller is woken up.
- Wake-up factor registers: WUF[L,M,H]0 Upon occurrence of an unmasked wake-up event, the associated wake-up factor flag WUF[L,M,H]0.WUF[L,M,H]0[31:0] is set to 1. By use of this register the application program can identify the wake-up source.
- Wake-up factor clear registers: WUFC[L,M,H]0 In order to reset a wake-up factor flag WUF[L,M,H]0[31:0] of a wake-up factor register, its assigned bit WUFC[L,M,H]0.WUFC[L,M,H]0[31:0] has to be set to 1.

#### Notes

- 1. The wake-up factor flags in the wake-up factors registers WUF[L,M,H]0 indicate only the occurrence of a wake-up factor.
  - Thus an asserted wake-up factor flag does not mean, that the transition from stand-by to operation mode of the concerned power domain is already accomplished.
  - Refer to 3 "Stand-by status" on page 328 for information how to check the stand-by and operational status.
- 2. If an interrupt event can also be used as a wake-up event, and this wakeup event is not masked (WUFMSK[L,M,H]0[31:0] = 0), the occurrence of this interrupt event sets also its wake-up factor flag WUF[L,M,H]0[31:0], even if the device is not in stand-by mode.

#### (3) CPU wake-up interrupt factor processing

Depending on the stand-by mode, the CPU has to react on wake-up by an interrupt differently:

#### STOP mode

If the microcontroller is woken up from STOP mode, the wake-up interrupt event sets an interrupt request flag (ICn.RFn = 1), provided the interrupt event was not masked (ICn.MKn = 0).

Thus normal interrupt acknowledge can be performed, after interrupt acknowledgement has been enabled by the "EI" instruction.

#### DEEPSTOP mode

If the microcontroller is woken up from DEEPSTOP mode, the wake-up interrupt event is not recorded as an interrupt request, i.e. no interrupt request flag ICn.RFn = 1 is set.

Thus the CPU has to read the wake-up factor registers WUF[L,M,H]0 to evaluate the wake-up interrupt event and proceed accordingly.

#### (4) MainOsc wake-up

The MainOsc can be automatically started with the wake-up from stand-by. For that purpose the Stand-by Controller generates the wake-up oscillator start signal WUOSCSTA towards the Clock Controller, that starts the MainOsc.

Every wake-up factor, i.e. a wake-up event with its mask WUFMSK[L,M,H]0n cleared, can start the MainOsc.

A control bit in the OSCWUFMSK register allow to select whether to start also the MainOsc upon wake-up:

- OSCWUFMSK.OSCWUFMSK00 = 0 enables the MainOsc start with wake-up.
- OSCWUFMSK.OSCWUFMSK00 = 1 disables the MainOsc start with wake-up.




Figure 8-2 MainOsc start and wake-up

#### (a) MainOsc operating before stand-by

If the MainOsc was operating before stand-by, it is operating also after wake-

The behaviour of the MainOsc during stand-by mode is determined by the MainOsc's stop mask MOSCE.MOSCESTPMK.

Note The MainOsc's start refers to the start of their stabilization counter.

STOP mode In case of STOP mode the MainOsc wake-up mask OSCWUFMSK00 has no influence.

If stopped during STOP mode, the MainOsc is started at wake-up.

Table 8-9 MainOsc operating before STOP mode

MOSCE STPMSK	During DEEPSTOP	OSCWUFMSK00	Comment	After wake-up
1	operating	X	MainOsc remains in operation	operating
0	stopped		MainOsc is restarted at wake-up	

**DEEPSTOP mode** In case of DEEPSTOP mode the MainOsc's wake-up mask OSCWUFMSK00 has an influence on the time the MainOsc is started, as shown in the figure below.




Figure 8-3 OSCWUFMSK effect on MainOsc start time

If the MainOsc wake-up factor mask is not set (OSCWUFMSK00 = 0), the MainOsc is started upon DEEPSTOP wake-up (DEEPSTOP request signal DPSTPREQ is de-asserted).

Thus the MainOsc is started before the Power Sequencer has switched on the Isolated-Area-0 power supply ISO0VDD and released its reset ISO0RES.

If the MainOsc wake-up factor mask is set (OSCWUFMSK00 = 1), the MainOsc is started if the power supply of the Isolated-Area-0 (ISO0VDD) is switched on and it is released from reset.

Refer to the chapter 24 "Power Supply" on page 1211 for detailed information about the Power Sequencer and the wake-up procedures from DEEPSTOP mode.

Table 8-10 MainOsc operating before DEEPSTOP mode

MOSCE STPMSK	During DEEPSTOP	OSCWUFMSK00	Comment	After wake-up
1	operating	X	MainOsc remains in operation	operating
0	stopped	1	MainOsc is restarted at Isolated-Area-0 power on (<2>)	
		0	MainOsc is restarted at wake-up (<1>)	

#### (b) MainOsc stopped before stand-by

If the MainOsc was stopped before stand-by, it remains stopped in stand-by in any case.

The MainOsc's stop mask MOSCE.MOSCESTPMK has no impact.

Depending on the MainOsc wake-up mask OSCWUFMSK00 the MainOsc may remain stopped or start automatically, as shown in the table below:

Table 8-11 MainOsc stopped before stand-by

MOSCE STPMSK	During DEEPSTOP	OSCWUFMSK00	Comment	After wake-up
Х	stopped	1	MainOsc wake-up masked, no automatic start	stopped
	0		MainOsc wake-up unmasked, automatic start at wake-up	operating

For details about the MainOsc control refer to the description of the MainOsc in the chapter 7 "Clock Controller" on page 254.

#### 8.2.6 I/O buffer control

This section describes the behaviour of the I/O buffers during various stand-by modes.

**Note** The buffers of the port groups P0, P5 and JP0, which reside on the Always-On-Area, always remain in their active state, independent of any stand-by mode.

#### (1) I/O buffer hold state

If an I/O buffer is set into I/O buffer hold state, the state of the buffer is frozen. Thus its input and/or output remains in the state before entering I/O buffer hold state. No external or internal signal can change its state, until the I/O buffer hold state is terminated.

Besides I/O buffer hold states during stand-by modes, the application software can also set all buffers of the Isolated-Area-m into I/O buffer hold state via the power save control registers PSC0:

- PSC0.PSC0IOHLDSET = 1: Isolated-Area-0 buffers enter I/O buffer hold state
- PSC0.PSC0IOHLDSET = 0: Isolated-Area-0 buffers terminate I/O buffer hold state

Note The I/O buffers of the port groups P0 and JP0, which are located on the Always-On-Area, do not support the I/O hold function.

#### (2) I/O buffers during STOP mode

The I/O buffers of areas in STOP mode (clock has been stopped) remain in their configuration. Since the functional module or port function, that is connected to the I/O buffer, also remains in the state before entering STOP mode, it still controls the I/O buffer.

#### (3) I/O buffers during DEEPSTOP mode

The I/O buffers of Isolated-Area-0 in DEEPSTOP are changing into I/O buffer hold state by default, thus the buffer status is not changed.

After wake-up the user application has to re-configure the peripheral or port function, that generates the signals connected to a certain I/O buffer. Afterwards the I/O buffer hold state has to be terminated by setting PSC0.PSC0IOHLDCLR = 1.

After setting this I/O buffer hold clear function trigger the concerned I/O buffer operates as configured by the peripheral or port function.

The automatic change to I/O buffer hold state upon entering DEEPSTOP mode can be suppressed via the power save control registers PSC0:

- PSC0.PSC0IOHLDMSK = 0: Isolated-Area-0 buffers enter I/O buffer hold state in DEEPSTOP
- PSC0.PSC0IOHLDMSK = 1: Isolated-Area-0 buffers do not enter I/O buffer hold state in DEEPSTOP



#### 8.2.7 **Mode transitions**

Note Following abbreviations are used in the figure above:

• AWO: Always-On-Area

• Iso0: Isolated-Area-0

### (1) Stand-by mode transitions

The following diagram shows the possible transition between the various operation and stand-by modes.




Figure 8-4 Stand-by mode transitions

## 8.3 Stand-by modes entry and exit example flows

In the following some recommended example flows are shown how to enter and exit stand-by modes.

#### **Cautions**

- 1. Make sure that all modules, which are subject to a stand-by mode are not in operation before starting stand-by mode preparations.
- 2. If you intend to stop any clock sources (High Speed IntOsc, MainOsc, PLL0) before entering any stand-by mode, make one of the following provisions:
  - Make sure to switch clock domains using a clock source to be stopped to another clock source, that remains active.
  - Stop the respective clock domains by setting the CKSC\_mn register to 0.

#### STOP mode 8.3.1

In STOP mode selectable domain clocks of the Always-On-Area (CKSCLK\_An) and Isolated-Area-0 (CKSCLK\_0n) can be stopped.

#### (1) STOP preparation

Depending on the succession of the STOP mode preparation steps, early occurring wake-up events, to be used as valid wake-up factors, may be discarded or saved as wake-up factors.

Here only one option for preparing the STOP mode is described. Refer to the section "Application hint: Handling of wake-up events during stand-by mode preparation" below for other options.

Stop all DMA Controller (DMAC) and interrupt activities.

Interrupts Disable interrupt acknowledgement by the CPU instruction "DI".

Interrupt handling, in particular interrupt masking, has no influence on the wake-up behaviour. However if wake-up interrupts shall launch automatic interrupt acknowledgement after wake-up, proceed as follows:

- Clear the interrupt flags (ICn.RFn = 0) and
  - mask non-wake-up interrupts (ICn.MKn = 1)
  - unmask wake-up interrupts (ICn.MKn = 0).

## domain clocks

- Select the clock domains to stop or continue operation during STOP. Set the clock stop masks:
  - CKSC mn.STPMK mn = 1: domain clock CKSCLK\_mn operates during STOP mode
  - CKSC\_mn.STPMK\_mn = 0: domain clock CKSCLK\_mn stops during STOP mode.

# clock generators

- Prepare Choose clock generators to operate respectively stop during stand-by mode (by MOSCE.MOSCESTPMK, ROSCE.ROSCESTPMK, PLLE0.PLLE0STPMK bits).
  - Choose if the MainOsc shall be automatically started upon a wake-up from selected isolated areas via the OSCWUFMSK register.

Note Make sure that clock generators, used as the clock source for domain clocks CKSCLK mn, which shall not stop in stand-by mode (CKSC mn.STPMK mn = 1), must also not be stopped in stand-by.

- Wake-up factors Clear wake-up factor flags in the WUF[L,M,H]0 registers (by WUFC[L,M,H]0n = 1 in WUFC[L,M,H]0 registers) and
  - mask non-wake-up factors (WUFMSK[L,M,H]0n = 1 in WUFMSK[L,M,H]0 registers)
  - unmask wake-up factors to allow them to issue a wake-up (WUFMSK[L,M,H]0n = 0 in WUFMSK[L,M,H]0 registers).

Caution If any previously set wake-up factor flag remains set in WUF[L,M,H]0 when starting transition to stand-by mode, an early wake-up will immediately occur and the microcontroller will not enter stand-by mode.

#### (2) STOP entry

- Set PSC0.PSC0POF = 0 and PSC0.PSC0STP = 1 to trigger Isolated-Area-0 transition to STOP mode.
- Since PWS0.PWS0PSS turns immediately to "1" after PSC0STP = 1, run an infinite loop by waiting for PWS0.PWS0PSS = 0.
- While the CPU remains in the infinite loop, transition STOP starts.
- When transition to STOP mode is completed, all domain clocks are stopped, if their stop mask is not set (CKSC\_mn.STPMK\_mn = 0). The CPU is stopped in any case.

#### (3) Wake-up before STOP completion (early wake-up)

If a wake-up occurs before the transition to DEEPSTOP is completed, PWS0.PWS0PSS is set to 0 and the infinite loop is left, before the Isolated-Area-0 set in STOP mode. Wake-up service can start immediately.

#### (4) Wake-up service

- The wake-up factor is evaluated via the wake-up factor flags, which shall be cleared afterwards.
- If the wake-up factor was an interrupt, the interrupt request is stored in the Interrupt Controller and can be acknowledged after interrupt acknowledgement is enabled by the "EI" instruction, if it is unmasked.
- If the wake-up factor was not an interrupt, the wake-up service routine may be called.




Figure 8-5 Recommended flow of STOP mode

#### 8.3.2 DEEPSTOP mode

In DEEPSTOP mode the power supply of the Isolated-Area-0 is switched off. Selectable Always-On-Area domain clocks CKSCLK An are stopped. Note that also the PLL0 is stopped in DEEPSTOP. This requires to change all Isolated-Area-0 and Always-On-Area domain clocks (CKSCLK\_0n, CKSCLK An) to an active non-PLL0 clock source or to stop the clock domain prior to DEEPSTOP mode.

#### (1) DEEPSTOP preparation

Depending on the succession of the DEEPSTOP mode preparation steps, early occurring wake-up events, to be used as valid wake-up factors, may be discarded or saved as wake-up factors.

Here only one option for preparing the DEEPSTOP mode is described. Refer to the section "Application hint: Handling of wake-up events during stand-by mode preparation" below for other options.

• Stop all DMA Controller (DMAC) and interrupt activities.

**Interrupts** Disable interrupt acknowledgement by the CPU instruction "DI".

Interrupt handling, in particular interrupt masking, has no influence on the wake-up behaviour. However if wake-up interrupts shall launch automatic interrupt acknowledgement under certain wake-up conditions (refer to 3 "Wake-up before DEEPSTOP completion (early wake-up)" on page 342), proceed as follows:

- Clear the interrupt flags (ICn.RFn = 0) and
  - mask non-wake-up interrupts (ICn.MKn = 1)
  - unmask wake-up interrupts (ICn.MKn = 0).

# Iso0 clocks

- Prepare Change all Isolated-Area-0 domain clocks CKSCLK\_0n
  - to a currently active clock sources, which is not derived from PLLO, or
  - stop the respective clock domains by setting the CKSC On register to 0.

# **AWO clocks**

- Prepare Select the Always-On-Area clock domains to stop or continue operation during DEEPSTOP. Set the clock stop masks:
  - CKSC An.STPMK = 1: domain clock CKSCLK\_An operates during DEEPSTOP mode
  - CKSC An.STPMK = 0: domain clock CKSCLK\_An stops during DEEPSTOP mode.
  - Change all Always-On-Area domain clocks CKSCLK\_An to currently active clock sources, which are not derived from any PLL, or stop the clock domains by CKSC\_An.CKSCID\_An =  $0000_{H}$ .

# clock generators

- Prepare Choose clock generators to operate respectively stop during stand-by mode (by MOSCE.MOSCESTPMK, ROSCE.ROSCESTPMK bits).
  - Choose if the MainOsc shall be automatically started upon a wake-up from selected isolated areas via the OSCWUFMSK register.

- Wake-up factors Clear wake-up factor flags in the WUF[L,M,H]0 registers (by WUFC[L,M,H]0n = 1 in WUFC[L,M,H]0 registers) and
  - mask non-wake-up factors (WUFMSK[L,M,H]0n = 1 in WUFMSK[L,M,H]0 registers)
  - unmask wake-up factors to allow them to issue a wake-up (WUFMSK[L,M,H]0n = 0 in WUFMSK[L,M,H]0 registers).

#### Caution

If any previously set wake-up factor flag remains set in WUF[L,M,H]0 when starting transition to stand-by mode, an early wake-up will immediately occur and the microcontroller will not enter stand-by mode.

#### (2) DEEPSTOP entry

- Set PSC0.PSC0POF = PSC0.PSC0STP = 1 to trigger transition to DEEPSTOP mode.
- Since PWS0.PWS0PSS turns immediately to "1" after PSC0STP = 1, run an infinite loop by waiting for PWS0.PWS0PSS = 0.
- While the CPU remains in the infinite loop, transition to DEEPSTOP starts.

#### (3) Wake-up before DEEPSTOP completion (early wake-up)

If a wake-up occurs before the transition to DEEPSTOP is completed, PWS0.PWS0PSS is set to 0 and the infinite loop is left, before the Isolated-Area-0 power supply is switched off.

Proceed as described in 5 "DEEPSTOP wake-up processing" on page 343.

#### (4) Wake-up after DEEPSTOP completion

When transition to DEEPSTOP mode is completed, the power supply for Isolated-Area-0, i.e. also for the CPU, is switched off. Thus the CPU starts from its reset state upon wake-up.


- The reset cause can be evaluated in the following succession:
  - If any reset flag in the RESF register is set, the reset flag in RESF indicates the reset cause.
  - If no wake-up factor flag is set in WUF[L,M,H]0 registers, a power-up reset (Power-On-Clear or debugger reset) occurred.
  - If non of the above reset causes apply, the reset was caused by a DEEPSTOP wake-up.

#### (5) DEEPSTOP wake-up processing

• Since the Isolated-Area-0 was reset, the CPU conducts complete initialization of Isolated-Area-0.

- **Iso0 ports** Isolated-Area-0 port buffer operation is resumed by
  - configuration of the Iso0 ports
  - release of the Iso0 I/O buffers hold (PSC0.PSC0IOHLDCLR = 1)

- Wake-up service
   The wake-up factor is evaluated via the wake-up factor flags, which can be cleared afterwards.
  - According to the evaluated wake-up factor from the WUF[L,M,H]0 registers, the user program may have to serve the concerned wake-up. Note that also a wake-up interrupt does not generate an interrupt request towards the CPU after wake-up from DEEPSTOP mode, so an interrupt is not acknowledged automatically after enabling interrupt acknowledgement by the "EI" CPU instruction.



Recommended flow of DEEPSTOP mode Figure 8-6

# 8.3.3 Application hint: Handling of wake-up events during stand-by mode preparation

This application hint describes in more detail how the stand-by mode preparation determines, at which point of the flow wake-up events provoke an early wake-up or are discarded.

Wake-up interrupts set their interrupt request flag (the related interrupt control register bit ICn.RFn), however not all wake-up events are interrupts.

Additionally in case of DEEPSTOP mode, all interrupt request flags will be discarded, if the microcontroller completely enters DEEPSTOP mode.

Thus the occurrence of *all* wake-up events during stand-by mode preparation can only be saved as wake-up flags in the wake-up factor registers WUF[L,M,H]0. Wake-up servicing can then be performed after wake-up from stand-by mode by evaluating the wake-up factor registers.

It depends on the application requirements, after which step of the stand-by entry procedure wake-up events must be recorded and served. In the following two different flows are described as examples.

# Non wake-up interrupts

All examples assume that interrupts, which shall not be used for wake-up, in particular all interrupts related to modules

- on an isolated area to enter DEEPSTOP
- · which are to be stopped in a STOP mode,

are deactivated in the first step of the stand-by mode preparation. As these interrupts will be masked as interrupts and wake-up events afterwards, they shall not occur.

#### (1) Discarding wake-up events during stand-by preparation

The following diagram shows a stand-by preparation flow, where all wake-up events, occurring during the stand-by preparation sequence, are discarded and will not be served after stand-by wake-up.




Figure 8-7 Discarding wake-up events during stand-by preparation

#### <1> Wake-up interrupts

- are not masked, but not acknowledged yet (because of "DI"),
- are also not saved as wake-up, because wake-up flags WUF[L,M,H]0 are cleared later in <2>.
- <1> <2> During <1> and <2> all occurring wake-up events are discarded, thus will neither cause a wake-up nor any wake-up service routine after stand-by wake-up.
  - <2> Since wake-up events are unmasked, their occurrence will be saved in the wake-up flag registers WUF[L,M,H]0 from now on.
  - <3> If an unmasked wake-up event is registered in WUF[L,M,H]0 before stand-by mode is completely entered, an early wake-up will occur.
  - <4> All unmasked wake-up events occurring after stand-by mode was completely entered terminate the stand-by mode.

#### (2) Saving wake-up events during stand-by preparation

The following diagram shows a stand-by preparation flow, where wake-up events are registered as wake-up factors already during the stand-by preparation sequence.




Figure 8-8 Saving wake-up events during stand-by preparation

- <1> All intended wake-up events are unmasked here, thus they will be saved as wake-up factors in the WUF[L,M,H]0 registers upon occurrence and will cause an early wake-up later on.
- <1> <2> In case wake-up interrupts are already enabled (ICn.MKn = 0), they will be served.
  Since a wake-up interrupt is served here and is also registered as a wake-up factor, the related wake-up factor must be cleared via the WUFC[L,M,H]0 registers in this interrupt service routine. Otherwise it remains registered as a wake-up factor and may be served a second time after stand-by wake-up.
  - <2> After disabling interrupt service in general (DI) and masking all non wake-up interrupts all wake-up events are only saved as wake-up factors in WUF[L,M,H]0 and cause an early wake-up later on.
  - <3> All unmasked wake-up events occurring after stand-by mode was completely entered terminate stand-by mode.

## 8.4 Stand-by Controller Registers

This section contains a description of all the registers of the Stand-by Controller.

### 8.4.1 Writing to protected registers

Write protected registers are protected from inadvertent write access due to erroneous program execution, etc.

Following Stand-by Controller registers feature this special write protection:

• Power save control registers PSC0

Refer to the section "3.11 "Write protected Registers" on page 135 for a detailed description how to write to write protected registers.

### 8.4.2 Stand-by Controller registers overview

The Stand-by Controller is controlled and operated by the following registers:

Table 8-12 Stand-by Controller register overview

Register Name	Shortcut	Address				
Power save registers:						
Power save control register 0	PSC0	FF42 0000 <sub>H</sub>				
Power status register 0	PWS0	FF42 0004 <sub>H</sub>				
Wake-up factor control registers:						
Wake-up factor register L	WUFL0	FF42 0100 <sub>H</sub>				
Wake-up factor register M	WUFM0	FF42 0110 <sub>H</sub>				
Wake-up factor register H	WUFH0	FF42 0120 <sub>H</sub>				
Wake-up factor mask register L	WUFMSKL0	FF42 0104 <sub>H</sub>				
Wake-up factor mask register M	WUFMSKM0	FF42 0114 <sub>H</sub>				
Wake-up factor mask register H	WUFMSKH0	FF42 0124 <sub>H</sub>				
Wake-up factor clear register L	WUFCL0	FF42 0108 <sub>H</sub>				
Wake-up factor clear register M	WUFCM0	FF42 0118 <sub>H</sub>				
Wake-up factor clear register H	WUFCH0	FF42 0128 <sub>H</sub>				
Oscillators wake-up registers:						
Oscillator wake-up mask register	OSCWUFMSK	FF42 01A4 <sub>H</sub>				

#### 8.4.3 Stand-by Controller control registers details

#### (1) PSC0 - Power save control register 0

This register controls the stand-by modes.

**Protection** 

Writing to this register is protected by a special sequence of instructions by

using the protection command register PROTCMD2.

Refer to the section "Write protected Registers" in the chapter "CPU System Functions" for a detailed description how to write to write protected registers.

This register can be read/written in 32-bit units. Access

Address FF42 0000<sub>H</sub>

Initial Value 0000 0000<sub>H</sub>. This register is initialized by a system reset SYSRES.

31	30	29	28	27	26	25	24
0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
15	14	13	12	11	10	9	8
0	0						
U	0	0	0	0	0	0	0
R/W	R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W
	_	_	_	_	_	_	
	_	_	_	_	_	_	
R/W	R/W 6 PSC0	R/W 5 PSC0	R/W	R/W 3 PSC0	R/W	R/W  1  PSC0	R/W 0 PSC0
R/W 7	R/W 6	R/W 5	R/W 4	R/W 3	R/W 2	R/W	R/W 0

The default value "0" of bit 4 of PSC0 must be changed to "1", when using DEEPSTOP mode.

#### Caution

The default value "0" of bit 4 of PSC0 must be changed to "1", when using DEEPSTOP mode.

Table 8-13 PSC0 register contents (1/2)

Bit position	Bit name	Function
6	PSC0 IOHLDSET	Isolated-Area-0 I/O buffer hold function trigger 0: terminate Isolated-Area-0 I/O buffer hold function 1: enter Isolated-Area-0 I/O buffer hold function Read value of this bit is always "0".
5	PSC0 IOHLDMSK	Isolated-Area-0 I/O buffer hold function mask 0: enable Isolated-Area-0 I/O buffer hold function 1: disable Isolated-Area-0 I/O buffer hold function If the PSC0IOHLDMSK = 1, the I/O buffers of Isolated-Area-0 do not go into hold mode during DEEPSTOP mode.
4	Bit 4	The default value "0" of bit 4 of PSC0 must be changed to "1", when using DEEPSTOP mode.

Table 8-13 PSC0 register contents (2/2)

Bit position	Bit name	Function
3	PSC0 IOHLDCLR	Isolated-Area-0 I/O buffer hold clear function trigger 0: no function 1: clear I/O buffer hold function Reading of this bit returns always 0.  Note: Setting PSC0IOHLDCLR = 1 clears the I/O hold state of all Isolated-Area-0 buffers, independent of how I/O buffer hold was entered: either by setting
1	PSC0	PSC0IOHLDSET = 1 or automatically during transition to DEEPSTOP mode.  Isolated-Area-0 power-off, i.e. DEEPSTOP, selection
'	POF	O: Isolated-Area-0 power remains on during stand-by mode (= STOP)  1: Isolated-Area-0 power switched off during stand-by mode (= DEEPSTOP)
0	PSC0 STP	Always-On-Area and Isolated-Area-0 stand-by mode trigger 0: no function 1: Always-On-Area and Isolated-Area-0 enter stand-by mode Reading of this bit returns always 0.  Upon entering stand-by mode with PSC0STP = 1,
		<ul> <li>Always-On-Area always enters STOP mode</li> <li>Isolated-Area-0 enters STOP (if PSC0POF = 0) or DEEPSTOP (if PSC0POF = 1) mode</li> </ul>

### (2) PWS0 – Power status register 0

This register shows the stand-by mode status of the Isolated-Area-0.

Access This register can be read in 32-bit units.

Address FF42 0004<sub>H</sub>

 $\label{eq:local_equation} \textbf{Initial Value} \quad 0000\ 0001_{\text{H}}.\ \textbf{This register is initialized by a system reset SYSRES}.$ 

	31	30	29	28	27	26	25	24
	0	0	0	0	0	0	0	0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
_	23	22	21	20	19	18	17	16
	0	0	0	0	0	0	0	0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	15	14	13	12	11	10	9	8
	0	0	0	0	0	0	0	0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	7	6	5	4	3	2	1	0
	PWS0	6	5 0	0	0	0	PWS0	0

Table 8-14 PWS0 register contents

Bit position	Bit name	Function
7	PWS0 PSS	Stand-by status:  0: microcontroller is in RUN mode  1: microcontroller is in the transition to or is in stand-by mode  PWS0PSS is set to 1 immediately after stand-by mode trigger was issued  (PSC0.PSC0STP = 1). Thus PWS0PSS = 1 indicates the state of transition to stand-by mode and the stand-by mode status.  If the stand-by mode was entered, the CPU is also stopped and this register can not be read any more.
1	PWS0 IOHOLD	I/O buffer hold status of Isolated-Area-0 0: I/O buffers of Isolated-Area-0 are not in hold mode 1: /O buffers of Isolated-Area-0 are in hold mode

**Note** This register can not be read in stand-by mode.

### 8.4.4 Wake-up factor controller registers details

#### (1) WUF[L,M,H]0 - Wake-up factor registers

This register informs about the wake-up factor of Isolated-Area-m.

**Notes** 

- 1. For the assignment of the wake-up factors to wake-up factor register bits refer to the key word "Wake-up factors" in the first section of this chapter.
- 2. Wake-up factor bits WUF0n, which are not assigned to a valid wake-up factor, are fixed to 0.
- 3. To clear an asserted bit in this register use the WUFC[L,M,H]0 registers.

Access This register can be read in 32-bit units.

Address WUFL0: FF42 0100<sub>H</sub>

WUFM0: FF42 0110<sub>H</sub>, WUFH0: FF42 0120<sub>H</sub>

Initial Value 0000 0000<sub>H</sub>. This register is initialized by a system reset SYSRES.

31	30	29	28	27	26	25	24
	WUF[L,M,H]0[31:24]						
R	R	R	R	R	R	R	R
23	22	21	20	19	18	17	16
	WUF[L,M,H]0[23:16]						
R	R	R	R	R	R	R	R
15	14	13	12	11	10	9	8
	WUF[L,M,H]0[15:8]						
R	R	R	R	R	R	R	R
7	6	5	4	3	2	1	0
			WUF[	L,M,H]0[7:	:0]		
R	R	R	R	R	R	R	R

Table 8-15 WUF[L,M,H]0 registers contents

Bit position	Bit name	Function
31 to 0	WUF [L,M,H]0n	Indicates occurrence of wake-up factor WUF[L,M,H]0n (n = 0 to 31)  0: wake-up factor WUF[L,M,H]0n did not occur  1: wake-up factor WUF[L,M,H]0n occurred

### (2) WUFMSK[L,M,H]0 - Wake-up factor mask registers

This register enables wake-up factors.

Notes

- 1. For the assignment of the wake-up factors to wake-up factor register bits refer to the key word "Wake-up factors" in the first section of this chapter.
- 2. Wake-up mask bits WUFMSK[L,M,H]0n, which are not assigned to a valid wake-up factor, are fixed to 1.

**Access** This register can be read/written in 32-bit units.

Address WUFMSKL0: FF42 0104<sub>H</sub>

WUFMSKM0: FF42 0114<sub>H</sub>, WUFMSKH0: FF42 0124<sub>H</sub>

**Initial Value** FFFF FFFF<sub>H</sub>. This register is initialized by a system reset SYSRES.

31	30	29	28	27	26	25	24
	WUFMSK[L,M,H]0[31:24]						
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
23	22	21	20	19	18	17	16
			WUFMS	<[L,M,H]0[2	23:16]		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
15	14	13	12	11	10	9	8
	WUFMSK[L,M,H]0[15:8]						
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
7	6	5	4	3	2	1	0
			WUFMS	SK[L,M,H]0	[7:0]		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 8-16 WUFMSK[L,M,H]0 registers contents

Bit position	Bit name	Function
31 to 0	WUFMSK [L,M,H]0n	Enable of wake-up factor WUF[L,M,H]0n 0: wake-up factor WUF[L,M,H]0n enabled 1: wake-up factor WUF[L,M,H]0n disabled

### (3) WUFC[L,M,H]0 - Wake-up factor clear registers

This register clears wake-up factor indicated in the WUF[L,M,H]0 registers.

Notes

- 1. For the assignment of the wake-up factors to wake-up factor register bits refer to the key word "Wake-up factors" in the first section of this chapter.
- 2. Wake-up factor clear bits WUFC[L,M,H]0n, which are not assigned to a valid wake-up factor, must be written with "0".

Access This register can be written in 32-bit units.

Address WUFCL0: FF42 0108<sub>H</sub>

WUFCM0: FF42 0118<sub>H</sub>, WUFCH0: FF42 0128<sub>H</sub>

Initial Value Reading these registers returns always 0000 0000<sub>H</sub>.

31	30	29	28	27	26	25	24
	WUFC[L,M,H]0[31:24]						
W	W	W	W	W	W	W	W
23	22	21	20	19	18	17	16
			WUFC[I	L,M,H]0[23	:16]		
W	W	W	W	W	W	W	W
15	14	13	12	11	10	9	8
	WUFC[L,M,H]0[15:8]						
W	W	W	W	W	W	W	W
7	6	5	4	3	2	1	0
			WUFC	[L,M,H]0[7	ː0]		
W	W	W	W	W	W	W	W

Table 8-17 WUFC[L,M,H]0 registers contents

Bit position	Bit name	Function
31 to 0	WUFC [L,M,H]0n	Clear of wake-up factor WUF[L,M,H]0n of the wake-up factor registers 0: no function 1: clear WUF[L,M,H]0n

### 8.4.5 Oscillator wake-up registers details

#### (1) OSCWUFMSK - Oscillator wake-up mask register

This register controls the start of the MainOsc upon a wake-up factor.

Access This register can be read/written in 32-bit units.

Address FF42 01A4<sub>H</sub>

Initial Value 0000 0001<sub>H</sub>. This register is initialized by a Power-up reset PURES.




Table 8-18 OSCWUFMSK register contents

Bit position	Bit name	Function
0	OSCWUF MSK00	Enables wake-up factor for starting the MainOsc  0: MainOsc starts by wake-up factor  1: MainOsc does not start by wake-up factor

Note If OSCWUFMSK00 = 0, the MainOsc is always started upon wake-up, even if the MainOsc was stopped before the stand-by mode was entered.

## Chapter 9 Wake-up Sequencer (SEQ)

This chapter contains a generic description of the Wake-up Sequencer (SEQ).

The first section describes all properties specific to the V850E2/Fx4-G, such as instances, register base addresses, input/output signal names, etc.

The subsequent sections describe the features that apply to all implementations.

## 9.1 V850E2/Fx4-G SEQ Features

Instances This microcontroller has the following number of instances of the Wake-up

Sequencers.

Table 9-1 Instances of SEQ

Wake-up Sequencer				
Instances	1			
Names	SEQ0			

Instances index n

Throughout this chapter, the individual instances of a Wake-up Sequencers are identified by the index "n" (n = 0), for example, SEQnSCTR for the SEQn control register.

Digital input signal index m

Throughout this chapter, the digital input signals are identified by the index "m". Thus the digital signal inputs are named DPINm.

The valid index "m" for each V850E2/Fx4-G device is given in the table below.

Table 9-2 Digital input signal index m

Index	V850E2/FF4-G V850E2/FG4-G
m =	0 to 13

Register addresses

All SEQn register addresses are given as address offsets from the individual base address <SEQn\_base>.

The base address <SEQn\_base> of each SEQn is listed in the following table:

Table 9-3 Register base addresses <SEQn\_base>

SEQn instance	<seqn_base> address</seqn_base>
SEQ0	FF41 F000 <sub>H</sub>

Clock supply All Wake-up Sequencers provide one clock input.

Table 9-4 SEQn clock supply

SEQn instance	SEQn clock	Connected to
SEQ0	PCLK	Low Speed IntOsc f <sub>RL</sub>

**SEQ H/W reset** The Wake-up Sequencers and their registers are initialized by the following reset signal:

Table 9-5 SEQn reset signal

SEQn	Reset signal
SEQ0	Reset Controller: SYSRES

I/O signals The I/O signals of the Wake-up Sequencers are listed in the following table.

Table 9-6 SEQn I/O signals

SEQn signal	Function	Connected to	
SEQ0:			
DPIN0	Digital input 0 Port P0_0		
DPIN1	Digital input 1	Port P0_1	
DPIN2	Digital input 2	Port P0_2	
DPIN3	Digital input 3	Port P0_3	
DPIN4	Digital input 4	Port P0_4	
DPIN5	Digital input 5	Port P0_5	
DPIN6	Digital input 6	Port P0_6	
DPIN7	Digital input 7	Port P0_7	
DPIN8	Digital input 8	Port P0_8	
DPIN9	Digital input 9	Port P0_9	
DPIN10	Digital input 10	Port P0_10	
DPIN11	Digital input 11	Port P0_11	
DPIN12	Digital input 12	Port P0_12	
DPIN13	Digital input 13	Port P0_13	
DPO	Digital signal sources activation	Port P0_14	
APO	Analog signal sources activation	Port P0_15	

For using the P0\_m ports as Wake-up Sequencer I/O signals, refer to 9.2 "I/O signals port configuration" on page 358 .

Internal signals

The internal signal connections of the Wake-up Sequencer is shown in the following table.

Table 9-7 SEQn internal signal connections

SEQn signal	Function	Connected to	
SEQ0:			
INTTAUJ010	Timer interrupt 0	TAUJ0 INTTAUJ0I0	
INTTAUJ0I1	Timer interrupt 1	TAUJ0 INTTAUJ0I1	
INTTAUJ0I2	Timer interrupt 2	TAUJ0 INTTAUJ0I2	
SEQ0WUR	Wake-up request	Stand-by Controller SEQ0WUR	

## 9.2 I/O signals port configuration

The Wake-up Sequencer I/O signals use alternative functions of the respective ports.

Beside the correct setting of the concerned port control registers, the function of some ports require also to enable the Wake-up Sequencer (via the sequencer control register bit SEQnSCTRL.SEQnSEQEN = 1) and to enable the respective DPINm signal to be evaluated by the Wake-up Sequencer (via the sequencer DPIN selection register bits SEQnDPINSR.SEQnDPINSRm = 1).

The table below shows the correct setting of these registers in order to use the respective ports as Wake-up Sequencer I/O signals:

All Wake-up Sequencer ports are using the ports in alternative mode 1. Thus following setting of the port control registers is common to all Wake-up Sequecner ports:

$$PMC0_m = 1$$
,  $PFC0_m = 0$ ,  $PFCE0_m = 0$ 

Table 9-8 SEQn port configuration

Port	PMn_m setting	SEQnSEQEN	SEQnDPINSRm	Port function
P0_0	PM0_0 = 1 (ALT_IN1)	х	х	DPIN0
P0_1	PM0_1 = 1 (ALT_IN1)	х	х	DPIN1
P0_2	PM0_2 = 1 (ALT_IN1)	х	х	DPIN2
P0_3	PM0_3 = 1 (ALT_IN1)	х	х	DPIN3
P0_4	PM0_4 = 1 (ALT_IN1)	х	х	DPIN4
P0_5	PM0_5 = 1 (ALT_IN1)	1	1	DPIN5
		else		FCN0RX
P0_6	PM0_6 = 1 (ALT_IN1)	1	1	DPIN6
		else		FCN1RX
P0_7	PM0_7 = 1 (ALT_IN1)	1	1	DPIN7
		else		URTE11RX
P0_8	PM0_8 = 1 (ALT_IN1)	х	х	DPIN8
P0_9	PM0_9 = 1 (ALT_IN1)	1	1	DPIN9
		else		URTE10RX
P0_10	PM0_10 = 1 (ALT_IN1)	х	х	DPIN10
P0_11	PM0_11 = 1 (ALT_IN1)	1	1	DPIN11
		el	else	
P0_12	PM0_12 = 1 (ALT_IN1)	1	1	DPIN12
		else		TAUJ0I0
P0_13	PM0_13 = 1 (ALT_IN1)	1	1	DPIN13
		else		TAUJ0I1
P0_14	PM0_14 = 0 (ALT_OUT1)	1	х	DPO
		else		TAUJ0O2
P0_15	PM0_15 = 0 (ALT_OUT1)	1	х	APO <sup>a</sup>
		else		TAUJ0O3

Output of the Analog signal sources activation signal (APO) only in mixed input mode, i.e. if SEQnSCTRL.SEQnSEQMD = 1.



#### 9.3 Functional Overview

The Wake-Up Sequencer supports minimization of the standby-modes power consumption in cyclic wake-up applications.

#### **Features summary**

- periodical check of up to 14 external events
- · automatic stand-by mode wake-up upon selectable external events
- · automated signals generation for activation of external signal sources
- two operation modes selectable:
  - digital input mode
  - mixed (digital and analog) input mode

The following diagram shows the Wake-up Sequencer and its connections to microcontroller internal and external circuits.




Figure 9-1 Wake-up Sequencer environment

## 9.4 Functional description

#### Digital input mode

The Wake-up Sequencer periodically evaluates up to 14 external digital signals and generates a wake-up from DEEPSTOP or STOP stand-by mode, if any of the digital signals has changed its level.

#### Mixed input mode

In mixed input mode the Wake-up Sequencer additionally wakes up the microcontroller to get the CPU and the A/D Converter (ADAA) involved for evaluation of analog input signals.

In this case the Wake-up Sequencer activates the external analog signals sources before the CPU and A/D Converter are in operation. This allows concurrent stabilization of the external analog signals sources and CPU startup, and thus minimization of the power-on time of the CPU and A/D Converter.

#### **Timing**

All required time instances, as interval and stabilization times, are generated by the Timer Array Unit TAUJ0.

TAUJ0 is operated in a specific mode for generating the Wake-up Sequencer timings. Refer to 9.6 "Wake-up Sequencer specific operation of TAUJ0" on page 381 for a description of this specific mode.

#### **Power domains**

The Wake-up Sequencer, as well as all other necessary modules, are located on the Always-On-Area, since the Isolated-Area-0 power supply is switched off in DEEPSTOP mode.

#### 9.4.1 Mode selection

The mode, the Wake-up Sequencer shall operate in, is selected via a bit of the sequencer control register SEQnSCTLR:

- SEQnSEQMD = 0: digital input mode
- SEQnSEQMD = 0: mixed input mode

### 9.4.2 Starting and stopping the sequencer

The Wake-up Sequencer is started and stopped via a bit of the sequencer control register SEQnSCTLR:

- SEQnSEQEN = 1: the sequencer is started
- SEQnSEQEN = 1: the sequencer is stopped

### 9.4.3 Digital input signals selection

The selection which of the 14 digital input signals shall take part in the evaluation, i.e. the comparison with the reference values, is done via control bits in the DPIN selection register SEQnDPINSR:

- SEQnDmEN = 0: signal DPINm is not enabled for evaluation
- SEQnDmEN = 1: signal DPINm is enabled for evaluation

DPINm timing requirements

In order to detect safely any level change of a DPINm signal, the signal must fulfil following timing conditions:

- minimum high level width t<sub>DPH</sub>: 2 T<sub>PCLK</sub>
- minimum low level width t<sub>DPI</sub>: 2 T<sub>PCI K</sub>

T<sub>PCLK</sub>: cycle duration of the PCLK clock




Figure 9-2 DPINm timing

# 9.4.4 Event flag

If the comparison between the currently read in digital values and their reference values show a mismatch, the event flag is set in the event flag register SEQnEFR:

- SEQnDPINEVF = 0: current DPINm values equals their reference values
- SEQnDPINEVF = 1: current DPINm values differ from their reference values

Note that the SEQnDPINEVF can be cleared only via the sequencer clear register SEQnSCR.

# 9.4.5 CPU processing acceleration

If the CPU Subsystem is woken up by the Wake-up Sequencer, it operates with following clocks:

- After wake-up from DEEPSTOP
   The CPU clock CKSCLK\_000 operates with the
  - High Speed IntOsc clock f<sub>RH</sub>, if it was enabled before DEEPSTOP mode entry (ROSCS.ROSCSCLKEN = 1).
  - Low Speed IntOsc clock f<sub>RL</sub>, if the High Speed IntOsc clock f<sub>RH</sub> was disabled before DEEPSTOP entry (ROSCS.ROSCSCLKEN = 0).
- After wake-up from STOP
   The CPU clock CKSCLK\_000 operates with the clock used before STOP mode entry.

**Note** It is recommended to select the High Speed IntOsc clock as the CPU clock CKSCLK\_000 before stand-by entry and to stop the High Speed IntOsc during stand-by unmasking its stop request, i.e. ROSCE.ROSCESTPMSK = 0.

In order to accelerate the CPU processing in the evaluation intervals the High Speed IntOsc frequency of nominal 8 MHz can be set to 13 MHz by setting SEQnSCTRL.SEQnACT13M = 1.

# 9.4.6 Operation clocks

The operation clocks of the involved modules can be selected from different clock sources, whose availability depend on the stand-by mode.

Though the Timer Array Unit TAUJO, the CPU and the A/D Converter (used in mixed input mode) could be supplied by various clock sources, it is recommended to setup the clock controller as follows before stand-by entry in order to minimize the overall power consumption:

- Stop the MainOsc (MOSCEDISTRG = 1) and the PLLs (PLLEkDISTRG = 1).
- Enable the High Speed IntOsc (ROSCE.ROSCEENTRG = 1) and unmask its stop request for stopping the High Speed IntOsc during stand-by (ROSCE.ROSCESTPMSK = 0).
- Set the High Speed IntOsc frequency f<sub>RH</sub> to nominal 13 MHz (SEQnSCTRL.SEQnACT13M = 1) for minimizing the CPU Subsystem and A/D Converters operation time after wake-up.
- Select the High Speed IntOsc clock via the respective clock selector register as the
  - CPU clock CKSCLK\_000 (CKSCID\_000 = 003A<sub>H</sub>),
  - A/D Converter clock CKSCLK\_012 (CSKCID\_012 = 0007<sub>H</sub>).
- Select the Low Speed IntOsc clock as the TAUJ0 clock CKSCLK\_A03 (CKSC\_A03.CKSCID\_A03 = 0001<sub>H</sub>).
   Since the Timer Array Unit TAUJ0 is used during stand-by mode, mask the stop request of the TAUJ0 PCLK clock CKSCLK\_A03.STPMSK\_A03 = 1.

#### Cautions

- 1. If the High Speed IntOsc nominal frequency is set to 13 MHz (SEQnSCTRL.SEQnACT13M = 1), it must not be selected as the clock source for the TAUJ0 (CKSC\_A03.CKSCID\_A03 ≠ 0007<sub>H</sub>).
- If the High Speed IntOsc nominal frequency is set to 13 MHz (SEQnSCTRL.SEQnACT13M = 1), it must be stopped in DEEPSTOP mode (ROSCE.ROSCESTPMSK = 0).
- The High Speed IntOsc nominal frequency must be set back to 8 MHz (SEQnSCTRL.SEQnACT13M = 0), when normal operation of the device is resumed.

#### 9.4.7 Wake-up Sequencer setup

Prior starting the Wake-up Sequencer and entering stand-by, a reference value of the digital input signals has to be acquired. This reference value is used for comparison by the sequencer later on.

Several control bits in the sequencer control register SEQnSCTLR are used to generate the reference values by software:

- SEQnDPOSET = 1 sets the DPO output signal to high level, thus activates the external digital signals sources.
- SEQnAPOSET = 1 sets the APO output signal to high level, thus activates the external analog signals sources.
- SEQnDPITRG = 1 triggers the read in of the reference values from the enabled (SEQnSCTLR.SEQnDPmEN = 1) digital input signal ports.

Note that the SEQnDPOSET and SEQnAPOSET can be cleared only via the sequencer clear register SEQnSCR.

#### **Analog references**

If the Wake-up Sequencer shall operate in mixed input mode during DEEPSTOP stand-by mode and the analog input signals shall be compared against analog reference values, the respective analog signals are converted by use of the A/D Converter and these reference values must be stored in the Back-up RAM or data flash memory.

Note that the CPU RAM content is undefined after wake-up due to Isolated-Area-0 power off in DEEPSTOP mode.

Clocks setup Refer to the section 9.4.6 "Operation clocks" on page 362.

# DPINm port configuration

For using ports as Wake-up Sequencer I/O signals, refer to the section "I/O signals port configuration" above in this chapter.

#### **TAUJ0** initialization

TAUJ0 is operated in a specific mode for generating the Wake-up Sequencer timings. Refer to 9.6 "Wake-up Sequencer specific operation of TAUJ0" on page 381 for a description of this specific mode.

The figure below shows a recommended setup flow.




Figure 9-3 Wake-up Sequencer setup

# 9.4.8 Digital input mode

#### (1) Basic operation in digital input mode

In digital input mode (SEQnSCTLR.SEQMD = 0), the Wake-up Sequencer compares at regular intervals the state of the selected digital inputs DPINm with their reference values, which were stored during the sequencer setup.

Periodically with the cycle duration T<sub>FVAI</sub> the Wake-up Sequencer

- sets the output signal DPO to high level, that can be used to activate the sources e.g. sensors or switches) of the digital inputs signals to check
- waits a certain time T<sub>DISTAB</sub> to stabilize the external digital input sources
- · reads in the digital signals
- performs a compare of the current signals against their reference values
  - If at least one currently read digital input value does not match its reference value, the event flag SEQnEFR.SEQnDPINEVF is set and the stand-by wake-up request STBYWU is asserted towards the Stand-by Controller, which wakes up the Isolated-Area-0. After the stand-by wake-up the CPU is taking over the control.
  - If the currently read digital input values match the reference values, the output signal DPO is reset to low level (for deactivating the digital input signal sources) and the Wake-up Sequencer waits for the next evaluation period.

The following figure shows the basic operation of the Wake-up Sequencer in digital input mode:




Figure 9-4 Digital input mode flow

#### (2) CPU operation

After wake-up, the CPU is able to detect the wake-up source by evaluating the wake-up factor registers WUF[L,M,H]0 and the event flag SEQnEFR.SEQnDPINEVF to identify a change of the state of the digital inputs as wake-up source.

The CPU then deactivates the external sources of the digital input signals by

setting SEQnSCR.SEQnDPOCLR = 1 and clears the event flag by SEQnSCR.SEQnEFRCLR = 1.

For details about wake-up factors refer to the chapter "Stand-by Controller".

#### (3) Timing

All required timing instances are realized by Timer Array Unit TAUJ0 interrupts.

TAUJ0 is operated in a specific mode for generating the Wake-up Sequencer timings. Refer to 9.6 "Wake-up Sequencer specific operation of TAUJ0" on page 381 for a description of this specific mode.

The time  $T_{CKx}$  in the formulas below refer to cycle duration of one of the CK0 to CK3 clocks, selected by TAUJ0 clock selector.

Interval time

The interval time for the cyclic start of the evaluation of the input signals is determined by the Timer Array Unit TAUJ0 channel 0, that generates periodically its interrupt INTTAUJ010 with the cycle duration  $T_{\text{EVAL}}$ :

$$T_{EVAL} = T_{CKx} \cdot (TAUJ0CDR0 + 1)$$

Digital stabilization time

The digital signal sources stabilization time T<sub>DISTAB</sub> is counted by the TAUJ0 channel 1, that generates its interrupt INTTAUJ0I1, when the stabilization time has elapsed.

$$T_{DISTAB} = T_{CKx} \cdot (TAUJ0CDR1 + 1)$$

Master/slave channels

The interval timer TAUJ0 channels 0 acts as the master channel, while channel 1 is configured as a slave channel.

#### (4) Digital input mode: digital input signals DPINm do not change

The diagram below depicts the situation, where none of the enabled (SEQnDPINSR.DmEN = 1) digital input signals DPINm has changed its level after the reference values were stored during the setup phase.




Figure 9-5 Wake-up Sequencer operation in digital input mode - no DPINm change

- <1> After the configured interval time T<sub>EVAL</sub> has passed, channel 0 of TAUJ0 generates its interrupt request INTTAUJ0I0.
- The DPO output is set to high level in order to activate the external digital input signals DPINm sources.
  Channel 1 of TAUJ0 starts counting down the digital input sources stabilization time T<sub>DISTAB</sub> to ensure the digital input signals to settle.
- <3> T<sub>DISTAB</sub> has elapsed and the digital inputs signals DPINm are stable.
- <4> The digital input signals DPINm are read and the read values are compared against their reference values.
- <5> Since all read values and their reference values match, the Wake-up Sequencer resets the DPO output signal to low level (deactivation of external digital input sources) and waits for the next INTTAUJ0I0 interrupt, that starts the next evaluation.

#### (5) Digital input mode: digital input signals DPINm change

The diagram below depicts the situation, where at least one of the enabled (SEQnDPINSR.DmEN = 1) digital input signals DPINm has changed its level after the reference values were stored during the setup phase.




Figure 9-6 Wake-up Sequencer operation in digital input mode - DPINm change

- <1> After the configured interval time T<sub>EVAL</sub> has passed, channel 0 of TAUJ0 generates its interrupt request INTTAUJ0I0.
- The DPO output is set to high level in order to activate the external digital input signals DPINm sources.
  Channel 1 of TAUJ0 starts counting down the digital input sources stabilization time T<sub>DISTAB</sub> to ensure the digital input signals to settle.
- <3> T<sub>DISTAB</sub> has elapsed and the digital inputs signals DPINm are stable.
- <4> The digital input signals DPINm are read and the read values are compared against their reference values.
- <5> Since at least one read value and its reference value does not match, the evaluation flag SEQnEFR.SEQnDPINEVF is set and the Isolated-Area-0 wake-up signal SEQWU is generated towards the Stand-by Controller.
- <6> The Isolated-Area-0 is woken up and the CPU starts operation.

# 9.4.9 Mixed input mode

#### (1) Basic operation in mixed input mode

In mixed input mode (SEQnSCTLR.SEQMD = 0), the Wake-up Sequencer compares the state of the selected digital inputs DPINm with their reference at regular intervals, as in digital input mode.

Additionally the microcontroller is also prepared to evaluate the level of analog signals, acquired via an A/D conversion, with a minimum of power-on time, thus minimizing the overall power consumption.

Periodically with the cycle duration T<sub>EVAL</sub> the Wake-up Sequencer

- generates the stand-by mode wake-up request SEQWU towards the Standby Controller, which wakes up the Isolated-Area-0 and starts the CPU Subsystem,
- sets the output signals DPO and APO to high level, which can be used to activate the sources of the digital and analog inputs signals to evaluate,
- waits a certain time T<sub>ADJUST</sub> to adjust the startup time of the CPU Subsystem on Isolated-Area-0 with the stabilization time of the external analog input sources,
- waits a certain time T<sub>DISTAB</sub> to stabilize the external digital input sources,
- · reads in the digital input signals
- performs a compare of the current digital signals against their reference values
  - If the currently read digital input values do not match the reference values, the event flag SEQnEFR.SEQnDPINEVF is set.
  - If the currently read digital input values match the reference values, the event flag SEQnEFR.SEQnDPINEVF remains reset.
- resets the output signal DPO to low level (for deactivating the digital input signal sources)

The following figure shows the basic operation of the Wake-up Sequencer in mixed input mode:




Figure 9-7 Mixed input mode flow

#### (2) CPU operation

After wake-up, the CPU is able to detect the Wake-up Sequencer as the wake-up source by evaluating the wake-up factor registers WUF[L,M,H]0. For details about wake-up factors refer to the chapter "Stand-by Controller".

The event flag SEQnEFR.SEQnDPINEVF = 1 notifies a change of the state of the digital inputs DPINm.

For evaluation of analog input signals the CPU configures A/D Converter (ADAA) and triggers conversion of the analog signals.

**Note** To reduce processing time for evaluating the analog inputs values, the "Conversion result upper/lower limit compare function" of A/D Converter can be used. This will automatically generate an interrupt if the conversion result is not within certain limits. The limits applied could be analog values, taken just before entering stand-by.

Refer to the section "Result check functions" in chapter "A/D Converter (ADAA)" for details.

After evaluation of the analog conversion result, the CPU can deactivate the analog input signals sources by setting APO to low level by SEQnSCR.APOCLR = 1.

If there was a change in the digital inputs during this interval, the CPU needs to clear the event flag as well by SEQnSCR.EFRCLR = 1.

#### (3) Timing

All required time instances, as interval, adjustment and stabilization times, are generated by the Timer Array Unit TAUJO.

TAUJ0 is operated in a specific mode for generating the Wake-up Sequencer timings. Refer to 9.6 "Wake-up Sequencer specific operation of TAUJ0" on page 381 for a description of this specific mode.

The time  $T_{CKx}$  in the formulas below refer to cycle duration of one of the CK0 to CK3 clocks, selected by TAUJ0 clock selector.

Interval time

The interval time for the cyclic start of the evaluation of the input signals is determined by the Timer Array Unit TAUJ0 channel 0, that generates periodically its interrupt INTTAUJ0I0 with the cycle duration  $T_{\text{EVAI}}$ :

$$T_{EVAL} = T_{CKx} \cdot (TAUJ0CDR0 + 1)$$

Analog stabilization and CPU start-up time

The analog signal sources stabilization and CPU startup time adjustment  $T_{ADJUST}$  is set by the TAUJ0 channel 1 interrupt INTTAUJ11.

$$T_{ADJUST} = T_{CKx} \cdot (TAUJ0CDR1 + 1)$$

The adjustment time is calculated as follows:

T<sub>CPUSU</sub>: CPU startup time, i.e. the time from Isolated-Area-0 wake-up

to the first CPU instruction fetch

T<sub>ANSTAB</sub>: Stabilization time of the analog signals sources

For the value of CPU start-up time T<sub>CPUSU</sub> refer to the Data Sheet.

Digital stabilization

The digital signal sources stabilization time  $T_{DISTAB}$  is counted by the TAUJ0 channel 2, that generates its interrupt INTTAUJ0I2, when the stabilization time has elapsed.

$$T_{DISTAB} = T_{CKx} \cdot (TAUJ0CDR2 + 1)$$

Master/slave channels

The interval timer TAUJ0 channels 0 acts as the master channel, while channels 1 and 2 are configured as slave channels.

#### (4) Mixed input mode: digital input signals DPINm do not change

The diagram below depicts the situation, where none of the enabled (SEQnDPINSR.DmEN = 1) digital input signals DPINm has changed its level after the reference values were stored during the setup phase.




Figure 9-8 Wake-up Sequencer operation in mixed input mode - no DPINm change

- <1> After the configured interval time T<sub>EVAL</sub> has passed, channel 0 of TAUJ0 generates its interrupt request INTTAUJ0I0.
- The Isolated-Area-0 wake-up signal SEQWU is generated towards the Standby Controller, which launches Isolated-Area-0 wake-up, and thus the startup of the CPU
  - Channel 1 of TAUJ0 starts counting down the adjustment time  $T_{\text{ADJUST}}$  to adjust the wake-up time of the CPU Subsystem on Isolated-Area-0 with the stabilization time of the external analog input sources.
- <3> The adjustment time T<sub>ADJUST</sub> has elapsed.
- <4> The DPO and APO outputs are set to high level in order to activate the external digital and analog input signals sources.
  Stabilization of the analog input signals sources and CPU startup are running concurrently.
  - Channel 1 of TAUJ0 starts counting down the digital input sources stabilization time  $T_{\text{DISTAB}}$  to ensure the digital input signals to settle.
- <5> T<sub>DISTAB</sub> has elapsed and the digital inputs signals DPINm are stable.
- <6> The digital input signals DPINm are read and the read values are compared against their reference values.
- <7> Since all read values and their reference values match, the event flag SEQnDPINEVF remains reset.

The Wake-up Sequencer resets the DPO output signal to low level (deactivation of external digital input sources).

The CPU starts operation and the analog inputs signals are stable.

#### (5) Mixed input mode: digital input signals DPINm change

The diagram below depicts the situation, where at least one of the enabled (SEQnDPINSR.DmEN = 1) digital input signals DPINm has changed its level after the reference values were stored during the setup phase.




Figure 9-9 Wake-up Sequencer operation in mixed input mode - DPINm change

- <1> After the configured interval time T<sub>EVAL</sub> has passed, channel 0 of TAUJ0 generates its interrupt request INTTAUJ0I0.
- The Isolated-Area-0 wake-up signal SEQWU is generated towards the Standby Controller, which launches Isolated-Area-0 wake-up, and thus the startup of the CPU
  - Channel 1 of TAUJ0 starts counting down the adjustment time  $T_{\text{ADJUST}}$  to adjust the wake-up time of the CPU Subsystem on Isolated-Area-0 with the stabilization time of the external analog input sources.
- <3> The adjustment time T<sub>ADJUST</sub> has elapsed.
- <4> The DPO and APO outputs are set to high level in order to activate the external digital and analog input signals sources.
  Stabilization of the analog input signals sources and CPU startup are running concurrently.
  - Channel 1 of TAUJ0 starts counting down the digital input sources stabilization time  $T_{\text{DISTAB}}$  to ensure the digital input signals to settle.
- <5> T<sub>DISTAB</sub> has elapsed and the digital inputs signals DPINm are stable.
- <6> The digital input signals DPINm are read and the read values are compared against their reference values.
- <7> Since at least one read value and its reference value does not match, the evaluation flag SEQnEFR.SEQnDPINEVF is set.

The Wake-up Sequencer resets the DPO output signal to low level (deactivation of external digital input sources).

<8> The CPU starts operation and the analog inputs signals are stable.

# 9.5 Wake-up Sequencer registers

This section contains a description of all registers of the Wake-up Sequencer.

# Wake-up Sequencer registers overview

The Wake-up Sequencer is controlled and operated by the following registers:

Table 9-9 Wake-up Sequencer registers overview

Register name	Shortcut	Address
DPINm selection register	SEQnDPINSR	<seqn_base></seqn_base>
Control register	SEQnSCTLR	<seqn_base> + 4<sub>H</sub></seqn_base>
Event flag register	SEQnEFR	<seqn_base> + 8<sub>H</sub></seqn_base>
Clear register	SEQnSCR	<seqn_base> + C<sub>H</sub></seqn_base>

**<SEQn\_base>** The base addresses **<SEQn\_base>** of the SEQn is defined in the first section of this chapter under the key word "Register addresses".

# 9.5.2 Wake-up Sequencer registers details

# (1) SEQnDPINSR - DPIN selection register

This register selects the digital inputs signals that will be evaluated by the Wake-up Sequencer.

Access This register can be read/written in16-bit units.

Address <SEQn\_base>

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ	0	0	SEQn	SEQn	SEQn	SEQn	SEQn	SEQn	SEQn	SEQn	SEQn	SEQn	SEQn	SEQn	SEQn	SEQn
			D13EN	D12EN	D11EN	D10EN	D9EN	D8EN	D7EN	D6EN	D5EN	D4EN	D3EN	D2EN	D1EN	D0EN
	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 9-10 SEQnDPINSR register contents

Bit position	Bit name	Function
13 to 0	SEQnDmEN	Enable of related digital inputs DPINm  0: DPINm is not enabled for evaluation 1: DPINm is enabled for evaluation

# (2) SEQnSCTLR - Control register

This register contains various control bits.

Access This register can be read/written in 16-bit units.

Address <SEQn\_base> + 4<sub>H</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SEQn APO	SEQn DPO	0	0	0	0	0	0	SEQn	0	0	0	0	SEQn DPI	SEQn SEQ	SEQn
SET	SET							ACT 13M					TRG	MD	SEQ EN
W	W	R	R	R	R	R	R	R/W	R	R	R	R	W	R/W	R/W

Table 9-11 SEQnSCTLR register contents

Bit position	Bit name	Function
15	SEQn APOSET	Set the output signal APO to high level for activating the analog input signal sources  0: no function  1: sets APO to high level This bit can only be cleared via the clear register SEQnSCR.SEQnAPOCLR = 1. Reading of this bit returns always 0.
14	SEQn DPOSET	Set the output signal DPO to high level for activating the digital input signal sources  0: no function 1: sets DPO to high level This bit can only be cleared via the clear register SEQnSCR.SEQnDPOCLR = 1. Reading of this bit returns always 0.
7	SEQn ACT13M	Change nominal frequency of the High Speed IntOsc  0: High Speed IntOsc runs at nominal frequency f <sub>RH</sub> = 8 MHz  1: High Speed IntOsc runs at nominal frequency f <sub>RH</sub> = 13 MHz
2	SEQn DPITRG	Trigger acquisition of digital reference values 0: no function 1: current state of enabled digital input signals DPINm is stored as the reference value Reading of this bit returns always 0.
1	SEQn SEQMD	Wake-up sequencer mode selection 0: digital input mode 1: mixed input mode
0	SEQn SEQEN	General enable of the Wake-up Sequencer 0: sequencer operation disabled 1: sequencer operation enabled

# (3) SEQnEFR - Event flag register

This register indicates the result of the last comparison between the latest read in values of the digital input signals and their reference values.

Access This register can be read in 16-bit units.

Address <SEQn\_base> + 8<sub>H</sub>




Table 9-12 SEQnEFR register contents

Bit position	Bit name	Function
0	SEQn DPINEVF	Result of current and reference values comparison:  0: current values match reference values, i.e. no DPINm change detected  1: current values do not match reference values, i.e. at least one DPINm change detected  This bit can only be cleared via the clear register  SEQnSCR.SEQnEFRCLR = 1.

# (4) SEQnSCR - Clear register

This register clears the active state of the SEQnAPOSET and SEQnDPOSET bits of the SEQnSCTLR register and the SEQnDPINEVF of the SEQnEFR register.

Access This register can be written in 16-bit units.

Address <SEQn\_base> + C<sub>H</sub>




Table 9-13 SEQnSCR register contents

Bit position	Bit name	Function
15	SEQn APOCLR	Clear of SEQnSCTRL.SEQnAPOSET  0: no function  1: clear SEQnSCTRL.SEQnAPOSET, i.e. APO output signal is set to low level
14	SEQn DPOCLR	Clear of SEQnSCTRL.SEQnDPOSET  0: no function  1: clear SEQnSCTRL.SEQnDPOSET, i.e. DPO output signal is set to low level
0	SEQn EFRCLR	Clear of SEQnEFR.SEQnDPINEVF 0: no function 1: SEQnEFR.DPINEVF event flag is cleared

# 9.6 Wake-up Sequencer specific operation of TAUJ0

This section describes the operation modes and setup of the Timer Array Unit TAUJ0, as needed to interact with the Wake-up Sequencer.

# 9.6.1 TAUJ0 operation overview

The Wake-up Sequencer is used in combination with TAUJ0 to generate the required timings for interval time and stabilization times of external input signals.

For a general description of TAUJ refer to chapter "Timer Array Unit J (TAUJ)".

# TAUJ0 operation clock

Though the TAUJ0 can be supplied by various clock sources, it is recommend to select the Low Speed IntOsc as its clock source.

Thus throughout this chapter it is assumed that TAUJ0 is supplied with the Low Speed IntOsc clock  $f_{RL}$  during RUN and STOP/DEEPSTOP stand-by modes.

#### (1) Digital input mode

The following figure shows the general timing diagram of TAUJ0 used for the Wake-up Sequencer in digital input mode:




Figure 9-10 Timing diagram of TAUJ0 in SEQn digital input mode

Channel 0 operates as the master channel in interval timer mode and counts the interval time  $T_{\text{EVAL}}$  of the wake-up cycle.

When the master channel counter reaches  $0000\ 0000_H$ , it asserts its interrupt INTTAUJ0I0 and generates an internal signal which in turn starts the count operation of slave channel 1 and reloads the channel 0 counter value.

Slave channel 1 operates in One Count Mode and counts the stabilization time T<sub>DISTAB</sub> needed by the external digital input signals to settle. The required value is depending on the electrical characteristics of the application circuitry.

When slave channel 1 counter reaches  $0000\ 0000_H$ , it asserts its interrupt INTTAUJ0I1, that is used to trigger the read in of the digital input signals DPINm and the comparison of the current state of the selected digital input signals with their reference value.

**Note** The typical minimum stabilization time that can be configured is 1 count of TAUJ0 channel 1:

min. 
$$T_{DISTAB} = 1 / f_{RL} = 4.2 \mu s$$

with nominal  $f_{RL} = 240 \text{ kHz}$ .

For characteristics of Low Speed IntOsc refer to the Data Sheet.

#### (2) Mixed input mode

The following figure shows the general timing diagram of TAUJ0 used for the Wake-up Sequencer in mixed input mode:




Figure 9-11 Timing diagram of TAUJ0 in SEQn mixed input mode

Channel 0 operates as the master channel in interval timer mode and counts the interval time  $T_{\text{EVAL}}$  of the wake-up cycle.

When the master channel counter reaches  $0000\ 0000_H$ , it asserts its interrupt INTTAUJ0I0 and generates an internal signal which in turn starts the count operation of slave channel 1 and reloads the channel 0 counter value.

Slave channel 1 operates in One Count Mode and counts the adjustment time  $T_{ADJUST}$ , i.e. the difference between the CPU startup time and the stabilization time of the external analog signals sources.

The adjustment time is calculated as follows:

T<sub>CPUSU</sub>: CPU startup time, i.e. the time from Isolated-Area-0 wake-up

to the first CPU instruction fetch

T<sub>ANSTAB</sub>: Stabilization time of the analog signals sources

For the value of CPU start-up time T<sub>CPUSU</sub> refer to the Data Sheet.

 $T_{\mbox{\footnotesize{ANSTAB}}}$  is depending on the electrical characteristics of the application circuitry.

When the slave channel 1 counter reaches  $0000\ 0000_H$  it asserts its interrupt INTTAUJ0I1 and generates an internal that starts the count operation of slave channel 2.

Slave channel 2 operates in One Count Mode and counts the stabilization time T<sub>DISTAB</sub> needed by the external digital input signals to settle. The required value is depending on the electrical characteristics of the application circuitry.

When slave channel 2 counter reaches  $0000\ 0000_H$ , it asserts its interrupt INTTAUJ0I2, that is used to trigger the read in of the digital input signals DPINm and the comparison of the current state of the selected digital input signals with their reference value.

**Note** The typical minimum stabilization time that can be configured is 1 count of TAUJ0 channel 2:

min. 
$$T_{DISTAB} = 1 / f_{RL} = 4.2 \mu s$$

with nominal  $f_{RL} = 240 \text{ kHz}$ .

For characteristics of Low Speed IntOsc refer to the Data Sheet.

# 9.6.2 TAUJ0 register settings

In the following, only the register settings to support SEQn operation will be described for TAUJ0.

Only these specific register settings are allowed to be used to operate TAUJ0 in conjunction with the Wake-up Sequencer SEQn.

#### (1) Register settings for the master channel 0

#### (a) TAUJ0CMOR0 for the master channel 0

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CKS[1:0]		CCS	[1:0]	MAS	S	TS[2:0	)]	cos	[0:1]		MD[4:1]			MD0	

Table 9-14 TAUJ0CMOR0 settings for the master channel of the PWM Output Function

Bit name	Setting
CKS[1:0]	00: Prescaler output CK0 01: Prescaler output CK1 10: Prescaler output CK2 11: Prescaler output CK3 The value of the CKS[1:0] bit of the master and slave channel(s) must be identical.
CCS[1:0]	00: Operation clock is used as the count clock
MAS	1: Channel is master channel
STS[2:0]	000: Counter triggered by software trigger
COS[1:0]	Not used, so set to 00.
MD[4:1]	0000: Interval Timer Mode
MD0	0: Does not generate INTTAUJ0I0 at operation start

#### (b) TAUJ0CMUR0 for the master channel




Table 9-15 TAUJ0CMUR0 settings for the master channel of the PWM Output Function

Bit name	Setting
TIS[1:0]	Not used, so set to 00.

#### (c) Channel output mode for the master channel

The channel output mode is not used by this function. However, it can be used by other functions or in Independent Channel Output Mode Controlled by Software.

# (d) Simultaneous rewrite for the master channel

The simultaneous rewrite settings of the master and slave channel must be identical.

Table 9-16 Simultaneous rewrite settings for the master channel

Bit name	Setting
TAUJORDE. RDE00	0: Disables simultaneous rewrite
TAUJORDM. RDM00	Not used, so set to 0.

# (2) Register settings for the slave channel 1

# (a) TAUJ0CMOR1 for the slave channel 1

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CKS[1:0]		CCS[1:0]		MAS	S	TS[2:0	)]	COS	[1:0]	-	MD[4:1]			MD0	

Table 9-17 TAUJ0CMOR1 settings for the slave channel 1

Bit name	Setting
CKS[1:0]	00: Prescaler output CK0 01: Prescaler output CK1 10: Prescaler output CK2 11: Prescaler output CK3 The value of the CKS[1:0] bit of the master and slave channel(s) must be identical.
CCS[1:0]	00: Operation clock is used as the count clock
MAS	0: Channel is a slave channel
STS[2:0]	100: INTTAUJ0I0 of the master channel is the start trigger
COS[1:0]	Not used, so set to 00.
MD[4:1]	0100: One Count Mode
MD0	1: Generates INTTAUJ0I1

#### (b) TAUJ0CMUR1 for the slave channel 1



Table 9-18 TAUJ0CMUR1 settings for the slave channel 1

Bit name	Setting
TIS[1:0]	Not used, so set to 00.

# (c) Channel output mode for the slave channel 1

Table 9-19 Control bit settings for Independent Channel Output Mode 1

Bit name	Setting
TAUJ0TOE. TOE01	0: Disables Independent Channel Output
TAUJOTOM. TOM01	Not used, so set to 0.
TAUJ0TOC. TOC01	Not used, so set to 0.
TAUJ0TOL. TOL01	Not used, so set to 0.

# (d) Simultaneous rewrite for the slave channel 1

The simultaneous rewrite settings of the master and slave channel must be identical.

Table 9-20 Simultaneous rewrite settings for the slave channel 1

Bit name	Setting
TAUJORDE. RDE01	0: Disables simultaneous rewrite
TAUJ0RDM. RDM01	Not used, so set to 0.

# (3) Register settings for the slave channel 2

# (a) TAUJ0CMOR2 for the slave channel 2

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CKS	[1:0]	CCS	[1:0]	MAS	S	TS[2:0	)]	COS	[1:0]	-		ME	D[4:1]		MD0

Table 9-21 TAUJ0CMOR2 settings for the slave channel 2

Bit name	Setting
CKS[1:0]	00: Prescaler output CK0 01: Prescaler output CK1 10: Prescaler output CK2 11: Prescaler output CK3 The value of the CKS[1:0] bit of the master and slave channel(s) must be identical.
CCS[1:0]	00: Operation clock is used as the count clock
MAS	0: Channel is a slave channel
STS[2:0]	101: INTTAUJ0I1 of the upper channel is the start trigger
COS[1:0]	Not used, so set to 00.
MD[4:1]	0100: One Count Mode
MD0	1: Generates INTTAUJ0I2

#### (b) TAUJ0CMUR2 for the slave channel 2



Table 9-22 TAUJ0CMUR2 settings for the slave channel 2

Bit name	Setting
TIS[1:0]	Not used, so set to 00.

# (c) Channel output mode for the slave channel 2

Table 9-23 Control bit settings for Independent Channel Output Mode 1

Bit name	Setting
TAUJ0TOE. TOE02	0: Disables Independent Channel Output
TAUJ0TO02. TO0202	Not used, so set to 0.
TAUJ0TOC. TOC02	Not used, so set to 0.
TAUJ0TOL. TOL02	Not used, so set to 0.

# (d) Simultaneous rewrite for the slave channel 2

The simultaneous rewrite settings of the master and slave channel must be identical.

Table 9-24 Simultaneous rewrite settings for the slave channel 2

Bit name	Setting
TAUJ0RDE. RDE02	0: Disables simultaneous rewrite
TAUJ0RDM. RDM02	Not used, so set to 0.

# **Chapter 10 Code Protection and Security**

# 10.1 Overview

The microcontroller supports various methods for protecting the program code in the flash memory from undesired access, such as illegal read-out or illegal reprogramming.

Some interfaces offer in general access to the internal flash memory: Nexus debug interface, external flash programmer interface, Self-Programming facilities and test interfaces.

In the following the security relevant items are listed. The features to protect the internal flash memory data from being read by unauthorized persons are described.

For more information about the flash memory, see chapter "Flash Memory".

The following sections give an overview about supported code protection methods.

# 10.2 Flash Programmer and Self-Programming Protection

In general, illegal read-out and re-programming of the flash memory contents is possible via the flash programmer interface and the Self-Programming feature. For protection of the flash memory, the following flags provide various protection levels.

The flags can be set by flash programmers. For a description of flash memory programming see chapter "Flash Memory".

# (1) Block erase protection flag (Block erase protection function)

Set this flag to disable the feature to erase single blocks via the flash programmer interface. This flag does not affect the Self-Programming interface.

The flag is valid for the whole flash memory.

#### (2) Program protection flag (Program protection function)

Set this flag to disable the programming function via the flash programmer interface. This flag does not affect the Self-Programming interface.

The flag is valid for the whole flash memory.

#### (3) Read-out protection flag (Read-out protection function)

Set this flag to disable the feature that allows reading back the flash memory via the flash programmer interface. This flag does not affect the Self-Programming interface.

This flag is valid for the whole flash memory.

#### (4) Boot block cluster protection flag

Set this flag to disable erasure and rewrite of the boot block cluster. The boot block cluster can not be manipulated in any way (no erase/write).

This applies in Serial- and Self-Programming mode.

Once this flag is set, it is impossible to reset this flag. Thus the boot block cluster content can not be changed any more.

#### (5) Flash shielding

Flash shielding allows to specify a random number of consecutive code flash memory blocks, the flash shield window, which can be erased and written. Erasure of and writing to all flash memory blocks outside the flash shield window is impossible.



# 10.3 On-Chip Debug Interface Protection

In general, illegal read-out of the flash memory contents is possible via the Nexus On-Chip Debug interface. For protection of the flash memory, the usage of the debug interface can be disabled.

The debug interface is protected via a 95-bit ID code and an internal control flag (On-Chip Debug enable control).

When the debugger is started, the status of the control flag in the internal flash memory is queried. Setting this flag to zero disables the On-Chip Debugger.

When debugging is enabled (On-Chip Debug enable flag is set), you have to enter the 95-bit ID code via the debugger. The code is compared with the ID code stored in the internal flash memory. If the codes do not match, debugging is not possible.

It is also possible to temporarily enable the On-Chip Debug interface by setting the On-Chip Debug enable flag via the user program, stored in the internal flash memory.

However after the device receives an external RESET or a Power-On-Clear reset POCRES, the On-Chip Debug enable flag is reset again and thus the On-Chip Debug interface is disabled, provided the On-Chip Debug enable flag in the flash memory is 0.

The On-Chip Debug enable flag and the ID code are stored in the flash memory configuration area and can be accessed via the OCDIDL, OCDIDM, OCDIDH registers.

# 10.3.1 On-Chip Debug enable flag

On-Chip Debugging is controlled by the On-Chip Debug enable flag OCDIDH.OCDID[95].

#### (1) Permanent On-Chip Debug enable/disable

The On-Chip Debug enable flag can be permanently set or reset

- · while reprogramming the flash memory by an external flash programmer
- by the user's program with the Self-Programming feature.

Both methods change the content of the internal flash memory.

Any modification of the On-Chip Debug control flag OCDIDH.OCDID[95] by reprogramming of the flash memory becomes effective after next release from an external RESET or a Power-On-Clear reset POCRES.

#### (2) Temporary On-Chip Debug enable/disable

Temporarily enabling respectively disabling the On-Chip Debugging is done by the On-Chip Debug control register IDMODI:

- IDMODI.IDEN = 1 and IDMODI.IDDATA = 0 sets OCDIDH.OCDID[95] = 0 and disables On-Chip Debugging
- IDMODI.IDEN = 1 and IDMODI.IDDATA = 1 sets OCDIDH.OCDID[95] = 1 and enables On-Chip Debugging



Notes

- 1. After release from the next external RESET or Power-On-Clear reset POCRES, the On-Chip Debug control flag OCDIDH.OCDID[95] takes on the value from the internal flash memory.
- 2. Writing to IDMODI with IDMODI.IDEN = 0 does not modify the On-Chip Debug control flag.

#### 10.3.2 On-Chip Debug ID code

The 95-bit ID code is accessible via the register bits OCDIDH.OCDID[94:64], OCDIDM.OCDID[63:32] and OCDIDL.OCDID[31:0].

The ID code can be specified

- · while reprogramming the flash memory by an external flash programmer
- by the user's program with the Self-Programming feature.

Both methods change the content of the internal flash memory.

Any modification of the ID code OCDIDH.OCDID[94:64], OCDIDM.OCDID[63:32] and OCDIDL.OCDID[31:0] by re-programming of the flash memory becomes effective after next release from an external RESET or a Power-On-Clear reset POCRES.

# 10.3.3 On-Chip Debug protection levels summary

The following table summarizes the protection levels of the On-Chip Debug interface:

Table 10-1 On-Chip Debug protection levels

On-Chip Debug enable flag	ID code	Protection Level
0	X <sup>a</sup>	Level 2: Full protection On-Chip debug interface can not be used.
1	user-specific ID code	Level 1: ID code protection On-Chip Debug interface can only be used if the user enters the correct ID code.
	ID code is all ones <sup>b</sup>	Level 0: No protection On-Chip Debug interface can be used.

a) ID codes are not compared

**Note** Once the On-Chip Debug interface has been set as "use-prohibited", it cannot be used until the On-Chip Debug enable flag is set to 1 by the user's program or by Self-Programming.

b) This is the default state after the flash memory has been erased.

# 10.3.4 On-Chip Debug control registers

Following registers are dedicated to the On-Chip Debugger:

Table 10-2 On-Chip Debug control registers overview

Register Name	Shortcut	Address
On-Chip Debug ID register L	OCDIDL	FF47 0000 <sub>H</sub>
On-Chip Debug ID register M	OCDIDM	FF47 0004 <sub>H</sub>
On-Chip Debug ID register H	OCDIDH	FF47 0008 <sub>H</sub>
On-Chip Debug control register	IDMODI	FF47 0000 <sub>H</sub>

#### (1) OCDIDL/M/H - On-Chip Debug ID registers

These registers hold the 95-bit ID code, the user is requested to enter upon start of a debug session.

By use of the OCDID[95] bit On-Chip Debugging can generally be disable respectively enabled.

#### Access

In normal operation mode these registers can be read in 32-bit units. Writing to this register is only possible in flash programming and Self-Programming mode.

On-chip Debug control bit OCDID[95] can be temporarily modified via the IDMODI register also in normal operation mode.

**Address** 

OCDIDL: FF47 0000<sub>H</sub>, OCDIDM: FF47 0004<sub>H</sub>, OCDIDH: FF47 0008<sub>H</sub>

#### **Initial Value** User defined

#### OCDIDH:

31	30		0
OCDID	OCDID	 OCDID	OCDID
[95]	[94]	[65]	[64]
R	R	 R	R

#### OCDIDM:

31	30	 _	0
OCDID [63]	OCDID [62]	 OCDID [33]	OCDID [32]
R	R	 R	R

#### OCDIDL:

	31	30		0
•	OCDID	OCDID	 OCDID	OCDID
	[31]	[30]	[1]	[0]
,	R	R	 R	R

Table 10-3 OCDIDH/M/L registers contents

Register	Bit position	Bit name	Function
OCDIDH	31	OCDID[95]	Enable/disable On-Chip Debug: 0: On-Chip Debug disabled 1: On-Chip Debug enabled
OCDIDH	30 - 0	OCDID[94:64]	95-bit On-Chip Debug ID code
OCDIDM	31 - 0	OCDID[63:32]	
OCDIDL	31 - 0	OCDID[31:0]	

#### (2) IDMODI - On-Chip Debug control register

This register allows to temporarily enable/disable On-Chip Debugging in normal operation mode, i.e. by the user's software.

This is performed by modifying the OCDIDH.OCDID[95] On-Chip Debug control bit.

Note Any modification of the On-Chip Debug control bit OCDIDH.OCDID[95] by the

user's software becomes invalid after the next release from an external

RESET or a Power-On-Clear reset POCRES.

Protection Writing to this register is protected by a special sequence of instructions by

using a protection command register.

Refer to the section "Write protected Registers" in chapter "CPU System Functions" for a detailed description how to write to write protected registers.

This register can be written in 32-bit units. Access

Reading this register returns the value of OCDIDL.

**Address** FF47 0000<sub>H</sub>

**Initial Value** User defined




Table 10-4 IDMODI register contents

Bit position	Bit name	Function							
1	IDEN	Modify enable/disable On-Chip Debug control bit OCDIH.OCDI[95]							
0	IDDATA	IDEN	IDDATA	OCDIH.OCDI[95] modification					
			0	Х	not modified				
			1	0	set to 0 (On-Chip Debug disabled)				
			1	set to 1 (On-Chip Debug enabled)					

# 11.1 Functional Overview

Several system reset functions are provided in order to initialize the microcontroller hardware and its registers.

Features summary A reset can be caused by the following events:

- External reset signal RESET Noise in the external reset signal is eliminated by an analog filter.
- Power-On-Clear (POCRES)
- Overflow of the Watchdog Timers (WDTA0RES, WDTA1RES)
- Clock Monitors reset (CLMA0RES, CLMA2RES, CLMA3RES)
- Low-Voltage Indicator reset (LVIRES)
- Software reset (SWRES)
- Debugger reset (DBRES)

The following block diagram shows the main components of the Reset Controller.




Figure 11-1 Block diagram of the Reset Controller

#### (1) Internal reset signals

The Reset Controller manages the generation of two reset signals upon occurrence of reset signals from various reset sources:

#### system reset SYSRES

The system reset is generated by all reset sources. SYSRES is applied to all microcontroller components, except the clock generator circuits. Consequently all clock generators continue operation, provided they were operating before the SYSRES.

#### power-up reset PURES

The power-up reset PURES is activated by the Power-On-Clear reset POCRES and the debugger reset DBRES. It resets some clock generators. Hence these clock generators stop operation and must be restarted. Refer to chapter 7 "Clock Controller" on page 254 detailed information, which clock generators are stopped by PURES.

Assertion of PURES generates also a SYSRES, thus all microcontroller components are reset as well.

#### (2) Operation mode control

The microcontroller's operation mode is determined upon release of the Power-On-Clear reset or the external RESET.

Refer to the section "Operation modes" in the "CPU System Functions" chapter for details about the operation modes.

### (3) Isolated areas power supply

Any reset switches off the power supplies of the Isolated-Area-0. Thus after a reset the Isolated-Area-0 has the same status as after initial power-up or after wake-up from DEEPSTOP mode, i.e. it has to be completely re-initialized.

**Note** Be aware that also after any reset the internal Data RAM content is undefined.

#### (4) Reset flags

The reset source flag register RESF holds a flag for each reset source, that is set, when the respective reset was asserted.

All reset flags are only cleared by a power-up reset PURES or by software. Refer to section 11.2.1 "Reset flags" on page 402 for details.

**Note** In case of concurrently asserted power-up reset PURES and external RESET, setting of the RESF.RESF8 flag, that indicates the occurrence of an external RESET, depends on the time relation between PURES and the RESET. Refer to the Data Sheet for details.

#### (5) Interrupts

The Low-Voltage Indicator generates the interrupt INTLVI. Refer to section 11.2.3 "Low-Voltage Indicator (LVI)" on page 404.

#### (6) On-chip modules resets

**Watchdog Timers** The Watchdog Timers can generate the resets WDTA0RES and WDTA1RES. **reset** Refer to section 11.2.6 "Watchdog Timers reset (WDTAnRES)" on page 410.

Clock Monitor The Clock Monitors can generate the resets CLMA0RES, CLMA2RES and CLMA3RES.

Refer to section 11.2.8 "Clock Monitors reset (CLMAnRES)" on page 410 for details.

**Debugger reset** In case a debugger is connected, it can generate the reset DBRES, which leads to a power-up reset PURES>.

Refer to chapter "11.2.9 "Debugger reset (DBRES)" on page 410 for details.

### (7) Software controlled resets

SWRES A software reset can be generated by use of the software reset control register SWRESA.

Refer to section 11.2.7 "Software reset (SWRES)" on page 410 for details.

#### (8) Power supply supervision

Several circuits observe the level of the external power supply REG0VDD and generate different actions, depending on REG0VDD level.

Power-On Clear The Power-On-Clear circuit (POC) permanently compares the power supply

voltage VDD with an internal reference voltage. It ensures that the microcontroller only operates as long as the power supply exceeds a well-defined limit.

Refer to section 11.2.2 "Power-On Clear (POC)" on page 403 for details.

Low-Voltage Indicator

The Low-Voltage Indicator (LVI) generates the LVIRES reset, if the voltage level of REG0VDD drops below a certain level. The level can be adjusted and the LVIRES can be masked.

Refer to section 11.2.3 "Low-Voltage Indicator (LVI)" on page 404 for details.

Very-Low-Voltage Indicator

The Very-Low-Voltage Indicator (VLVI) flag VLVF.VLVF0 indicates, that REG0VDD dropped below a certain level and retention of the microcontroller's on-chip Back-up RAMs (BURAM) content is not guaranteed.

Refer to section 11.3.6 "Very Low-Voltage flag control registers" on page 417 for details.

# 11.2 Functional Description

# 11.2.1 Reset flags

The reset flag register RESF provides reset flags for each reset source.

If a reset has occurred, the assigned flag is set. This way the source of the reset can be evaluated.

All flags in RESF are not cleared, except by a power-up reset PURES (POCRES or DBRES). Thus this register behaves cumulative: each reset source sets its own flag, independent of all others.

# 11.2.2 Power-On Clear (POC)

The Power-On-Clear circuit (POC) permanently compares the power supply voltage REG0VDD with the internal reference voltage  $V_{POC}$ . It ensures that the microcontroller only operates as long as the power supply exceeds a well-defined limit.

If REG0VDD falls below the internal reference voltage (REG0VDD < V $_{POC}$ ), the internal reset signal POCRES, and thus a power-up reset PURES and the system reset SYSRES are generated.

Refer to the Data Sheet for the specification of the internal voltage reference level  $V_{\text{POC}}$ .

Clock generator

**reset** The Power-On-Clear reset POCRES resets also some clock generators via PURES. Hence these clock generators stop operation and must be restarted. Refer to chapter "Clock Controller" for detailed information, which clock generators are stopped by POCRES, respectively PURES.

At Power-On Clear reset, the reset status flag register RESF is cleared.

The Power-On-Clear function holds the microcontroller in reset state as long as the power supply voltage REG0VDD does not exceed the threshold level  $V_{\text{POC}}$ .

The following figure illustrates the timing of a POCRES.




Figure 11-2 POC reset timing

**Delay** A delay time is induced between REG0VDD crossing the  $V_{POC}$  level and assertion of POCRES.

Refer to the Data Sheet for the delay time specification.

# 11.2.3 Low-Voltage Indicator (LVI)

The Low-Voltage Indicator circuit (LVI) permanently compares the power supply voltage REG0VDD with the LVI internal reference voltage VIVI.

If REGOVDD falls below the internal reference voltage (REGOVDD < V<sub>I VI</sub>), the internal reset signal LVIRES, the interrupt INTLVI, and the system reset SYSRES are generated.

Additionally the LVIRES flag RESF.RESF7 is set. RESF.RESF7 is not cleared automatically, if REG0VDD exceeds  $V_{LVI}$ . It is cleared by

- setting RESFC.RESFC7 = 1
- power-up reset PURES (POCRES or DBRES)

# voltage

LVI reference The LVI reference voltage V<sub>I VI</sub> can be selected from 6 different levels by LVICNT.LVICNT[2:0].

If LVICNT.LVICNT[2:0] is set to 00<sub>B</sub>, the LVI is disabled.

Refer to the Data Sheet for the specification of the internal voltage reference levels V<sub>I VI</sub>.

LVI interrupt The LVI interrupt INTLVI is asserted if

- REGOVDD falls below the reference voltage (REGOVDD < V<sub>I VI</sub>)
- REGOVDD rises above the reference voltage (REGOVDD > V<sub>I VI</sub>)

The INTLVI interrupt can be used as a wake-up source from any stand-by mode. Refer to the chapter 8 "Stand-by Controller (STBC)" on page 322 for details.

LVIRES mask Generation of the LVIRES can be disabled:

- LVICNT.LVIRESMSK = 0: LVIRES not masked (enabled)
- LVICNT.LVIRESMSK = 1: LVIRES masked (disabled)

The following figure illustrates the timing of a LVIRES and RESF.RESF7.




Figure 11-3 LVI reset and interrupt timing

 $\begin{array}{ll} \textbf{Delay} & \textbf{A delay time is induced between REG0VDD crossing the V}_{\text{LVI}} \ \text{level and} \\ & \text{assertion of } \overline{\text{LVIRES}} \ \text{respectively setting of RESF.RESF7}. \\ & \text{Refer to the Data Sheet for the delay time specification}. \end{array}$ 

# 11.2.4 Very-Low-Voltage Indicator (VLVI)

The Very-Low-Voltage Indicator circuit (VLVI) permanently compares the power supply voltage REG0VDD with the VLVI internal reference voltage  $V_{\text{VLVI}}$ .

Refer to the Data Sheet for the specification of the internal voltage reference level  $V_{\text{VLVI}}$ .

# BURAM content retention

If the power supply voltage REG0VDD does not fall below  $V_{VLVI}$ , the content of the on-chip Back-up RAMs (BURAM) is retained and must not be restored. If REG0VDD falls below  $V_{VLVI}$  the BURAM content must be assumed to have altered. Thus the entire BURAM must be restored before continuing.

If REG0VDD falls below the internal reference voltage (REG0VDD <  $V_{VLVI}$ ), the flag VLVF.VLVF0 is set.

VLVF.VLVF0 is not cleared automatically, if REG0VDD exceeds  $V_{\text{VLVI}}.$  It is cleared by

• setting VLVFC.VLVFC0 = 1

Note VLVF.VLVF0 is no affected by any reset.

The following figure illustrates the timing of VLVF.VLVF0.




Figure 11-4 VLVI timing

- <1> REGOVDD exceeds: V<sub>VLVI</sub> -> VLVF.VLVF0 = 1
- POCRES is released, because REG0VDD exceeds V<sub>POC</sub>, VLVF.VLVF0 = 1 indicates, that the BURAM is not initialized
- <3> VLVF.VLVF0 = 0 must be set by software
- <4> to <5> While REG0VDD remains below Power-On-Clear voltage V<sub>POC</sub>, POCRES is asserted
  - <6> REG0VDD drops below Power-On-Clear voltage V<sub>POC</sub>, POCRES is asserted

- <7> REG0VDD drops below  $V_{VLVI}$  -> VLVF.VLVF0 = 1
- <8> Though REG0VDD rises above V<sub>VLVI</sub>, VLVF.VLVF0 stays 1
- <9> REG0VDD rises above V<sub>POC</sub>, POCRES is de-asserted
- <10> VLVF.VLVF0 = 0 must be set by software

**Delay** A delay time is induced between REG0VDD crossing the  $V_{VLVI}$  level setting of VLVF.VLVF0.

Refer to the Data Sheet for the delay time specification.

# 11.2.5 External RESET

Reset is performed when a low level signal is applied to the RESET pin.

Additionally the RESET flag RESF.RESF8 is set. RESF.RESF8 is not cleared automatically, if RESET is de-asserted. It is cleared by

- setting RESFC.RESFC8 = 1
- power-up reset PURES (POCRES or DBRES)

The RESET is passed through an analog noise filter to prevent erroneous resets due to noise.

The following figure shows the timing when an external reset is performed. It explains the effect of the noise eliminator.




Figure 11-5 External RESET timing

The analog delay is caused by the analog filter. The filter regards pulses up to a certain width as noise and suppresses them.

For the minimum RESET pulse width refer to the Data Sheet.

#### (1) MainOsc during RESET

During assertion of the external RESET the MainOsc is operating with its maximum amplification gain, provided its power supply is active.

The figure below shows the behaviour of the MainOsc under different circumstances, in particular in relation to the power-up reset PURES.

PURES The power-up reset PURES is activated by the Power-On-Clear reset POCRES or the debugger reset DBRES.

Note that the MainOsc is disabled after a PURES.

MainOsc status The figure shows the MainOsc status as follows:

- max = maximum amplification gain, which means short stabilization mode (MainOsc control register MOSCC.MOSCCSHTSTBY = 1)
- norm = normal amplification gain, which means normal stabilization mode (MainOsc control register MOSCC.MOSCCSHTSTBY = 0)
- off = MainOsc is stopped

MainOsc start/stop

The MainOsc is started respectively stop by software via the MainOsc enable register MOSCE as follows:

- S/W start: MOSCEENTRG = 1
- S/W stop: MOSCEDISTRG = 1

For details concerning the MainOsc control and amplification gain refer to the description of the MainOsc and its control registers in the "Clock Controller" chapter.




Figure 11-6 MainOsc behaviour during RESET

- <1> The MainOsc operates, as long as RESET stays active, even if PURES is deactivated before RESET. However the MainOsc stops upon de-assertion of RESET.
- <2> The MainOsc is started by S/W and stopped by PURES.
- <3> MainOsc is operating with maximum amplification gain during active RESET.
- <4> The MainOsc is operating with normal amplification gain and it is set to maximum during active RESET. After de-assertion of RESET the amplification gain returns to its previous level.
- <5> If the MainOsc was disabled, it operates with maximum amplification gain during active RESET and is stopped after de-assertion of RESET.

# 11.2.6 Watchdog Timers reset (WDTAnRES)

The Watchdog Timers can be configured to generate a reset if the watchdog time expires. After watchdog reset, the Watchdog Timer reset flags RESF.RESF1 for WDTA0RES respectively RESF.RESF2 for WDTA1RES are set and the system reset SYSRES is asserted.

RESF.RESF1 (RESF.RESF2) is not cleared automatically, if WDTA0RES (WDTA1RES) is de-asserted. It is cleared by

- setting RESFC.RESFC1 = 1 (RESFC.RESFC2 = 1)
- power-up reset PURES (POCRES or DBRES)

### 11.2.7 Software reset (SWRES)

The software reset SWRES can be asserted by setting SWRESA.SWRESA0 = 1.

This generates a system reset SYSRES and sets the reset flag RESF.RESF0 = 1.

RESF.RESF0 is not cleared automatically. It is cleared by

- setting RESFC.RESFC0 = 1
- power-up reset PURES (POCRES or DBRES)

# 11.2.8 Clock Monitors reset (CLMAnRES)

The Clock Monitors can generate the resets:

- CLMAORES, if a MainOsc fail is detected
- CLMA2RES, if a High Speed IntOsc fail is detected
- CLMA3RES, if a PLL0 fail is detected

Upon a Clock Monitor reset, the system reset SYSRES is generated and the respective reset flag in the RESF register is set.

These flags are not cleared automatically. They are cleared by

- setting RESFC.RESFC3 = 1 for CLMA0RES, (RESFC.RESFC5 = 1 for CLMA2RES, RESFC.RESFC6 = 1 for CLMA3RES)
- power-up reset PURES (POCRES or DBRES)

### 11.2.9 Debugger reset (DBRES)

In case a debugger is connected, it can generate the reset DBRES.

DBRES activates the power-up reset PURES, thus operates in the same way like the Power-On-Clear reset POCRES:

- It resets some clock generators. Hence these clock generators stop operation and must be restarted.
- The reset status flag register RESF is cleared.

# 11.3 Reset Controller Registers

This section contains a description of all registers of the Reset Controller.

# 11.3.1 Writing to protected registers

Write protected registers are protected from inadvertent write access due to erroneous program execution, etc.

Following Reset Controller registers feature this special write protection:

· Software reset register SWRESA

Refer to the section 3.11 "Write protected Registers" on page 135 for a detailed description how to write to write protected registers.

# 11.3.2 Reset Controller registers overview

The Reset Controller is controlled and operated by the following registers:

Table 11-1 Reset Controller registers overview

Register name	Shortcut	Address						
General reset flags registers	General reset flags registers							
Reset factor register	RESF	FF42 0160 <sub>H</sub>						
Reset factor clear register	RESFC	FF42 0168 <sub>H</sub>						
Software reset control registers	Software reset control registers							
Software reset register	SWRESA	FF42 0204 <sub>H</sub>						
Low-Voltage Indicator reset control registers								
LVI control register	LVICNT	FF42 0200 <sub>H</sub>						
Very-Low-Voltage flag control registers								
VLVF register	VLVF	FF42 0180 <sub>H</sub>						
VLVF clear register	VLVFC	FF42 0188 <sub>H</sub>						

# 11.3.3 Reset Controller general control registers details

### (1) RESF- Reset factor register

This register contains information about which type of resets occurred since the last Power-On Clear reset.

Each reset condition sets the corresponding flag in the register.

For example, if a Clock Monitor CLMA0RES occurs after a Watchdog Timer reset WDTA0RES, RESF reads 0000 000A<sub>H</sub>.

Access This register can be read in 32-bit units.

Address FF42 0160<sub>H</sub>

 ${\color{red} \textbf{Initial Value}} \quad 0000\ 0000_{\textbf{H}}.\ \textbf{This register is initialized by a power-up reset PURES}\ (\textbf{POCRES}$ 

and DBRES).




Table 11-2 RESF register contents (1/2)

Bit position	Bit name	Function
8	RESF8	External reset flag  0: no RESET reset occurred  1: RESET reset has occurred  Note: In case of concurrently asserted power-up reset PURES and external RESET, setting of the RESF.RESF8 flag, that indicates the occurrence of an external RESET, depends on the time relation between PURES and the RESET. Refer to the Electrical Target Specification for details.
7	RESF7	Low-Voltage Indicator reset flag 0: no LVIRES reset occurred 1: LVIRES reset has occurred
6	RESF6	PLL0 Clock Monitor CLMA3 reset flag 0: no CLMA3RES reset occurred 1: CLMA3RES reset has occurred
5	RESF5	High Speed IntOsc Clock Monitor CLMA2 reset flag 0: no CLMA2RES reset occurred 1: CLMA2RES reset has occurred
3	RESF3	MainOsc Clock Monitor CLMA0 reset flag 0: no CLMA0RES reset occurred 1: CLMA0RES reset has occurred

Table 11-2 RESF register contents (2/2)

Bit position	Bit name	Function
2	RESF2	Watchdog Timer WDTA1 reset flag 0: no WDTA1RES reset occurred 1: WDTA1RES reset has occurred
1	RESF1	Watchdog Timer WDTA0 reset flag 0: no WDTA0RES reset occurred 1: WDTA0RES reset has occurred
0	RESF0	Software reset flag 0: no SWRES reset occurred 1: SWRES reset has occurred

# (2) RESFC - Reset factor clear register

This register clears the reset flags of the RESF register.

Access This register can be read/written in 32-bit units.

Reading this register returns always 0000 0000<sub>H</sub>.

Address FF42 0168<sub>H</sub>

Initial Value Reading this registers returns always 0000 0000<sub>H</sub>.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	0	0	0	0	0	0	RES FC8	RES FC7	RES FC6	RES FC5	0	RES FC3	RES FC2	RES FC1	RES FC0
•	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R	R/W	R/W	R/W	R/W

Table 11-3 RESFC register contents

Bit position	Bit name	Function
8	RESFC8	External reset flag RESF.RESF8 flag clear 0: no function 1: clear RESF.RESF8
7	RESFC7	Low-Voltage Indicator reset flag RESF.RESF7 flag clear 0: no function 1: clear RESF.RESF7
6	RESFC6	PLL0 Clock Monitor CLMA3 reset flag RESF.RESF6 flag clear 0: no function 1: clear RESF.RESF6
5	RESFC5	High-Speed IntOsc Clock Monitor CLMA2 reset flag RESF.RESF5 flag clear 0: no function 1: clear RESF.RESF5
3	RESFC3	MainOsc Clock Monitor CLMA0 reset flag RESF.RESF3 flag clear 0: no function 1: clear RESF.RESF3
2	RESFC2	Watchdog Timer WDTA1 reset flag RESF.RESF3 flag clear 0: no function 1: clear RESF.RESF2
1	RESFC1	Watchdog Timer WDTA0 reset flag RESF.RESF2 flag clear 0: no function 1: clear RESF.RESF1
0	RESFC0	Software reset flag RESF.RESF0 flag clear 0: no function 1: clear RESF.RESF0

#### 11.3.4 Software reset control registers details

#### (1) SWRESA - Software reset register

This register is used to generate a software reset SWRES.

**Protection** Writing to this register is protected by a special sequence of instructions by

using the protection command register PROTCMD2.

Refer to the section "Write protected Registers" in chapter "CPU System Functions" for a detailed description how to write to write protected registers.

Access This register can be read/written in 32-bit units.

Reading this register returns always 0000 0000<sub>H</sub>.

FF42 0204<sub>H</sub> **Address** 

**Initial Value** Reading this registers returns always 0000 0000<sub>H</sub>.




Table 11-4 SWRESA register contents

Bit position	Bit name	Function
0	SWRESA0	Software reset control
		0: no function 1: generate software reset SWRES

# 11.3.5 Low-Voltage Indicator reset control registers

#### (1) LVICNT - LVI control register

This register is used to control the Low-Voltage Indicator and to select the LVI detection level.

**Protection** Writing to this register is protected by a special sequence of instructions by

using the protection command register PROTCMD2.

Refer to the section "Write protected Registers" in chapter "CPU System Functions" for a detailed description how to write to write protected registers.

Access This register can be read/written in 32-bit units.

Address FF42 0200<sub>H</sub>

Initial Value 0000 0000<sub>H</sub>. This register is initialized by a power-up reset PURES (POCRES

and DBRES).




Table 11-5 LVICNT register contents

Bit position	Bit name	Function						
3	LVIRESMK	LVI reset LVIRES mask 0: LVIRES unmasked 1: LVIRES masked (LVIRES is not generated)						
2 to 0	LVICNT[2:0]	LVI detection level						
		LVICNT[2:0]	Detection level					
		000 <sub>B</sub>	LVI is deactivated					
		001 <sub>B</sub>	LVI level 1 (VLVIL <sub>1</sub> )					
		010 <sub>B</sub>	LVI level 2 (VLVIL <sub>2</sub> )					
		011 <sub>B</sub> LVI level 3 (VLVIL <sub>3</sub> )						
		100 <sub>B</sub>	LVI level 4 (VLVIL <sub>4</sub> )					
		101 <sub>B</sub>	LVI level 5 (VLVIL <sub>5</sub> )					
		11X <sub>B</sub> LVI level 6 (VLVIL <sub>6</sub> )						
		Refer to the Data Sheet	for the specification of the LVI detection levels.					

**Note** If the selected LVI detection level is close to the Power-On-Clear detection level, both may detect low voltage at the same time.

In this case the Power-On-Clear reset POCRES is performed and the reset factor register RESF is cleared. Thus the LVI reset flag RESF.RESF7 does not indicate the LVI detection.

# 11.3.6 Very Low-Voltage flag control registers

#### (1) VLVF - Very-Low-Voltage flag register

This register shows the status of the VLVF detection.

Access This register can be read in 32-bit units.

Address FF42 0180<sub>H</sub>
Initial Value 0000 0001<sub>H</sub>

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 R R R R R R R R R R R R R R R R 15 14 13 10 9 6 5 4 0 12 11 8 7 3 1 0 0 0 0 0 0 0 0 0 VLVF0 0 0 0 0 0 0 R R R R R R R R R R R R R R R R

Table 11-6 VLVF register contents

Bit position	Bit name	Function
0	VLVF0	VLVI status 0: Very low voltage not detected 1: Very low voltage detected

#### (2) VLVFC - Very-Low-Voltage flag clear register

This register clears the VLVF0 flag of the VLVF register.

Access This register can be read/written in 32-bit units.

Reading this register returns always 0000 0000<sub>H</sub>.

Address FF42 0188<sub>H</sub>

Initial Value Reading this registers returns always 0000 0000<sub>H</sub>.




Table 11-7 VLVFC register contents

Bit position	Bit name	Function
0	VLVFC0	VLVI flag VLVF.VLVF0 flag clear 0: no function 1: clear VLVF.VLVF0

This chapter contains a generic description of the OS Timer.

The first section describes all properties specific to the V850E2/Fx4-G, such as instances, register base addresses, input/output signal names, etc. The subsequent sections describe the features that apply to all implementations.

### 12.1 V850E2/Fx4-G OSTM Features

Instances This microcontroller has the following number of instances of the OS Timer.

Table 12-1 Instances of OS Timer

OS Timer	
Instances	1
Names	OSTM0

Instances index n Throughout this chapter, the individual instances of the OS Timer are identified by the index "n" (n = 0), for example OSTMnCTL for the OS Timer n control register.

Register addresses All OS Timer register addresses are given as address offsets from the individual base addresses <OSTMn base>.

> The <OSTMn\_base> addresses of each OSTMn are listed in the following table:

Table 12-2 Register base addresses <OSTMn\_base>

OSTMn instance	<ostmn_base> address</ostmn_base>
OSTM0	FF80 0000 <sub>H</sub>

Clock supply All OS Timers provide one clock input.

Table 12-3 OSTM clock supply

OSTMn instance	OSTMn clock	Connected to
OSTM0	PCLK	Clock Controller CKSCLK_032




Figure 12-1 OSTM clock supply

**Interrupts** The OS Timers can generate the following interrupt requests:

Table 12-4 OSTMn interrupt requests

OSTMn signals	Function	Connected to
OSTM0TINT	OSTMn interrupt	Interrupt Controller INTOSTM0

**OSTM H/W reset** The OS Timers and their registers are initialized by the following reset signal:

Table 12-5 OSTMn reset signal

OSTMn	Reset signal
OSTM0	Reset Controller SYSRES
	<ul> <li>Stand-by Controller DPSTPWU (wake-up from DEEPSTOP mode)</li> </ul>

# 12.2 Functional Overview

Features summary The OS Timer has two operation modes

- Interval timer mode
- Free-run compare mode

The following block diagram shows the main components of the OS Timer.




Figure 12-2 Block diagram of the OS Timer

# 12.3 Functional Description

The OS Timer is a 32-bit timer/counter.

It can be used as an interval timer or in free-run compare mode. The selected operation mode specifies the count direction and controls the interrupt request generation.

# 12.3.1 Count clock

The count clock of the OS Timer is defined by PCLK clock input.

This is illustrated in the following figures.




Figure 12-3 Counter operation

# 12.3.2 Interrupt request generation

By default, interrupt request OSTMnTINT is generated on counter underflow (interval timer mode) or when the counter matches the compare value (free-run compare mode).

Additionally, an interrupt request can be generated at counter start or counter restart. This is controlled by bit OSTMnCTL.OSTMnMD0.

This is illustrated in the following figure.




Figure 12-4 Interrupt generation at count start

# 12.3.3 Starting and stopping the timer

The OS Timer is started and stopped as follows:

**Start** The timer is started by setting the bit OSTMnTS.OSTMnTSF = 1 or

Status bit OSTMnTE.OSTMnTEF is set to 1 and bit OSTMnTS.OSTMnTSF returns to zero.

Depending on the operation mode, the counter starts to count down or to count up. Refer to 12.3.4 "Interval timer mode" on page 422 and 12.3.5 "Free-run compare mode" on page 426 for details.

**Stop** The timer is stopped by setting the bit OSTMnTT.OSTMnTTF = 1.

Status bit OSTMnTE.OSTMnTEF is cleared and bit OSTMnTT.OSTMnTTF immediately returns to zero.

When the counter is stopped, the register OSTMnCNT holds its current value until a new count operation starts.

### 12.3.4 Interval timer mode

In interval timer mode, the OSTM can be used as a reference timer generating interrupt requests at fixed intervals.

#### (1) Basic operation in interval timer mode

In interval timer mode, the timer counts down, starting from the value specified in the OSTMnCMP register. When the counter underflows (0000 0000<sub>H</sub> is reached), an interrupt request OSTMnTINT is generated.

The interval timer mode is set by OSTMnCTL.OSTMnMD1 = 0.

The OSTMnCMP register can be rewritten at any time. If it is rewritten during count operation, the counter loads the new OSTMnCMP value when the next  $0000\ 0000_{\rm H}$  is reached. Then the counter continues with the new value.

#### **OSTMnTINT** period

The period of OSTMnTINT is:

OSTMnTINT occurrence period = count clock period \* (OSTMnCMP + 1)

The following figure shows the basic operation of the OS Timer in interval timer mode with counter start interrupt enabled (OSTMnCTL.OSTMnMD0 = 1):




Figure 12-5 Timing diagram of OSTM in interval timer mode

- (1) After counter start (OSTMnTS.OSTMnTSF = 1), the OSTMnTE.OSTMnTEF bit is set to indicate that the counter is enabled. OSTMnTS.OSTMnTSF returns to 0 in order to start the timer.
  - The counter counts down starting from the value of OSTMnCMP. The counter value is indicated in register OSTMnCNT. OSTMnTINT is asserted.
- (2) When the counter reaches 0000 0000<sub>H</sub>, the interrupt request OSTMnTINT is asserted. The counter loads the new start value from OSTMnCMP and continues to count down.
- (3) At counter stop (OSTMnTT.OSTMnTTF = 1), the OSTMnTE.OSTMnTEF bit is cleared to indicate that the counter is disabled. OSTMnTT.OSTMnTTF returns to 0.The counter holds its current value until the counter is restarted.
- (4) If the counter is restarted (OSTMnTS.OSTMnTSF = 1), the counter loads the new start value from OSTMnCMP and continues to count down.

**Forced restart** 

A forced restart of the counter is performed by setting OSTMnTS.OSTMnTSF = 1 during the count operation.

The counter loads the start value from the OSTMnCMP register and continues to count down.

The following figure shows the forced restart of the OS Timer in interval timer mode, with counter start interrupt enabled (OSTMnCTL.OSTMnMD0 = 1):




Figure 12-6 Timing diagram of forced restart in interval timer mode

The timing diagram above shows the following:

- (1) The counter is started and stopped as shown and explained in *Figure 12-5* "Timing diagram of OSTM in interval timer mode" on page 423.
- (2) The counter is started again (OSTMnTS.OSTMnTSF = 1), while it is operating (OSTMnTE.OSTMnTEF = 1).

The counter immediately restarts counting down, starting with the current value of OSTMnCMP.

The interrupt request OSTMnTINT is asserted.

#### (2) Operation when OSTMnCMP = 00000000H

When  $OSTMnCMP = 0000\ 0000_H$  the OSTMnTINT interrupt request is set to 1, while the counter is enabled.

The following figure shows the operation of the OS Timer, when OSTMnCMP =  $0000\ 0000_{H}$ , counter start interrupt is enabled (OSTMnCTL.OSTMnMD0 = 1):




Figure 12-7 Timing diagram when OSTMnCMP = 0000 0000<sub>H</sub> in interval timer mode

The timing diagram above shows the following:

- (1) After counter start, the counter starts counting, but will be reloaded with the OSTMnCMP value, and thus remains 0000 0000<sub>H</sub>.
- (2) The interrupt request OSTMnTINT is continuously asserted.
- (3) After counter stop, the interrupt request OSTMnTINT is deasserted.

#### (3) Initialization for interval timer mode

The setting procedure in interval timer mode after a reset release is described below:

Initialization

- 1. Set the start value of the down-counter in the OSTMnCMP register.
- 2. Select the interval timer mode by clearing bit OSTMnCTL.OSTMnMD1.
- 3. Select the interrupt mode at counter start (OSTMnCTL.OSTMnMD0).

### 12.3.5 Free-run compare mode

#### (1) Basic operation in free-run compare mode

In free-run compare mode, the counter counts up from  $0000\ 0000_H$  to FFFF FFFF $_H$ . When the value of the OSTMnCMP register matches the current count value, the OSTMnTINT interrupt request is output.

The free-run compare mode is selected by setting OSTMnCTL.OSTMnMD1 = 1.

The OSTMnCMP register can be rewritten at any time.

The following figure shows the basic operation of the OS Timer in free-run compare mode with counter start enabled (OSTMnCTL.OSTMnMD0 = 1):




Figure 12-8 Timing diagram of OSTM in free-run compare mode

The timing diagram above shows the following:

- (1) After counter start (OSTMnTS.OSTMnTSF = 1), the OSTMnTE.OSTMnTEF bit is set to indicate that the counter is enabled. OSTMnTS.OSTMnTSF returns to 0 in order to start the counter.
  - The counter counts up from 0000 0000<sub>H</sub> to FFFF FFFF<sub>H</sub>. The counter value is indicated in register OSTMnCNT.
- (2) When the value of the OSTMnCMP register matches the current count value, the interrupt request OSTMnTINT is asserted.
- (3) At counter stop (OSTMnTT.OSTMnTTF = 1), the OSTMnTE.OSTMnTEF bit is cleared to indicate that the counter is disabled. OSTMnTT.OSTMnTTF returns to 0.
  - The counter holds its current value until the counter is restarted.
- (4) If the counter is restarted (OSTMnTS.OSTMnTSF = 1), the counter starts counting from 0000 0000<sub>H</sub>.

The OSTMnTINT occurrence period is different at count start and depends on the old and new compare value if OSTMnCMP is rewritten during operation:

Table 12-6 OSTMnTINT oc	currence timing
-------------------------	-----------------

Old compare	New compare	Counter value at time of rewrite	OSTMnTINT occurrence period	Label in timing diagram
	Counter start		(A + 1) * count clock period	(a)
Α	A No rewrite		(FFFF FFFF <sub>H</sub> + 1) * count clock period	(b)
В	C > B	B < counter value < C	(C - B) * count clock period	(c)
С	D < C	Counter value > D,C	(FFFF FFFF <sub>H</sub> - C + D + 1) * count clock period	(d)

Forced restart A forced restart operation is not performed even if the bit OSTMnTS.OSTMnTSF is set during the count operation. The counter ignores this setting and continues counting.

### (2) Operation when OSTMnCMP = 00000000

The following figure shows the operation of the OS Timer when OSTMnCMP =  $0000\ 0000_{H}$ , counter start interrupt is enabled (OSTMnCTL.OSTMnMD0 = 1).




Figure 12-9 Timing diagram when OSTMnCMP = 0000 0000<sub>H</sub> in free-run compare mode

The timing diagram above shows the following:

- (1) After counter start, the counter starts counting up from  $0000\ 0000_{\rm H}$  to FFFF FFFF<sub>H</sub>.
- (2) The interrupt request OSTMnTINT at counter start is generated.
- (3) If the current count value matches OSTMnCMP, the compare interrupt is generated. In the above case with OSTMnCMP = 0000 0000<sub>H</sub>, OSTMnTINT stays active for 2 PCLK periods.
- (4) Every FFFF FFFF<sub>H</sub> clock cycles the interrupt request OSTMnTINT is asserted.

#### (3) Initialization for free-run compare mode

The setting procedure in free-run compare mode after a reset release is described below:

Initialization

- 1. Set the compare value in the OSTMnCMP register.
- 2. Select the free-run compare mode by setting the bit OSTMnCTL.OSTMnMD1.
- 3. Select the interrupt mode at counter start by the bit OSTMnCTL.OSTMnMD0.

# 12.4 OS Timer Registers

This section contains a description of all registers of the OS Timer.

# 12.4.1 OS Timer registers overview

The OS Timer is controlled and operated by the following registers:

Table 12-7 OS Timer registers overview

Register name	Shortcut	Address
OSTM compare register	OSTMnCMP	<ostmn_base></ostmn_base>
OSTM counter register	OSTMnCNT	<ostmn_base> + 4<sub>H</sub></ostmn_base>
OSTM count enable status register	OSTMnTE	<ostmn_base> + 10<sub>H</sub></ostmn_base>
OSTM count start trigger register	OSTMnTS	<ostmn_base> + 14<sub>H</sub></ostmn_base>
OSTM count stop trigger register	OSTMnTT	<ostmn_base> + 18<sub>H</sub></ostmn_base>
OSTM control register	OSTMnCTL	<ostmn_base> + 20<sub>H</sub></ostmn_base>
OSTM emulation register	OSTMnEMU	<ostmn_base> + 24<sub>H</sub></ostmn_base>

<OSTMn\_base>

The base addresses <OSTMn\_base> of the OSTMn is defined in the first section of this chapter under the key word "Register addresses".

# 12.4.2 OS Timer registers details

### (1) OSTMnCMP - OSTM compare register

This register stores the start value of the down-counter or the value with which the counter is compared, depending on the operation mode.

Access This register can be read/written in 32-bit units.

Address <OSTMn\_base>

Initial Value 0000 0000<sub>H</sub>

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 OSTMnCMP[31:16] R/W 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 1 OSTMnCMP[15:0] R/W 
Table 12-8 OSTMnCMP register contents

Bit position	Bit name	Function
31 to 0	OSTMnCMP[31:0]	In interval timer mode: start value of the down-counter
		In free-run compare mode: compare value

### (2) OSTMnCNT - OSTM counter register

This register indicates the count value of the timer.

Access This register can be read in 32-bit units.

Address <OSTMn\_base> + 4<sub>H</sub>

Initial Value The initial value depends on the operation mode of the OS Timer, see *Table* 

12-10 "Correlation between operation mode, counting direction and initial

value" on page 430.




Table 12-9 OSTMnCNT register contents

Bit position	Bit name	Function
31 to 0	OSTMnCNT[31:0]	32-bit counter value

The following table shows the correlation between operation mode, counting direction and initial value. The initial value is the value that is read after the operating mode has been changed.

Table 12-10 Correlation between operation mode, counting direction and initial value

Timer operation mode	OSTMnCTL.OSTMnMD1	Counting direction	Initial value
Interval Timer Mode	0 <sup>a</sup>	Down	FFFF FFFF <sub>H</sub>
Free Running Compare Mode	1	Up	0000 0000 <sub>H</sub>

a) Value after reset.

# (3) OSTMnTE - OSTM count enable status register

This register indicates whether the counter is enabled or disabled.

Access This register can be read in 8-bit units.

Address <OSTMn\_base> + 10<sub>H</sub>

Initial Value 00<sub>H</sub>




Table 12-11 OSTMnTE register contents

Bit position	Bit name	Function
0	OSTMn TEF	Indicates, whether the counter is enabled or disabled: 0: Counter disabled 1: Counter enabled Setting OSTMnTS.OSTMnTSF to 1 sets this bit to 1. Setting OSTMnTT.OSTMnTTF to 1 resets this bit to 0.

Note If the counter is disabled, the counter value OSTMnCNT remains its value.

If the counter is restarted again, it

- continues with this value in interval timer mode.
- restarts with count value 0000 0000<sub>H</sub> in free-run compare mode.

# (4) OSTMnTS - OSTM count start trigger register

This register starts the counter.

Access This register can be written in 8-bit units. It is always read as 00<sub>H</sub>.

Address <OSTMn\_base> + 14<sub>H</sub>

Initial Value 00<sub>H</sub>




Table 12-12 OSTMnTS register contents

Bit position	Bit name	Function
0	OSTMn TSF	Starts the counter:  0: No function  1: Starts the counter and sets OSTMnTE.OSTMnTEF = 1. When the counter is enabled, this bit returns to 0.
		In interval timer mode, forced restart is executed when this bit is set while OSTMnTE.OSTMnTEF = 1.
		In free-run compare mode, setting this bit is ignored while     OSTMnTE.OSTMnTEF = 1.

# (5) OSTMnTT - OSTM count stop trigger register

This register stops the counter.

Access This register can be written in 8-bit units. It is always read as 00<sub>H</sub>.

Address <OSTMn\_base> + 18<sub>H</sub>

Initial Value 00<sub>H</sub>




Table 12-13 OSTMnTT register contents

Bit position	Bit name	Function
0	OSTMn TTF	Stops the counter: 0: No function 1: Stops the counter and clears the bit OSTMnTE.OSTMnTEF. When the counter has stopped, this bit returns to 0.

#### (6) OSTMnCTL - OSTM control register

This register specifies the counter operation mode and controls the generation of the interrupt request OSTMnTINT at counter start.

Access This register can be read/written in 8-bit units. It can only be written when the counter is disabled (OSTMnTE.OSTMnTEF = 0).

Codifici is disabled (COTIVITIE:COTIVITIE

Address <OSTMn\_base> + 20<sub>H</sub>

Initial Value 00<sub>H</sub>




Table 12-14 OSTMnCTL register contents

Bit position	Bit name	Function
1	OSTMnMD1	Specifies the counter operation mode:  0: Interval timer mode  1: Free-run compare mode
0	OSTMnMD0	Controls the OSTMnTINT interrupt request at counter start:  0: Disables interrupt at counter start  1: Enables interrupt at counter start

Chapter 12 OS Timer (OSTM)

### (7) OSTMnEMU - OSTMn emulation register

This register controls whether the OSTMn can be stopped during emulation, for instance upon a breakpoint hit.

Access This register can be read/written in 8-bit units.

Address <OSTMn\_base> + 24<sub>H</sub>




Table 12-15 OSTMnEMU register contents

Bit position	Bit name	Function	
7	OSTMn SVSDIS	Emulation control 0: OSTMn can be stopped during emulation 1: OSTMn continuous operating during emulation	

# **Chapter 13 Window Watchdog Timer A (WDTA)**

This chapter contains a generic description of the Window Watchdog Timer A (WDTA).

The first section describes all properties specific to the V850E2/Fx4-G, such as instances, register base addresses, input/output signal names, etc.

The subsequent sections describe the features that apply to all implementations.

### 13.1 V850E2/Fx4-G WDTA Features

Instances This microcontroller has the following number of instances of the Window Watchdog Timer A.

Table 13-1 Instances of WDTA

Window Watchdog Timer A			
Instances	nces 2		
Names WDTA0, WDTA1			

Instances index n Throughout this chapter, the individual instances of a Window Watchdog Timer A are identified by the index "n" (n = 0 to 1), for example, WDTAnWDTE for the WDTAn Watchdog Timer enable register.

### Register addresses

All WDTAn register addresses are given as address offsets from the individual base address <WDTAn base>.

The base address <WDTAn\_base> of each WDTAn is listed in the following table:

Table 13-2 Register base addresses <WDTAn\_base>

WDTAn instance	<wdtan_base> address</wdtan_base>	
WDTA0	FF80 6000 <sub>H</sub>	
WDTA1	FF80 7000 <sub>H</sub>	

All Window Watchdog Timers A provide two clock inputs. Clock supply

Table 13-3 WDTAn clock supply

WDTAn instance	WDTAn clock	Connected to	
WDTA0	PCLK	Clock Generator CKSCLK_A02	
	WDTATCKI	Clock Generator CKSCLK_A07	
WDTA1	PCLK	Clock Generator CKSCLK_001	
	WDTATCKI	Clock Generator CKSCLK_007	




Figure 13-1 WDTA clock supply

outputs

Interrupts and reset 
The interrupts and reset outputs of the WDTAn are listed in the table below.

Table 13-4 WDTA interrupts and reset outputs

WDTAn signals	Function	Connected to				
WDTA0:						
WDTA0RES	WDTA0 error reset	Reset Controller WDTA0RES				
WDTA0TNMI	WDTA0 error NMI	Interrupt Controller WDTA0TNMI <sup>a</sup>				
INTWDT0	WDTA0 75% interrupt	Interrupt Controller INTWDT0 <sup>a</sup>				
WDTA1:						
WDTA1RES	WDTA1 error reset	Reset Controller WDTA1RES				
WDTA1TNMI	WDTA1 error NMI	Interrupt Controller WDTA1TNMI <sup>a</sup>				
INTWDT1	WDTA1 75% interrupt	Interrupt Controller INTWDT1 <sup>a</sup>				

These interrupts can be used as a wake-up source from any stand-by mode. Refer to the chapter "Stand-by Controller (STBC)" for details.

WDTA H/W reset

The Window Watchdog Timers A and their registers are initialized by the following reset signal:

Table 13-5 WDTAn reset signal

WDTAn	Reset signal		
WDTA0	Reset Controller SYSRES		
WDTA1	Reset Controller SYSRES     Stand-by Controller DPSTPWU		
	(wake-up from DEEPSTOP mode)		

WDTA during DEEPSTOP mode

If the V850E2/Fx4-G enters the DEEPSTOP stand-by mode, WDTA0 remains in operation and would need to be retriggered, although the CPU is not operating.

In order to stop also WDTA0 during DEEPSTOP, its operation clock CKSCLK\_A07 can be stopped by setting CKSC\_A07.STPMK\_A07 = 0.

WDTA during debugging

When operating the V850E2/Fx4-G microcontroller under control of a debugger and the microcontroller is stopped, e.g. because of a breakpoint hit, the WDTA is stopped and all WDTA registers can not be written. In particular it is not possible to re-trigger the WDTA by the debugger's single-step execution.

# 13.2 WDTA Start-up Options

The start-up options determine the start-up configuration of the WDTA after reset release. They are described in the following table.

Table 13-6 WDTA start-up options

Start-up option	Function	Description	Connected to
OPWDEN	WDTA enabler/disabler	Enables/disables the WDTA: 0: WDTA is disabled 1: WDTA is enabled	WDTA0:     Flash configuration option     OPBT0.OPBT0[19]      WDTA1:     Flash configuration option     OPBT0.OPBT0[23]
OPWDOVF[2:0]	Count clock setting	Specifies the reset value of the count clock control bits WDTAnMD.WDTAnOVF[2:0].	WDTA0/WDTA1: Flash configuration option OPBT0.OPBT0[18:16]
OPWDTPR	Start mode signal selector	Specifies the signal that sets the start mode: 0: OPWDRUN start-up option 1: WDTATRTYP input signal If WDTATRTYP is selected (OPWDTPR = 1), the start mode depends on the reset type.  Refer to section "V850E2/Fx4-G WDTAn start modes" below and "WDTA after reset release" in the section "Functional Description" for details.	fixed to 0
OPWDRUN	Automatic start enabler	Specifies the start mode: 0: Software trigger start mode 1: Automatic start mode  Refer to section "V850E2/Fx4-G WDTAn start modes" below and "WDTA after reset release" in the section "Functional Description" for details.	WDTA0:     Flash configuration option     OPBT0.OPBT0[20]      WDTA1:     Flash configuration option     OPBT0.OPBT0[24]
OPWDWS[1:0]	Initial open window size setting	Specifies the reset value of the open window size control bits WDTAnMD.WDTAnWS[1:0].  The open window size control bits only apply after the first WDTA trigger and not after reset release.  After reset release the open window size is 100%.  Refer to "Window function" in the section "Functional Description" for details.	fixed to 11 <sub>B</sub>
OPWDINT	INTWDTn (75% interrupt) request generation	Specifies the reset value of control bit WDTAnMD.WDTAnWIE. This bit enables/ disables the output of the 75% interrupt request INTWDTn.  Refer to "75% interrupt output" in the section "Functional Description" for details.	fixed to 0

### 13.2.1 V850E2/Fx4-G WDTAn start modes

If a Watchdog Timer is enabled (OPWDEN = 1), its start mode depends on OPWDRUN:

- OPWDRUN = 0: software trigger mode
- OPWDRUN = 0: automatic start mode


**Caution** If the Watchdog Timer is disabled (OPWDEN = 0), it can not be enabled afterwards.

### 13.3 Functional Overview

The Window Watchdog Timer A has the following functions: **Features summary** 

- Operation mode after reset selectable by using start-up options
- Fixed activation code and variable activation code (VAC) selectable
- Two start modes available:
  - Automatic start mode
  - Software trigger mode
- · Reset-dependent start mode selection
- Operation upon error detection selectable:
  - Generation of NMI request WDTAnTNMI on error detection
  - Generation of reset WDTAnTRES on error detection
- Interrupt request generation at 75% of the counter overflow value
- · Window function

The following figure shows the main components of the Window Watchdog Timer A:



Block diagram of the Window Watchdog Timer A

# 13.4 Functional Description

The Window Watchdog Timer A generates a reset or a non-maskable interrupt if the 16-bit counter overflows or if any other error condition is fulfilled.

For a description of all error conditions, refer to the section "Error detection".

The counter is cleared and restarted every time a WDTA trigger occurs in the open window period.

Refer to the sections "WDTA trigger" and "Window function" for details.

At 75% of the maximum counter value, the WDTA can generate an interrupt request INTWDTn.

Refer to the section "75% interrupt output" for details.

After reset release, the start-up options specify the start mode and the WDTA settings. The settings can be modified by writing the Watchdog Timer mode register WDTAnMD.

Refer to the section "WDTA after reset release" for details.

### 13.4.1 WDTA after reset release

### (1) Start modes

The WDTA provides two modes for the counter start after reset release:

Software trigger start mode

The counter value remains 0000<sub>H</sub> after reset release.

The counter is started with the first WDTA trigger.

The first trigger can occur any time after reset release.

· Automatic start mode

The counter starts automatically after reset release.

The first trigger must occur before the counter overflows.

### (2) Start mode selection

The start mode can be selected as follows:

- · By start-up options
- By the WDTATRTYP input signal

This signal indicates the reset type. Thus, the selected start mode after reset release depends on the reset type.

The start mode selection is listed in the following table.

Table 13-7 Start mode selection

Start-up options		Input signal	Reset type	Start mode	
OPWDTPR	OPWDRUN	WDTATRTYP	Neset type	otart mode	
0	0	Ignored	Ignored	Software trigger	
	1			Automatic	
1	0	Ignored	Ignored	Software trigger	
	1	0	Any apart from automatic start reset source	Software trigger	
		1	Automatic start reset source	Automatic	

### (3) WDTA settings after reset release

The WDTA settings are as follows between reset release and the first trigger:

Function	Setting	Remark		
Start mode	Specified by start-up	For a description of the start		
Count clock	options	modes, refer to the section  "WDTA after reset release".		
75% interrupt mode		WDTA and reserved se .		
Error mode	Reset mode	Any error condition before the first trigger generates a reset.		
Open window size	100%	If automatic start mode is specified, the first trigger is valid any time before the counter overflows.		

# Change WDTA settings

After the first trigger, the WDTA continues according to the settings of the Watchdog Timer mode register WDTAnMD.

To change the WDTA settings, WDTAnMD must be written *before* the first trigger. Changing the value of WDTAnMD *after* the first trigger leads to an error.

If WDTAnMD is not changed before the first trigger, the WDTA mode is specified by the initial value of WDTAnMD.

The new or initial value of WDTAnMD applies after the first trigger.

# Automatic start mode timing

The automatic start mode timing and the changes to the WDTA settings are illustrated in the following figure.




Figure 13-3 Timing diagram of WDTA start in automatic start mode

The timing diagram above shows the following:

- 1. After reset release, the counter starts immediately.

  The count clock is specified by the start-up options, for example:
  - Count clock after reset release = WDTATCKI / 2<sup>13</sup> (OPWDOVF[2:0] = 100<sub>B</sub>)

- 2. WDTAnMD is written before the first trigger. However, the settings are not applied immediately.
- The first trigger must occur before the counter overflows.
   After the first trigger, the settings specified in WDTAnMD are applied, for example a new count clock:
  - Count clock after first trigger = WDTATCKI / 2<sup>16</sup> (WDTAnMD.WDTAnOVF[2:0] = 111<sub>B</sub>

With the decreased count clock, the counter value rises more slowly over time

Software trigger start mode timing

The software trigger start mode timing and the changes to the WDTA settings are illustrated in the following figure.




Figure 13-4 Timing diagram of WDTA start in software trigger start mode

The timing diagram above shows the following:

- After reset release, the counter remains 0000<sub>H</sub> until the first trigger.
   The count clock is specified by the start-up options, but it does not have any effect.
- 2. WDTAnMD is written before the first trigger. However, the settings are not applied immediately.
- 3. The counter starts at the first trigger.
  The count clock and other settings specified in WDTAnMD are applied.

### 13.4.2 WDTA trigger

The WDTA trigger has the following functions:

- · Counter start trigger in software trigger start mode
- Counter restart trigger to avoid counter overflow

The trigger register to be used differs depending on whether the activation code is fixed or variable. The type of activation code and the associated trigger register are specified by using the start-up option OPWDVAC.

Table 13-8 Trigger register and activation code

Type of activation code	Trigger register	Activation code
Fixed	WDTAnWDTE	AC <sub>H</sub>
Variable	WDTAnEVAC	Refer to the section "Varying Activation Code calculation" for details.

### (1) Variable activation code calculation

The variable activation code (ExpectWDTE) is calculated using a reference value in register WDTAnREF. The reference value in WDTAnREF is updated each time the trigger register WDTAnEVAC is written.

 Use the expression below to calculate the variable activation code (ExpectWDTE):

 $ExpectWDTE = AC_H - WDTAnREF$  (old)

 Use the expression below to calculate how the WDTAnREF value is updated:

WDTAnREF (new) = rotate left 1 bit (ExpectWDTE)

**Note** WDTAnREF is also updated upon an erroneous WDTA trigger, i.e.:

- When the value written to WDTAnEVAC differs from the expected activation code.
- When writing to WDTAnEVAC outside the open window.

In either case, a WDTAnTRES reset or WDTAnTNMI interrupt request is also generated.

The table below lists the variable activation codes according to the number of triggers.

Table 13-9 Expected activation code development

No <sup>a</sup>	WDTAnREF (old)		WDTAnREF (old)  ExpectWDTE (AC <sub>H</sub> - WDTAnREF)		WDTAnREF (	new)
0	0000 0000	00 <sub>H</sub>	1010 1100	AC <sub>H</sub>	0101 1001	59 <sub>H</sub>
1	0101 1001	59 <sub>H</sub>	0101 0011	53 <sub>H</sub>	1010 0110	A6 <sub>H</sub>
2	1010 0110	A6 <sub>H</sub>	0000 0110	06 <sub>H</sub>	0000 1100	0C <sub>H</sub>

a) Number of triggers after reset

This generates a sequence of 122 different numbers that have to be used to re-trigger the Watchdog Timer.

Note Bit 7 of the WDTAnEVAC register (WDTAnEVAC7) cannot be cleared to 0 after the WDTA has been started. Thus even if bit 7 of the activation code is 0, the WDTA will not stop.

#### 13.4.3 Error detection

The conditions for error detection are:

- Overflow interval time is exceeded (counter overflow)
- Wrong activation code is written to the trigger register
- Writing to the trigger register outside the open window.
- Illegal update of Watchdog Timer mode register WDTAnMD:
  - Writing a new value to WDTAnMD after the first trigger leads to an error detection.
  - Writing the same value to WDTAnMD after the first trigger does not lead to an error detection.

#### Error mode

When an error is detected, either an NMI request (WDTAnTNMI) or a reset (WDTAnTRES) is generated.

WDTAnMD.WDTAnERM selects the error mode:

- WDTAnMD.WDTAnERM = 0: NMI mode
- WDTAnMD.WDTAnERM = 1: reset mode

#### Caution

Due to the fact, that any modification of the WDTAnMD register becomes effective with the first WDTA trigger, the initial value of WDTAnMD remains active until the first WDTA trigger.

This means in particular, that a WDTAnTRES is generated in the following case:

- WDTA is changed to NMI mode by WDTAnMD.WDTAnERM = 0
- WDTAnMD is written again before the first WDTA trigger (error condition)

After error detection

After detection of an error the Watchdog Timer operation is stopped. For restarting the Watchdog Timer a reset is necessary.

- In NMI mode:
   The NMI service routine has to initiate assertion of a reset, e.g. by applying a software reset.
- In reset mode:
   The Watchdog Timer generates the reset by itself.

The following figure shows the reset or NMI request generation when the counter overflows and automatic start mode is selected.




Figure 13-5 Timing diagram of WDTA NMI request or reset generation

The timing diagram above shows the following:

- 1. After reset release, the counter starts (automatic start mode is selected).
- 2. WDTAnMD is written before the first trigger. However, the settings are not applied immediately.
- 3. The counter is cleared at the first trigger and the new WDTA settings are applied.
- When the counter overflows, an error is detected. Depending on the error mode, either interrupt request WDTAnTNMI or reset WDTAnTRES is generated.
  - The counter value remains, the Watchdog Timer is stopped and can not be restarted, until a system reset is performed.
- 5. When the system is reset, the counter is cleared and stopped until reset release.

## 13.4.4 **75% interrupt output**

When the counter reaches 75% of the maximum counter value, the interrupt request INTWDTn is generated.

This function can be automatically enabled with the start-up option OPWDINT = 1.

By use of WDTAnMD.WDTAnWIE this function can be enabled respectively disabled afterwards.

The following figure shows the 75% interrupt request generation under following conditions:

- · Automatic start mode selected
- Count clock changes after first trigger




Figure 13-6 Timing diagram of WDTA 75% interrupt output

### 13.4.5 Window function

When the open window size is set to less than 100%, an error is detected if the trigger occurs outside the open window.

The definition of the open window size differs before and after the first trigger:

- After reset release, the open window size is 100%.
   OPWDWS[1:0] and bits WDTAnMD.WDTAnWS[1:0] are not applied.
- After the first trigger, the open window size is specified by bits WDTAnMD.WDTAnWS[1:0].

The following figure shows WDTA operation with an open window size of 25% and with automatic start mode selected.




Figure 13-7 Timing diagram of WDTA window function

The timing diagram above shows the following:

- 1. The open window size is fixed to 100% for the first trigger.
- 2. A trigger that occurs in the open window does not generate an error.
- 3. A trigger that occurs in the closed window generates a WDTAnTNMI request or a WDTAnTRES reset, depending on the selected error mode.

# 13.5 Application hint: Evaluation of the Watchdog status

In case the Watchdog Timer status needs to be evaluated, the following procedures could for example be used.

# Variable activation code disabled

- if WDTAnWDTE = 2C<sub>H</sub>: Watchdog was not activated
- if WDTAnWDTE = AC<sub>H</sub>: Watchdog was activated

# Variable activation code enabled

- **Variable activation** if WDTAnREF ≠ 0: Watchdog was activated
  - if WDTAnREF = 0:
    - if WDTAnEVAC = 2C<sub>H</sub>: Watchdog was not activated
    - if WDTAnEVAC ≠ 2C<sub>H</sub>: Watchdog was activated

# 13.6 WDTA registers

This section contains a description of all registers of the WDTA.

## 13.6.1 WDTA registers overview

The WDTA is controlled and operated by the following registers:

Table 13-10 WDTA register overview

Register name	Shortcut	Address
WDTA enable register	WDTAnWDTE	<wdtan_base> + 0000<sub>H</sub></wdtan_base>
WDTA VAC enable register	WDTAnEVAC	<wdtan_base> + 0004<sub>H</sub></wdtan_base>
WDTA reference value register	WDTAnREF	<wdtan_base> + 0008<sub>H</sub></wdtan_base>
WDTA mode register	WDTAnMD	<wdtan_base> + 000C<sub>H</sub></wdtan_base>

**<WDTAn\_base>** The base addresses <WDTAn\_base> of the WDTAn is defined in the first section of this chapter under the key word "Register addresses".

### 13.6.2 WDTA registers details

### (1) WDTAnWDTE - WDTA enable register

This register is the WDTA start control and trigger register if the VAC function is not used (start-up option OPWDVAC = 0).

**WDTA trigger** Writing AC<sub>H</sub> to this register restarts the counter.

Refer to the section "WDTA trigger" for details.

The behaviour of this register depends on activation of the VAC function, refer to the table "WDTAnWDTE behaviour" below.

Access This register can be read/written in 8-bit units.

Address <WDTAn\_base> + 0000<sub>H</sub>

Initial Value  $x010 \ 1100_B$ . The initial value of the "x" bit depend on the start-up options

OPWDEN, OPWDTPR, WDTATRTYP, OPWDRUN and OPWDVAC.

Refer to the table "WDTAnRUN initial value" below.




Table 13-11 WDTAnWDTE register contents

Bit position	Bit name	Function
7	WDTAnRUN	Enables/disables the WDTAn:  0: WDTAn disabled  1: WDTAn enabled  Since the WDTA can not be stopped once it was started, this bit can only be cleared by a reset.

Initial value WDTAnRUN is only valid if WDTA is enabled (OPWDEN = 1) and VAC is disabled (OPWDVAC = 0). In this case, the initial value of bit WDTAnRUN

depends on other start-up options is listed below:

Table 13-12 WDTAnRUN initial value

Start-up	options	Input signal		Initial value of
OPWD TPR	OPWD RUN	WDTATRTYP	Start mode	WDTAnRUN
0	0	Ignored	Software trigger	0
0	1	Ignored	Automatic	1
1	Ignored	0	Software trigger	0
1	Ignored	1	Automatic	1

The behaviour of WDTAnWDTE during read/write accesses depends on activation of the VAC mode, as shown in the table below.

Table 13-13 WDTAnWDTE behaviour

OPWDVAC	WDTA	Remark	
OFWDVAC	Read	Write	ivelliai k
0	AC <sub>H</sub>	WDTA trigger AC <sub>H</sub> <sup>a</sup>	VAC disabled: WDTAnWDTE enabled
1	2C <sub>H</sub>	ignored	VAC enabled: WDTAnWDTE disabled

a) Any other write value will lead to an error detection.

### (2) WDTAnEVAC – WDTA enable VAC register

This register is the start control and trigger register if the VAC function is used (start-up option OPWDVAC = 1).

**WDTA** trigger

Writing the correct activation code to this register restarts the counter. Refer to the section "WDTA trigger".

The behaviour of this register depends on activation of the VAC function, refer to the table "WDTAnEVAC behaviour" below.

Access This register can be read/written in 8-bit units.

Address <WDTAn\_base> + 0004<sub>H</sub>

Initial Value x010 1100<sub>B</sub>. The initial value of the "x" bit depend on the start-up options OPWDEN, OPWDTPR, WDTATRTYP, OPWDRUN and OPWDVAC. Refer to the table "WDTAnRUN initial value" below.

7	6	5	4	3	2	1	0
WDTAnEVAC7	0	1	0	1	1	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 13-14 WDTAnEVAC register contents

Bit position	Bit name	Function
7	WDTAnEVAC7	Enables/disables the WDTAn:  0: WDTAn disabled  1: WDTAn enabled  Since the WDTA can not be stopped once it was started, this bit can only be cleared by a reset. Thus even if bit 7 of the activation code is 0, the WDTA will not stop.

Initial value WDTAnEVAC7 is only valid if WDTA is enabled (OPWDEN = 1) and VAC is enabled (OPWDVAC = 1). In this case, the initial value of bit WDTAnEVAC7 depends on other start-up options is listed below:

Table 13-15 WDTAnRUN initial value

Start-up	options	Input signal		Initial value of
OPWD TPR	OPWD RUN	WDTATRTYP	Start mode	WDTAnEVAC7
0	0	Ignored	Software trigger	0
0	1	Ignored	Automatic	1
1	Ignored	0	Software trigger	0
1	Ignored	1	Automatic	1

The behaviour of WDTAnEVAC during read/write accesses depends on activation of the VAC mode, as shown in the table below.

Table 13-16 WDTAnEVAC behaviour

OPWDVAC	WDTA	Remark	
Read		Write	ivelliai k
0	2C <sub>H</sub>	ignored	VAC disabled: WDTAnEVAC disabled
1	last written VAC	WDTA trigger VAC <sup>a</sup>	VAC enabled: WDTAnEVAC enabled

a) Any other write value will lead to an error detection.

### (3) WDTAnREF – WDTA reference value register

This register contains the reference value for calculating the activation code of the VAC function. It is automatically updated after every trigger operation. Refer to the section "WDTA trigger".

If VAC is disabled (OPWDVAC = 0), reading this register returns 00<sub>H</sub>.

Access This register can be read in 8-bit units.

Address <WDTAn\_base> + 0008<sub>H</sub>



Table 13-17 WDTAnREF register contents

Bit po	osition	Bit name	Function
7 t	to 0	WDTAnREF[7:0]	Reference value for activation code calculation.

### (4) WDTAnMD – WDTA mode register

This register specifies the overflow interval time, the 75% interrupt output mode, the error mode, and the open window size.

It can be updated only once after reset release and before the first trigger.

**Caution** The updated WDTAnMD value is effective after the next WDTA trigger.

Updating this register after the WDTA has been started leads to error detection, but the read value of this register can be written without generating an error.

Access This register can be read/written in 8-bit units.

Address <WDTAn\_base> + 000C<sub>H</sub>

Initial Value Oxxx x1xx<sub>B</sub>. The initial value of the "x" bits depend on the start-up options

OPWDOVF[2:0], OPWDINT and OPWDWS[1:0].

Refer to "WDTA Start-up Options" in the first section of this chapter.

7	6	5	4	3	2	1	0
0	WDTAnOVF[2:0]			WDTAnWIE	WDTAnERM	WDTAn	WS[1:0]
R/W <sup>a</sup>	R/W	R/W	R/W	R/W	R/W	R/W	R/W

a) Writing to this bit is ignored, reading returns 0.

Table 13-18 WDTAnMD register contents (1/2)

Bit position	Bit name	Fui	Function					
6 to 4	WDTAnOVF[2:0]	Sel	Selects the count clock and thus the overflow interval time:					
			WDTAnOVF2	WDTAnOVF1	WDTAnOVF0	Count clock		
			0	0	0	WDTATCKI / 2 <sup>9</sup>		
			0	0	1	WDTATCKI / 2 <sup>10</sup>		
			0	1	0	WDTATCKI / 2 <sup>11</sup>		
			0	1	1	WDTATCKI / 2 <sup>12</sup>		
			1	0	0	WDTATCKI / 2 <sup>13</sup>		
			1	0	1	WDTATCKI / 2 <sup>14</sup>		
			1	1	0	WDTATCKI / 2 <sup>15</sup>		
			1	1	1	WDTATCKI / 2 <sup>16</sup>		
		The	verflow interval	time = 1 / count	lated from the co t clock frequency :0] depend on st	,		
3	WDTAnWIE	0: 1:	: INTWDTn disa : INTWDTn ena	abled Ibled	t request INTWD	OTn: p option OPWDINT.		

Table 13-18 WDTAnMD register contents (2/2)

Bit position	Bit name	Fι	ınction				
2	WDTAnERM	Ċ	Specifies the error mode: 0: NMI request mode 1: Reset mode				
1 to 0	WDTAnWS[1:0]	Se	Selects the open window size:				
			WDTAnWS1	WDTAnWS0	Open window size		
			0	0	25%		
			0	1	50%		
			1	0	75%		
			1	1	100%		
		Th	ne reset values o	of WDTAnWS[1:0	0] depend on start-up option OPWDWS[1:0].		

# **Chapter 14 Timer Array Unit B (TAUB)**

This chapter contains a generic description of the Timer Array Unit B (TAUB).

The first section describes all V850E2/Fx4-G specific properties, such as instances, register base addresses, input/output signal names, etc. The subsequent sections describe the features that apply to all implementations.

### 14.1 V850E2/Fx4-G TAUB Features

Instances This microcontroller has the following number of instances of the Timer Array Unit B.

Table 14-1 Instances of TAUB

Timer Array Unit B	V850E2/FF4-G V850E2/FG4-G
Instance	1
Name	TAUB0

#### Instances index n

Throughout this chapter, the individual instances of a Timer Array Unit B is identified by the index "n" (n = 0), for example, TAUBnTOM for the TAUBn channel output mode register.

### Channel index m

The Timer Array Unit B has 16 channels. Throughout this chapter, the individual channels are identified by the index "m" (m = 0 to 15), thus a certain channel is denoted as CHm.

The even numbered channels (m = 0, 2, 4, 6, 8, 10, 12, 14) are denoted as CHm\_even.

The odd numbered channels (m = 1, 3, 5, 7, 9, 11, 13, 15) are denoted as  $CHm\_odd$ .

### Register addresses

All TAUBn register addresses are given as address offsets to the individual base address <TAUBn base>.

The base address <TAUBn\_base> of each TAUBn is listed in the following table:

Table 14-2 Register base addresses <TAUBn\_base>

TAUBn instance	<taubn_base> address</taubn_base>	
TAUB0	FF80 8000 <sub>H</sub>	

Clock supply All Timer Array Units B provide one clock input:

Table 14-3 TAUBn clock supply

TAUBn instance	TAUBn clock	Connected to
TAUB0	PCLK	Clock Controller CKSCLK_006




Figure 14-1 TAUB clock supply

Interrupts and The Timer Array Unit B can generate the following interrupt and DMA requests: DMA

Table 14-4 TAUBn interrupt and DMA requests (1/2)

TAUBn signals	Function	Connected to		
TAUB0:				
INTTAUB010	INTTAUB0I0 Channel 0 interrupt Interrupt Controlle			
INTTAUB011	Channel 1 interrupt	Interrupt Controller INTTAUB0I1a		
INTTAUB0I2 to INTTAUB0I3	Channel 2 to 3 interrupt	Interrupt Controller INTTAUB0I2 <sup>a</sup> to INTTAUB0I3 <sup>a</sup>		
INTTAUB014	Channel 4 interrupt	Interrupt Controller INTTAUB0I4 <sup>a</sup>		
INTTAUB015	Channel 5 interrupt	Interrupt Controller INTTAUB0I5 <sup>a</sup>		
INTTAUB0I6 to INTTAUB0I7	Channel 6 to 7 interrupt	Interrupt Controller INTTAUB0I6 <sup>a</sup> to INTTAUB0I7 <sup>a</sup>		
INTTAUB018	Channel 8 interrupt	Interrupt Controller INTTAUB018 <sup>a</sup> DMA Controller trigger 12		
INTTAUB019	Channel 9 interrupt	Interrupt Controller INTTAUB0I9 <sup>a</sup> DMA Controller trigger 13		
INTTAUB0I10	Channel 10 interrupt	Interrupt Controller INTTAUB0I10 <sup>a</sup> DMA Controller trigger 14		
INTTAUB0I11	Channel 11 interrupt	Interrupt Controller INTTAUB0I10 <sup>a</sup> DMA Controller trigger 15		
INTTAUB0I12	Channel 12 interrupt	Interrupt Controller INTTAUB0I12 <sup>a</sup> DMA Controller trigger 16		
INTTAUB0I13	Channel 13 interrupt	Interrupt Controller INTTAUB0I13 <sup>a</sup> DMA Controller trigger 17		

Table 14-4 TAUBn interrupt and DMA requests (2/2)

TAUBn signals	Function	Connected to
INTTAUB0I14	Channel 14 interrupt	Interrupt Controller INTTAUB0I14 <sup>a</sup> DMA Controller trigger 18
INTTAUB0I15	Channel 15 interrupt	Interrupt Controller INTTAUB0I15 <sup>ab</sup> DMA Controller trigger 19

These interrupts can be used as a wake-up source from any stand-by mode. Refer to the chapter "Stand-by Controller (STBC)" for details.

# **TAUB H/W reset** The Time Array Units B and their registers are initialized by the following reset signal:

Table 14-5 TAUBn reset signal

TAUBn	Reset signal
TAUBn	<ul> <li>Reset Controller SYSRES</li> <li>Stand-by Controller DPSTPWU (wake-up from DEEPSTOP mode)</li> </ul>

b) These signal can be used to as a trigger source to start the A/D Converter. Refer to the section "H/W Trigger Expansion" in the chapter "A/D Converter (ADAA)".

I/O signals The I/O signals of the Timer Array Unit B are listed in the following table.

Table 14-6 TAUBn I/O signals

TAUB signal	Function	Connected to
TAUB0:		
TAUB0TTIN0	Channel 0 input	FCN0 TSOUT or port URTE10RX or TAUJ0 INTTAUJ0I3 <sup>b</sup>
TAUB0TTIN1	Channel 1 input	Port TAUB0I1 <sup>a</sup> or FCN1 TSOUT or port URTE11RX or TAUB0TTIN0 <sup>b</sup>
TAUB0TTIN2	Channel 2 input	Port TAUB0I2 <sup>a</sup> or port URTE2RX <sup>b</sup>
TAUB0TTIN3	Channel 3 input	Port TAUB0I3 <sup>a</sup> or TAUB0TTIN2 <sup>b</sup>
TAUB0TTIN4	Channel 4 input	Port TAUB0I4 <sup>a</sup>
TAUB0TTIN5	Channel 5 input	Port TAUB0I5 <sup>a</sup> or TAUB0TTIN4 <sup>b</sup>
TAUB0TTIN6	Channel 6 input	Port TAUB0I6 <sup>a</sup>
TAUB0TTIN7	Channel 7 input	Port TAUB0I7 <sup>a</sup> or TAUB0TTIN6 <sup>b</sup>
TAUB0TTIN8	Channel 8 input	Port TAUB0I8 <sup>a</sup>
TAUB0TTIN9	Channel 9 input	Port TAUB0I9 <sup>a</sup> or TAUB0TTIN8 <sup>b</sup>
TAUB0TTIN10	Channel 10 input	Port TAUB0I10 <sup>a</sup> or FCN0 TSOUT <sup>b</sup>
TAUB0TTIN11	Channel 11 input	Port TAUB0I11 <sup>a</sup> or FCN1 TSOUT or TAUB0TTIN10 <sup>b</sup>
TAUB0TTIN12	Channel 12 input	Port TAUB0I12 <sup>a</sup>
TAUB0TTIN13	Channel 13 input	Port TAUB0I13 <sup>a</sup> or TAUB0TTIN12 <sup>b</sup>
TAUB0TTIN14	Channel 14 input	Port TAUB0I14 <sup>a</sup>
TAUB0TTIN15	Channel 15 input	Port TAUB0I15 <sup>a</sup> or TAUJ0 INTTAUJ0I3 or TAUB0TTIN14 <sup>b</sup>
TAUB0TTOUT0	Channel 0 output	not connected
TAUB0TTOUT1 to TAUB0TTOUT15	Channel 15 output	Port TAUB0IO1 to TAUB0O15

a) These input signals are passed through a noise filter, refer to the section "Port Filters" in the chapter "Port Functions".

b) Refer to the section "TAUB Input Selections" below.

# 14.2 TAUB0 Input Selections

The TAUB0 has several options to connect its input signals:

- FCN0, FCN1, FCN2, FCN3, FCN4, FCN5 time stamp output signals TSOUT for timing measurements
- URTE2, URTE10, URTE11 data receive signals URTEnRX for baud rate measurement
- odd numbered TAUB0 input signals TAUB0TTINm can be connected to even numbered input signals
- TAUJ0 interrupt INTTAUJ0I3 for timing measurements

The following figure depicts the TAUB0 input selection scheme:




Figure 14-2 TAUB0 input selector scheme

The following tables show the optional inputs to several TAUB0 inputs:

Table 14-7 TAUB0 input selections - TAUB0TTIN0 to TAUB0TTIN2

			Selection control	
TAUB0 input	Input options	TISLTA0 register bit	TRXSLTA0 register bits	TJSLTB0 register bits
TAUB0TTIN0	FCN0 TSOUT (CAN I/F 0 time stamp output)	X	TRXSLTA0[1:0] = 01 <sub>B</sub>	X
	Port URTE10RX (URTE10 data receive signal)		TRXSLTA0[1:0] = 11 <sub>B</sub>	TJSLTB00 = 0
TAUJ0 INTTAUJ0I3 (TAUJ0 channel 3 interrupt)				TJSLTB00 = 1
TAUB0TTIN1	Port TAUB0I1	TISLTA00 = 0	TRXSLTA0[3:2] = $x0_B$	Х
	FCN1 TSOUT (CAN I/F 1 time stamp output)		TRXSLTA0[3:2] = 01 <sub>B</sub>	
	Port URTE11RX (URTE11 data receive signal)		TRXSLTA0[3:2] = 11 <sub>B</sub>	
TAUB0TTIN2	Port TAUB0I12	Х	TRXSLTA06 = 0	Х
	Port URTE2RX (URTE2 data receive signal)		TRXSLTA06 = 1	

Table 14-8 TAUB0 input selections - TAUB0TTIN3 to TAUB0TTIN9

TAUB0 input	Input options	Selection control TISLTA0 register bits
TAUB0TTIN3	Port TAUB0I3	TISLTA01 = 0
	Input to TAUB0TTIN2	TISLTA01 = 1
TAUB0TTIN4	Port TAUB0I4	X
TAUB0TTIN5	Port TAUB0I5	TISLTA02 = 0
	Input to TAUB0TTIN4	TISLTA02 = 1
TAUB0TTIN6	Port TAUB0I6	X
TAUB0TTIN7	Port TAUB017	TISLTA03 = 0
	Input to TAUB0TTIN6	TISLTA03 = 1
TAUB0TTIN8	Port TAUB0I8	X
TAUB0TTIN9	Port TAUB0I9	TTISLTA04 = 0
	Input to TAUB0TTIN8	TTISLTA04 = 1

Table 14-9 TAUB0 input selections - TAUB0TTIN10 to TAUB0TTIN15

			Selection control	
TAUB0 input	Input options	TISLTA0 register bit	TSOSLTA0 register bits	TJSLTB0 register bits
TAUB0TTIN10	Port TAUB0I10	Х	TSOSLTA00 = 0	Х
	FCN0 TSOUT (CAN I/F 0 time stamp output)		TSOSLTA00 = 1	
TAUB0TTIN11	Port TAUB0I11	TISLTA05 = 0	TSOSLTA01 = 0	Х
	FCN1 TSOUT (CAN I/F 1 time stamp output)		TSOSLTA01 = 1	
	Input to TAUB0TTIN10	TISLTA05 = 1	Х	
TAUB0TTIN12	Port TAUB0I12	Х	TSOSLTA02 = 0	Х
	FCN2 TSOUT (CAN I/F 2 time stamp output)	Х	TSOSLTA02 = 1	Х
TAUB0TTIN13	Port TAUB0I13	TISLTA06 = 0	Х	X
	Input to TAUB0TTIN12	TISLTA06 = 1	7	
	FCN3 TSOUT (CAN I/F 3 time stamp output)	Х	TSOSLTA03 = 1	
TAUB0TTIN14	Port TAUB0I14	Х	TSOSLTA04 = 0	Х
	FCN4 TSOUT (CAN I/F 4 time stamp output)	Х	TSOSLTA04 = 1	Х
TAUB0TTIN15	Port TAUB0I15	TISLTA07 = 0	Х	TJSLTB01 = 0
	TAUJ0 INTTAUJ0I3 (TAUJ0 channel 3 interrupt)			TJSLTB01 = 1
	Input to TAUB0TTIN14	TISLTA07 = 1	Х	Х
	FCN5 TSOUT (CAN I/F 5 time stamp output)	Х	TSOSLTA05 = 1	Х

### (1) TISLTA0 - TAUB0 odd inputs selection register

This register selects the input signals to the odd TAUB0 inputs.

Access This register can be read/written in 8-bit units.

Address FF77 1000<sub>H</sub>




Table 14-10 TISLTA0 register contents

Bit position	Bit name	Function	
7	TISLTA07	Selection of TAUB0TTIN15:  0: Port TAUB0I15 or TAUJ0 interrupt INTTAUJ0I3 <sup>a</sup> 1: TAUB0TTIN14 input	
6	TISLTA06	Selection of TAUB0TTIN13: 0: Port TAUB0I13 1: TAUB0TTIN12 input	
5	TISLTA05	Selection of TAUB0TTIN11:  0: Port TAUB0I11 or FCN1 time stamp TSOUT <sup>b</sup> 1: TAUB0TTIN10 input	
4	TISLTA04	Selection of TAUB0TTIN9: 0: Port TAUB0I9 1: TAUB0TTIN8 input	
3	TISLTA03	Selection of TAUB0TTIN7: 0: Port TAUB0I7 1: TAUB0TTIN6 input	
2	TISLTA02	Selection of TAUB0TTIN5: 0: Port TAUB0I5 1: TAUB0TTIN4 input	
1	TISLTA01	Selection of TAUB0TTIN3: 0: Port TAUB0I3 1: TAUB0TTIN2 input	
0	TISLTA00	Selection of TAUB0TTIN1: 0: Port TAUB0I1 or FCN1 time stamp TSOUT or port URTE11RX <sup>c</sup> 1: TAUB0TTIN0 input	

a) Refer also to the TJSLTB0 register description.

b) Refer also to the TSOSLTA0 register description.

c) Refer also th the TRXSLTA0 register description.

### (2) TRXSLTA0 - TAUB0 receive input selection register

This register selects the input signals to several TAUB0 inputs out of signals related to other functional modules (FCN, URTE).

Access This register can be read/written in 8-bit units.

Address FF77 1004<sub>H</sub>




Table 14-11 TRXSLTA0 register contents

Bit position	Bit name	Function		
6	TRXSLTA	Selection of TAUB0TTIN2:		
	06	TRXSLTA06	TAUB0TTIN2 selector input	
		0 <sub>B</sub>	Port TAUB0I2	
		1 <sub>B</sub>	Port URTE2RX	
3, 2	TRXSLTA	Selection of TAUB0TTIN1 selector TISLTA	D.TISLTA00 input:	
	0[3:2]	TRXSLTA0[3:2]	TAUB0TTIN1 selector input	
		00 <sub>B</sub>	Port TAUB0I1	
			10 <sub>B</sub>	
				01 <sub>B</sub>
		11 <sub>B</sub>	Port URTE11RX	
			<u> </u>	
1, 0	TRXSLTA	Selection of TAUB0TTIN0:		
	0[1:0]	TRXSLTA0[1:0]	TAUB0TTIN0	
			01 <sub>B</sub>	FCN0 time stamp TSOUT
		11 <sub>B</sub>	Port URTE10RX or TAUJ0 interrupt TAUJ0I3 <sup>a</sup>	

a) Refer also the the TJSLTB0 register description.

### (3) TSOSLTA0 - TAUB0 input selection register

This register selects the input signals to several TAUB0 inputs out of signals related to other functional blocks (FCN, URTE).

Access This register can be read/written in 8-bit units.

Address FF77 2014<sub>H</sub>




Table 14-12 TSOSLTA0 register contents

Bit position	Bit name	Function		
5	TSOSLTA 05	Selection of TAUB0TTIN15 selector TISLTA0.TISLTA07 input:		
		TSOSLTA05	TAUB0TTIN15 selector input	
		0	Port TAUB0I15	
		1	FCN5 time stamp TSOUT	
			_	
4	TSOSLTA	Selection of TAUB0TTIN14:		
	04	TSOSLTA04	TAUB0TTIN14	
		0	Port TAUB0I14	
		1	FCN4 time stamp TSOUT	
		_		
3	TSOSLTA	Selection of TAUB0TTIN13 selector	TISLTA0.TISLTA06 input:	
	03	TSOSLTA03	TAUB0TTIN13 selector input	
		0	Port TAUB0I13	
		1	FCN3 time stamp TSOUT	
2	TSOSLTA 02	Selection of TAUB0TTIN12:		
	02	TSOSLTA02	TAUB0TTIN12	
		0	Port TAUB0I12	
		1	FCN2 time stamp TSOUT	
1	TSOSLTA 01	Selection of TAUB0TTIN11 selector	·	
	O1	TSOSLTA01	TAUB0TTIN11 selector input	
		0	Port TAUB0I11	
		1	FCN1 time stamp TSOUT	
	T000: T:	0.1		
0	TSOSLTA 00	Selection of TAUB0TTIN12:	TALIPOTTIVA	
		TSOSLTA00	TAUBOTTIN12	
		0	Port TAUB0I12	
		1	FCN0 time stamp TSOUT	

### (4) TJSLTB0 - TAUB0 input selection register

This register selects the TAUJ0 interrupt signal INTTAUJ0I3 as an input signal to several TAUB0 inputs.

Access This register can be read/written in 8-bit units.

Address FF77 0418<sub>H</sub>




Table 14-13 TJOSLTB0 register contents

Bit position	Bit name	Function	
1	TJSLTB 01	Selection of TAUB0TTIN15 selector TISLTA0.TISLTA07 input:	
		TJSLTB01	TAUB0TTIN11 selector input
		0	Port TAUB0I15
		1	TAUJ0 interrupt INTTAUJ0I3
0	TJSLTB 00	Selection of selector TRXSLTA0.TRXSLTA01 input:	
		TJSLTB00	TRXSLTA01 selector input
		0	Port URTE10RX
		1	TAUJ0 interrupt INTTAUJ0I3

## 14.3 Functional Overview

**Features summary** The TAUB has the following functions:

- 16 channels
- 16-bit counter and 16-bit data register per channel
- Independent channel operation
- Synchronous channel operation (master and slave operation)
- Generation of different types of output signal
- Counter can be triggered by external signal
- Interrupt generation

The following figure shows the main components of the TAUB:




Figure 14-3 Block diagram of the TAUB

The prefix "TAUBn" has been omitted from the register names for the sake of clarity in the above figure.

### 14.3.1 Terms

In this chapter, the following terms are used:

### Independent / synchronous channel operation

Independent or synchronous channel operation describes the dependency of channels on each other:

- If a channel operates independent of all other channels, this is called independent channel operation.
- If a channel operates depending on other channels, this is called synchronous channel operation.

## · Channel group

In synchronous channel operation, all channels that depend on each other are referred to as a "channel group".

A channel group has one master channel and one or more slave channels.

## Operation mode

An operation mode can be selected for every channel m. The operation mode defines the *basic* operation and features of a channel.

In synchronous channel operation, every channel in the channel group can operate in a different operation mode.

Examples are "Capture Mode", "Event Count Mode", and "Interval Timer Mode".

### · Channel output mode

The channel output mode defines the operation of TAUBnTTOUTm

- of a single channel (independent output operation) or
- of all channels in a channel group (synchronous output operation).

Examples are "Independent Channel Output Mode" and "Synchronous Channel Output Mode with Dead Time".

#### Channel operation function

The channel operation function defines the *complete* function and all features

- of a single channel (independent channel operation) or
- of all channels in a channel group (synchronous channel operation).

It defines the operation mode, start and capture trigger, count clock, the real-time trigger generation, and the channel output mode.

Examples are "Divider Function" and "Triangle PWM Output Function"

### Upper / lower channel

Depending on the channel number m, a neighboring channel can be referred to as "upper" or "lower" channel:

- Upper channel: Channel with a smaller channel number
- Lower channel: Channel with a higher channel number

#### Example:

For channel 5, channel 3 is an upper channel and channel 9 is a lower channel.



## 14.4 Functional Description

The Timer Array Unit B is used to perform various count or timer operations and to output a signal which depends on the result of the operation. It contains one prescaler block for count clock generation and 16 channels, each equipped with a 16 bit counter TAUBnCNTm and a 16-bit data register TAUBnCDRm to hold the start or compare value of the counter.

It also contains several control and status registers.

# Independent and synchronous operation

Every channel can operate in different operation modes, either independently or in combination with other channels (synchronously), i.e. multiple channels depend on each other with one master and one or more slave channels.

When a channel is operated independently, its operation mode and functions are not affected by those of other channels. When a channel is operated synchronously it is either a master or a slave. A master channel can have multiple slaves, and the state of one channel affects that of the other channels. For example, this means that one channel can control when another starts to count, is reset, etc.

The following describes the functional blocks:

#### Prescaler block

The prescaler block provides up to 4 clock signals (CK0 to CK3) that can be used as count clocks for all channels.

Count clocks CK0 to CK3 are derived from PCLK by a configurable prescaler division factor of 2<sup>0</sup> to 2<sup>15</sup>.

## Clock and count clock selection

For every channel, the count clock selector selects which of the following is used as the clock source:

- One of the clocks CK0 to CK3 (selected by the clock selector)
- · INTTAUBnIm from master channel
- Edge detected TAUBnTTINm input signal

### Controller

The controller controls the main operations of the counter:

- Operation mode (selected by bits TAUBnCMORm.MD[4:0])
- Counter start enable (TAUBnTS.TSm) and counter stop (TAUBnTT.TTm)
   When counter start is enabled, status flag TAUBnTE.TEm is set.
- Count direction (can be controlled by master channel)

## **Trigger selector**

Depending on the selected operation mode, the counter starts automatically when it is enabled (TAUBnTE.TEm = 1), or it waits for an external start trigger signal. Any of the following signals can be used as the start trigger:

- Synchronous channel start trigger input TAUBnTSSTm
- TAUBnTTINm input valid edge
- INTTAUBnIm from the master or any upper channel
- Up/down output trigger signal TAUBnTUDSm of the master channel
- Dead-time output signal TAUBnTDL.TDLm of the TAUBnTTOUTm generation unit.

## Simultaneous rewrite controller

Simultaneous rewrite control is a special function that can be used in synchronous operation modes. The data registers of all channels in a channel group can be rewritten at any time. The simultaneous rewrite controller

ensures that new data register values of all channels become effective at the same time.

**TAUBNTO** The output control of every channel enables the generation of various output signal forms such as PWM signals or triangular waves.

**Signals** The TAUB has various input and output signals. A full list can be found in the first section of this chapter under the keyword "I/O signals".

## 14.5 General Operating Procedure

The following lists the general operation procedure for the TAUBn:

After reset release, the operation of each channel is stopped. Clock supply is started and writing to each register is enabled. All circuits and registers of all channels are initialized. The control register of TAUBnTTOUTm is also initialized and outputs a low level.

- 1. Set the TAUBnTPS register to specify the clock frequency of CK0 to CK3.
- 2. Configure the desired TAUBn function:
  - Set the operation mode
  - Set the channel output mode
  - Set any other control bits
- Enable the counter by setting the TAUBnTS.TSm bit to 1.
   The counter starts to count immediately, or when an appropriate trigger is detected, depending on the bit settings.
   The function is in operation.
- 4. If desired, and if possible for the configured function, stop the counter or perform a forced restart operation.
- 5. Stop the function by setting the TAUBnTT.TTm bit to 0.

Note A detailed description of the required control bits and the operation of the individual functions is given in 14.13 "Independent Channel Operation Functions" on page 501 and 14.18 "Synchronous Channel Operation Functions" on page 592.

## 14.6 Operation Modes

The TAUB contains 12 operation modes. These determine the basic behavior of a channel, for example whether a timer counts up or down, whether the data register TAUBnCDRm acts as a compare register or stores the initial value of the counter, etc.

One operation mode can be set for each channel. It is specified using the TAUBnCMOR.MD[4:0] bits.

When choosing a function, these settings cannot be specified individually, but are grouped under the term operation mode. If a function uses multiple channels, the operation mode of each channel must be set correctly for the function to work correctly.

For more information about the operation modes required by each function, refer to the required function in 14.13 "Independent Channel Operation Functions" on page 501 and 14.18 "Synchronous Channel Operation Functions" on page 592.

## 14.7 Concepts of Synchronous Channel Operation

In synchronous channel operation, multiple channels depend on each other, or are affected by changes in another channel. Therefore, several rules apply for the use of synchronous channel functions. These rules are detailed in 14.7.1 "Rules".

Two special features for synchronous channel operation are detailed in the following subchapters:

- 14.7.2 "Simultaneous start and stop of synchronous channel counters" on page 478
- 14.8 "Simultaneous Rewrite" on page 479

#### 14.7.1 Rules

## **Number of masters** and slaves

- Only even channels (CH0, CH2, CH4, ...) can be set as master channels. Any channel apart from CH0 can be set as a slave channel.
- Only channels lower than the master channel can be set as slave channels, and several slave channels can be set for one master channel. Example: If CH2 is a master channel, CH3 and the lower channels (CH4, CH5, ...) can be set as slave channels.
- If multiple master channels are used, slave channels cannot cross the master channels. Example: If CH0 and CH4 are master channels, CH1 to CH3 can be set as slave channels for CH0, but CH5 to CH7 cannot.

Operation clock • The same operation clock must be set for the slave channel and the master channel. This is achieved using the TAUBnCMORm.CKS[1:0] bits of the slave and master channel.

> The basic concepts of master/slave usage and operation clocks are illustrated in the following figure.




Figure 14-4 Grouping of the channels and assignment of operation clocks

INTTAUBnIm, start trigger, and count clock

- Master channels can transfer an interrupt request (INTTAUBnI), the start trigger, and the count clock to slave channels.
- Slave channels can use INTTAUBnI, the start trigger, and the count clock of the master channels but cannot transfer their INTTAUBnI, start trigger, or count clock to the lower channels.
- A master channel cannot use INTTAUBnI, the start trigger, or the count clock of the higher master channels.

## 14.7.2 Simultaneous start and stop of synchronous channel counters

Channels that are operated synchronously can be started and stopped simultaneously, both within a TAUB unit, and between TAUB units.

## (1) Simultaneous start and stop within a TAUB unit

- To simultaneously start synchronized channels, the TAUBnTS.TSm bits of the channels must be set at the same time.
- To simultaneously stop synchronized channels, the TAUBnTT.TTm bits of the channels must be set at the same time.

Writing to the TAUBnTS.TSm bits sets the corresponding TAUBnTE.TEm bits to 1, enabling counting. TAUBnTS.TSm = 1 only enables the corresponding counter to start; the exact time that it starts depends on the operation mode.

## (2) Simultaneous start between TAUB units

Counters in different TAUB units can also be started simultaneously if the corresponding counters are enabled before receiving the simultaneous trigger signal. The simultaneous start trigger register is then sent to the TAUBnTSSTm input.

## 14.8 Simultaneous Rewrite

## 14.8.1 Introduction

Simultaneous rewrite describes the ability to change the compare/start value and the output logic of multiple channels at the same time.

The corresponding data and control registers (TAUBnCDRm and TAUBnTOLm) can nevertheless be written at any time. The new value does not affect the counter operation or the output signal until simultaneous rewrite is triggered.

Simultaneous rewrite can be triggered by:

- The counter on the master channel or upper channel (depending on the selected operation mode) reaching a certain value
- INTTAUBnI being issued on the upper channel specified by TAUBnRDC.RDCm

There are four methods for simultaneous rewrite. These are listed in the following table, along with how to specify them and when they cause simultaneous rewrite to be triggered.

Table 14-14 Simultaneous rewrite methods and when they are triggered

Method	Simultaneous rewrite triggered when	TAUBn RDE. RDEm	TAUB nRDS. RDSm	TAUBn RDM. RDMm
_	No simultaneous rewrite	0	0	0
Α	The master channel (re)starts counting	1	0	0
В	The slave channel starts counting down at the upper peak of a triangular cycle	1	0	1
C1	INTTAUBnIm is generated on an upper channel specified by TAUBnRDC.RDCm	1	1	0
TOLm	For TOLm, the following table shows whether TOLm can be rewritten during operation. The TOLm rewrite method is the same as that of CDRn.			

The following table lists which of these four methods is available for each channel operation function. For more information about the individual channel operation functions, see the corresponding sections in 14.13 "Independent Channel Operation Functions" on page 501 and 14.18 "Synchronous Channel Operation Functions" on page 592.

Table 14-15 Channel operation functions and methods they use (1/2)

Function	Α	В	C1	TOLm
Simultaneous Rewrite Trigger Output Function Type 1			Х	
PWM Output Function	Х		Х	Х
One-Shot Pulse Output Function	Х			
Delay Pulse Output Function	Х			
Triangle PWM Output Function		Х	Χ	Х

Table 14-15 Channel operation functions and methods they use (2/2)

Function	Α	В	C1	TOLm
Triangle PWM Output Function with Dead Time		Х	Х	
AD Conversion Trigger Output Function Type 1	Х		Х	
AD Conversion Trigger Output Function Type 2		Х	Х	

## 14.8.2 How to control simultaneous rewrite

The following figure shows the general procedure for simultaneous rewrite. The three main blocks (Initial settings, Start counter & count operation, and Simultaneous rewrite) are explained afterwards.




Figure 14-5 General procedure for simultaneous rewrite

## (1) Initial settings

- To enable simultaneous rewrite in channel m, set TAUBnRDE.RDEm = 1
- To select the type of simultaneous rewrite, set TAUBnRDM.RDMm and TAUBnRDS.RDSm according to the values in Table 14-14 "Simultaneous rewrite methods and when they are triggered" on page 479
- To select which upper channel is monitored for the simultaneous rewrite trigger use TAUBnRDC.RDCm (prerequisite: TAUBnRDS.RDSm is set to upper channel)

## (2) Start counter and count operation

- To start all the TAUBnCNTm counters in the channel group, set the
  corresponding TAUBnTS.TSm bits to 1. TAUBnTOL.TOLm and the values
  in the data registers (TAUBnCDRm) are written to the corresponding
  TAUBnTOL.TOLm buffer (TAUBnTOL.TOLm buf) and data buffer registers
  (TAUBnCDRm buf) and the counters start.
- Setting the reload data trigger bit (TAUBnRDT.RDTm) to 1 sets the reload flag (TAUBnRSF.RSFm) to 1, enabling simultaneous rewrite.
   TAUBnRDT.RDTm then immediately returns to 0, but TAUBnRSF.RSFm remains at 1 until simultaneous rewrite has taken place.
- When the specified trigger for simultaneous rewrite is detected, the TAUBnRSF.RSFm bit is checked to see if simultaneous rewrite is enabled (TAUBnRSF.RSFm = 1). If it is, simultaneous rewrite is carried out.
   Otherwise the value of the TAUBnRSF.RSFm bit is re-evaluated the next time the trigger is detected.

#### (3) Simultaneous rewrite

- When the simultaneous rewrite trigger is detected and simultaneous rewrite
  is enabled (TAUBnRSF.RSFm = 1), the current values of the data registers
  are copied to their buffers. These values are then written to the
  corresponding counters and the values are applied the next time the counter
  starts or restarts.
- The TAUBnRSF.RSFm bit is set to 0, and the system awaits the next simultaneous rewrite trigger.

## 14.8.3 Other general rules of simultaneous rewrite

The following rules also apply:

- TAUBnRDE.RDEm, TAUBnRDS.RDSm, TAUBnRDM.RDMm, and TAUBnRDC.RDCm cannot be changed while the counter is in operation (TAUBnTE.TEm = 1).
- TAUBnTOL.TOLm can only be rewritten during operation when in PWM output function or triangle PWM output function. For all other output functions, TAUBnTOL.TOLm must be written before the counter starts. If it is rewritten in another function, TAUBnTTOUTm outputs an invalid wave.
- When an upper channel is used as the channel issuing the simultaneous rewrite trigger (TAUBnRDS.RDSm = 1), the TAUBnRDC.RDCm bit controls all the lower channels. This means that if the TAUBnRDC.RDCm bits of CH2 and CH7 are set to 1 and the TAUBnRDC.RDCm bits of other channels are set to 0, CH2 and CH7 serve as simultaneous rewrite trigger generation channels. CH2 controls the lower channels CH3 to CH6, and CH7 controls the lower channels CH8 to CH15.
- If simultaneous rewrite is enabled and an upper channel is selected for the simultaneous rewrite trigger (TAUBnRDE.RDEm and TAUBnRDS.RDSm = 1) but no upper channel is set (TAUBnRDC.RDC[15:0] = 0), simultaneous rewrite cannot take place.

## 14.8.4 Types of simultaneous rewrite

In the following section the four simultaneous rewrite methods are explained using timing diagrams.

## (1) Simultaneous rewrite when the master channel (re)starts counting (method A)




Figure 14-6 Simultaneous rewrite when the master channel (re)starts counting

## Setup:

• CH0 is the master channel, counting down, CH1 represents an arbitrary slave channel, and simultaneous rewrite method A is applied.

## Description:

- When the counter starts, the value of TAUBnCDRm is copied to the TAUBnCDRm buffer and the value of TAUBnTOL.TOLm is copied to the TAUBnTOL.TOLm buffer. The TAUBnCDRm buffer value is written to the counter.
- 2. The TAUBnCDRm and TAUBnTOL.TOLm registers can be written at any time, but the values do not affect the counter as the counter reads the buffer values.
- 3. CH0 restarts counting, but simultaneous rewrite does not occur because it is disabled (TAUBnRSF.RSFm = 0).
- 4. The reload data trigger bit (TAUBnRDT.RDTm) is set to 1 which sets the status flag (TAUBnRSF.RSFm = 1), enabling simultaneous rewrite.
- 5. Simultaneous rewrite is triggered by counter TAUBnCNT0 starting to count down. The TAUBnCDRm value is written to the TAUBnCDRm buffer and the TAUBnTOL.TOLm value is written to the TAUBnTOL.TOLm buffer.
  - The counter starts to count down from the value in the TAUBnCDRm buffer and the TAUBnRSF.RSFm bit is reset to 0.
  - The output logic specified by TAUBnTOL.TOLm becomes effective.
- 6. The counters count down and await the next simultaneous rewrite trigger. The values of TAUBnCDRm and TAUBnTOL.TOLm can be changed again.

## (2) Simultaneous rewrite at the peak of a triangular cycle of the slave channel (method B)




Figure 14-7 Simultaneous rewrite at the peak of a triangular cycle of the slave channel

## Setup:

• CH0 is the master channel, counting up and down, CH1 represents an arbitrary slave channel, and simultaneous rewrite method B is applied.

## Description:

- 1. When the counter starts, the value of TAUBnCDRm is copied to the TAUBnCDRm buffer. The buffer value is written to the counter.
- 2. The TAUBnCDRm and TAUBnTOL registers can be written at any time, but the values do not affect the counter as the counter reads the buffer values.
- 3. Simultaneous rewrite does not occur because it is disabled (TAUBnRSF.RSFm = 0).
- 4. The reload data trigger bit (TAUBnRDT.RDTm) is set to 1 which sets the status flag (TAUBnRSF.RSFm = 1), enabling simultaneous rewrite.
- 5. Even though simultaneous rewrite is enabled, it does not take place because it is only triggered by the slave channel starting to count down at an upper peak.
- 6. Simultaneous rewrite is triggered; the TAUBnCDRm value is written to the TAUBnCDRm buffer, the TAUBnTOL.TOLm value is written to the TAUBnTOL.TOLm buffer.
  - The counters start to count down from the value in the TAUBnCDRm buffer and the TAUBnRSF.RSFm bit is reset to 0.
  - The output logic specified by TAUBnTOL.TOLm becomes effective.
- 7. The counters count down and await the next simultaneous rewrite trigger. The values of TAUBnCDRm and TAUBnTOL.TOLm can be changed again.

## (3) Simultaneous rewrite when INTTAUBnIm is generated on an upper channel specified by TAUBnRDC.RDCm (method C1)




Figure 14-8 Simultaneous rewrite when INTTAUBnIm is generated on an upper channel specified by TAUBnRDC.RDCm

## Setup:

 CH1 is an upper channel, counting down. CH2 is a master channel, CH3 is the slave channel, and simultaneous rewrite method C1 is applied. The TAUBnRDC register specifies which upper channel is monitored for an INTTAUBnI trigger.

## Description:

- 1. When the counter starts, the value of TAUBnCDRm is copied to the TAUBnCDRm buffer. The buffer value is written to the counter.
- 2. The TAUBnCDRm register can be written at any time, but the value does not affect the counter as the counter reads the buffer value.
- 3. The reload data trigger bit (TAUBnRDT.RDTm) is set to 1 which sets the status flag (TAUBnRSF.RSFm = 1), enabling simultaneous rewrite.
- 4. Even though simultaneous rewrite is enabled, it does not take place because it is only triggered by an interrupt on channel 1.
- 5. Simultaneous rewrite is triggered by INT1 which is caused by counter 1 reaching 0000<sub>H</sub>. The TAUBnCDRm values are written to the corresponding TAUBnCDRm buffers, the counters start to count down from the values in the TAUBnCDRm buffers, and the TAUBnRSF.RSFm bit is reset to 0.
- 6. The counter counts down and awaits the next simultaneous rewrite trigger. The values of the TAUBnCDRm registers can be changed again.

## 14.9 Channel Output Modes

The output of the TAUBnTTOUTm pin can be controlled in two ways, the latter of which can be further split into individual modes:

By software (Direct Channel Output Mode, TAUBnTOE.TOEm = 0)
 When controlled by software, the output register bit (TAUBnTO.TOm) can be written and the value of the bit is transferred to the output pin (TAUBnTTOUTm).

• By TAUB signals (TAUBnTOE.TOEm = 1)

When operated by TAUB signals, the output level of TAUBnTTOUTm is set or reset or toggled by internal signals. The value of TAUBnTO.TOm is updated accordingly to reflect the value of TAUBnTTOUTm.

 Independently (Independent Channel Output Mode, TAUBnTOM.TOMm = 0)

When operated independently, the output of the TAUBnTTOUTm pin is only affected by settings of channel m. Therefore, independent channel operation must be selected (TAUBnTOM.TOMm = 0).

 Synchronously (Synchronous Channel Output Mode, TAUBnTOM.TOMm = 1)

When operated synchronously, the output of the TAUBnTTOUTm pin is affected by settings of channel m and those of other channels. Therefore, synchronous channel operation must be selected for all participating channels (TAUBnTOM.TOMm = 1).

The TAUBnTO.TOm bit can always be read to determine the current value of TAUBnTTOUTm, regardless of whether the pin is controlled by software, operated independently, or operated synchronously.

### **Control bits**

The settings of the control bits required to select a specific channel output mode are listed in *Table 14-16 "Channel output modes"* on page 490.

The channel output modes are described in detail in

- 14.9.2 "Channel output modes controlled independently by TAUBn signals" on page 492
- 14.9.3 "Channel output modes controlled synchronously by TAUBn signals" on page 493.

## **Output logic**

Positive logic or inverted logic of the output is specified by control bit TAUBnTOL.TOLm.

The value of the TAUBnTOL.TOLm bit must be set before the counter is started. It can only be changed during operation in PWM output function or triangle PWM output function. Otherwise, changes to TAUBnTOL.TOLm result in an invalid TAUBnTTOUTm signal.

Refer to 14.8 "Simultaneous Rewrite" on page 479.

The various channel output modes and the channel output control bits are listed in the following table.

Multiple outputs

For a function on channel m that uses its output and the outputs of other channels (q):

- If channel m requires a certain operation mode for channel q, set the operation mode on channel q.
- If channel m does not require a certain operation mode for channel q, the counter on channel q must be disabled (TAUBnTE.TEq = 0), i.e. no operation mode can be used on channel q, even one that does not generate an output.

Table 14-16 Channel output modes

Channel output mode	TAUBn TOE. TOEm	TAUBn TOM. TOMm	TAUBn TOC. TOCm	TAUBn TDE. TDEm
By software	•	•	•	
Direct Channel Output Mode	0	х		
By timer signals, independently (Independe	nt Chann	el Outpu	t Mode)	
Independent Channel Output Mode 1	1	0	0	0
Independent Channel Output Mode 2			1	
By timer signals, synchronously (Synchronously	ous Char	nel Outp	ut Mode)	
Synchronous Channel Output Mode 1	1	1	0	0
Synchronous Channel Output Mode 2			1	
with Dead Time Output	]			1

- All combinations not listed in this table are forbidden.
- Bits marked with an x can be set to any value.

Note The following bits cannot be changed during count operation (TAUBnTE.TE = 1):

- TAUBnTOM.TOMm,
- TAUBnTOC.TOCm,
- TAUBnTDE.TDEm

## 14.9.1 General procedure for specifying a channel output mode

The following steps describe the general procedure for specifying a TAUBnTTOUTm channel output mode. The prerequisite is that timer output operation is disabled (TAUBnTOE.TOEm = 0).

- 1. Set TAUBnTO.TOm to specify the initial level of the TAUBnTTOUTm output.
- 2. Set the channel output mode using *Table 14-16 "Channel output modes"* on page 490 and the output logic using the TAUBnTOL.TOLm bit.
- 3. Start the counter (TAUBnTS.TSm = 1).




Figure 14-9 General procedure for specifying a TAUBnTTOUTm channel output mode

The following figure shows a general illustration of how the output changes when the counter is enabled:




Figure 14-10 General change of the TAUBnTTOUTm output

- TAUBnTO.TOm sets the initial value of TAUBnTTOUTm and can be changed while TAUBnTOE.TOEm = 0.
- TAUBnTOL.TOLm specifies whether the set signal sets TAUBnTO.TOm to high (TAUBnTOL.TOLm = 0) or low (inverted logic, TAUBnTOL.TOLm = 1).

## 14.9.2 Channel output modes controlled independently by TAUBn signals

This chapter lists the channel output modes that are controlled independently by TAUBn signals. The control bits used to specify a mode are listed in *Table 14-16 "Channel output modes"* on page 490.

## (1) Independent Channel Output Mode 1

**Set/reset conditions** In this output mode, TAUBnTTOUTm toggles when INTTAUBnIm is detected.

The value of TAUBnTOL.TOLm is ignored.

Prerequisites None, other than those in Table 14-16 "Channel output modes" on page 490.

## (2) Independent Channel Output Mode 2

Set/reset conditions In this output mode, TAUBnTTOUTm is set when INTTAUBnIm occurs upon

count start and reset when INTTAUBnIm occurs due to a match between

TAUBnCNTm and TAUBnCDRm.

Prerequisites None, other than those in Table 14-16 "Channel output modes" on page 490.

## 14.9.3 Channel output modes controlled synchronously by TAUBn signals

This chapter lists the channel output modes that are controlled synchronously by TAUBn signals. The control bits used to specify a mode are listed in *Table 14-16 "Channel output modes"* on page 490.

## (1) Synchronous Channel Output Mode 1

### Set/reset conditions

In this output mode, INTTAUBnIm of the master channel serves as the set signal and INTTAUBnIm of the slave channel as the reset signal. If INTTAUBnIm of the master channel and INTTAUBnIm of the slave channel are generated at the same time, INTTAUBnIm of the slave channel (reset signal) has priority over INTTAUBnIm (set signal) of the master channel, i.e. the master channel is ignored.

Prerequisites None, other than those in Table 14-16 "Channel output modes" on page 490.

## (2) Synchronous Channel Output Mode 2

In this output mode, the operation mode must be set to Up Down Count mode. The result is a triangle PWM wave at TAUBnTTOUTm. For details refer to 14.21.1 "Triangle PWM Output Function" on page 636.

### Set/reset conditions

TAUBnCNTm of the slave channel counts down and up alternatively. When it passes 0001<sub>H</sub> it generates an interrupt, causing TAUBnTTOUTm to toggle.

### **Prerequisites**

A set of two channels is required to generate the triangle PWM output. TAUBnTTOUTm must be set to 0 before the function starts.

## (3) Synchronous Channel Output Mode 2 with Dead Time Output

In this output mode, a dead time delay is added to TAUBnTTOUTm. The set/reset conditions are shown in the following figure.

#### Set/reset conditions




Figure 14-11 Set/reset conditions for Synchronous Channel Output Mode 2 with Dead Time Output

The edge to which the dead time is added is specified using the TAUBnTDL.TDLm bit; for rising edge set TAUBnTDL.TDLm = 0 and for falling edge set TAUBnTDL.TDLm = 1.

## **Prerequisites**

Dead time control requires a set of three channels, each operating in the following modes:

One master channel

The master channel must be set to Interval Timer Mode

· One even slave channel

The even slave channel must be set to Up Down Count Mode

• One odd slave channel (even channel + 1)

The odd slave channel must be set to One Count Mode

The values of the following bits must be the same for the odd channel and the even channel:

- TAUBnTOE.TOEm,
- TAUBnTOM.TOMm,
- TAUBnTOC.TOCm,
- TAUBnTDE.TDEm

## 14.10 Start Timing of Operating Modes

This chapter describes when the counters of the different operating modes start after the TAUBnTS.TSm bit is set to 1.

In all modes, the value of the data register and whether or not an interrupt is issued depends on the individual mode and corresponding register settings.

## 14.10.1 Interval Timer Mode, Judge Mode, Capture Mode, Up Down Count Mode

The counter starts at the start of the next count clock cycle after TAUBnTS.TSm is set to 1. The value of data register is also loaded at the point the counter starts.




Figure 14-12 Start timing of Interval Timer Mode, Judge Mode, Capture Mode, Up
Down Count Mode

Note In Up Down Count Mode, MD0 must be set to 0.

## 14.10.2 **Event Mode**

The value of the data register is loaded as soon as TAUBnTS.TSm is set to 1. The counter also starts immediately. The value of the data register changes with the subsequent count clock cycles.




Figure 14-13 Start timing of Event Mode

## 14.10.3 All other operating modes

In all other operating modes, the count clock cycles are ignored with regard to starting the counter. The counter is only triggered by detection of a valid TAUBnTTINm edge. The value of data register is also loaded at the point the counter starts. Nevertheless, the count clock cycles determine the frequency with which all operations take place.




Figure 14-14 Start timing of all other operating modes

# 14.11 TAUBnTTOUTm toggle and INTTAUBnIm Generation when Counter start is triggered (MD0-bit)

It is possible to specify whether an INTTAUBnIm is generated when the counter starts, gets restarted or is triggered by an external signal, using the TAUBnCMOR.MD0 bit. The effect of the bit depends on the selected mode, as shown in the following table. The effects of INTTAUBnIm on TAUBnTTOUTm depend on the selected channel operation function.

Table 14-17 Effect of CMOR.MD0 bit on generation of INTTAUBnIm when counter is triggered

Mode	TAUBnCMOR. MD0 bit	INTTAUBIN generated when counter is (re)started or triggered by TINm input signal
Interval Timer Mode	0	No
Capture Mode Count Capture Mode	1	Yes
Capture & One Count Mode Capture & Gate Count Mode Event Count Mode Up Down Count Mode	0	No
One Count Mode Gate Count Mode	0/1	No, regardless of setting of TAUBnCMOR.MD0 bit.
Pulse One Count Mode		Yes, regardless of setting of TAUBnCMOR.MD0 bit.

Note As an example see figure 14-23 "Forced restart operation, TAUBnCMORm.MD0 = 1" and figure 14-24 "Forced restart operation, TAUBnCMORm.MD0 = 0".

Refer to the description of "Role of the MD0 bit" also.




Figure 14-15 INTTAUBnIm generated when counter starts




Figure 14-16 INTTAUBnlm not generated when counter starts

## 14.12 TAUBnTTINm Edge Detection

Edge detection is based on the operation clock. This means that an edge can only be detected at the next rising edge of the operation clock. This can lead to a maximum delay of one operation clock cycle.

The following figure shows when edge detection takes place.




Figure 14-17 Basic edge detection timing

## 14.13 Independent Channel Operation Functions

The following sections list the independent channel operation functions provided by the Timer Array Unit B. For a general overview of independent channel operation, see 14.4 "Functional Description" on page 472.

## 14.14 Independent Channel Interrupt Functions

This chapter describes functions that generate interrupts at regular intervals or with a specified delay.

- 14.14.1 "Interval Timer Function"
- 14.14.2 "TAUBnTTINm Input Interval Timer Function"
- 14.14.3 "One-Pulse Output Function"

## 14.14.1 Interval Timer Function

## (1) Overview

### Summary

This function is used as a reference timer for generating timer interrupts (INTTAUBnIm) at regular intervals. When an interrupt is generated, the TAUBnTTOUTm signal toggles, resulting in a square wave.

### **Prerequisites**

- The operation mode must be set to Interval Timer Mode, refer to Table 14-18 "TAUBnCMORm settings for Interval Timer Function" on page 504
- The channel output mode must be set to Independent Channel Output Mode 1, refer to 14.9 "Channel Output Modes" on page 489

## Description

The counter is started by setting the channel trigger bit (TAUBnTS.TSm) to 1. This in turn sets TAUBnTE.TEm = 1, enabling count operation. The current value of TAUBnCDRm is written to TAUBnCNTm and the counter starts to count down from this value.

When the counter reaches 0000<sub>H</sub>, INTTAUBnIm is generated and the TAUBnTTOUTm signal toggles. TAUBnCNTm then reloads the TAUBnCDRm value and subsequently continues operation.

The value of TAUBnCDRm can be rewritten at any time, and the changed value of TAUBnCDRm is applied the next time the counter starts to count down.

The counter can be stopped by setting TAUBnTT.TTm to 1, which in turn sets TAUBnTE.TEm to 0. TAUBnCNTm and TAUBnTTOUTm stop but retain their values. The counter can be reset by setting TAUBnTS.TSm to 1. The counter can also be forcibly restarted (without stopping it first) by setting TAUBnTS.TSm to 1 during operation.

#### Conditions

If the TAUBnCMORm.MD0 bit is set to 0, the first interrupt after a start or restart is not generated, and therefore TAUBnTTOUTm does not toggle. This results in an inverted TAUBnTTOUTm signal compared to when TAUBnCMORm.MD0 is set to 1. For details refer to 14.11 "TAUBnTTOUTm toggle and INTTAUBnIm Generation when Counter start is triggered (MD0-bit)" on page 498.

### (2) Equations

INTTAUBnIm cycle = count clock cycle x (TAUBnCDRm + 1)

TAUBnTTOUTm square wave cycle = count clock cycle x (TAUBnCDRm + 1) x 2

## (3) Block diagram and general timing diagram




Figure 14-18 Block diagram for Interval Timer Function

The following settings apply to the general timing diagram:

• INTTAUBnIm generated at operation start (TAUBnCMORm.MD0 = 1)




Figure 14-19 General timing diagram for Interval Timer Function

## (4) Register settings

## (a) TAUBnCMORm

 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CKS[	1:0]	-	CCS0	MAS	9	STS[2:0	)]	COS	[1:0]	-		MD	[4:1]		MD0

Table 14-18 TAUBnCMORm settings for Interval Timer Function

Bit name	Setting
CKS[1:0]	00: Operation clock = CK0 01: Operation clock = CK1 10: Operation clock = CK2 11: Operation clock = CK3
CCS0	0: Operation clock is used as the count clock
MAS	0: Not used, so set to 0
STS[2:0]	000: Counter triggered by software trigger
COS[1:0]	00: Not used, so set to 00
MD[4:1]	0000: Interval Timer Mode
MD0	O: INTTAUBnIm not generated and TAUBnTTOUTm does not toggle at operation start or restart     Generates INTTAUBnIm and toggles TAUBnTTOUTm at operation start or restart

## (b) TAUBnCMURm



Table 14-19 TAUBnCMURm settings for Interval Timer Function

Bit name	Setting
TIS[1:0]	00: Not used, so set to 00

## (c) Channel output mode

Table 14-20 Control bit settings for Independent Channel Output Mode 1

Bit name	Setting
TOE.TOEm	1: Disables Direct Channel Output Mode
TOM.TOMm	0: Independent channel output
TOC.TOCm	0: Operation mode 1 (= Toggle mode if TAUBnTOM.TOMm = 0)
TOL.TOLm	0: Positive logic
TDE.TDEm	0: Disables dead time operation
TDL.TDLm	0: When dead time operation is disabled (TAUBnTDE.TDEm = 0), set these bits to 0

Note The channel output mode can also be set to Direct Channel Output Mode by setting TAUBnTOE.TOEm = 0. TAUBnTTOUTm can then be controlled independently of the interrupts. For details refer to 14-16 "Channel output modes" on page 490.

## (d) Simultaneous rewrite

The simultaneous rewrite registers (TAUBnRDE, TAUBnRDS, TAUBnRDM, and TAUBnRDC) cannot be used with the Interval Timer Function. Therefore, these registers must be set to 0.

Table 14-21 Simultaneous rewrite settings for Interval Timer Function

Bit name	Setting
RDE.RDEm	0: Disables simultaneous rewrite
RDS.RDSm	0: When simultaneous rewrite is disabled (TAUBnRDE.RDEm = 0),
RDM.RDMm	set these bits to 0
RDC.RDCm	

# (5) Operating procedure for Interval Timer Function

Table 14-22 Operating procedure for Interval Timer Function

•		Operation	Status of TAUBn				
	Initial channel setting	Set the TAUBnCMORm register and TAUBnCMURm registers as described in Table 14-18 "TAUBnCMORm settings for Interval Timer Function" on page 504 and Table 14-19 "TAUBnCMURm settings for Interval Timer Function" on page 504  Set the value of the TAUBnCDRm register  Set the channel output mode by setting the control bits as described in Table 14-20 "Control bit settings for Independent Channel Output Mode 1" on page 505	Channel operation is stopped.  (A clock is supplied, and a small amount of power is consumed.)				
Restart	Start operation	Set TAUBnTS.TSm to 1.  TAUBnTS.TSm is a trigger bit, so it is automatically cleared to 0.	TAUBnTE.TEm is set to 1 and the counter starts.  TAUBnCNTm loads the TAUBnCDRm value.  When TAUBnCMORm.MD0 = 1,  INTTAUBnIm is generated and  TAUBnTTOUTm toggles.				
	During operation	The TAUBnCDRm register value can be changed at any time. The TAUBnCNTm register can be read at all times.	TAUBnCNTm counts down. When the counter reaches 0000 <sub>H</sub> :  TAUBnCNTm reloads the TAUBnCDRm value and continues count operation  INTTAUBnIm is generated and TAUBnTTOUTm toggles.				
	Stop operation	Set TAUBnTT.TTm to 1.  TAUBnTT.TTm is a trigger bit, so it is automatically cleared to 0.	TAUBnTE.TEm is cleared to 0 and the counter stops.  TAUBnCNTm and TAUBnTTOUTm stop and retain their current values.				

# (6) Specific timing diagrams

## (a) TAUBnCDRm = 0000<sub>H</sub>, count clock = PCLK/2




Figure 14-20 TAUBnCDRm = 0000<sub>H</sub>, count clock = PCLK/2

- If TAUBnCDRm = 0000<sub>H</sub> and the count clock = PCLK/2<sup>1</sup>, the TAUBnCDRm value is written to TAUBnCNTm every count clock, meaning that TAUBnCNTm is always 0000<sub>H</sub>.
- INTTAUBnIm is generated every count clock, resulting in TAUBnTTOUTm toggling every count clock.

#### (b) TAUBnCDRm = 0000<sub>H</sub>, count clock = PCLK




Figure 14-21 TAUBnCDRm = 0000<sub>H</sub>, count clock = PCLK

- If TAUBnCDRm = 0000<sub>H</sub> and the count clock = PCLK, the TAUBnCDRm value is written to TAUBnCNTm every PCLK clock, meaning that TAUBnCNTm is always 0000<sub>H</sub>.
- INTTAUBnIm is generated continuously, resulting in TAUBnTTOUTm toggling every PCLK clock.

# (c) Operation stop and restart




Figure 14-22 Operation stop and restart, TAUBnCMORm.MD0 = 1

- The counter can be stopped by setting TAUBnTT.TTm to 1, which in turn sets TAUBnTE.TEm to 0.
- TAUBnCNTm and TAUBnTTOUTm stop but retain their values.
- The counter can be restarted by setting TAUBnTS.TSm to 1.

#### (d) Forced restart




Figure 14-23 Forced restart operation, TAUBnCMORm.MD0 = 1

- The counter can be forcibly restarted (without stopping it first) by setting TAUBnTS.TSm to 1 during operation.
- If the TAUBnCMORm.MD0 bit is set to 1, an interrupt at start or restart is generated and the output TOUTm toggles.




Figure 14-24 Forced restart operation, TAUBnCMORm.MD0 = 0

- The counter can be forcibly restarted (without stopping it first) by setting TAUBnTS.TSm to 1 during operation.
- If the TAUBnCMORm.MD0 bit is set to 0, the interrupt at start or restart is not generated and TOUTm does not toggle..

# 14.14.2 TAUBnTTINm Input Interval Timer Function

#### (1) Overview

#### Summary

This function is used as a reference timer for generating timer interrupts (INTTAUBnIm) at regular intervals or when a valid TAUBnTTINm input edge is detected. When an interrupt is generated, the TAUBnTTOUTm signal toggles, resulting in a square wave.

#### **Prerequisites**

- The operation mode must be set to Interval Timer Mode, refer to *Table 14-23 "TAUBnCMORm settings for TAUBnTTINm Input Interval Timer Function" on page 512*
- The channel output mode must be set to Independent Channel Output Mode 1, refer to 14.9 "Channel Output Modes" on page 489

#### Description

This function operates in an identical manner to the Interval Timer Function (see 14.14.1 "Interval Timer Function" on page 502), except that this function is restarted by a valid TAUBnTTINm input edge. The type of edge used as the trigger is specified using the TAUBnCMURm.TIS[1:0] bits. Either rising edge, falling edge, or rising and falling edge can be selected.

#### (2) Equations

INTTAUBnIm cycle = count clock cycle x (TAUBnCDRm + 1)

TAUBnTTOUTm square wave cycle = count clock cycle × (TAUBnCDRm + 1) × 2

## (3) Block diagram and general timing diagram




Figure 14-25 Block diagram for TAUBnTTINm Input Interval Timer Function

The following settings apply to the general timing diagram:

- INTTAUBnIm generated at operation start (TAUBnCMORm.MD0 = 1) and valid edge detection of input signal.
- Rising edge detection (TAUBnCMURm.TIS[1:0] = 01<sub>B</sub>)




Figure 14-26 General timing diagram for TAUBnTTINm Input Interval Timer Function

# (4) Register settings

## (a) TAUBnCMORm

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CKS[1:0]		_	CCS0	MAS	5	STS[2:0	)]	COS	[1:0]	_		MD	[4:1]		MD0

Table 14-23 TAUBnCMORm settings for TAUBnTTINm Input Interval Timer Function

Bit name	Setting
CKS[1:0]	00: Operation clock = CK0 01: Operation clock = CK1 10: Operation clock = CK2 11: Operation clock = CK3
CCS0	0: Operation clock is used as the count clock
MAS	0: Not used, so set to 0
STS[2:0]	001: Valid TAUBnTTINm input edge signal is used as the external start trigger
COS[1:0]	00: Not used, so set to 00
MD[4:1]	0000: Interval Timer Mode
MD0	O: INTTAUBnIm not generated and TAUBnTTOUTm does not toggle at operation start     Generates INTTAUBnIm and toggles TAUBnTTOUTm at operation start

# (b) TAUBnCMURm




Table 14-24 TAUBnCMURm settings for TAUBnTTINm Input Interval Timer Function

Bit name	Setting
TIS[1:0]	00: Falling edge detection 01: Rising edge detection 10: Rising and falling edge detection

## (c) Channel output mode

Table 14-25 Control bit settings for Independent Channel Output Mode 1

Bit name	Setting
TOE.TOEm	1: Disables Direct Channel Output Mode
TOM.TOMm	0: Independent channel output
TOC.TOCm	0: Operation mode 1 (= Toggle mode if TAUBnTOM.TOMm = 0)
TOL.TOLm	0: Positive logic
TDE.TDEm	0: Disables dead time operation
TDL.TDLm	0: When dead time operation is disabled (TAUBnTDE.TDEm = 0), set these bits to 0

Note The channel output mode can also be set to Direct Channel Output Mode by setting TAUBnTOE.TOEm = 0. TAUBnTTOUTm can then be controlled independently of the interrupts. For details refer to 14-16 "Channel output modes" on page 490.

## (d) Simultaneous rewrite

The simultaneous rewrite registers (TAUBnRDE, TAUBnRDS, TAUBnRDM, and TAUBnRDC) cannot be used with the TAUBnTTINm Input Interval Timer Function. Therefore, these registers must be set to 0.

Table 14-26 Simultaneous rewrite settings for TAUBnTTINm Input Interval Timer Function

Bit name	Setting
RDE.RDEm	0: Disables simultaneous rewrite
RDS.RDSm	0: When simultaneous rewrite is disabled (TAUBnRDE.RDEm = 0),
RDM.RDMm	set these bits to 0
RDC.RDCm	

# (5) Operating procedure for TAUBnTTINm Input Interval Timer Function

Table 14-27 Operating procedure for TAUBnTTINm Input Interval Timer Function

		Operation	Status of TAUBn
	Initial channel setting	Set the TAUBnCMORm register and TAUBnCMURm registers as described in <i>Table 14-23 "TAUBnCMORm settings for TAUBnTTINm Input Interval Timer Function" on page 512</i> and <i>Table 14-24 "TAUBnCMURm settings for TAUBnTTINm Input Interval Timer Function" on page 512</i> Set the value of the TAUBnCDRm register  Set the channel output mode by setting the control bits as described in <i>Table 14-25 "Control bit settings for Independent Channel Output Mode 1" on page 513</i>	Channel operation is stopped.  (A clock is supplied, and a small amount of power is consumed.)
Restart	Start operation	Set TAUBnTS.TSm to 1.  TAUBnTS.TSm is a trigger bit, so it is automatically cleared to 0.	TAUBnTE.TEm is set to 1 and the counter starts.  TAUBnCNTm loads the TAUBnCDRm value.  When TAUBnCMORm.MD0 = 1,  INTTAUBnIm is generated and  TAUBnTTOUTm toggles.
	During operation	The values of the TAUBnCMURm.TIS[1:0] and TAUBnTO.TOm bits and the TAUBnCDRm register can be changed at any time. The TAUBnCNTm register can be read at all times.  Detection of TAUBnTTINm edge	TAUBnCNTm counts down. When the counter reaches 0000 <sub>H</sub> :  TAUBnCNTm reloads the TAUBnCDRm value and continues count operation  INTTAUBnIm is generated and TAUBnTTOUTm toggles When a TAUBnTTINm input valid edge is detected during count operation, TAUBnCNTm reloads the TAUBnCDRm value and continues count operation.  Afterwards, this procedure is repeated.
	Stop operation	Set TAUBnTT.TTm to 1.  TAUBnTT.TTm is a trigger bit, so it is automatically cleared to 0.	TAUBnTE.TEm is cleared to 0 and the counter stops.  TAUBnCNTm and TAUBnTTOUTm stop and retain their current values.

# (6) Specific timing diagrams

The timing diagrams in 14.14.1 "Interval Timer Function" on page 502 also apply, except for this function the counter can also be restarted by a valid TAUBnTTINm input edge.




Figure 14-27 Counter triggered by rising TAUBnTTINm input edge (TAUBnCMURm.TIS[1:0] = 01<sub>B</sub>), TAUBnCMORm.MD0 = 1

 If a valid TAUBnTTINm input edge is detected, an interrupt is generated which causes TAUBnTTOUTm to toggle. In this example, the valid edge is a rising edge (TAUBnCMURm.TIS[1:0] = 01<sub>B</sub>).

# 14.14.3 One-Pulse Output Function

#### (1) Overview

#### Summary

This function generates an interrupt (INTTAUBnIm) when a valid TAUBnTTINm input edge is detected and also a specific interval later. TAUBnTTINm input signal pulses that occur within the defined interval are ignored. When an interrupt is generated, the TAUBnTTOUTm signal toggles, resulting in a square wave.

#### **Prerequisites**

- The operation mode must be set to Pulse One Count Mode, refer to Table 14-28 "TAUBnCMORm settings for One-Pulse Output Function" on page 518
- The channel output mode must be set to Independent Channel Output Mode 1, refer to 14.9 "Channel Output Modes" on page 489
- Trigger detection must be disabled during counting (TAUBnCMORn.MD0 = 0).

#### Description

The counter is enabled by setting the channel trigger bit (TAUBnTS.TSm) to 1. This in turn sets TAUBnTE.TEm = 1, enabling count operation.

The counter starts when a valid TAUBnTTINm input edge is detected. The value of TAUBnCDRm is written to TAUBnCNTm and the counter starts to count down from the TAUBnCDRm value. An interrupt is generated and TAUBnTTOUTm toggles.

When the counter reaches  $0001_{\rm H}$  an interrupt is generated and TAUBnTTOUTm toggles. The counter stops at  $0000_{\rm H}$  and awaits the next valid TAUBnTTINm input edge.

When the counter is counting down, further TAUBnTTINm input signals are ignored, i.e. the counter does not reset.

The value of TAUBnCDRm can be rewritten at any time, and the changed value of TAUBnCDRm is applied the next time the counter starts to count down.

#### **Conditions**

The type of edge used as the trigger is specified by the TAUBnCMURm.TIS[1:0] bits:

- If TAUBnCMURm.TIS[1:0] = 00<sub>B</sub>, falling edges trigger the counter.
- If TAUBnCMURm.TIS[1:0] = 01<sub>B</sub>, rising edges trigger the counter.
- If TAUBnCMURm.TIS[1:0] = 10<sub>B</sub>, rising and falling edges trigger the counter.

#### (2) Equations

Interval between TAUBnTTINm and INTTAUBnIm = TAUBnTTOUTm (timer output) width = count clock cycle × TAUBnCDRm

# (3) Block diagram and general timing diagram




Figure 14-28 Block diagram for One-Pulse Output Function

The following settings apply to the general timing diagram:

• Falling edge detection (TAUBnCMURm.TIS[1:0] = 00<sub>B</sub>)




Figure 14-29 General timing diagram for One-Pulse Output Function

# (4) Register settings

# (a) TAUBnCMORm

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CKS	[1:0]	_	CCS0	MAS	S	STS[2:0	)]	COS	[1:0]	_		MD	[4:1]		MD0

Table 14-28 TAUBnCMORm settings for One-Pulse Output Function

Bit name	Setting
CKS[1:0]	00: Operation clock = CK0 01: Operation clock = CK1 10: Operation clock = CK2
	11: Operation clock = CK3
CCS0	0: Operation clock is used as the count clock
MAS	0: Not used, so set to 0
STS[2:0]	001: Valid TAUBnTTINm input edge signal is used as the external start trigger
COS[1:0]	00: Not used, so set to 00
MD[4:1]	1010: Pulse One Count Mode
MD0	INTTAUBnIm not generated and TAUBnTTOUTm does not toggle at operation start

# (b) TAUBnCMURm

	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	_	_	_	_	_	_	_	_	_	_	_	_	_	TIS[1:0]	

Table 14-29 TAUBnCMURm settings for One-Pulse Output Function

Bit name	Setting
TIS[1:0]	00: Falling edge detection 01: Rising edge detection 10: Rising and falling edge detection (low width measurement)

## (c) Channel output mode

Table 14-30 Control bit settings for Independent Channel Output Mode 1

Bit name	Setting
TOEm	1: Disables Direct Channel Output Mode
TOMm	0: Independent channel output
TOCm	1: Independent Channel Output Mode 2
TOLm	0: Positive logic 1: Inverted logic
TDEm	0: Disables dead time operation
TDLm	0: When dead time operation is disabled (TAUBnTDE.TDEm = 0), set these bits to 0

Note The channel output mode can also be set to Direct Channel Output Mode by setting TAUBnTOE.TOEm = 0. TAUBnTTOUTm can then be controlled independently of the interrupts. For details refer to *Table 14-16 "Channel output modes"* on page 490.

#### (d) Simultaneous rewrite

The simultaneous rewrite registers (TAUBnRDE, TAUBnRDS, TAUBnRDM, and TAUBnRDC) cannot be used with the One-Pulse Output Function. Therefore, these registers must be set to 0.

Table 14-31 Simultaneous rewrite settings for One-Pulse Output Function

Bit name	Setting
RDEm	0: Disables simultaneous rewrite
RDSm	0: When simultaneous rewrite is disabled (TAUBnRDE.RDEm = 0),
RDMm	set these bits to 0
RDCm	

# (5) Operating procedure for One-Pulse Output Function

Table 14-32 Operating procedure for One-Pulse Output Function

		Operation	Status of TAUBn			
	Initial channel setting	Set the TAUBnCMORm register and TAUBnCMURm registers as described in Table 14-28 "TAUBnCMORm settings for One-Pulse Output Function" on page 518 and Table 14-29 "TAUBnCMURm settings for One-Pulse Output Function" on page 518 Set the value of the TAUBnCDRm register Set the channel output mode by setting the control bits as described in Table 14-30 "Control bit settings for Independent Channel Output Mode 1" on page 519	Channel operation is stopped.  (A clock is supplied, and a small amount of power is consumed.)			
Restart	Start operation	Set TAUBnTS.TSm to 1.  TAUBnTS.TSm is a trigger bit, so it is automatically cleared to 0.  Detection of TAUBnTTINm start edge	TAUBnTE.TEm is set to 1 and TAUBnCNTm waits for detection of the TAUBnTTINm start edge.  When a start edge is detected, TAUBnCNTm			
	During operation S	The value of TAUBnCDRm can be changed at any time. The TAUBnCNTm register can be read at all times.	INTTAUBnIm is generated when TAUBnCNTm starts and TAUBnTTOUTm is set to its active level.  TAUBnCNTm counts down. When the counter reaches 0001 <sub>H</sub> :  INTTAUBnIm is generated  TAUBnTTOUTm is set to its inactive level.  TAUBnCNTm stops counting and waits for a trigger.  If a trigger occurs while TAUBnCNTm is counting, the trigger is ignored.  Afterwards, this procedure is repeated.			
	Stop operation	Set TAUBnTT.TTm to 1.  TAUBnTT.TTm is a trigger bit, so it is automatically cleared to 0.	TAUBnTE.TEm is cleared to 0 and the counter stops.  TAUBnCNTm and TAUBnTTOUTm stop and retain their current values.			

RENESAS

# 14.15 Independent Channel Signal Measurement Functions

This chapter describes functions that measure the widths of an individual TAUBnTTINm pulse or the total width of successive TAUBnTTINm pulses. It also describes functions that measure the interval of the signal or that compare the width of a pulse with a reference value.

- 14.15.1 "TAUBnTTINm Input Pulse Interval Measurement Function"
- 14.15.2 "TAUBnTTINm Input Signal Width Measurement Function"
- 14.15.3 "Overflow Interrupt Output Function (During TAUBnTTINm Width Measurement)"
- 14.15.4 "TAUBnTTINm Input Period Count Detection Function"
- 14.15.5 "Overflow Interrupt Output Function (During TAUBnTTINm Input Period Count Detection)"
- 14.15.6 "TAUBnTTINm Input Pulse Interval Judgment Function"
- 14.15.7 "TAUBnTTINm Input Signal Width Judgment Function"

## 14.15.1 TAUBnTTINm Input Pulse Interval Measurement Function

#### (1) Overview

Summary

This function captures the count value and uses this value and the overflow bit TAUBnCSRm.OVF to measure the interval of the TAUBnTTINm input signal.

#### **Prerequisites**

- The operation mode must be set to Capture Mode, refer to Table 14-34 "TAUBnCMORm settings for TAUBnTTINm Input Pulse Interval Measurement Function" on page 524
- TAUBnTTOUTm is not used for this function

#### Description

The counter is started by setting the channel trigger bit (TAUBnTS.TSm) to 1. This in turn sets TAUBnTE.TEm = 1, enabling count operation. The counter TAUBnCNTm starts counting up from  $0000_{\rm H}$ . When a valid TAUBnTTINm edge is detected, the value of TAUBnCNTm is captured, transferred to TAUBnCDRm, and an interrupt INTTAUBnIm is generated. The counter resets to  $0000_{\rm H}$  and subsequently continues operation.

If the counter reaches FFFF<sub>H</sub> before a valid TAUBnTTINm edge is detected, it overflows to  $0000_{\rm H}$ . The counter is reset to  $0000_{\rm H}$  and subsequently continues operation. The values transferred to TAUBnCDRm and TAUBnCSRm.OVF respectively depend on the values of bits TAUBnCMORm.COS[1:0]:

Table 14-33 Effects of an overflow

TAUBnCMORm.	When overflow	occurs	When a valid TAUBnTTINm input is then detected				
COS[1:0]	TAUBnCDRm	TAUBnCSRm.OVF	TAUBnCDRm and TAUBnCNTm	TAUBnCSRm.OVF			
00	Unchanged	0	TAUBnCNTm written to	1			
01		1	TAUBnCDRm				
10	Set to FFFF <sub>H</sub> 0		TAUBnCNTm set to 0,	0			
11		1	TAUBnCDRm unchanged				

If an overflow is set (TAUBnCSRm.OVF = 1), it can only be cleared by a CPU command that sets TAUBnCSCm.CLOV = 1.

The combination of the value of TAUBnCDRm and TAUBnCSRm.OVF can be used to deduce the interval of the TAUBnTTINm signal. However, if an overflow occurs multiple times before a valid TAUBnTTINm input is detected, the overflow bit TAUBnCSRm.OVF cannot indicate this.

The function can be stopped by setting TAUBnTT.TTm = 1, which in turn sets TAUBnTE.TEm = 0. TAUBnCNTm stops but retains its value. While the function is stopped, TAUBnTTINm input valid edge detection and TAUBnCNTm capture are not performed.

The function can be restarted by setting TAUBnTS.TSm = 1. The counter is reset to  $0000_{\rm H}$  and subsequently continues operation. The counter can also be forcibly restarted (without stopping it first) by setting TAUBnTS.TSm = 1 during operation.

#### **Conditions**

If the TAUBnCMORm.MD0 bit is set to 0, the interrupt at start or restart is not generated. For details refer to 14.11 "TAUBnTTOUTm toggle and INTTAUBnIm Generation when Counter start is triggered (MD0-bit)" on page 498.

**Note** When TAUBnCMORm.COS[1:0] = 11<sub>B</sub>, the value of TAUBnCNTm is *not* written to TAUBnCDRm when the first valid TAUBnTTINm input edge occurs after an overflow. However, an interrupt is generated.

#### (2) Equations

TAUBnTTINm input pulse interval = count clock cycle x [(TAUBnCSRm.OVF x (FFFF<sub>H</sub> + 1)) + TAUBnCDRm capture value + 1]

## (3) Block diagram and general timing diagram




Figure 14-30 Block diagram for TAUBnTTINm Input Pulse Interval Measurement Function

The following settings apply to the general timing diagram:

- INTTAUBnIm not generated at operation start (TAUBnCMORm.MD0 = 0)
- Falling edge detection (TAUBnCMURm.TIS[1:0] = 00<sub>B</sub>)
- When a valid TAUBnTTINm input is detected after an overflow TAUBnCDRm is changed and TAUBnCSRm.OVF is set to 1 (TAUBnCMORm.COS[1:0] = 00<sub>B</sub>)




Figure 14-31 General timing diagram for TAUBnTTINm Input Pulse Interval Measurement Function

# (4) Register settings

## (a) TAUBnCMORm

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CKS[1:	:0]	-	CCS0	MAS	S	STS[2:0	)]	COS	S[1:0]	-		MD	[4:1]		MD0

Table 14-34 TAUBnCMORm settings for TAUBnTTINm Input Pulse Interval Measurement Function

Bit name	Setting
CKS[1:0]	00: Operation clock = CK0 01: Operation clock = CK1
	10: Operation clock = CK2 11: Operation clock = CK3
CCS0	0: Operation clock is used as the count clock
MAS	0: Not used, so set to 0
STS[2:0]	001: Valid edge of the TAUBnTTINm input signal is the external capture trigger
COS[1:0]	See Table 14-33 "Effects of an overflow" on page 522
MD[4:1]	0010: Capture Mode
MD0	INTTAUBnIm not generated at operation start     Generates INTTAUBnIm at operation start

## (b) TAUBnCMURm




Table 14-35 TAUBnCMURm settings for TAUBnTTINm Input Pulse Interval Measurement Function

Bit name	Setting
TIS[1:0]	00: Falling edge detection 01: Rising edge detection 10: Rising and falling edge detection (low width measurement) 11: Rising and falling edge detection (high width measurement)

# (c) Channel output mode

The channel output mode is not used by this function. However, it can be used in Direct Channel Output Mode.

# (d) Simultaneous rewrite

The simuBtaneous rewrite registers (TAUBnRDE, TAUBnRDS, TAUBnRDM, and TAUBnRDC) cannot be used with the TAUBnTTINm Input Pulse Interval Measurement Function. Therefore, these registers must be set to 0.

Table 14-36 Simultaneous rewrite settings for TAUBnTTINm Input Pulse Interval Measurement Function

Bit name	Setting
RDE.RDEm	0: Disables simultaneous rewrite
RDS.RDSm	0: When simultaneous rewrite is disabled (TAUBnRDE.RDEm = 0),
RDM.RDMm	set these bits to 0
RDC.RDCm	

# (5) Operating procedure for TAUBnTTINm Input Pulse Interval Measurement Function

Table 14-37 Operating procedure for TAUBnTTINm Input Pulse Interval Measurement Function

		Operation	Status of TAUBn
	Initial channel setting	Set the TAUBnCMORm register and TAUBnCMURm registers as described in Table 14-34 "TAUBnCMORm settings for TAUBnTTINm Input Pulse Interval Measurement Function" on page 524 and Table 14-35 "TAUBnCMURm settings for TAUBnTTINm Input Pulse Interval Measurement Function" on page 524  Set the value of the TAUBnCDRm register	Channel operation is stopped.  (A clock is supplied, and a small amount of power is consumed.)
Restart	Start operation	Set TAUBnTS.TSm to 1.  TAUBnTS.TSm is a trigger bit, so it is automatically cleared to 0.	TAUBnTE.TEm is set to 1 and the counter starts.  TAUBnCNTm is cleared to 0000 <sub>H</sub> . INTTAUBnIm is generated when TAUBnCMORm.MD0 is set to 1.
	During operation	Detection of TAUBnTTINm edges.  The TAUBnCMURm.TIS[1:0] bits can be changed at any time.  The TAUBnCDRm and TAUBnCSRm registers can be read at any time.	TAUBnCNTm starts to count up from 0000 <sub>H</sub> . When a TAUBnTTINm valid edge is detected:  • TAUBnCNTm transfers (captures) its value to TAUBnCDRm, and returns to 0000 <sub>H</sub> • INTTAUBnIm is then generated. Afterwards, this procedure is repeated.
	Stop operation	Set TAUBnTT.TTm to 1.  TAUBnTT.TTm is a trigger bit, so it is automatically cleared to 0.	TAUBnTE.TEm is cleared to 0 and the counter stops.  TAUBnCNTm stops and both it and TAUBnCSRm.OVF retain their current values.

# (6) Specific timing diagrams: overflow behavior

## (a) TAUBnCMORm.COS[1:0] = $00_R$




Figure 14-32 TAUBnCMORm.COS[1:0] =  $00_B$ , TAUBnCMORm.MD0 = 0, TAUBnCMURm.TIS[1:0]= $00_B$ 

- When an overflow occurs, the value of TAUBnCDRm remains unchanged and TAUBnCSRm.OVF remains = 0.
- Upon detection of the next valid TAUBnTTINm input edge, the value of TAUBnCNTm is written to TAUBnCDRm and TAUBnCSRm.OVF is set to 1.

# (b) TAUBnCMORm.COS[1:0] = $01_B$




Figure 14-33 TAUBnCMORm.COS[1:0] =  $01_B$ , TAUBnCMORm.MD0 = 0, TAUBnCMURm.TIS[1:0]= $00_B$ 

- When an overflow occurs, the value of TAUBnCDRm remains unchanged and TAUBnCSRm.OVF is set to 1.
- Upon detection of the next valid TAUBnTTINm input edge, the value of TAUBnCNTm is written to TAUBnCDRm.
- TAUBnCSRm.OVF is only cleared by a CPU command.

## (c) TAUBnCMORm.COS[1:0] = $10_B$




Figure 14-34 TAUBnCMORm.COS[1:0] =  $10_B$ , TAUBnCMORm.MD0 = 0, TAUBnCMURm.TIS[1:0]= $00_B$ 

- When an overflow occurs, TAUBnCDRm is set to FFFF<sub>H</sub> and TAUBnCSRm.OVF remains = 0.
- Upon detection of the next valid TAUBnTTINm input edge, TAUBnCNTm is reset to 0, but TAUBnCDRm and TAUBnCSRm.OVF remain unchanged.
- Thus, the next TAUBnTTINm input valid edge after the overflow is ignored.

# (d) TAUBnCMORm.COS[1:0] = $11_B$




Figure 14-35 TAUBnCMORm.COS[1:0] =  $11_B$ , TAUBnCMORm.MD0 = 0, TAUBnCMURm.TIS[1:0]= $00_B$ 

- When an overflow occurs, TAUBnCDRm is set to FFFF<sub>H</sub>, and TAUBnCSRm.OVF is set to 1.
- Upon detection of the next valid TAUBnTTINm input edge, TAUBnCNTm is reset to 0, but TAUBnCDRm and TAUBnCSRm.OVF remain unchanged.
- Thus, the next TAUBnTTINm input valid edge after the overflow is ignored.
- TAUBnCSRm.OVF is cleared by a CPU command.

# 14.15.2 TAUBnTTINm Input Signal Width Measurement Function

#### (1) Overview

Summary

This function measures the width of a TAUBnTTINm input signal.

#### **Prerequisites**

- The operation mode must be set to Capture & One Count Mode, refer to Table 14-39 "TAUBnCMORm settings for TAUBnTTINm Input Signal Width Measurement Function" on page 532
- TAUBnTTOUTm is not used for this function
- TAUBnCMORm.MD0 must be set to 0

#### Description

The counter is started by setting the channel trigger bit (TAUBnTS.TSm) to 1. This in turn sets TAUBnTE.TEm = 1, enabling count operation. When a valid TAUBnTTINm start edge is detected, the counter TAUBnCNTm starts counting up from  $0000_H$ . When a valid TAUBnTTINm stop edge is detected, the value of TAUBnCNTm is captured, transferred to TAUBnCDRm, and an interrupt INTTAUBnIm is generated. The counter retains its value and awaits the next valid TAUBnTTINm input start edge.

If the counter reaches  $\mathsf{FFFF}_\mathsf{H}$  before a valid TAUBnTTINm stop edge is detected, it overflows. The counter is reset to  $\mathsf{0000}_\mathsf{H}$  and subsequently continues operation. The values transferred to TAUBnCDRm and TAUBnCSRm.OVF respectively depend on the values of bits TAUBnCMORm.COS[1:0]:

Table 14-38 Effects of an overflow

TAUBnCMORm.	When overflow	occurs	When a valid TAUBnTTINm input stop edge is detected				
COS[1:0]	TAUBnCDRm	TAUBnCSRm.OVF	TAUBnCDRm and TAUBnCNTm	TAUBnCSRm.OVF			
00	Unchanged	0	TAUBnCNTm written to	1			
01		1	TAUBnCDRm				
10	Set to FFFF <sub>H</sub>	0	TAUBnCNTm stops counting	0			
11		1	TAUBnCDRm unchanged				

If an overflow is set (TAUBnCSRm.OVF = 1), it can only be cleared by a CPU command that sets TAUBnCSCm.CLOV = 1.

The combination of the value of TAUBnCDRm and TAUBnCSRm.OVF can be used to deduce the width of the TAUBnTTINm signal. However, if an overflow occurs multiple times before a valid TAUBnTTINm input is detected, the overflow bit TAUBnCSRm.OVF cannot indicate this.

This function cannot be forcibly restarted.

When TAUBnCMORm.COS[1:0] = 11<sub>B</sub>, the value of TAUBnCNTm is *not* written to TAUBnCDRm when the first valid TAUBnTTINm input edge occurs after an overflow. However, an interrupt is generated.

## (2) Equations

TAUBnTTINm input signal width = count clock cycle x
[(TAUBnCSRm.OVF x (FFFF<sub>H</sub> + 1)) + TAUBnCDRm capture value + 1]

## (3) Block diagram and general timing diagram




Figure 14-36 Block diagram for TAUBnTTINm Input Signal Width Measurement Function

The following settings apply to the general timing diagram:

- Rising and falling edge detection = high width measurement (TAUBnCMURm.TIS[1:0] = 11<sub>B</sub>)
- When a valid TAUBnTTINm input is detected after an overflow TAUBnCDRm is changed and TAUBnCSRm.OVF is set to 1 (TAUBnCMORm.COS[1:0] = 00<sub>B</sub>)




Figure 14-37 General timing diagram for TAUBnTTINm Input Signal Width Measurement Function

# (4) Register settings

## (a) TAUBnCMORm

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CKS[1:0]		_	CCS0	MAS	5	STS[2:0	)]	COS	[1:0]	_		MD	[4:1]		MD0

Table 14-39 TAUBnCMORm settings for TAUBnTTINm Input Signal Width Measurement Function

Bit name	Setting
CKS[1:0]	00: Operation clock = CK0 01: Operation clock = CK1 10: Operation clock = CK2 11: Operation clock = CK3
CCS0	0: Operation clock is used as the count clock
MAS	0: Not used, so set to 0
STS[2:0]	010: Valid edge of the TAUBnTTINm input signal is the external start trigger and the reverse edge is the stop trigger
COS[1:0]	See Table 14-38 "Effects of an overflow" on page 530
MD[4:1]	0110: Capture & One Count Mode
MD0	0: INTTAUBnIm not generated at operation start

# (b) TAUBnCMURm

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	_	_	_	_	_	_	_	TIS[1:0]	

Table 14-40 TAUBnCMURm settings for TAUBnTTINm Input Signal Width Measurement Function

Bit name	Setting
TIS[1:0]	10: Rising and falling edge detection (low width measurement)
	11: Rising and falling edge detection (high width measurement)

# (c) Channel output mode

The channel output mode is not used by this function. However, it can be used in Direct Channel Output Mode.

# (d) Simultaneous rewrite

The simultaneous rewrite registers (TAUBnRDE, TAUBnRDS, TAUBnRDM, and TAUBnRDC) cannot be used with the TAUBnTTINm Input Signal Width Measurement Function. Therefore, these registers must be set to 0.

Table 14-41 Simultaneous rewrite settings for TAUBnTTINm Input Signal Width Measurement Function

Bit name	Setting
RDE.RDEm	0: Disables simultaneous rewrite
RDS.RDSm	0: When simultaneous rewrite is disabled (TAUBnRDE.RDEm = 0),
RDM.RDMm	set these bits to 0
RDC.RDCm	

# (5) Operating procedure for TAUBnTTINm Input Signal Width Measurement Function

Table 14-42 Operating procedure for TAUBnTTINm Input Signal Width Measurement Function

		Operation	Status of TAUBn					
	Initial channel setting	Set the TAUBnCMORm register and TAUBnCMURm registers as described in Table 14-39 "TAUBnCMORm settings for TAUBnTTINm Input Signal Width Measurement Function" on page 532 and Table 14-40 "TAUBnCMURm settings for TAUBnTTINm Input Signal Width Measurement Function" on page 532  Set the value of the TAUBnCDRm register	Channel operation is stopped.  (A clock is supplied, and a small amount of power is consumed.)					
Restart 🔻	Start operation	Set TAUBnTS.TSm to 1.  TAUBnTS.TSm is a trigger bit, so it is automatically cleared to 0.	TAUBnTE.TEm is set to 1 and TAUBnCNTm waits for detection of the TAUBnTTINm start edge. When a TAUBnTTINm start is detected, TAUBnCNTm starts to count up.					
	During operation	Detection of TAUBnTTINm edges.  The TAUBnCMURm.TIS[1:0] bits can be changed at any time.  The TAUBnCDRm and TAUBnCSRm registers can be read at any time.	TAUBnCNTm starts to count up from 0000 <sub>H</sub> . When a TAUBnTTINm valid edge is detected:  • TAUBnCNTm transfers (captures) its value to TAUBnCDRm, and retains its value  • INTTAUBnIm is then generated.  Afterwards, this procedure is repeated.					
	Stop operation	Set TAUBnTT.TTm to 1.  TAUBnTT.TTm is a trigger bit, so it is automatically cleared to 0.	TAUBnTE.TEm is cleared to 0 and the counter stops.  TAUBnCNTm stops and both it and TAUBnCSRm.OVF retain their current values.					

# (6) Specific timing diagrams: overflow behavior

## (a) TAUBnCMORm.COS[1:0] = $00_R$




Figure 14-38 TAUBnCMORm.COS[1:0] =  $00_B$ , TAUBnCMORm.MD0 = 0, TAUBnCMURm.TIS[1:0]= $11_B$ 

- When an overflow occurs, the value of TAUBnCDRm remains unchanged and TAUBnCSRm.OVF remains = 0.
- Upon detection of the next valid TAUBnTTINm input edge, the value of TAUBnCNTm is written to TAUBnCDRm and TAUBnCSRm.OVF is set to 1.

# (b) TAUBnCMORm.COS[1:0] = $01_B$




Figure 14-39 TAUBnCMORm.COS[1:0] =  $01_B$ , TAUBnCMORm.MD0 = 0, TAUBnCMURm.TIS[1:0]= $11_B$ 

- When an overflow occurs, the value of TAUBnCDRm remains unchanged and TAUBnCSRm.OVF is set to 1.
- Upon detection of the next valid TAUBnTTINm input edge, the value of TAUBnCNTm is written to TAUBnCDRm.
- TAUBnCSRm.OVF is only cleared by a CPU command.

## (c) TAUBnCMORm.COS[1:0] = $10_B$




Figure 14-40 TAUBnCMORm.COS[1:0] =  $10_B$ , TAUBnCMORm.MD0 = 0, TAUBnCMURm.TIS[1:0]= $11_B$ 

- When an overflow occurs, TAUBnCDRm is set to FFFF<sub>H</sub> and TAUBnCSRm.OVF remains = 0.
- Upon detection of the next valid TAUBnTTINm input edge, TAUBnCNTm is reset to 0, but TAUBnCDRm and TAUBnCSRm.OVF remain unchanged.
- Thus, the next TAUBnTTINm input valid edge after the overflow is ignored.

## (d) TAUBnCMORm.COS[1:0] = $11_B$




Figure 14-41 TAUBnCMORm.COS[1:0] =  $11_B$ , TAUBnCMORm.MD0 = 0, TAUBnCMURm.TIS[1:0]= $11_B$ 

- When an overflow occurs, TAUBnCDRm is set to FFFF<sub>H</sub>, and TAUBnCSRm.OVF is set to 1.
- Upon detection of the next valid TAUBnTTINm input edge, TAUBnCNTm is reset to 0, but TAUBnCDRm and TAUBnCSRm.OVF remain unchanged.
- Thus, the next TAUBnTTINm input valid edge after the overflow is ignored.
- TAUBnCSRm.OVF is cleared by a CPU command.

# 14.15.3 Overflow Interrupt Output Function (During TAUBnTTINm Width Measurement)

#### (1) Overview

# Summary

This function measures the width of an individual TAUBnTTINm input signal. An interrupt is generated if the TAUBnTTINm input width is longer than FFFF<sub>H</sub>.

#### **Prerequisites**

- The operation mode must be set to One Count Mode, refer to Table 14-43
   "TAUBnCMORm settings for Overflow Interrupt Output Function (During
   TAUBnTTINm Width Measurement)" on page 540
- TAUBnTTOUTm is not used for this function
- The value of TAUBnCDRm must be set to FFFF<sub>H</sub>.

#### Description

The counter is enabled by setting the channel trigger bit (TAUBnTS.TSm) to 1. This in turn sets TAUBnTE.TEm = 1, enabling count operation.

The counter starts when a valid TAUBnTTINm input start edge is detected. FFFF<sub>H</sub> is written to TAUBnCNTm and the counter starts to count down.

When a valid stop edge is detected, the counter stops and retains the current value.

When the next TAUBnTTINm input start edge is detected, TAUBnCNTm reloads FFFF<sub>H</sub> and starts to count down.

If the counter reaches 0000<sub>H</sub> before a stop edge is detected, an interrupt is generated.

#### **Conditions**

The valid start and stop edges are specified by the TAUBnCMURm.TIS[1:0] bits:

- If TAUBnCMURm.TIS[1:0] = 10<sub>B</sub>, the TAUBnTTINm input low width is measured. The start trigger is a falling edge and the stop trigger is a rising edge.
- If TAUBnCMURm.TIS[1:0] = 11<sub>B</sub>, the TAUBnTTINm input high width is measured. The start trigger is a rising edge and the stop trigger is a falling edge.

**Note** The counter cannot be restarted during operation.

# (2) Block diagram and general timing diagram




Figure 14-42 Block diagram for Overflow Interrupt Output Function (During TAUBnTTINm Width Measurement)

The following settings apply to the general timing diagram:

 Rising and falling edge detection = high width measurement (TAUBnCMURm.TIS[1:0] = 11<sub>B</sub>)




Figure 14-43 General timing diagram for Overflow Interrupt Output Function (During TAUBnTTINm Width Measurement)

# (3) Register settings

## (a) TAUBnCMORm

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CKS	CKS[1:0] — CCS0 MAS STS[2:0]		COS	[1:0]	_		MD	[4:1]		MD0					

Table 14-43 TAUBnCMORm settings for Overflow Interrupt Output Function (During TAUBnTTINm Width Measurement)

Bit name	Setting
CKS[1:0]	00: Operation clock = CK0 01: Operation clock = CK1 10: Operation clock = CK2 11: Operation clock = CK3
CCS0	0: Operation clock is used as the count clock
MAS	0: Not used, so set to 0
STS[2:0]	010: Valid edge of the TAUBnTTINm input signal is the external start trigger and the reverse edge is the stop trigger
COS[1:0]	00: Not used, so set to 00
MD[4:1]	0100: One Count Mode
MD0	0: INTTAUBnIm not generated at operation start

## (b) TAUBnCMURm

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	_	_	_	_	_	_	_	_	_	_	_	_	_	TIS[1:0]	

Table 14-44 TAUBnCMURm settings Overflow Interrupt Output Function (During TAUBnTTINm Width Measurement)

Bit name	Setting
TIS[1:0]	10: Rising and falling edge detection (Low width measurement) 11: Rising and falling edge detection (High width measurement)

#### (c) Channel output mode

The channel output mode is not used by this function. However, it can be used in Direct Channel Output Mode.

#### (d) Simultaneous rewrite

The simultaneous rewrite registers (TAUBnRDE, TAUBnRDS, TAUBnRDM, and TAUBnRDC) cannot be used with the Overflow Interrupt Output Function (During TAUBnTTINm Width Measurement). Therefore, these registers must be set to 0.

#### (4) Operating procedure for Overflow Interrupt Output Function

Table 14-45 Simultaneous rewrite settings for Overflow Interrupt Output Function (During TAUBnTTINm Width Measurement)

Bit name	Setting
RDEm	0: Disables simultaneous rewrite
RDSm	0: When simultaneous rewrite is disabled (TAUBnRDE.RDEm = 0),
RDMm	set these bits to 0
RDCm	

#### (During TAUBnTTINm Width Measurement)

Table 14-46 Operating procedure for Overflow Interrupt Output Function (During TAUBnTTINm Width Measurement)

		Operation	Status of TAUBn
	Initial channel setting	Set the TAUBnCMORm register and TAUBnCMURm registers as described in Table 14-43 "TAUBnCMORm settings for Overflow Interrupt Output Function (During TAUBnTTINm Width Measurement)" on page 540 and Table 14-44 "TAUBnCMURm settings Overflow Interrupt Output Function (During TAUBnTTINm Width Measurement)" on page 540	Channel operation is stopped.  (A clock is supplied, and a small amount of power is consumed.)
		Set the value of the TAUBnCDRm register	
Restart	Start operation	Set TAUBnTS.TSm to 1. TAUBnTS.TSm is a trigger bit, so it is automatically cleared to 0.	TAUBnTE.TEm is set to 1 and TAUBnCNTm waits for detection of the start edge.
ă.		Detection of TAUBnTTINm start edge	When a start edge is detected, TAUBnCNTm loads the TAUBnCDRm value (FFFF <sub>H</sub> ).
		The TAUBnCNTm register can be read at any time.	TAUBnCNTm counts down. When the counter reaches 0000 <sub>H</sub> :
	on	Detection of TAUBnTTINm edges.	INTTAUBnIm is generated
	erati	Detection of TAOBITI Hivin edges.	TAUBnCNTm stops counting at FFFF <sub>H</sub> and waits  for a trigger.
	During operation		for a trigger. When a reverse edge of TAUBnTTINm is detected during count operation:
	Dr		TAUBnCNTm stops counting and waits for a trigger.  Afterwards, this procedure is repeated.
	Stop operation	Set TAUBnTT.TTm to 1.  TAUBnTT.TTm is a trigger bit, so it is automatically cleared to 0.	TAUBnTE.TEm is cleared to 0 and the counter stops. TAUBnCNTm stops and retains its current value.

#### 14.15.4 TAUBnTTINm Input Period Count Detection Function

#### (1) Overview

Summary

This function measures the cumulative width of a TAUBnTTINm input signal.

#### **Prerequisites**

- The operation mode must be set to Capture & Gate Count Mode, refer to Table 14-47 "TAUBnCMORm settings for TAUBnTTINm Input Period Count Detection Function" on page 545
  - TAUBnTTOUTm is not used for this function

#### Description

The counter is enabled by setting the channel trigger bit (TAUBnTS.TSm) to 1. This in turn sets TAUBnTE.TEm = 1, enabling count operation. The counter awaits a valid TAUBnTTINm input edge.

When a valid TAUBnTTINm input start edge is detected, the counter starts to count from 0000<sub>H</sub>.

When a valid TAUBnTTINm input stop edge is detected, the current TAUBnCNTm value is written to TAUBnCDRm and an interrupt (INTTAUBnIm) is generated. The counter stops and retains its value until the next valid TAUBnTTINm input start edge is detected.

If the counter reaches  $\mathsf{FFFF}_\mathsf{H}$  the bit TAUBnCSRm.OVF is set to 1 and the counter restarts from  $0000_\mathsf{H}$ . The value of TAUBnCSRm.OVF is reset by the CPU by setting TAUBnCSCm.CLOV = 1.

Note

The input TAUBnTTINm is sampled at the frequency of the operation clock, specified by the TAUBnCMORm.CKS[1:0] bits. As a result, the output cycle of TAUBnTTOUTm has an error of  $\pm$  1 operation clock cycle.

#### **Conditions**

The valid start and stop edges are specified by the TAUBnCMURm.TIS[1:0] bits:

- If TAUBnCMURm.TIS[1:0] = 10<sub>B</sub>, the TAUBnTTINm input low width is measured. The start trigger is a falling edge and the stop trigger is a rising edge.
- If TAUBnCMURm.TIS[1:0] = 11<sub>B</sub>, the TAUBnTTINm input high width is measured. The start trigger is a rising edge and the stop trigger is a falling edge.

#### (2) Equations

Cumulative TAUBnTTINm input width = count clock cycle × ((FFFF<sub>H</sub> × TAUBnCSRm.OVF) + (TAUBnCDRm capture value + 1))

#### (3) Block diagram and general timing diagram




Figure 14-44 Block diagram for TAUBnTTINm Input Period Count Detection Function

The following settings apply to the general timing diagram:

 Rising and falling edge detection = high width measurement (TAUBnCMURm.TIS[1:0] = 11<sub>B</sub>)




Figure 14-45 General timing diagram for TAUBnTTINm Input Period Count Detection Function

#### (4) Register settings

#### (a) TAUBnCMORm

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CKS[	[1:0]	_	CCS0	MAS	9	STS[2:0	)]	COS	[1:0]	_		MD	[4:1]		MD0

Table 14-47 TAUBnCMORm settings for TAUBnTTINm Input Period Count Detection Function

Bit name	Setting
CKS[1:0]	00: Operation clock = CK0 01: Operation clock = CK1 10: Operation clock = CK2
	11: Operation clock = CK3
CCS0	0: Operation clock is used as the count clock
MAS	0: Not used, so set to 0
STS[2:0]	010: Valid edge of the TAUBnTTINm input signal is the external start trigger and the reverse edge is the stop trigger
COS[1:0]	01: Overflow (TAUBnCSRm.OVF) set upon counter overflow and cleared by a CPU instruction
MD[4:1]	1101: Capture & Gate Count Mode
MD0	INTTAUBnIm not generated at operation start and start trigger during count disabled

#### (b) TAUBnCMURm




Table 14-48 TAUBnCMURm settings for TAUBnTTINm Input Period Count Detection Function

Bit name	Setting
TIS[1:0]	Rising and falling edge detection (Low width measurement)     Rising and falling edge detection (High width measurement)

#### (c) Channel output mode

The channel output mode is not used by this function. However, it can be used in Direct Channel Output Mode.

#### (d) Simultaneous rewrite

The simultaneous rewrite registers (TAUBnRDE, TAUBnRDS, TAUBnRDM, and TAUBnRDC) cannot be used with the TAUBnTTINm Input Period Count Detection Function. Therefore, these registers must be set to 0.

Table 14-49 Simultaneous rewrite settings for TAUBnTTINm Input Period Count **Detection Function** 

Bit name	Setting
RDEm	0: Disables simultaneous rewrite
RDSm	0: When simultaneous rewrite is disabled (TAUBnRDE.RDEm = 0),
RDMm	set these bits to 0
RDCm	

### (5) Operating procedure for TAUBnTTINm Input Period Count Detection Function

Table 14-50 Operating procedure for TAUBnTTINm Input Period Count Detection Function

		Operation	Status of TAUBn			
	Initial channel setting	Set the TAUBnCMORm register and TAUBnCMURm registers as described in Table 14-47 "TAUBnCMORm settings for TAUBnTTINm Input Period Count Detection Function" on page 545 and Table 14-48 "TAUBnCMURm settings for TAUBnTTINm Input Period Count Detection Function" on page 545  Set the value of the TAUBnCDRm register	Channel operation is stopped.  (A clock is supplied, and a small amount of power is consumed.)			
Restart	Start operation	Set TAUBnTS.TSm to 1.  TAUBnTS.TSm is a trigger bit, so it is automatically cleared to 0.  Detection of TAUBnTTINm start edge	TAUBnTE.TEm is set to 1 and TAUBnCNTm waits for detection of the TAUBnTTINm start edge.  When a start edge is detected, TAUBnCNTm is cleared to 0000 <sub>H</sub> and TAUBnCNTm starts to count up.			
	During operation	Detection of TAUBnTTINm edges.  The TAUBnCDRm, TAUBnCNTm, and TAUBnCSRm registers can be read at any time.  The TAUBnCSC.CLOV bit can be set to 1.	When a TAUBnTTINm start edge (rising edge for high width measurement, falling edge for low width measurement) is detected, TAUBnCNTm starts to count up from the stop value.  When TAUBnCNTm detects a capture edge (falling edge for high width measurement, rising edge for low width measurement), it transfers the value to TAUBnCDRm and INTTAUBnIm is generated.  Counting stops at the "value transferred to TAUBnCDRm + 1" value and TAUBnCNTm waits for detection of the TAUBnTTINm start edge.  If the TAUBnCNTm reaches FFFFH, the counter overflows and TAUBnCSR.OVF is set to 1.  Afterwards, this procedure is repeated.			
	Stop operation	Set TAUBnTT.TTm to 1.  TAUBnTT.TTm is a trigger bit, so it is automatically cleared to 0.	TAUBnTE.TEm is cleared to 0 and the counter stops.  TAUBnCNTm stops and it and TAUBnCSRm.OVF retain their current values.			

#### (6) Specific timing diagrams

#### (a) Operation stop and restart




Figure 14-46 Operation stop and restart, TAUBnCMURm.TIS[1:0] = 11<sub>B</sub>

- The counter can be stopped by setting TAUBnTT.TTm to 1, which in turn sets TAUBnTE.TEm to 0.
- TAUBnCNTm stops and the current value is retained.
- If the counter is stopped, valid TAUBnTTINm input edges are ignored.
- The counter can be restarted by setting TAUBnTS.TSm to 1. TAUBnCNTm restarts to count from 0000<sub>H</sub>.

## 14.15.5 Overflow Interrupt Output Function (During TAUBnTTINm Input Period Count Detection)

#### (1) Overview

#### Summary

This function measures the cumulative width of a TAUBnTTINm input signal. An interrupt is generated if the cumulative TAUBnTTINm input width is longer than  $\mathsf{FFF}_\mathsf{H}$ .

#### **Prerequisites**

- The operation mode must be set to Gate Count Mode, refer to Table 14-51 "TAUBnCMORm settings for Overflow Interrupt Output Function (During TAUBnTTINm Input Period Count Detection)" on page 551
- TAUBnTTOUTm is not used for this function
- The value of TAUBnCDRm must be set to FFFF<sub>H</sub>.

#### Description

The counter is enabled by setting the channel trigger bit (TAUBnTS.TSm) to 1. This in turn sets TAUBnTE.TEm = 1, enabling count operation.

The counter starts when a valid TAUBnTTINm input start edge is detected. FFFF<sub>H</sub> is written to TAUBnCNTm and the counter starts to count down.

When a valid stop edge is detected, the counter stops and retains the current value. The counter awaits the next TAUBnTTINm input start edge and then continues to count down from the current value.

When the counter reaches  $0000_{\text{H}}$  an interrupt is generated. FFFF<sub>H</sub> is written to TAUBnCNTm and the counter continues to count down until a TAUBnTTINm input stop edge is detected.

#### Conditions

The valid start and stop edges are specified by the TAUBnCMURm.TIS[1:0] bits:

- If TAUBnCMURm.TIS[1:0] = 10<sub>B</sub>, the TAUBnTTINm input low width is measured. The start trigger is a falling edge and the stop trigger is a rising edge.
- If TAUBnCMURm.TIS[1:0] = 11<sub>B</sub>, the TAUBnTTINm input high width is measured. The start trigger is a rising edge and the stop trigger is a falling edge.

**Note** The counter cannot be restarted during operation.

#### (2) Block diagram and general timing diagram




Figure 14-47 Block diagram for Overflow Interrupt Output Function (During TAUBnTTINm Input Period Count Detection)

The following settings apply to the general timing diagram:

 Rising and falling edge detection = high width measurement (TAUBnCMURm.TIS[1:0] = 11<sub>B</sub>)




Figure 14-48 General timing diagram for Overflow Interrupt Output Function (During TAUBnTTINm Input Period Count Detection)

#### (3) Register settings

#### (a) TAUBnCMORm

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CKS[1:0]		_	CCS0	MAS	S	STS[2:0	)]	COS	[1:0]	_		MD	[4:1]		MD0

Table 14-51 TAUBnCMORm settings for Overflow Interrupt Output Function (During TAUBnTTINm Input Period Count Detection)

Bit name	Setting
CKS[1:0]	00: Operation clock = CK0 01: Operation clock = CK1 10: Operation clock = CK2 11: Operation clock = CK3
CCS0	0: Operation clock is used as the count clock
MAS	0: Not used, so set to 0
STS[2:0]	010: Valid edge of the TAUBnTTINm input signal is the external start trigger and the reverse edge is the stop trigger
COS[1:0]	00: Not used, so set to 00
MD[4:1]	1100: Gate Count Mode
MD0	0: INTTAUBnIm not generated at operation start

#### (b) TAUBnCMURm

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	_	_	_	_	_	_	_	TIS[	1:0]

Table 14-52 TAUBnCMURm settings for Overflow Interrupt Output Function (During TAUBnTTINm Input Period Count Detection)

Bit name	Setting
TIS[1:0]	10: Rising and falling edge detection (Low width measurement)
	11: Rising and falling edge detection (High width measurement)

#### (c) Channel output mode

The channel output mode is not used by this function. However, it can be used in Direct Channel Output Mode.

#### (d) Simultaneous rewrite

The simultaneous rewrite registers (TAUBnRDE, TAUBnRDS, TAUBnRDM, and TAUBnRDC) cannot be used with the Overflow Interrupt Output Function (During TAUBnTTINm Input Period Count Detection). Therefore, these registers must be set to 0.

Table 14-53 Simultaneous rewrite settings for Overflow Interrupt Output Function (During TAUBnTTINm Input Period Count Detection)

Bit name	Setting
RDEm	0: Disables simultaneous rewrite
RDSm	0: When simultaneous rewrite is disabled (TAUBnRDE.RDEm = 0),
RDMm	set these bits to 0
RDCm	

## (4) Operating procedure for Overflow Interrupt Output Function (during TAUBnTTINm input period count detection)

Table 14-54 Operating procedure for Overflow Interrupt Output Function (during TAUBnTTINm input period count detection)

		Operation	Status of TAUBn				
	Initial channel setting	Set the TAUBnCMORm register and TAUBnCMURm registers as described in Table 14-51 "TAUBnCMORm settings for Overflow Interrupt Output Function (During TAUBnTTINm Input Period Count Detection)" on page 551 and Table 14-52 "TAUBnCMURm settings for Overflow Interrupt Output Function (During TAUBnTTINm Input Period Count Detection)" on page 551  Set the value of the TAUBnCDRm register	Channel operation is stopped.  (A clock is supplied, and a small amount of power is consumed.)				
Restart	Start operation	Set TAUBnTS.TSm to 1.  TAUBnTS.TSm is a trigger bit, so it is automatically cleared to 0.  Detection of TAUBnTTINm start edge	TAUBnTE.TEm is set to 1 and TAUBnCNTm waits for detection of the start edge.  When a start edge is detected, TAUBnCNTm loads the TAUBnCDRm value (FFFF <sub>H</sub> ).				
	During operation St	The TAUBnCNTm register can be read at all times.	TAUBnCNTm counts down. When the counter reaches 0000 <sub>H</sub> :  INTTAUBnIm is generated  TAUBnCNTm loads the TAUBnCDRm value (FFFF <sub>H</sub> ) and continues to count down. When a reverse edge of TAUBnTTINm is detected during count operation:  TAUBnCNTm counts down from the stop value. Afterwards, this procedure is repeated.				
	Stop operation	Set TAUBnTT.TTm to 1.  TAUBnTT.TTm is a trigger bit, so it is automatically cleared to 0.	TAUBnTE.TEm is cleared to 0 and the counter stops.  TAUBnCNTm stops and retains its current value.				

#### 14.15.6 TAUBnTTINm Input Pulse Interval Judgment Function

#### (1) Overview

#### Summary

This function outputs the result of a comparison between the count value (TAUBnCNTm) and the value in the channel data register (TAUBnCDRm) when a TAUBnTTINm input pulse occurs. An interrupt signal INTTAUBnIm is generated if the result of the comparison is true.

#### **Prerequisites**

- The operation mode must be set to Judge Mode, refer to *Table 14-55* "TAUBnCMORm settings for TAUBnTTINm Input Pulse Interval Judgment Function" on page 556
- TAUBnTTOUTm is not used for this function

#### Description

The counter is started by setting the channel trigger bit (TAUBnTS.TSm) to 1. This in turn sets TAUBnTE.TEm = 1, enabling count operation. The current value of TAUBnCDRm is written to TAUBnCNTm and the counter starts to count down from this value.

When a TAUBnTTINm valid edge is detected or TAUBnTS.TSm is set to 1, the function compares the current values of TAUBnCNTm and TAUBnCDRm. An interrupt signal INTTAUBnIm is generated if the result of the comparison is true. TAUBnCNTm reloads the value of TAUBnCDRm and subsequently continues operation, regardless of the result of the comparison.

If the counter reaches 0000<sub>H</sub> before a TAUBnTTINm valid edge is detected, TAUBnCNTm overflows and is set to FFFF<sub>H</sub>. It then continues to count down.

The value of TAUBnCDRm can be rewritten at any time, and the changed value of TAUBnCDRm is applied the next time the function starts to count

**Conditions** The TAUBnCMORm.MD0 bit specifies the type of comparison:

- If TAUBnCMORm.MD0 = 0, INTTAUBnIm is generated when  $TAUBnCNTm \leq TAUBnCDRm$ .
- If TAUBnCMORm.MD0 = 1, INTTAUBnIm is generated when TAUBnCNTm > TAUBnCDRm.

#### (2) Block diagram and general timing diagram




Figure 14-49 Block diagram for TAUBnTTINm Input Pulse Interval Judgment Function

The following settings apply to the general timing diagram:

- INTTAUBnIm not generated at operation start (TAUBnCMORm.MD0 = 0)
- Falling edge detection (TAUBnCMURm.TIS[1:0] = 00<sub>B</sub>)




Figure 14-50 General timing diagram for TAUBnTTINm Input Pulse Interval Judgment Function

#### (3) Register settings

#### (a) TAUBnCMORm

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ĺ	CKS	[1:0]	_	CCS0	MAS	5	STS[2:0	)]	COS	[1:0]	_		MD	[4:1]		MD0

Table 14-55 TAUBnCMORm settings for TAUBnTTINm Input Pulse Interval Judgment Function

Bit name	Setting
CKS[1:0]	00: Operation clock = CK0 01: Operation clock = CK1
	10: Operation clock = CK2 11: Operation clock = CK3
CCS0	0: Operation clock is used as the count clock
MAS	0: Not used, so set to 0
STS[2:0]	001: Valid edge of the TAUBnTTINm input signal is the external start trigger
COS[1:0]	00: Not used, so set to 00
MD[4:1]	0001: Judge Mode
MD0	0: INTTAUBnIm is generated when TAUBnCNTm ≤ TAUBnCDRm 1: INTTAUBnIm is generated when TAUBnCNTm > TAUBnCDRm

#### (b) TAUBnCMURm

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	_	_	_	_	_	_	_	TIS[1:0]	

Table 14-56 TAUBnCMURm settings for TAUBnTTINm Input Pulse Interval Judgment Function

Bit name	Setting
TIS[1:0]	00: Falling edge detection     01: Rising edge detection     10: Rising and falling edge detection (low width measurement)     11: Rising and falling edge detection (high width measurement)

#### (c) Channel output mode

The channel output mode is not used by this function. However, it can be used in Direct Channel Output Mode.

#### (d) Simultaneous rewrite

The simultaneous rewrite registers (TAUBnRDE, TAUBnRDS, TAUBnRDM, and TAUBnRDC) cannot be used with the TAUBnTTINm Input Pulse Interval Judgment Function. Therefore, these registers must be set to 0.

Table 14-57 Simultaneous rewrite settings for TAUBnTTINm Input Pulse Interval Judgment Function

Bit name	Setting
RDE.RDEm	0: Disables simultaneous rewrite
RDS.RDSm	0: When simultaneous rewrite is disabled (TAUBnRDE.RDEm = 0),
RDM.RDMm	set these bits to 0
RDC.RDCm	

## (4) Operating procedure for for TAUBnTTINm Input Pulse Interval Judgment Function

Table 14-58 Operating procedure for TAUBnTTINm Input Pulse Interval Judgment Function

		Operation	Status of TAUBn						
	Initial channel setting	Set the TAUBnCMORm register and TAUBnCMURm registers as described in Table 14-55 "TAUBnCMORm settings for TAUBnTTINm Input Pulse Interval Judgment Function" on page 556 and Table 14-56 "TAUBnCMURm settings for TAUBnTTINm Input Pulse Interval Judgment Function" on page 556  Set the value of the TAUBnCDRm register	Channel operation is stopped.  (A clock is supplied, and a small amount of power is consumed.)						
Restart 🔻	Start operation	Set TAUBnTS.TSm to 1.  TAUBnTS.TSm is a trigger bit, so it is automatically cleared to 0.	TAUBnTE.TEm is set to 1 and the counter starts.  TAUBnCNTm loads the TAUBnCDRm value.						
		Detection of TAUBnTTINm edges.	TAUBnCNTm counts down. When a TAUBnTTINm input edge is detected						
	ation	The value of TAUBnCDRm can be changed at any time.	TAUBnCNTm reloads TAUBnCDRm and continues count operation.						
	During operation	The TAUBnCNTm register can be read at any time.	TALIBnCNTm compares the values and judges the						
	Dr		<ul> <li>If the condition is satisfied, INTTAUBnIm is generated.</li> <li>Afterwards, this procedure is repeated.</li> </ul>						
	Stop operation	Set TAUBnTT.TTm to 1.  TAUBnTT.TTm is a trigger bit, so it is automatically cleared to 0.	TAUBnTE.TEm is cleared to 0 and the counter stops. TAUBnCNTm stops and retains its current value.						

#### 14.15.7 TAUBnTTINm Input Signal Width Judgment Function

#### (1) Overview

#### Summary

This function outputs the result of a comparison between the count value (TAUBnCNTm) and the value in the channel data register (TAUBnCDRm) at a valid stop edge of a TAUBnTTINm input signal. An interrupt signal INTTAUBnIm is generated if the result of the comparison is true.

#### **Prerequisites**

- The operation mode must be set to Judge & One Count Mode, refer to *Table* 14-59 "TAUBnCMORm settings for TAUBnTTINm Input Signal Width Judgment Function" on page 561
- TAUBnTTOUTm is not used for this function

#### Description

The counter is started by setting the channel trigger bit (TAUBnTS.TSm) to 1. This in turn sets TAUBnTE.TEm = 1, enabling count operation. When a valid TAUBnTTINm input start edge is detected, the current value of TAUBnCDRm is written to TAUBnCNTm and the counter starts to count down from this value.

When a TAUBnTTINm valid stop edge is detected, the function compares the current values of TAUBnCNTm and TAUBnCDRm. An interrupt signal INTTAUBnIm is generated if the result of the comparison is true. The counter TAUBnCNTm retains its value until the next TAUBnTTINm valid start edge is detected, regardless of the result of the comparison.

If the counter reaches 0000<sub>H</sub> before a valid TAUBnTTINm stop edge is detected, TAUBnCNTm overflows and is set to FFFF<sub>H</sub>. It then continues to count down.

The value of TAUBnCDRm can be rewritten at any time, and the changed value of TAUBnCDRm is applied the next time the function starts to count down.

- **Conditions** The TAUBnCMORm.MD0 bit specifies the type of comparison:
  - If TAUBnCMORm.MD0 = 0, INTTAUBnIm is generated when  $TAUBnCNTm \leq TAUBnCDRm$ .
  - If TAUBnCMORm.MD0 = 1, INTTAUBnIm is generated when TAUBnCNTm > TAUBnCDRm.
  - The TAUBnCMURm.TIS[1:0] bits specify the type of width measurement:
    - For high width measurement, the start edge is a rising TAUBnTTINm edge and the stop edge is a falling TAUBnTTINm edge.
    - For low width measurement, the start edge is a falling TAUBnTTINm edge and the stop edge is a rising TAUBnTTINm edge.
  - Forced restart is not possible for this function.

#### (2) Block diagram and general timing diagram




Figure 14-51 Block diagram for TAUBnTTINm Input Signal Width Judgment Function

The following settings apply to the general timing diagram:

- INTTAUBnIm is generated when TAUBnCNTm ≤ TAUBnCDRm (TAUBnCMORm.MD0 = 0)
- TAUBnTTINm valid start edge = rising edge, TAUBnTTINm valid stop edge = falling edge (TAUBnCMURm.TIS[1:0] = 11<sub>B</sub>)




Figure 14-52 General timing diagram for TAUBnTTINm Input Signal Width Judgment Function

#### (3) Register settings

#### (a) TAUBnCMORm

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CKS[1:0]		_	CCS0	MAS		STS[2:0	)]	COS	[1:0]	_		MD	[4:1]		MD0

Table 14-59 TAUBnCMORm settings for TAUBnTTINm Input Signal Width Judgment Function

Bit name	Setting
CKS[1:0]	00: Operation clock = CK0
	01: Operation clock = CK1 10: Operation clock = CK2
	11: Operation clock = CK3
CCS0	0: Operation clock is used as the count clock
MAS	0: Not used, so set to 0
STS[2:0]	010: Valid edge of the TAUBnTTINm input signal is the external start trigger and the reverse edge is the stop trigger
COS[1:0]	00: Not used, so set to 00
MD[4:1]	0111: Judge & One Count Mode
MD0	0: INTTAUBnIm is generated when TAUBnCNTm ≤ TAUBnCDRm 1: INTTAUBnIm is generated when TAUBnCNTm > TAUBnCDRm

#### (b) TAUBnCMURm

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	_	_	_	_	_	_	_	TIS[	1:0]

Table 14-60 TAUBnCMURm settings for TAUBnTTINm Input Signal Width Judgment Function

Bit name	Setting
TIS[1:0]	10: Rising and falling edge detection (low width measurement) 11: Rising and falling edge detection (high width measurement)

#### (c) Channel output mode

The channel output mode is not used by this function. However, it can be used in Direct Channel Output Mode.

#### (d) Simultaneous rewrite

The simultaneous rewrite registers (TAUBnRDE, TAUBnRDS, TAUBnRDM, and TAUBnRDC) cannot be used with the TAUBnTTINm Input Signal Width Judgment Function. Therefore, these registers must be set to 0.

**Table 14-61** Simultaneous rewrite settings for TAUBnTTINm Input Signal Width **Judgment Function** 

Bit name	Setting
RDE.RDEm	0: Disables simultaneous rewrite
RDS.RDSm	0: When simultaneous rewrite is disabled (TAUBnRDE.RDEm = 0),
RDM.RDMm	set these bits to 0
RDC.RDCm	

## (4) Operating procedure for TAUBnTTINm Input Signal Width Judgment Function

Table 14-62 Operating procedure for TAUBnTTINm Input Signal Width Judgment Function

		Operation	Status of TAUBn					
	Initial channel setting	Set the TAUBnCMORm register and TAUBnCMURm registers as described in Table 14-59 "TAUBnCMORm settings for TAUBnTTINm Input Signal Width Judgment Function" on page 561 and Table 14-60 "TAUBnCMURm settings for TAUBnTTINm Input Signal Width Judgment Function" on page 561  Set the value of the TAUBnCDRm register	Channel operation is stopped.  (A clock is supplied, and a small amount of power is consumed.)					
Restart	Start operation	Set TAUBnTS.TSm to 1.  TAUBnTS.TSm is a trigger bit, so it is automatically cleared to 0.  Detection of TAUBnTTINm start edge	TAUBnTE.TEm is set to 1 and TAUBnCNTm waits for detection of the TAUBnTTINm start edge.  When a TAUBnTTINm start edge is detected,					
	Sţ		TAUBnCNTm loads the TAUBnCDRm value.					
	tion	Detection of TAUBnTTINm edges  The value of TAUBnCDRm can be	TAUBnCNTm counts down. When a TAUBnTTINm stop edge is detected:  • TAUBnCNTm stops and waits for detection of the					
	pera	changed at any time.	TAUBnTTINm start edge.					
	During operation	The TAUBnCNTm register can be read at any time.	<ul> <li>TAUBnCNTm compares the values and judges the condition according to the TAUBnCMORm.MD0.</li> </ul>					
	D	,	If the condition is satisfied, INTTAUBnIm is generated Afterwards, this procedure is repeated.					
	Stop operation	Set TAUBnTT.TTm to 1.  TAUBnTT.TTm is a trigger bit, so it is automatically cleared to 0.	TAUBnTE.TEm is cleared to 0 and the counter stops. TAUBnCNTm stops and retains its current value.					
	Stop							

# 14.16 Independent Channel Simultaneous Rewrite Functions

This chapter describes functions that carry out simultaneous rewrite:

• 14.16.1 "Simultaneous Rewrite Trigger Generation Function Type 1"

#### 14.16.1 Simultaneous Rewrite Trigger Generation Function Type 1

#### (1) Overview

#### Summary

This function generates an interrupt on a specific channel that can be used by lower channels as a simultaneous rewrite trigger. The interrupt is generated at regular intervals.

#### **Prerequisites**

- Two (or more) channels, each with simultaneous rewrite enabled (TAUBnRDE.RDEm = 1)
- The operation mode of the upper channel must be set to Interval Timer Mode, refer to Table 14-63 "TAUBnCMORm settings for Simultaneous Rewrite Trigger Generation Function Type 1" on page 568
- The operation mode of the lower channel(s) can be set as desired

#### Description

The counters are started by setting the channel trigger bits (TAUBnTS.TSm and TAUBnTS.TSm\_lower) to 1. This in turn sets TAUBnTE.TEm and TAUBnTE.TEm\_lower = 1, enabling count operation. The current value of the data register buffer of the upper channel (TAUBnCDRm buf) is written to the counter (TAUBnCNTm) and the counter starts to count down from this value. The counter(s) of the lower channel(s) start to count as specified by their selected operating modes.

When a counter reaches 0000<sub>H</sub>, an interrupt is generated from the channel. The corresponding TAUBnCNTm then reloads the current TAUBnCDRm buffer value and subsequently continues operation.

If the channel where the interrupt occurs is specified as the trigger channel for simultaneous rewrite (TAUBnRDC.RDCm = 1) and is an upper channel, simultaneous rewrite takes place on all lower channels in which simultaneous rewrite is currently possible (TAUBnRSF.RSFm = 1).

The values of the data registers are copied to the corresponding data register buffers. Each time a counter starts to count down, it reads the value in the data register buffer and counts down from this value.

The value of a data register can be changed at any time, but it is only transferred to the corresponding data register buffer when simultaneous rewrite occurs.

#### **Conditions**

- The channel which is monitored for INTTAUBnIm is specified by setting TAUBnRDC.RDCm = 1 for the corresponding channel. The TAUBnRDC.RDCm bit must be 0 for all other channels in which simultaneous rewrite should take place.
- If the TAUBnCMORm.MD0 bit is set to 0, the first interrupt after a start or restart is not generated. For details refer to 14.11 "TAUBnTTOUTm toggle and INTTAUBnIm Generation when Counter start is triggered (MD0-bit)" on page 498.

#### (2) Equations

Simultaneous rewrite trigger generation cycle = count clock cycle x (TAUBnCDRm + 1)

To control simultaneous rewrite, the following condition must be satisfied:

TAUBnCDRm = [(value of TAUBnCDRm of master channel subject to simultaneous rewrite + 1) x number of interrupts] - 1

That is, the ratio of TAUBnCDRm + 1 and TAUBnCDRm\_master + 1 must be an integer. This integer corresponds to the number of interrupts.

### (3) Block diagram and general timing diagram




Figure 14-53 Block diagram for Simultaneous Rewrite Trigger Generation Function Type 1

The following settings apply to the general timing diagram:

• INTTAUBnIm generated at operation start (TAUBnCMORm.MD0 = 1)




Figure 14-54 General timing diagram for Simultaneous Rewrite Trigger Generation Function Type 1

#### (4) Register settings for the upper channel

#### (a) TAUBnCMORm for the upper channel

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CKS[	1:0]	_	CCS0	MAS	9	STS[2:0	)]	COS	S[1:0]	_		MD	[4:1]		MD0

Table 14-63 TAUBnCMORm settings for Simultaneous Rewrite Trigger Generation Function Type 1

Bit name	Setting
CKS[1:0]	00: Operation clock = CK0 01: Operation clock = CK1 10: Operation clock = CK2
CCS0	Operation clock = CK3     Oeration clock is used as the count clock
MAS	0: Not used, so set to 0
STS[2:0]	000: Counter triggered by software trigger
COS[1:0]	00: Not used, so set to 00
MD[4:1]	0000: Interval Timer Mode
MD0	INTTAUBnIm not generated at operation start     Generates INTTAUBnIm at operation start

#### (b) TAUBnCMURm for the upper channel



Table 14-64 TAUBnCMURm settings for Simultaneous Rewrite Trigger Generation Function Type 1

Bit name	Setting
TIS[1:0]	00: Not used, so set to 00

#### (c) Channel output mode for the upper channel

The channel output mode is not used by this function. However, it can be used in Direct Channel Output Mode.

#### (d) Simultaneous rewrite for the upper channel

Table 14-65 Simultaneous rewrite settings for Simultaneous Rewrite Trigger Generation Function Type 1

Bit name	Setting
RDE.RDEm	1: Enables simultaneous rewrite
RDS.RDSm	Selects an upper channel as the control channel for simultaneous rewrite
RDM.RDMm	The signal that controls simultaneous rewrite is loaded when the master channel starts counting
RDC.RDCm	Channel is monitored for an INTTAUBnIm signal that is used as the simultaneous rewrite trigger

#### (5) Register settings for the lower channel(s)

#### (a) TAUBnCMORm for the lower channel(s)

The TAUBnCMORm register of the lower channel(s) can be set arbitrarily.

#### (b) TAUBnCMURm for the lower channel(s)

The TAUBnCMURm register of the lower channel(s) can be set arbitrarily.

#### (c) Channel output mode for the lower channel(s)

The channel output mode is not used by this function. However, it can be used in Direct Channel Output Mode.

#### (d) Simultaneous rewrite for the lower channel(s)

Table 14-66 Simultaneous rewrite settings for the lower channel in Simultaneous Rewrite Trigger Generation Function Type 1

Bit name	Setting
RDE.RDEm	1: Enables simultaneous rewrite
RDS.RDSm	Selects an upper channel as the control channel for simultaneous rewrite
RDM.RDMm	The signal that controls simultaneous rewrite is loaded when the master channel starts counting
RDC.RDCm	Channel is not monitored for an INTTAUBnIm signal that is used as the simultaneous-rewrite trigger

#### (6) Operating procedure for Simultaneous Rewrite Trigger Generation Function Type 1

Operating procedure for Simultaneous Rewrite Trigger Generation **Table 14-67 Function Type 1** 

		Operation	Status of TAUBn
	Initial channel setting	Set the TAUBnCMORm register and TAUBnCMURm registers for the upper channel as described in Table 14-63 "TAUBnCMORm settings for Simultaneous Rewrite Trigger Generation Function Type 1" on page 568 and Table 14-64 "TAUBnCMURm settings for Simultaneous Rewrite Trigger Generation Function Type 1" on page 568  Set the TAUBnCMORm register and TAUBnCMURm registers for the lower channel as described in 5 "Register settings for the lower channel(s)"  Set the value of the TAUBnCDRm register	Channel operation is stopped.  (A clock is supplied, and a small amount of power is consumed.)
Restart 🔻	Start operation	Set TAUBnTS.TSm to 1. TAUBnTS.TSm is a trigger bit, so it is automatically cleared to 0.	TAUBnTE.TEm is set to 1 and the counter starts.  TAUBnCNTm loads the TAUBnCDRm value.  When TAUBnCMORm.MD0 = 1, INTTAUBnIm is generated and TAUBnTTOUTm toggles.
	During operation	TAUBnRDT.RDTm can be changed. TAUBnRSF.RSFm can be read at all times.	TAUBnCNTm counts down. When the counter reaches 0000 <sub>H</sub> :  • TAUBnCNTm reloads the TAUBnCDRm value and continues count operation  • INTTAUBnIm is generated  • TAUBnTTOUTm toggles. Simultaneous rewrite is controlled when INTTAUBnIm is generated from the channel where TAUBnRDC.RDCm is set to 1. Afterwards, this procedure is repeated.
	Stop operation	Set TAUBnTT.TTm to 1.  TAUBnTT.TTm is a trigger bit, so it is automatically cleared to 0.	TAUBnTE.TEm is cleared to 0 and the counter stops.  TAUBnCNTm stops and both it and TAUBnTTOUTm retain their current values.  When TAUBnTOE.TOEm is 0, TAUBnTTOUTm output is initialized to the value set by TAUBnTO.TOm.

### 14.17 Other Independent Channel Functions

This chapter describes a function that generates an interrupt when a certain number of TAUBnTTINm pulses has occurred, a function that divides the frequency of TAUBnTTINm, and a function that measures the duration between the function start and a TAUBnTTINm input signal:

- 14.17.1 "External Event Count Function"
- 14.17.2 "Clock Divide Function"
- 14.17.3 "TAUBnTTINm Input Position Detection Function"

#### 14.17.1 External Event Count Function

#### (1) Overview

#### Summary

This function is used as an event timer. It generates an interrupt (INTTAUBnIm) when a specific number of TAUBnTTINm input pulses has occurred.

#### **Prerequisites**

- The operation mode must be set to Event Count Mode, refer to *Table 14-68* "TAUBnCMORm settings for External Event Count Function" on page 574
- TAUBnTTOUTm is not used for this function

#### Description

The counter is enabled by setting the channel trigger bit (TAUBnTS.TSm) to 1. This in turn sets TAUBnTE.TEm = 1, enabling count operation. When the counter starts, the current value of TAUBnCDRm is written to TAUBnCNTm.

When a valid TAUBnTTINm input edge is detected, the value of TAUBnCNTm reduces by 1. TAUBnCNTm retains this value until a valid TAUBnTTINm input edge is detected or the counter is restarted.

When the counter value reaches  $0000_{\rm H}$ , INTTAUBnIm is generated. TAUBnCNTm then reloads the TAUBnCDRm value and subsequently continues operation.

The counter can be stopped by setting TAUBnTT.TTm to 1, which in turn sets TAUBnTE.TEm to 0. TAUBnCNTm stops and retains its value. The counter can be restarted by setting TAUBnTS.TSm to 1. The counter can also be restarted without stopping it first (forced restart) by setting TAUBnTS.TSm to 1 during operation.

The value of TAUBnCDRm can be rewritten at any time, and the changed value of TAUBnCDRm is applied the next time the counter starts to count down.

#### Conditions

The type of edge used as the trigger is specified by the TAUBnCMURm.TIS[1:0] bits:

- If TAUBnCMURm.TIS[1:0] = 00<sub>B</sub>, the falling edges are counted.
- If TAUBnCMURm.TIS[1:0] = 01<sub>B</sub>, the rising edges are counted.
- If TAUBnCMURm.TIS[1:0] = 10<sub>B</sub>, the rising and falling edges are counted.

#### (2) Equations

Number of valid edges, detected before INTTAUBnIm is generated = TAUBnCDRm + 1

#### (3) Block diagram and general timing diagram




Figure 14-55 Block diagram for External Event Count Function

The following settings apply to the general timing diagram:

• Rising edge detection (TAUBnCMURm.TIS[1:0] = 01<sub>B</sub>)




Figure 14-56 General timing diagram for External Event Count Function

### (4) Register settings

### (a) TAUBnCMORm

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CKS[	1:0]	_	CCS0	MAS	S	STS[2:0	0]	COS	[1:0]	_		MD	[4:1]		MD0

Table 14-68 TAUBnCMORm settings for External Event Count Function

Bit name	Setting
CKS[1:0]	00: Operation clock = CK0 01: Operation clock = CK1 10: Operation clock = CK2 11: Operation clock = CK3
CCS0	1: Valid TAUBnTTINm input edge is used as the count clock
MAS	0: Not used, so set to 0
STS[2:0]	000: Counter triggered by software trigger
COS[1:0]	00: Not used, so set to 00
MD[4:1]	0011: Event Count Mode
MD0	0: INTTAUBnIm not generated at operation start

#### (b) TAUBnCMURm

1	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
_	-	_	_	_	_	_	_	_	_	_	_	_	_	_	TIS	[1:0]

Table 14-69 TAUBnCMURm settings for External Event Count Function

Bit name	Setting
TIS[1:0]	00: Falling edge 01: Rising edge 10: Rising and falling edge

#### (c) Channel output mode

The channel output mode is not used by this function. However, it can be used in Direct Channel Output Mode.

#### (d) Simultaneous rewrite

The simultaneous rewrite registers (TAUBnRDE, TAUBnRDS, TAUBnRDM, and TAUBnRDC) cannot be used with the External Event Count Function. Therefore, these registers must be set to 0.

Table 14-70 Simultaneous rewrite settings for External Event Count Function

Bit name	Setting
RDEm	0: Disables simultaneous rewrite
RDSm	0: When simultaneous rewrite is disabled (TAUBnRDE.RDEm = 0),
RDMm	set these bits to 0
RDCm	

### (5) Operating procedure for External Event Count Function

Table 14-71 Operating procedure for External Event Count Function

,		Operation	Status of TAUBn
Restart	Initial channel setting	Set the TAUBnCMORm register and TAUBnCMURm registers as described in Table 14-68 "TAUBnCMORm settings for External Event Count Function" on page 574 and Table 14-69 "TAUBnCMURm settings for External Event Count Function" on page 574 Set the value of the TAUBnCDRm register	Channel operation is stopped.  (A clock is supplied, and a small amount of power is consumed.)
	Start operation	Set TAUBnTS.TSm to 1.  TAUBnTS.TSm is a trigger bit, so it is automatically cleared to 0.	TAUBnTE.TEm is set to 1 and the counter starts.  TAUBnCNTm loads the TAUBnCDRm value and waits for detection of the TAUBnTTINm input edge.
	During operation	Detection of TAUBnTTINm edges.  The value of TAUBnCDRm can be changed at any time.  The TAUBnCNTm register can be read at any time.	TAUBnCNTm performs count-down operation each time a TAUBnTTINm input edge is detected. When the counter reaches 0000 <sub>H</sub> :  TAUBnCNTm reloads the TAUBnCDRm value and continues count operation  INTTAUBnIm is generated. Afterwards, this procedure is repeated.
	Stop operation	Set TAUBnTT.TTm to 1.  TAUBnTT.TTm is a trigger bit, so it is automatically cleared to 0.	TAUBnTE.TEm is cleared to 0 and the counter stops. TAUBnCNTm stops and retains its current value.

#### (6) Specific timing diagrams

#### (a) $TAUBnCDRm = 0000_{H}$




Figure 14-57 TAUBnCDRm = 0000<sub>H</sub>, TAUBnCMURm.TIS[1:0] = 01

 If 0000<sub>H</sub> = TAUBnCDRm, 0000<sub>H</sub> is written to TAUBnCNTm every time a valid TAUBnTTINm input edge is detected.

This means, INTTAUBnIm is generated every time a valid TAUBnTTINm input edge is detected.

#### (b) Operation stop and restart




Figure 14-58 Operation stop and restart, TAUBnCMURm.TIS[1:0] = 01

- The counter can be stopped by setting TAUBnTT.TTm to 1, which in turn sets TAUBnTE.TEm to 0.
- TAUBnCNTm stops and the current value is retained. TAUBnTTINm continues and TAUBnCNTm ignores the valid edge.
- The counter can be restarted by setting TAUBnTS.TSm to 1. TAUBnCNTm loads the TAUBnCDRm value and restarts count operation.

## (c) Forced restart




Figure 14-59 Forced restart, TAUBnCMURm.TIS[1:0] = 01

A forced restart applies a change to TAUBnCDRm immediately.

- The counter can be restarted (without stopping it first), by setting TAUBnTS.TSm to 1 during operation.
- The value of TAUBnCDRm is written to TAUBnCNTm and the counter awaits the next valid TAUBnTTINm input edge.

#### 14.17.2 Clock Divide Function

#### (1) Overview

#### Summary

This function is used as a frequency divider. The frequency of the input signal TAUBnTTINm is divided by a factor related to TAUBnCDRm, and the resulting signal is output to TAUBnTTOUTm.

#### **Prerequisites**

- TAUBnTTINm must have a fixed frequency
- The operation mode must be set to Interval Timer Mode, refer to *Table 14-72 "TAUBnCMORm settings for Clock Divide Function" on page 581*
- The channel output mode must be set to Independent Channel Output Mode 1, refer to 14.9 "Channel Output Modes" on page 489

#### **Description**

The counter is started by setting the channel trigger bit (TAUBnTS.TSm) to 1. This in turn sets TAUBnTE.TEm = 1, enabling count operation. The current value of TAUBnCDRm is written to TAUBnCNTm and the counter starts to count down from this value, using TAUBnTTINm as the count clock.

When the counter value reaches  $0000_{\rm H}$ , INTTAUBnIm is generated and the TAUBnTTOUTm signal toggles. TAUBnCNTm then reloads the TAUBnCDRm value and subsequently continues operation.

The value of TAUBnCDRm can be rewritten at any time, and the changed value of TAUBnCDRm is applied the next time the function starts to count down.

The counter can be stopped by setting TAUBnTT.TTm = 1, which in turn sets TAUBnTE.TEm = 0. TAUBnCNTm and TAUBnTTOUTm stop but retain their values. The function can be restarted by setting TAUBnTS.TSm = 1. The counter can also be forcibly restarted (without stopping it first) by setting TAUBnTS.TSm = 1 during operation.

#### Conditions

If the TAUBnCMORm.MD0 bit is set to 0, the first interrupt after a start or restart is not generated, and therefore TAUBnTTOUTm does not toggle. This results in an inverted TAUBnTTOUTm signal compared to when TAUBnCMORm.MD0 is set to 1. For details refer to 14.11 "TAUBnTTOUTm toggle and INTTAUBnIm Generation when Counter start is triggered (MD0-bit)" on page 498.

NOTE THE

The input TAUBnTTINm is sampled at the frequency of the operation clock, specified by TAUBnCMORm.CKS[1:0] bits. As a result, the output cycle of TAUBnTTOUTm has an error of  $\pm$  1 operation clock cycle.

#### (2) Equations

- When rising edge detection is selected: TAUBnTTOUTm frequency = TAUBnTTINm frequency / [(TAUBnCDRm + 1) x 2]
- When falling edge detection is selected: TAUBnTTOUTm frequency = TAUBnTTINm frequency / [(TAUBnCDRm + 1) x 2]
- When rising and falling edge detection is selected: TAUBnTTOUTm frequency = TAUBnTTINm frequency / (TAUBnCDRm + 1)

## (3) Block diagram and general timing diagram




Figure 14-60 Block diagram for Clock Divide Function

The following settings apply to the general timing diagram:

- INTTAUBnIm generated at operation start (TAUBnCMORm.MD0 = 1)
- Rising edge detection (TAUBnCMURm.TIS[1:0] = 01<sub>B</sub>)




Figure 14-61 General timing diagram for Clock Divide Function

## (4) Register settings

#### (a) TAUBnCMORm

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CKS[1:0]		_	CCS0	MAS	5	STS[2:0	)]	COS	[1:0]	_		MD	[4:1]		MD0

Table 14-72 TAUBnCMORm settings for Clock Divide Function

Bit name	Setting
CKS[1:0]	00: Operation clock = CK0 01: Operation clock = CK1 10: Operation clock = CK2 11: Operation clock = CK3
CCS0	1: Valid TAUBnTTINm input edge is used as the count clock
MAS	0: Not used, so set to 0
STS[2:0]	000: Counter triggered by software trigger
COS[1:0]	00: Not used, so set to 00
MD[4:1]	0000: Interval Timer Mode
MD0	O: INTTAUBnIm not generated and TAUBnTTOUTm does not toggle at operation start     Generates INTTAUBnIm and toggles TAUBnTTOUTm at operation start

#### (b) TAUBnCMURm




Table 14-73 TAUBnCMURm settings for Clock Divide Function

Bit name	Setting
TIS[1:0]	00: Falling edge detection 01: Rising edge detection 10: Rising and falling edge detection

#### (c) Channel output mode

Table 14-74 Control bit settings for Independent Channel Output Mode 1

Bit name	Setting
TOE.TOEm	1: Disables Direct Channel Output Mode
TOM.TOMm	0: Independent channel output
TOC.TOCm	0: Operation mode 1 (= Toggle mode if TAUBnTOM.TOMm = 0)
TOL.TOLm	0: Positive logic
TDE.TDEm	0: Disables dead time operation
TDL.TDLm	0: When dead time operation is disabled (TAUBnTDE.TDEm = 0), set these bits to 0

Note The channel output mode can also be set to Direct Channel Output Mode by setting TAUBnTOE.TOEm = 0. TAUBnTTOUTm can then be controlled independently of the interrupts. For details refer to *Table 14-16 "Channel output modes"* on page 490.

#### (d) Simultaneous rewrite

The simultaneous rewrite registers (TAUBnRDE, TAUBnRDS, TAUBnRDM, and TAUBnRDC) cannot be used with the Clock Divide Function. Therefore, these registers must be set to 0.

Table 14-75 Simultaneous rewrite settings for Clock Divide function

Bit name	Setting
RDE.RDEm	0: Disables simultaneous rewrite
RDS.RDSm	0: When simultaneous rewrite is disabled (TAUBnRDE.RDEm = 0),
RDM.RDMm	set these bits to 0
RDC.RDCm	

## (5) Operating procedure for Clock Divide Function

Table 14-76 Operating procedure for Clock Divide Function

		Operation	Status of TAUBn
	Initial channel setting	Set the TAUBnCMORm register and TAUBnCMURm registers as described in Table 14-72 "TAUBnCMORm settings for Clock Divide Function" on page 581 and Table 14-73 "TAUBnCMURm settings for Clock Divide Function" on page 581  Set the value of the TAUBnCDRm register  Set the channel output mode by setting the control bits as described in Table 14-74 "Control bit settings for Independent Channel Output Mode 1" on page 582	Channel operation is stopped.  (A clock is supplied, and a small amount of power is consumed.)
Restart 🔻	Start operation	Set TAUBnTS.TSm to 1.  TAUBnTS.TSm is a trigger bit, so it is automatically cleared to 0.	TAUBnTE.TEm is set to 1 and the counter starts.  TAUBnCNTm loads the TAUBnCDRm value. When TAUBnCMORm.MD0 is set to 1, INTTAUBnIm is generated and TAUBnTTOUTm toggles.
	During operation	The value of TAUBnCDRm can be changed at any time.  The TAUBnCNTm register can be read at all times.	When a TAUBnTTINm input edge is detected, TAUBnCNTm counts down. When the counter reaches 0000 <sub>H</sub> :  TAUBnCNTm reloads the TAUBnCDRm value and continues count operation  INTTAUBnIm is generated  TAUBnTTOUTm toggles. Afterwards, this procedure is repeated.
	Stop operation	Set TAUBnTT.TTm to 1. TAUBnTT.TTm is a trigger bit, so it is automatically cleared to 0.	TAUBnTE.TEm is cleared to 0 and the counter stops. TAUBnCNTm stops and both it and TAUBnTTOUTm retain their current values.  When TAUBnTOE.TOEm is 0, TAUBnTTOUTm output is initialized to the value set by TAUBnTO.TOm.

## (6) Specific timing diagrams

#### (a) $TAUBnCDRm = 0000_{H}$




Figure 14-62  $TAUBnCDRm = 0000_H$ , TAUBnCMORm.MD0 = 1, TAUBnCMURm.TIS[1:0] = 01

- If TAUBnCDRm is 0000<sub>H</sub>, TAUBnCNTm is also always 0000<sub>H</sub>.
- INTTAUBnIm is generated every count clock, resulting in TAUBnTTOUTm toggling every count clock.

#### (b) Restart




Figure 14-63 Restart, TAUBnCMORm.MD0 = 1, TAUBnCMURm.TIS[1:0] = 01

To reset the value of TAUBnTTOUTm:

- Set TAUBnTOE.TOEm = 0 when the counter is stopped (TAUBnTE.TEm = 0)
- Then write either 0 or 1 to TAUBnTO.TOm to set the new start value of TAUBnTTOUTm

## (c) Forced restart




Figure 14-64 Forced restart, TAUBnCMORm.MD0 = 1, TAUBnCMURm.TIS[1:0] = 01

- The counter can be forcibly restarted (without stopping it first) by setting TAUBnTS.TSm = 1 during operation.
- The value of TAUBnCDRm is written to TAUBnCNTm and the count operation restarts.
- TAUBnTTOUTm restarts at the same level as before the forced restart.

## 14.17.3 TAUBnTTINm Input Position Detection Function

#### Overview (1)

Summary

This function measures the duration between the function start and a TAUBnTTINm input signal.

#### **Prerequisites**

- The operation mode must be set to Count Capture Mode, refer to *Table* 14-77 "TAUBnCMORm settings for TAUBnTTINm Input Position Detection Function" on page 588
- TAUBnTTOUTm is not used for this function

#### Description

The counter is enabled by setting the channel trigger bit (TAUBnTS.TSm) to 1. This in turn sets TAUBnTE.TEm = 1, enabling count operation. The counter starts to count from 0000<sub>H</sub>. When a valid TAUBnTTINm input stop edge is detected, the current TAUBnCNTm value is written to TAUBnCDRm and an interrupt (INTTAUBnIm) is generated. The counter continues to count from the current value until the next valid TAUBnTTINm input edge is detected.

When the counter reaches FFFF<sub>H</sub>, the bit TAUBnCSRm.OVF is set to 1 and the counter restarts from 0000<sub>H</sub>. The value of TAUBnCSRm.OVF is reset by the CPU by TAUBnCSCm.CLOV = 1.

Note The input TAUBnTTINm is sampled at the frequency of the operation clock, specified by the TAUBnCMORm.CKS[1:0] bits. As a result, the output cycle of TAUBnTTOUTm has an error of  $\pm$  1 operation clock cycle.

#### Conditions

If the TAUBnCMORm.MD0 bit is set to 0, the first interrupt after a start or restart is not generated. For details refer to 14.11 "TAUBnTTOUTm toggle and INTTAUBnIm Generation when Counter start is triggered (MD0-bit)" on page 498.

#### (2) Equations

Function duration at a TAUBnTTINm input pulse = count clock cycle × [(FFFF<sub>H</sub>+1 × TAUBnCSRm.OVF) + (TAUBnCDRm capture value + 1)]

## (3) Block diagram and general timing diagram




Figure 14-65 Block diagram for TAUBnTTINm Input Position Detection Function

The following settings apply to the general timing diagram:

- INTTAUBnIm not generated at operation start (TAUBnCMORm.MD0 = 0)
- Falling edge detection (TAUBnCMURm.TIS[1:0] = 00<sub>B</sub>)




Figure 14-66 General timing diagram for TAUBnTTINm Input Position Detection Function

## (4) Register settings

#### (a) TAUBnCMORm

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CKS[1:0]		_	CCS0	MAS	S	STS[2:0	)]	COS	[1:0]	_		MD	[4:1]		MD0

Table 14-77 TAUBnCMORm settings for TAUBnTTINm Input Position Detection Function

Bit name	Setting
CKS[1:0]	00: Operation clock = CK0 01: Operation clock = CK1 10: Operation clock = CK2 11: Operation clock = CK3
CCS0	0: Operation clock is used as the count clock
MAS	0: Not used, so set to 0
STS[2:0]	001: Valid TAUBnTTINm input edge signal is used as the external capture trigger
COS[1:0]	01: Overflow (TAUBnCSRm.OVF) set upon counter overflow and cleared by a CPU instruction
MD[4:1]	1011: Count Capture Mode
MD0	INTTAUBnIm not generated at operation start     Generates INTTAUBnIm at operation start

#### (b) TAUBnCMURm




Table 14-78 TAUBnCMURm settings for TAUBnTTINm Input Position Detection Function

Bit name	Setting
TIS[1:0]	00: Falling edge detection 01: Rising edge detection 10: Rising and falling edge detection

## (c) Channel output mode

The channel output mode is not used by this function. However, it can be used in Direct Channel Output Mode.

## (d) Simultaneous rewrite

The simultaneous rewrite registers (TAUBnRDE, TAUBnRDS, TAUBnRDM, and TAUBnRDC) cannot be used with the TAUBnTTINm Input Position Detection Function. Therefore, these registers must be set to 0.

Table 14-79 Simultaneous rewrite settings for TAUBnTTINm Input Position **Detection Function** 

Bit name	Setting
RDEm	0: Disables simultaneous rewrite
RDSm	0: When simultaneous rewrite is disabled (TAUBnRDE.RDEm = 0),
RDMm	set these bits to 0
RDCm	

## (5) Operating procedure for TAUBnTTINm Input Position Detection Function

Table 14-80 Operating procedure for TAUBnTTINm Input Position Detection Function

		Operation	Status of TAUBn
	Initial channel setting	Set the TAUBnCMORm register and TAUBnCMURm registers as described in <i>Table 14-77 "TAUBnCMORm settings for TAUBnTTINm Input Position Detection Function" on page 588 and Table 14-78 "TAUBnCMURm settings for TAUBnTTINm Input Position Detection Function" on page 588</i> Set the value of the TAUBnCDRm register	Channel operation is stopped.  (A clock is supplied, and a small amount of power is consumed.)
Restart	Start operation	Set TAUBnTS.TSm to 1.  TAUBnTS.TSm is a trigger bit, so it is automatically cleared to 0.	TAUBnTE.TEm is set to 1 and the counter starts. INTTAUBnIm is generated when TAUBnCMORm.MD0 is set to 1.
	During operation	The TAUBnCMURm.TIS[1:0] bits can be changed at any time. The TAUBnCDRm and TAUBnCSRm registers can be read at any time.	TAUBnCNTm starts to count up from 0000 <sub>H</sub> . When a TAUBnTTINm valid edge is detected:  • TAUBnCNTm transfers (captures) its value to TAUBnCDRm  • TAUBnTTINm is output.  • The counter value is not cleared to 0000 <sub>H</sub> and TAUBnCNTm continues count operation. Afterwards, this procedure is repeated.
	Stop operation	Set TAUBnTT.TTm to 1. TAUBnTT.TTm is a trigger bit, so it is automatically cleared to 0.	TAUBnTE.TEm is cleared to 0 and the counter stops.  TAUBnCNTm stops and both it and TAUBnCSRm.OVF retain their current values.

RENESAS

## (6) Specific timing diagrams

#### (a) Operation stop and restart




Figure 14-67 Operation stop and restart, TAUBnCMORm.MD0 = 0, TAUBnCMURm.TIS[1:0] = 00

- The counter can be stopped by setting TAUBnTT.TTm to 1, which in turn sets TAUBnTE.TEm to 0.
- TAUBnCNTm stops and the current value is retained.
- If the counter is stopped, valid TAUBnTTINm input edges are ignored.
- The counter can be restarted by setting TAUBnTS.TSm to 1. TAUBnCNTm restarts to count from 0000<sub>H</sub>.

## 14.18 Synchronous Channel Operation Functions

This section lists all the synchronous channel operation functions provided by the Timer Array Unit B. For a general overview of synchronous channel operation, see 14.4 "Functional Description" on page 472.

# 14.19 Synchronous PWM Signal Functions Triggered at Regular Intervals

This chapter describes functions that generate PWM signals at regular intervals, that can be reset by a TAUBnTTINm input, with and without dead time.

- 14.19.1 "PWM Output Function"
- 14.19.2 "Delay Pulse Output Function"
- 14.19.3 "AD Conversion Trigger Output Function Type 1"

## 14.19.1 PWM Output Function

#### (1) Overview

#### Summary

This function generates multiple PWM outputs by using a master and multiple slave channels. It enables the pulse cycle (frequency) and the pulse width (duration) of the TAUBnTTOUTm to be set. The pulse cycle is set in the master channel. The pulse width is set in the slave channel.

#### **Prerequisites**

- Two channels
- The operation mode of the master channel must be set to Interval Timer Mode, refer to Table 14-81 "TAUBnCMORm settings for the master channel of the PWM Output Function" on page 596
- The operation mode of the slave channel(s) must be set to One Count Mode, refer to Table 14-84 "TAUBnCMORm settings for the slave channel of the PWM Output Function" on page 598
- TAUBnTTOUTm is not used for the master channel of this function
- The channel output mode of the slave channel(s) must be set to Synchronous Channel Output Mode 1 ( 14.9 "Channel Output Modes" on page 489)

#### Description

The counters are started by setting the channel trigger bits (TAUBnTS.TSm) to 1. This in turn sets TAUBnTE.TEm = 1, enabling count operation. The current value of TAUBnCDRm is written to TAUBnCNTm and the counters start to count down from these values. INTTAUBnIm is generated on the master channel and TAUBnTTOUTm (slave) toggles.

· Master channel:

When the counter of the master channel reaches  $0000_{\rm H}$ , pulse cycle time has elapsed and INTTAUBnIm is generated. The counter reloads the TAUBnCDRm value and counts down.

Slave channel(s)

The INTTAUBnIm of the master channel triggers the counter of the slave channel(s). The current value of TAUBnCDRm (slave) is written to TAUBnCNTm (slave) and the counter starts to count down from this value. The TAUBnTTOUTm signal is set.

When the counter reaches  $0000_H$ , i.e. duty time has elapsed, INTTAUBnIm is generated and the TAUBnTTOUTm signal is reset. The counter returns to FFFF $_H$  and awaits the next INTTAUBnIm of the master channel, and thus the start of the next pulse cycle.

The counter can be stopped by setting TAUBnTT.TTm to 1 for the master and slave channel(s), which in turn sets TAUBnTE.TEm to 0. TAUBnCNTm and TAUBnTTOUTm of master and slave channel(s) stop but retain their values. The counters can be restarted by setting TAUBnTS.TSm to 1.

**Note** If a forced restart is executed during operation, the counter value becomes invalid and TAUBnTTOUTm is not output as expected PWM signal.

**Conditions** Simultaneous rewrite can be used with this function. Please refer to 14.8 "Simultaneous Rewrite" on page 479

## (2) Equations

Pulse cycle = (TAUBnCDRm (master) + 1) x count clock cycle Duty cycle [%] = (TAUBnCDRm (slave) / (TAUBnCDRm (master) + 1))  $\times$  100

- Duty cycle = 0 %TAUBnCDRm (slave) = 0000<sub>H</sub>
- Duty cycle = 100 %TAUBnCDRm (slave) ≥ TAUBnCDRm (master) + 1

## (3) Block diagram and general timing diagram




Figure 14-68 Block diagram for PWM Output Function

The following settings apply to the general timing diagram:

• Slave channel: Positive logic (TAUBnTOL.TOLm = 0)




Figure 14-69 General timing diagram for PWM Output Function

Note The interval between the slave channel starting to count and an interrupt being generated is the value of corresponding TAUBnCDRm, whereas for the master channel the interval is the corresponding TAUBnCDRm + 1.

## (4) Register settings for the master channel

## (a) TAUBnCMORm for the master channel

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CKS[1:0]		_	CCS0	MAS	5	STS[2:0	)]	cos	[1:0]	_		MD	[4:1]		MD0

Table 14-81 TAUBnCMORm settings for the master channel of the PWM Output Function

Bit name	Setting
CKS[1:0]	00: Prescaler output CK0 01: Prescaler output CK1 10: Prescaler output CK2 11: Prescaler output CK3 The value of the CKS[1:0] bit of the master and slave channel(s) must be identical.
CCS0	0: Operation clock is used as the count clock
MAS	1: Channel is master channel
STS[2:0]	000: Counter triggered by software trigger
COS[1:0]	00: Not used, so set to 00
MD[4:1]	0000: Interval Timer Mode
MD0	1: Generates INTTAUBnIm at operation start

#### (b) TAUBnCMURm for the master channel




Table 14-82 TAUBnCMURm settings for the master channel of the PWM Output Function

Bit name	Setting
TIS[1:0]	00: Not used so set to 00

## (c) Channel output mode for the master channel

The channel output mode is not used by this function. However, it can be used by other functions or in Direct Channel Output Mode.

## (d) Simultaneous rewrite for the master channel

The simultaneous rewrite settings of the master and slave channel must be identical.

Table 14-83 Simultaneous rewrite settings for the master channel of the PWM Output Function

Bit name	Setting
RDE.RDEm	1: Enables simultaneous rewrite
RDS.RDSm	The master channel is monitored for the simultaneous rewrite trigger     An upper channel outside the channel group is monitored for the simultaneous rewrite trigger
RDM.RDMm	The simultaneous rewrite trigger signal is generated when the master channel starts counting
RDC.RDCm	0: Channel is not monitored for an INTTAUBnIm signal that is used as the simultaneous rewrite trigger. If TAUBnRDS.RDSm = 0, the master channel is monitored for the simultaneous rewrite trigger regardless of the value of this bit.

## (5) Register settings for the slave channel(s)

#### (a) TAUBnCMORm for the slave channel(s)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CKS	[1:0]	_	CCS0	MAS	S	STS[2:0	)]	cos	[1:0]	_		MD	[4:1]		MD0

Table 14-84 TAUBnCMORm settings for the slave channel of the PWM Output Function

Bit name	Setting
CKS[1:0]	00: Prescaler output CK0 01: Prescaler output CK1 10: Prescaler output CK2 11: Prescaler output CK3 The value of the CKS[1:0] bit of the master and slave channel(s) must be identical.
CCS0	0: Operation clock is used as the count clock
MAS	0: Channel is a slave channel
STS[2:0]	100: INTTAUBnIm of the master channel is the start trigger
COS[1:0]	00: Not used, so set to 00
MD[4:1]	0100: One Count Mode
MD0	Generates INTTAUBnIm and toggles TAUBnTTOUTm at operation start

#### (b) TAUBnCMURm for the slave channel(s)




Table 14-85 TAUBnCMURm settings for the slave channel of the PWM Output Function

Bit name	Setting
TIS[1:0]	00: Not used so set to 00

## (c) Channel output mode for the slave channel(s)

Table 14-86 Control bit settings for Independent Channel Output Mode 1

Bit name	Setting
TOEm	1: Disables Direct Channel Output Mode
TOMm	1: Synchronous channel operation
TOCm	0: Operation mode 1
TOLm	0: Positive logic 1: Inverted logic
TDEm	0: Disables dead time operation
TDLm	0: When dead time operation is disabled (TAUBnTDE.TDEm = 0), set these bits to 0

#### (d) Simultaneous rewrite for the slave channel(s)

The simultaneous rewrite settings of the master and slave channel must be identical.

Table 14-87 Simultaneous rewrite settings for the slave channel of the PWM Output Function

Bit name	Setting
RDE.RDEm	1: Enables simultaneous rewrite
RDS.RDSm	The master channel is monitored for the simultaneous rewrite trigger     An upper channel outside the channel group is monitored for the simultaneous rewrite trigger
RDM.RDMm	The simultaneous rewrite trigger signal is generated when the master channel starts counting
RDC.RDCm	O: Channel is not monitored for an INTTAUBnIm signal that is used as the simultaneous rewrite trigger. If TAUBnRDS.RDSm = 0, the master channel is monitored for the simultaneous rewrite trigger regardless of the value of this bit.

## (6) Operating procedure for PWM Output Function

Table 14-88 Operating procedure for PWM Output Function

		Operation	Status of TAUBn
	Initial channel setting	Master channel: set the TAUBnCMORm and TAUBnCMURm registers and the channel output mode as described in 4 "Register settings for the master channel" on page 596  Slave channel: set the TAUBnCMORm and TAUBnCMURm registers and the channel output mode as described in 5 "Register settings for the slave channel(s)" on page 598  Set the values of the TAUBnCDRm registers of all channels	Channel operation is stopped.  (A clock is supplied, and a small amount of power is consumed.)
Restart •	Start operation	Set TAUBnTS.TSm of the master and slave channels to 1 simultaneously.  TAUBnTS.TSm is a trigger bit, so it is automatically cleared to 0.	TAUBnTE.TEm (master and slave channels) is set to 1 and the counters of the master and slave channels start. INTTAUBnIm is generated on the master channel and TAUBnTTOUTm (slave) is set.
	During operation	TAUBnCDRm can be changed at any time. TAUBnCNTm and TAUBnRSF.RSFm can be read at any time.  TAUBnRDT.RDTm can be changed during operation.	TAUBnCNTm of the master channel loads TAUBnCDRm and counts down. When the counter reaches 0000 <sub>H</sub> :  • INTTAUBnIm (master) is generated  • TAUBnCNTm (master) reloads the TAUBnCDRm value and continues count operation  • TAUBnCNTm (slave) reloads the TAUBnCDRm value and counts down  • TAUBnTTOUTm (slave) is set When TAUBnCNTm (slave) reaches 0000 <sub>H</sub> :  • INTTAUBnIm (slave) is generated  • TAUBnTTOUTm (slave) is reset
	Stop operation	Set TAUBnTT.TTm of the master and slave channels to 1 simultaneously.  TAUBnTT.TTm is a trigger bit, so it is automatically cleared to 0.	TAUBnTE.TEm is cleared to 0 and the counter stops.  TAUBnCNTm and TAUBnTTOUTm stop and retain their current values.  When TAUBnTOE.TOEm is 0, TAUBnTTOUTm output is initialized to the value set by TAUBnTO.TOm.

## (7) Specific timing diagrams

#### (a) Duty cycle = 0 %




Figure 14-70 TAUBnCDRm (slave) = 0000<sub>H</sub>,
positive logic (TAUBnTOL.TOLm (slave) = 0)

- Every time the master channel generates an interrupt (INTTAUBnIm), 0000<sub>H</sub> is written to TAUBnCNTm (slave). Therefore, TAUBnCNTm (slave) cannot start to count and TAUBnTTOUTm remains at not active state.
- TAUBnCNTm (slave) generates an interrupt every time the value of TAUBnCDRm is reloaded. The slave and the master channel generate interrupts in the same cycle.

## (b) Duty cycle = 100 %




Figure 14-71 TAUBnCDRm (slave) ≥ TAUBnCDRm (master) + 1, positive logic (TAUBnTOL.TOLm (slave) = 0)

 If the value TAUBnCDRm (slave) is higher than the value TAUBnCDRm (master), the counter of the slave channel cannot reach 0000<sub>H</sub> and cannot generate interrupts. The TAUBnTTOUTm remains at active state.

## (c) Stop and restart operation




Figure 14-72 Stop and restart operation, positive logic (TAUBnTOL.TOLm (slave) = 0)

- The counter can be stopped by setting TAUBnTT.TTm of the master and slave channel(s) to 1, which in turn sets TAUBnTE.TEm to 0.
- TAUBnCNTm and TAUBnTTOUTm of all channels stop and the current values are retained. No interrupts are generated.
- The counter can be restarted by setting TAUBnTS.TSm of master and slave channel(s) to 1. TAUBnCNTm of master and slave channel reload the current values of TAUBnCDRm and start to count down from these values.

## 14.19.2 Delay Pulse Output Function

#### (1) Overview

#### Summary

This function outputs two signals. The reference signal has a defined pulse width and pulse cycle specified using the master channel and slave channel 1. Slave channels 2 and 3 output the reference signal with a specified delay. The delay signal is identical to the reference signal, but delayed by amount specified in slave channel 2.

The signal values are specified in the following way:

- The pulse cycle is specified using the master channel.
- The duty cycle of the reference signal is specified using slave channel 1. The duty cycle of the delay signal is specified using slave channel 3.

The values of TAUBnCDRm of these both channels have to be identical.

• The delay is specified in slave channel 2.

#### **Prerequisites**

- Four channels
- The operation mode of the master channel must be set to Interval Timer Mode, refer to *Table 14-89 "TAUBnCMORm settings for the master channel of the Delay Pulse Output Function" on page 608*
- The operation mode of slave channel 1 and 2 must be set to One Count Mode, refer to *Table 14-92 "TAUBnCMORm settings for slave channel 1 of the Delay Pulse Output Function" on page 610*
- The operation mode of slave channel 3 must be set to Pulse One Count Mode, refer to *Table 14-96 "TAUBnCMORm settings for slave channel 2 of the Delay Pulse Output Function" on page 612*
- TAUBnTTOUTm is not used for the master channel and slave channel 2
- The channel output mode of slave channel 1 must be set to Synchronous Channel Output Mode 1 (refer to 14.9 "Channel Output Modes" on page 489)
- The channel output mode of slave channel 3 must be set to Independent Channel Output Mode 1 (refer to 14.9 "Channel Output Modes" on page 489)

#### Description

The counters of the channel group are started by setting the channel trigger bit (TAUBnTS.TSm) to 1. This in turn sets TAUBnTE.TEm, enabling count operation.

· Master channel:

The current value of TAUBnCDRm is written to TAUBnCNTm and the counter starts to count down from this value. INTTAUBnIm is generated on the master channel.

When the counter of the master channel reaches 0000<sub>H</sub>, pulse cycle time has elapsed and INTTAUBnIm is generated. The counter reloads the TAUBnCDRm value and counts down.

• Slave channels 1 and 2:

When the slave channels 1 and 2 detect an interrupt from the master channel, they start to count down from the current value of TAUBnCDRm. The TAUBnTTOUTm signal (slave 1) is set.

#### Slave channel 1:

When the counter of slave channel 1 reaches  $0000_H$ , duty time has elapsed, INTTAUBnIm is generated and the TAUBnTTOUTm signal is reset. The counter returns to  $\mathsf{FFFF}_H$  and awaits the next INTTAUBnIm of the master channel.

#### - Slave channel 2:

When the counter of slave channel 2 reaches  $0000_H$ , delay time has elapsed and INTTAUBnIm is generated. The counter returns to FFFF $_H$  and awaits the next INTTAUBnIm of the master channel.

INTTAUBnIm (slave 2) triggers the counter of slave channel 3

#### · Slave channel 3:

When slave channel 3 detects an interrupt from slave channel 2, it starts to count down from the current value of TAUBnCDRm. INTTAUBnIm is generated and the TAUBnTTOUTm signal (slave 3) toggles.

When the counter of slave channel 3 reaches 0000<sub>H</sub>, duty time has elapsed, INTTAUBnIm is generated and the TAUBnTTOUTm signal toggles again. The output from slave channel 3 is the delayed PWM pulse

The counter can be stopped by setting TAUBnTT.TTm to 1 for the master and slave channels, which in turn sets TAUBnTE.TEm to 0. TAUBnCNTm and TAUBnTTOUTm of master and slave channels stop but retain their values. The counters can be restarted by setting TAUBnTS.TSm to 1.

#### Conditions

Simultaneous rewrite can be used with this function. Please refer to 14.8 "Simultaneous Rewrite" on page 479

#### Equations

Pulse cycle = (TAUBnCDRm (master) + 1) × count clock cycle

Duty cycle = (TAUBnCDRm (slave 1 and 3)) × count clock cycle

Delay = (TAUBnCDRm (slave 2) + 1) × count clock cycle

## (2) Block diagram and general timing diagram




Figure 14-73 Block diagram for Delay Pulse Output Function

The following settings apply to the general timing diagram:

- · All channels
  - INTTAUBnIm is generated at operation start (TAUBnCMORm.MD0 = 1)




Figure 14-74 General timing diagram for Delay Pulse Output Function

## (3) Register settings for the master channel

## (a) TAUBnCMORm for the master channel

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CKS	[1:0]	_	CCS0	MAS	S	STS[2:0	)]	COS	[1:0]			MD	[4:1]		MD0

Table 14-89 TAUBnCMORm settings for the master channel of the Delay Pulse Output Function

Bit name	Setting
CKS[1:0]	00: Prescaler output CK0 01: Prescaler output CK1 10: Prescaler output CK2 11: Prescaler output CK3 The value of the CKS[1:0] bit of the master and slave channel must be identical.
CCS0	0: Operation clock is used as the count clock
MAS	1: Channel is master channel
STS[2:0]	000: Counter triggered by software trigger
COS[1:0]	00: Not used, so set to 00
MD[4:1]	0000: Interval Timer Mode
MD0	1: Generates INTTAUBnIm at operation start

#### (b) TAUBnCMURm for the master channel




Table 14-90 TAUBnCMURm settings for the master channel of the Delay Pulse Output Function

Bit name	Setting
TIS[1:0]	00: Not used so set to 00

#### (c) Channel output mode for the master channel

The channel output mode is not used by the master channel of this function. However, it can be used by other functions or in Direct Channel Output Mode.

#### (d) Simultaneous rewrite for the master channel

The simultaneous rewrite settings of the master and slave channels must be identical.

Table 14-91 Simultaneous rewrite settings for the master channel of the Delay Pulse **Output Function** 

Bit name	Setting
RDE.RDEm	1: Enables simultaneous rewrite
RDS.RDSm	The master channel is the control channel for simultaneous rewrite
RDM.RDMm	The simultaneous rewrite trigger signal is generated when the master channel starts counting
RDC.RDCm	0: Channel is not monitored for an INTTAUBnIm signal that is used as the simultaneous rewrite trigger. If TAUBnRDS.RDSm = 0, the master channel is monitored for the simultaneous rewrite trigger regardless of the value of this bit.

## (4) Register settings for slave channel 1

## (a) TAUBnCMORm for slave channel 1

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ĺ	CKS	[1:0]	_	CCS0	MAS	5	STS[2:0	)]	COS	[1:0]	_		MD	[4:1]		MD0

Table 14-92 TAUBnCMORm settings for slave channel 1 of the Delay Pulse Output Function

Bit name	Setting
CKS[1:0]	00: Prescaler output CK0 01: Prescaler output CK1 10: Prescaler output CK2 11: Prescaler output CK3 The value of the CKS[1:0] bit of the master and slave channel must be identical.
CCS0	0: Operation clock is used as the count clock
MAS	0: Channel is a slave channel
STS[2:0]	100: TAUBnTTOUTm of the master channel is the start trigger
COS[1:0]	00: Not used, so set to 00
MD[4:1]	0100: One Count Mode
MD0	Generates INTTAUBnIm and toggles TAUBnTTOUTm at operation start (and enables start trigger during counting).

#### (b) TAUBnCMURm for slave channel 1

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	_	_	_	_	_	_	_	TIS[	

Table 14-93 TAUBnCMURm settings for slave channel 1 of the Delay Pulse Output Function

Bit name	Setting
TIS[1:0]	00: Not used so set to 00

## (c) Channel output mode for slave channel 1

Table 14-94 Control bit settings for slave channel 1 of the Synchronous Channel Output Mode 2

Bit name	Setting
TOEm	1: Disables Direct Channel Output Mode
TOMm	1: Synchronous channel operation
TOCm	0: Operation mode 1
TOLm	0: Positive logic 1: Inverted logic
TDEm	0: Disables dead time operation
TDLm	0: When dead time operation is disabled (TAUBnTDE.TDEm = 0), set these bits to 0

#### (d) Simultaneous rewrite for slave channel 1

The simultaneous rewrite settings of the master and slave channels must be identical.

Table 14-95 Simultaneous rewrite settings for slave channel 1 of the Delay Pulse Output Function

Bit name	Setting
RDE.RDEm	1: Enables simultaneous rewrite
RDS.RDSm	The master channel is the control channel for simultaneous rewrite
RDM.RDMm	The simultaneous rewrite trigger signal is generated when the master channel starts counting
RDC.RDCm	O: Channel is not monitored for an INTTAUBnIm signal that is used as the simultaneous rewrite trigger. If TAUBnRDS.RDSm = 0, the master channel is monitored for the simultaneous rewrite trigger regardless of the value of this bit.

## (5) Register settings for slave channel 2

## (a) TAUBnCMORm for slave channel 2

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ĺ	CKS	[1:0]	_	CCS0	MAS	5	STS[2:0	)]	COS	[1:0]	_		MD	[4:1]		MD0

Table 14-96 TAUBnCMORm settings for slave channel 2 of the Delay Pulse Output Function

Bit name	Setting
CKS[1:0]	00: Prescaler output CK0 01: Prescaler output CK1 10: Prescaler output CK2 11: Prescaler output CK3 The value of the CKS[1:0] bit of the master and slave channel must be identical.
CCS0	0: Operation clock is used as the count clock
MAS	0: Channel is a slave channel
STS[2:0]	100: TAUBnTTOUTm of the master channel is the start trigger
COS[1:0]	00: Not used, so set to 00
MD[4:1]	0100: One Count Mode
MD0	Generates INTTAUBnIm at operation start (and enables start trigger during counting)

## (b) TAUBnCMURm for slave channel 2




Table 14-97 TAUBnCMURm settings for slave channel 2 of the Delay Pulse Output Function

Bit name	Setting
TIS[1:0]	00: Not used so set to 00

### (c) Channel output mode for slave channel 2

The channel output mode is not used by this function. However, it can be used by other functions or in Direct Channel Output Mode.

### (d) Simultaneous rewrite for slave channel 2

The simultaneous rewrite settings of the master and slave channels must be identical.

Table 14-98 Simultaneous rewrite settings for slave channel 2 of the Delay Pulse Output Function

Bit name	Setting
RDE.RDEm	1: Enables simultaneous rewrite
RDS.RDSm	The master channel is the control channel for simultaneous rewrite
RDM.RDMm	The simultaneous rewrite trigger signal is generated when the master channel starts counting
RDC.RDCm	O: Channel is not monitored for an INTTAUBnIm signal that is used as the simultaneous rewrite trigger. If TAUBnRDS.RDSm = 0, the master channel is monitored for the simultaneous rewrite trigger regardless of the value of this bit.

### (6) Register settings for slave channel 3

### (a) TAUBnCMORm for slave channel 3

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CKS	[1:0]	_	CCS0	MAS	S	STS[2:0]		COS	[1:0]			MD	[4:1]		MD0

Table 14-99 TAUBnCMORm settings for slave channel 3 of the Delay Pulse Output Function

Bit name	Setting
CKS[1:0]	00: Prescaler output CK0 01: Prescaler output CK1 10: Prescaler output CK2 11: Prescaler output CK3 The value of the CKS[1:0] bit of the master and slave channel must be identical.
CCS0	0: Operation clock is used as the count clock
MAS	0: Channel is a slave channel
STS[2:0]	101: INTTAUBnIm of the upper channel (m-1) is the start trigger, regardless of the master setting
COS[1:0]	00: Not used, so set to 00
MD[4:1]	1010: Pulse One Count Mode
MD0	Generates INTTAUBnIm and toggles TAUBnTTOUTm at operation start (and enables start trigger during counting)

### (b) TAUBnCMURm for slave channel 3




Table 14-100 TAUBnCMURm settings for slave channel 3 of the Delay Pulse Output Function

Bit name	Setting
TIS[1:0]	00: Not used so set to 00

### (c) Channel output mode for slave channel 3

Table 14-101 Control bit settings for Synchronous Channel Output Mode 2

Bit name	Setting
TOEm	1: Disables Direct Channel Output Mode
TOMm	0: Independent channel output
TOCm	0: Operation mode 1
TOLm	0: Positive logic 1: Inverted logic
TDEm	0: Disables dead time operation
TDLm	0: When dead time operation is disabled (TAUBnTDE.TDEm = 0), set these bits to 0

### (d) Simultaneous rewrite for slave channel 3

The simultaneous rewrite settings of the master and slave channels must be identical.

Table 14-102 Simultaneous rewrite settings for slave channel 3 of the Delay Pulse Output Function

Bit name	Setting
RDE.RDEm	1: Enables simultaneous rewrite
RDS.RDSm	The master channel is the control channel for simultaneous rewrite
RDM.RDMm	The simultaneous rewrite trigger signal is generated when the master channel starts counting
RDC.RDCm	O: Channel is not monitored for an INTTAUBnIm signal that is used as the simultaneous rewrite trigger. If TAUBnRDS.RDSm = 0, the master channel is monitored for the simultaneous rewrite trigger regardless of the value of this bit.

### (7) Operating procedure for Delay Pulse Output Function

Table 14-103 Operating procedure for Delay Pulse Output Function (1/2)

	Operation	Status of TAUBn
	Master channel: set the TAUBnCMORm and TAUBnCMURm registers and the channel output mode as described in 3 "Register settings for the master channel" on page 608	Channel operation is stopped.  (A clock is supplied, and a small amount of power is consumed.)
setting	Slave channel 1: set the TAUBnCMORm and TAUBnCMURm registers and the channel output mode as described in <i>4 "Register settings for slave channel 1" on page 610</i>	
Initial channel	Slave channel 2: set the TAUBnCMORm and TAUBnCMURm registers and the channel output mode as described in 5 "Register settings for slave channel 2" on page 612	
	Slave channel 3: set the TAUBnCMORm and TAUBnCMURm registers and the channel output mode as described in 6 "Register settings for slave channel 3" on page 614	
	Set the values of the TAUBnCDRm registers of all channels	

Table 14-103 Operating procedure for Delay Pulse Output Function (2/2)

•		Operation	Status of TAUBn					
Restart	Start operation	Set TAUBnTS.TSm of the master and slave channels to 1 simultaneously.  TAUBnTS.TSm is a trigger bit, so it is automatically cleared to 0.	TAUBnTE.TEm (master and slave channels) is set to 1 and the counters of the master channel and slave channels 1 and 2 start. INTTAUBnIm is generated on the master channel and TAUBnTTOUTm (slave 1) is set.					
		TAUBnCDRm can be changed at any time. TAUBnCNTm and TAUBnRSF.RSFm can be read at any time.	TAUBnCNTm of the master channel and slave channels 1 and 2 load TAUBnCDRm and count down.					
		TAUBnRDT.RDTm can be changed during operation.	When the counter of the master channel reaches 0000 <sub>H</sub> :					
			INTTAUBnIm (master) is generated					
			TAUBnCNTm (master) reloads the TAUBnCDRm value and continues count operation					
			TAUBnCNTm (slave 1 and slave 2) reload the TAUBnCDRm value and start counting down					
	u		TAUBnTTOUTm (slave 1) is set					
	ratio		When TAUBnCNTm (slave 1) reaches 0000 <sub>H</sub> :					
	During operation		INTTAUBnIm (slave 1) is generated     The output from slave channel 1 acts as the reference pulse					
	۵		TAUBnTTOUTm (slave 1) is reset					
			When TAUBnCNTm (slave 2) reaches 0000 <sub>H</sub> :					
			INTTAUBnlm (slave 2) is generated					
			TAUBnTTOUTm (slave 3) toggles					
			TAUBnCNTm (slave 3) reloads the TAUBnCDRm value and starts counting down					
			When TAUBnCNTm (slave 3) reaches 0000 <sub>H</sub> :					
			INTTAUBnIm (slave 3) is generated					
			TAUBnTTOUTm (slave 3) toggles The output from slave channel 3 is the delayed PWM pulse					
	Stop operation	Set TAUBnTT.TTm of the master and slave channels to 1 simultaneously.  TAUBnTT.TTm is a trigger bit, so it is automatically cleared to 0.	TAUBnTE.TEm is cleared to 0 and the counter stops.  TAUBnCNTm and TAUBnTTOUTm stop and retain their current values.					
	Stop ol		When TAUBnTOE.TOEm is 0, TAUBnTTOUTm output is initialized to the value set by TAUBnTO.TOm.					

### (8) Specific timing diagrams

### (a) Duty cycle (slave 3) = 100 %

The following values apply to the figure below:

- TAUBnCDRm (master) = 000A<sub>H</sub>
- TAUBnCDRm (slave 1) = 000BH
- TAUBnCDRm (slave 2) = 0000<sub>H</sub>
- TAUBnCDRm (slave 3) = 000B<sub>H</sub>




Figure 14-75 Duty cycle (slave 3) = 100 %

 If the value of TAUBnCDRm (slave 1 and 3) is higher than the value of TAUBnCDRm (master), the counter of the slave channels cannot reach 0000<sub>H</sub> and cannot generate interrupts. TAUBnTTOUTm of channels 1 and 3 remain in the active state.

### (b) TAUBnTTOUTm (slave 1) = TAUBnTTOUTm (slave 3)

The following values apply to the figure below:

- TAUBnCDRm (master) = 000A<sub>H</sub>
- TAUBnCDRm (slave 1) = 0005<sub>H</sub>
- TAUBnCDRm (slave 2) = 0000<sub>H</sub>
- TAUBnCDRm (slave 3) = 0005<sub>H</sub>




Figure 14-76 TAUBnTTOUTm (slave 1) = TAUBnTTOUTm (slave 3)

 If TAUBnCDRm (slave 2) = 0000<sub>H</sub>, the counter of slave channel 3 starts counting one count clock later than the counter of slave channel 1. The reference pulse and the delay pulse are output with a delay of one clock count.

### 14.19.3 AD Conversion Trigger Output Function Type 1

### (1) Overview

**Summary** 

This function is identical to 14.19.1 "PWM Output Function" on page 593 except that TAUBnTTOUTm is not output.

This is achieved by setting the channel output mode of the slave to Direct Channel Output Mode.

### (2) Block diagram and general timing diagram




Figure 14-77 Block diagram for AD Conversion Trigger Output Function Type 1

### (3) General timing diagram

The following settings apply to the general timing diagram:

• Slave channel: Positive logic (TAUBnTOL.TOLm = 0)




Figure 14-78 General timing diagram for AD Conversion Trigger Output Function
Type 1

# 14.20 Synchronous PWM Signal Functions Triggered by an External Signal

This chapter describes functions that generate PWM signals and which are triggered by an external signal.

• 14.20.1 "One-Shot Pulse Output Function"

### 14.20.1 One-Shot Pulse Output Function

### (1) Overview

### Summary

This function outputs a signal pulse with a defined pulse width and a specific delay time compared to an external input signal pulse by using a master and a slave channel. The delay time is specified using the master channel. The pulse width is specified using the slave channel.

### **Prerequisites**

- Two channels
- The operation mode of the master channel must be set to One Count Mode, refer to Table 14-104 "TAUBnCMORm settings for the master channel of the One-Shot Pulse Output Function" on page 626
- The operation mode of the slave channel must be set to Pulse One Count Mode, refer to Table 14-107 "TAUBnCMORm settings for the slave channel of the One-Shot Pulse Output Function" on page 628
- TAUBnTTOUTm is not used for the master channel of this function
- The channel output mode of the slave channel must be set to Synchronous Channel Output Mode 2 (refer to 14.9 "Channel Output Modes" on page 489)
- TAUBnTTINm (master) has to be detected while TAUBnCNTm (master) and TAUBnCNTm (slave) await a trigger. Furthermore, the slave is only triggered by an interrupt from the master channel and not by TAUBnTTINm.

### **Description**

The counters are enabled by setting the channel trigger bits (TAUBnTS.TSm) to 1. This in turn sets TAUBnTE.TEm, enabling count operation.

· Master channel:

When the next valid TAUBnTTINm input edge is detected, the current value of TAUBnCDRm is written to TAUBnCNTm. The counter starts to count down from this value. If TAUBnCMORm.MD0 = 0, a trigger (TAUBnTTINm) which is detected within the delay time is ignored. When the counter of the master channel reaches  $0000_H$ , INTTAUBnIm is generated. The counter returns to FFFF $_H$  and awaits the next valid

Slave channel

TAUBnTTINm input edge.

The INTTAUBnIm of the master channel triggers the counter of the slave channel. The current value of TAUBnCDRm (slave) is written to TAUBnCNTm (slave) and the counter starts to count down from this value. An interrupt is generated and the TAUBnTTOUTm signal is set. When the counter reaches 0001<sub>H</sub>, INTTAUBnIm is generated and the TAUBnTTOUTm signal is reset. The counter remains at 0001<sub>H</sub> and awaits the next INTTAUBnIm of the master channel.

The counter can be stopped by setting TAUBnTT.TTm to 1 for the master and slave channel, which in turn sets TAUBnTE.TEm to 0. TAUBnCNTm and TAUBnTTOUTm of master and slave channel stop but retain their values. The counters can be restarted by setting TAUBnTS.TSm to 1.

The counter of the master channel can be restarted without stopping it first (forced restart) by setting TAUBnTS.TSm to 1 during operation.

### Notes

- 1. If a forced restart of the slave channel is executed during operation, the width of the output signal does not correspond to the value of TAUBnCDRm (slave).
- 2. The input TAUBnTTINm is sampled at the frequency of the operating clock, specified by TAUBnCMORm.CKS[1:0] bits. As a result, the output cycle of TAUBnTTOUTm has an error of  $\pm$  1 operation clock cycle.

- If TAUBnCMORn.MD0 of the master channel is set to 0, during counting detected TAUBnTTINm input edges are ignored.
  - Simultaneous rewrite can be used with this function. Please refer to 14.8 "Simultaneous Rewrite" on page 479

**Equations** Delay to input pulse = (TAUBnCDRm (master) + 1) x count clock cycle Pulse width = (TAUBnCDRm (slave)) x count clock cycle

### Block diagram and general timing diagram




Figure 14-79 Block diagram for One-Shot Pulse Output Function

The following settings apply to the general timing diagram:

- Start trigger detection disabled during counting (TAUBnCMORm.MD0 = 0)
- Falling edge detection (TAUBnCMURm.TIS[1:0] = 00<sub>B</sub>)




Figure 14-80 General timing diagram for One-Shot Pulse Output Function

### (3) Register settings for the master channel

### (a) TAUBnCMORm for the master channel

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CKS	[1:0]	_	CCS0	MAS	5	STS[2:0]		COS	[1:0]	_		MD	[4:1]		MD0

Table 14-104 TAUBnCMORm settings for the master channel of the One-Shot Pulse Output Function

Bit name	Setting
CKS[1:0]	00: Prescaler output CK0 01: Prescaler output CK1 10: Prescaler output CK2 11: Prescaler output CK3 The value of the CKS[1:0] bit of the master and slave channel must be identical.
CCS0	0: Operation clock is used as the count clock
MAS	1: Channel is master channel
STS[2:0]	001: Valid TAUBnTTINm input edge signal is used as the start trigger
COS[1:0]	00: Not used, so set to 00
MD[4:1]	0100: One Count Mode
MD0	O: Disables start trigger detection during counting 1: Enables start trigger detection during counting The value of the MD0 bit of the master and slave channel must be identical.

### (b) TAUBnCMURm for the master channel

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	_	_	_	_	_	_	_	TIS[	1:0]

Table 14-105 TAUBnCMURm settings for the master channel of the One-Shot Pulse Output Function

Bit name	Setting
TIS[1:0]	00: Falling edge detection 01: Rising edge detection 10: Rising and falling edge detection 11: Setting prohibited

### (c) Channel output mode for the master channel

The channel output mode is not used by this function. However, it can be used by other functions or in Direct Channel Output Mode.

### (d) Simultaneous rewrite for the master channel

The simultaneous rewrite settings of the master and slave channel must be identical.

Table 14-106 Simultaneous rewrite settings for the master channel of the One-Shot Pulse Output Function

Bit name	Setting
RDE.RDEm	1: Enables simultaneous rewrite
RDS.RDSm	The master channel is the control channel for simultaneous rewrite
RDM.RDMm	The simultaneous rewrite trigger signal is generated when the master channel starts counting
RDC.RDCm	O: Channel is not monitored for an INTTAUBnIm signal that is used as the simultaneous rewrite trigger. If TAUBnRDS.RDSm = 0, the master channel is monitored for the simultaneous rewrite trigger regardless of the value of this bit.

### (4) Register settings for the slave channel

### (a) TAUBnCMORm for the slave channel

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CKS	[1:0]	_	CCS0	MAS	9	STS[2:0	)]	COS	S[1:0]	_		MD	[4:1]		MD0

Table 14-107 TAUBnCMORm settings for the slave channel of the One-Shot Pulse Output Function

Bit name	Setting
CKS[1:0]	00: Prescaler output CK0 01: Prescaler output CK1 10: Prescaler output CK2 11: Prescaler output CK3 The value of the CKS[1:0] bit of the master and slave channel must be identical.
CCS0	0: Operation clock is used as the count clock
MAS	0: Channel is a slave channel
STS[2:0]	100: TAUBnTTOUTm of the master channel is the start trigger
COS[1:0]	00: Not used, so set to 00
MD[4:1]	1010: Pulse One Count Mode
MD0	O: Disables start trigger detection during counting 1: Enables start trigger detection during counting The value of the MD0 bit of the master and slave channel must be identical.

### (b) TAUBnCMURm for the slave channel




Table 14-108 TAUBnCMURm settings for the slave channel of the One-Shot Pulse Output Function

Bit name	Setting
TIS[1:0]	00: Not used so set to 00

### (c) Channel output mode for the slave channel

Table 14-109 Control bit settings for Synchronous Channel Output Mode 2

Bit name	Setting
TOEm	1: Disables Direct Channel Output Mode
TOMm	0: Independent channel output
TOCm	1: Operation mode 2
TOLm	0: Positive logic 1: Inverted logic
TDEm	0: Disables dead time operation
TDLm	0: When dead time operation is disabled (TAUBnTDE.TDEm = 0), set these bits to 0

### (d) Simultaneous rewrite for the slave channel

The simultaneous rewrite settings of the master and slave channel must be identical.

Table 14-110 Simultaneous rewrite settings for the slave channel of the One-Shot **Pulse Output Function** 

Bit name	Setting
RDE.RDEm	1: Enables simultaneous rewrite
RDS.RDSm	The master channel is the control channel for simultaneous rewrite
RDM.RDMm	The simultaneous rewrite trigger signal is generated when the master channel starts counting
RDC.RDCm	O: Channel is not monitored for an INTTAUBnIm signal that is used as the simultaneous rewrite trigger. If TAUBnRDS.RDSm = 0, the master channel is monitored for the simultaneous rewrite trigger regardless of the value of this bit.

### (5) Operating procedure for One-Shot Pulse Output Function

Table 14-111 Operating procedure for One-Shot Pulse Output Function

		Operation	Status of TAUBn
	Initial channel setting	Master channel: set the TAUBnCMORm and TAUBnCMURm registers and the channel output mode as described in 3 "Register settings for the master channel" on page 626  Slave channel: set the TAUBnCMORm and TAUBnCMURm registers and the channel output mode as described in 4 "Register settings for the slave channel" on page 628  Set the values of the TAUBnCDRm registers of all channels	Channel operation is stopped.  (A clock is supplied, and a small amount of power is consumed.)
Restart	Start operation	Set TAUBnTS.TSm of the master and slave channels to 1 simultaneously.  TAUBnTS.TSm is a trigger bit, so it is automatically cleared to 0.	TAUBnTE.TEm (master and slave channels) is set to 1 and the master channel awaits a TAUBnTTINm input. INTTAUBnIm is generated on the master channel.
	During operation	TAUBnCDRm can be changed at any time. TAUBnCNTm and TAUBnRSF.RSFm can be read at any time.  TAUBnRDT.RDTm can be changed during operation.	When a valid TAUBnTTINm input edge is detected, TAUBnCNTm of the master channel loads TAUBnCDRm and counts down. When the counter reaches 0000 <sub>H</sub> :  • INTTAUBnIm (master) is generated  • TAUBnCNTm (master) reloads the TAUBnCDRm value and continues count operation  • TAUBnCNTm (slave) reloads the TAUBnCDRm value and starts to count down  • INTTAUBnIm (slave) is generated  • TAUBnTTOUTm (slave) is set When TAUBnCNTm (slave) reaches 0001 <sub>H</sub> :  • INTTAUBnIm (slave) is generated  • TAUBnTTOUTm (slave) is reset  If a TAUBnTTOUTm (slave) is reset  If a TAUBnTTINm input is detected on the master channel while the counter is counting, the input is ignored when TAUBnCMORm.MD0 = 0.
	Stop operation	Set TAUBnTT.TTm of the master and slave channels to 1 simultaneously.  TAUBnTT.TTm is a trigger bit, so it is automatically cleared to 0.	TAUBnTE.TEm is cleared to 0 and the counter stops.  TAUBnCNTm and TAUBnTTOUTm stop and retain their current values.  When TAUBnTOE.TOEm is 0, TAUBnTTOUTm output is initialized to the value set by TAUBnTO.TOm.

### (6) Specific timing diagrams

### (a) TAUBnCDRm (master) = 0000<sub>H</sub>

The following settings apply to this diagram:

- Start trigger detection disabled during counting (TAUBnCMORm.MD0 = 0)
- Falling edge detection (TAUBnCMURm.TIS[1:0] = 00<sub>R</sub>)




Figure 14-81 TAUBnCDRm (master) = 0000<sub>H</sub>

 When a valid TAUBnTTINm input edge is detected, the value 0000<sub>H</sub> is written to TAUBnCNTm (master). The counter is set to 0000<sub>H</sub> for one count and returns to FFFF<sub>H</sub>.

Thus the slave channel starts to count down one count clock later to TAUBnTTINm (master).

### (b) TAUBnCDRm (slave) = 0000<sub>H</sub>

The following settings apply to this diagram:

- Start trigger detection disabled during counting (TAUBnCMORm.MD0 = 0)
- Falling edge detection (TAUBnCMURm.TIS[1:0] = 00<sub>B</sub>)




Figure 14-82 TAUBnCDRm (slave) = 0000<sub>H</sub>

 The counter of the slave channel reloads the value 0000<sub>H</sub> and returns to returns to FFFF<sub>H</sub> one clock count later.

TAUBnTTOUTm remains at not active state, because the pulse width is zero.

### (c) TAUBnCMORm.MD0 = 1

The following settings apply to this diagram:

- Start trigger detection enabled during counting (TAUBnCMORm.MD0 = 1)
- Falling edge detection (TAUBnCMURm.TIS[1:0] = 00<sub>B</sub>)




Figure 14-83 TAUBnCMORm.MD0 = 1

 If a valid TAUBnTTINm input edge is detected while the counter of the master channel counts down, TAUBnCNTm reloads the value of TAUBnCDRm. The counter restarts to count down.

This means the delay is extended by the value of TAUBnCNTm at the time a valid TAUBnTTINm input edge is detected.

### (d) Restarting the master channel while the slave channel is counting

The following settings apply to this diagram:

- Start trigger detection disabled during counting (TAUBnCMORm.MD0 = 0)
- Falling edge detection (TAUBnCMURm.TIS[1:0] = 00<sub>B</sub>)




Figure 14-84 Interval of TAUBnTTINm ≤ delay time + pulse width +1

- If the master channel generates an interrupt before the counter of the slave channel has reached 0001<sub>H</sub> or exactly when 0001<sub>H</sub> is reached (\*1), the interrupt (master) is ignored.
- If an interrupt of the master channel occurs when the counter of the slave channel awaits the next trigger, the value of TAUBnCDRm (slave) is reloaded. An interrupt is generated and TAUBnTTOUTm toggles. If TAUBnCNTm (master) has started to count down while the TAUBnCNTm (slave) is still counting (\*2), TAUBnTTOUTm is not output with the expected delay time.
- To generate the correct one-shot pulse, the start trigger for the master channel must be detected while the master and slave channels are waiting for the start trigger, and not while they are counting.

## 14.21 Synchronous Triangle PWM Functions

This chapter describes functions that generate a triangle PWM output.

- 14.21.1 "Triangle PWM Output Function"
- 14.21.2 "Triangle PWM Output Function with Dead Time"
- 14.21.3 "AD Conversion Trigger Output Function Type 2"

### 14.21.1 Triangle PWM Output Function

### (1) Overview

### Summary

This function generates multiple triangle PWM outputs by using a master and one or more slave channels. It enables the pulse cycle (frequency) and the duty cycle of TAUBnTTOUTm to be set using the master and slave channel(s) respectively.

The slave channel generates a carrier cycle from two pulse cycles. The first pulse of the master channel controls the down status and the second pulse controls the up status of the slaves counter.

Counting up and down TAUBnCNTm (slave) means that signal duration of TAUBnTTOUTm (slave) is double that of the difference between TAUBnCDRm (master) +1 and TAUBnCDRm (slave).

### **Prerequisites**

- Two channels
- The operation mode of the master channel must be set to Interval Timer Mode, refer to Table 14-112 "TAUBnCMORm settings for the master channel of the Triangle PWM Output Function" on page 640
- The operation mode of the slave channel(s) must be set to Up Down Count Mode, refer to Table 14-116 "TAUBnCMORm settings for the slave channel of the Triangle PWM Output Function" on page 642
- The channel output mode of the master channel must be set to Independent Channel Output Mode 1 (refer to 14.9 "Channel Output Modes" on page 489)
- The channel output mode of the slave channel(s) must be set to Synchronous Channel Output Mode 2 (refer to 14.9 "Channel Output Modes" on page 489)
- The following settings establish TAUBnTTOUTm at high level for the down status of the carrier cycle.
  - If the TAUBnCMORm.MD0 (master) bit is set to 0,TAUBnTO.TOm must be set to 1 while TAUBnTOE.TOEm is 0.
  - If the TAUBnCMORm.MD0 (master) bit is set to 1, TAUBnTO.TOm must be set to 0 while TAUBnTOE.TOEm is 0.

### **Description**

The counters are started by setting the channel trigger bit (TAUBnTS.TSm) to 1 for every channel. This in turn sets TAUBnTE.TEm, enabling count operation. The current values of TAUBnCDRm (master and slave) are written to TAUBnCNTm (master and slave) and the counters start to count down from these values. Depending on the setting of the master channel TAUBnCMORm.MD0 bit an interrupt is generated and TAUBnTTOUTm signal of the master toggles.

### Master channel:

When the counter of the master channel reaches 0000<sub>H</sub>, pulse cycle time has elapsed, INTTAUBnIm is generated and the TAUBnTTOUTm signal toggles. TAUBnCNTm then reloads the TAUBnCDRm value and counts down.

### · Slave channel:

The INTTAUBnIm of the master channel triggers the counter of the slave

- If the slave counter currently counts down, it changes count direction.
- If the slave counter currently counts up, the value of TAUBnCDRm is reloaded and the counter counts down.

When the counter of the slave channel reaches 0001<sub>H</sub> while counting up or down, INTTAUBnIm is generated and the TAUBnTTOUTm (slave) signal toggles:

- It is set in the count-down status
- It is reset in the count-up status

The counter continues to count down or up and awaits the next INTTAUBnIm of the master channel.

TAUBnTTOUTm can be switched between positive and negative phase setting TAUBnTOL.TOLm during operation.

The counters can be stopped by setting TAUBnTT.TTm to 1 for the master and slave channel(s), which in turn sets TAUBnTE.TEm to 0. TAUBnCNTm and TAUBnTTOUTm of master and slave channel(s) stop but retain their values.

If a forced restart is executed during operation, TAUBnTTOUTm is not output Note as a triangle PWM signal.

#### Conditions

Simultaneous rewrite can be used with this function. Please refer to 14.8 "Simultaneous Rewrite" on page 479

### (2) Equations

Pulse cycle = (TAUBnCDRm (master) + 1) x count clock cycle Carrier cycle (down/up) = (TAUBnCDRm (master) + 1)  $\times$  2  $\times$  count clock cycle Duty cycle [%] = [(TAUBnCDRm (master) + 1 - TAUBnCDRm (slave) )/ (TAUBnCDRm  $(master) + 1)] \times 100$ 

- Duty cycle = 100 % TAUBnCDRm (slave) =  $0000_{H}$
- Duty cycle = 0 % TAUBnCDRm (slave) ≥ TAUBnCDRm (master) + 1

### (3) Block diagram and general timing diagram




Figure 14-85 Block diagram for Triangle PWM Output Function

The following settings apply to the general timing diagram:

- Master channel
  - INTTAUBnIm is generated at operation start (TAUBnCMORm.MD0 = 1)




Figure 14-86 General timing diagram for Triangle PWM Output Function

### (4) Register settings for the master channel

### (a) TAUBnCMORm for the master channel

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ĺ	CKS	[1:0]	_	CCS0	MAS	S	STS[2:0	)]	COS	[1:0]	_		MD	[4:1]		MD0

Table 14-112 TAUBnCMORm settings for the master channel of the Triangle PWM Output Function

Bit name	Setting
CKS[1:0]	00: Prescaler output CK0 01: Prescaler output CK1 10: Prescaler output CK2 11: Prescaler output CK3 The value of the CKS[1:0] bit of the master and slave channel(s) must be identical.
CCS0	0: Operation clock is used as the count clock
MAS	1: Channel is master channel
STS[2:0]	000: Counter triggered by software trigger
COS[1:0]	00: Not used, so set to 00
MD[4:1]	0000: Interval Timer Mode
MD0	O: INTTAUBnIm not generated and TAUBnTTOUTm does not toggle at operation start     Generates INTTAUBnIm and toggles TAUBnTTOUTm at operation start

### (b) TAUBnCMURm for the master channel




Table 14-113 TAUBnCMURm settings for the master channel of the Triangle PWM Output Function

Bit name	Setting
TIS[1:0]	00: Not used so set to 00

### (c) Channel output mode for the master channel

Table 14-114 Control bit settings for Independent Channel Output Mode 1

Bit name	Setting
TOEm	1: Disables Direct Channel Output Mode
TOMm	0: Independent channel output
TOCm	0: Operation mode 1 (= Toggle mode if TAUBnTOM.TOMm = 0)
TOLm	0: Positive logic
TDEm	0: Disables dead time operation
TDLm	0: When dead time operation is disabled (TAUBnTDE.TDEm = 0), set these bits to 0

### (d) Simultaneous rewrite for the master channel

The simultaneous rewrite settings of the master and slave channel must be identical.

**Table 14-115** Simultaneous rewrite settings for the master channel of the Triangle **PWM Output Function** 

Bit name	Setting
RDE.RDEm	1: Enables simultaneous rewrite
RDS.RDSm	The master channel is monitored for the simultaneous rewrite trigger     An upper channel outside the channel group is monitored for the simultaneous rewrite trigger
RDM.RDMm	The simultaneous rewrite trigger signal is generated when the master channel starts counting and the corresponding slave channel is at the peak of a triangular wave
RDC.RDCm	O: Channel is not monitored for an INTTAUBnIm signal that is used as the simultaneous rewrite trigger. If TAUBnRDS.RDSm = 0, the master channel is monitored for the simultaneous rewrite trigger regardless of the value of this bit.

### (5) Register settings for the slave channel(s)

### (a) TAUBnCMORm for the slave channel(s)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CKS[1:0]		_	CCS0	MAS	9	STS[2:0	)]	COS	S[1:0]	_		MD	[4:1]		MD0

Table 14-116 TAUBnCMORm settings for the slave channel of the Triangle PWM Output Function

Bit name	Setting
CKS[1:0]	00: Prescaler output CK0 01: Prescaler output CK1 10: Prescaler output CK2 11: Prescaler output CK3 The value of the CKS[1:0] bit of the master and slave channel(s) must be identical.
CCS0	0: Operation clock is used as the count clock
MAS	0: Channel is a slave channel
STS[2:0]	111: The up/down output trigger signal TAUBnTUDSm of the master channel is the start trigger
COS[1:0]	00: Not used, so set to 00
MD[4:1]	1001: Up Down Count Mode
MD0	0: INTTAUBnIm not generated at operation start

### (b) TAUBnCMURm for the slave channel(s)




Table 14-117 TAUBnCMURm settings for the slave channel of the Triangle PWM Output Function

Bit name	Setting
TIS[1:0]	00: Not used so set to 00

### (c) Channel output mode for the slave channel(s)

Table 14-118 Control bit settings for Synchronous Channel Output Mode 2

Bit name	Setting				
TOEm	1: Disables Direct Channel Output Mode				
TOMm	1: Synchronous channel operation				
TOCm	1: Operation mode 2				
TOLm	0: Positive logic 1: Inverted logic				
TDEm	0: Disables dead time operation				
TDLm	0: When dead time operation is disabled (TAUBnTDE.TDEm = 0), set these bits to 0				

### (d) Simultaneous rewrite for the slave channel(s)

The simultaneous rewrite settings of the master and slave channel must be identical.

Table 14-119 Simultaneous rewrite settings for the slave channel of the Triangle PWM **Output Function** 

Bit name	Setting				
RDE.RDEm	1: Enables simultaneous rewrite				
RDS.RDSm	The master channel is monitored for the simultaneous rewrite trigger     An upper channel is monitored for the simultaneous rewrite trigger				
RDM.RDMm	The simultaneous rewrite trigger signal is generated when the master channel starts counting and the corresponding slave channel is at the peak of a triangular wave				
RDC.RDCm	O: Channel is not monitored for an INTTAUBnIm signal that is used as the simultaneous rewrite trigger. If TAUBnRDS.RDSm = 0, the master channel is monitored for the simultaneous rewrite trigger regardless of the value of this bit.				

### (6) Operating procedure for Triangle PWM Output Function

 Table 14-120
 Operating procedure for Triangle PWM Output Function

		Operation	Status of TAUBn
	Initial channel setting	Master channel: set the TAUBnCMORm and TAUBnCMURm registers and the channel output mode as described in 4 "Register settings for the master channel" on page 640  Slave channel: set the TAUBnCMORm and TAUBnCMURm registers and the channel output mode as described in 5 "Register settings for the slave channel(s)" on page 642  Set the values of the TAUBnCDRm registers of all channels	Channel operation is stopped.  (A clock is supplied, and a small amount of power is consumed.)
Restart 🔻	Start operation	Set TAUBnTS.TSm of the master and slave channels to 1 simultaneously.  TAUBnTS.TSm is a trigger bit, so it is automatically cleared to 0.	TAUBnTE.TEm (master and slave channels) is set to 1 and the counters of the master and slave channels start.  INTTAUBnIm is generated on the master channel, depending on TAUBnCMORm.MD0.
	During operation	TAUBnCDRm can be changed at any time. TAUBnCNTm and TAUBnRSF.RSFm can be read at any time.  TAUBnRDT.RDTm can be changed during operation.	TAUBnCNTm of the master and slave channel loads TAUBnCDRm and counts down. When the counter of the master channel reaches 0000 <sub>H</sub> :  • INTTAUBnIm (master) is generated  • TAUBnTTOUTm (master) toggles  • TAUBnCNTm (master) reloads the TAUBnCDRm value and continues count operation.  • TAUBnCNTm (slave) reloads the TAUBnCDRm value or counts in the reverse direction.  When TAUBnCNTm of the slave = 0001 <sub>H</sub> :  • INTTAUBnIm (slave) is generated  • TAUBnTTOUTm (slave) is set (in count-down status) or reset (in count-up status)
	Stop operation	Set TAUBnTT.TTm of the master and slave channels to 1 simultaneously.  TAUBnTT.TTm is a trigger bit, so it is automatically cleared to 0.	TAUBnTE.TEm is cleared to 0 and the counter stops.  TAUBnCNTm and TAUBnTTOUTm stop and retain their current values.  When TAUBnTOE.TOEm is 0, TAUBnTTOUTm is initialized to the value set by TAUBnTO.TOm.

### (7) Specific timing diagrams

### (a) Duty cycle = 0 %

The following settings apply to the general timing diagram:

- · Master channel:
  - INTTAUBnIm is generated at operation start (TAUBnCMORm.MD0 = 1)
  - TAUBnCDRm = a =  $5_H$
- · Slave channel:
  - TAUBnCDRm =  $6_H$




Figure 14-87 TAUBnCDRm (slave) ≥ TAUBnCDRm (master) + 1

 If TAUBnCDRm (slave) ≥ TAUBnCDRm (master) the counter of slave channel cannot reach 0001<sub>H</sub> during *counting down*. The set signal is never detected, so TAUBnTTOUTm remains at low state.

### (b) Duty cycle = 100 %

The following settings apply to the general timing diagram:

- Master channel:
  - INTTAUBnIm is generated at operation start (TAUBnCMORm.MD0 = 1)
  - TAUBnCDRm =  $a = 5_H$
- Slave channel:
  - TAUBnCDRm  $= 0_H$




Figure 14-88 TAUBnCDRm (slave) = 0000<sub>H</sub>

 If TAUBnCDRm (slave) = 0000<sub>H</sub> the counter of slave channel cannot reach 0001<sub>H</sub> during *counting up*. The reset signal is never detected, so TAUBnTTOUTm remains at high state.

### 14.21.2 Triangle PWM Output Function with Dead Time

### (1) Overview

### Summary

This function generates multiple triangle PWM outputs with a defined dead time by using a master and two or more slave channels. The resulting PWM signals are output via TAUBnTTOUTm of the slave channels 2 and 3. It enables the pulse cycle (frequency) and the duty cycle of TAUBnTTOUTm to be set using the master and slave channel(s) respectively.

Slave channel 2 generates a carrier cycle from two pulse cycles from the master channel. The first pulse controls the down status and the second pulse controls the up status of the slaves counter.

Counting up and down TAUBnCNTm (slave 2) means that signal duration of TAUBnTTOUTm (slave) is double that of the difference between TAUBnCDRm (master) +1 and TAUBnCDRm (slave 2).

An interrupt on slave 2 causes TAUBnTTOUTm of the slave channels to toggle. Depending on the settings of TAUBnTDL.TDLm, delay time is added to positive or negative logic side of the signal (i.e. whether TAUBnTTOUTm toggles immediately or after dead time has elapsed). The duration of the dead time is specified by slave channel 3.

### **Prerequisites**

- Three channels
- The operation mode of the master channel must be set to Interval Timer Mode, refer to Table 14-122 "TAUBnCMORm settings for the master channel of the Triangle PWM Output Function with Dead Time" on page 652
- Slave channel 1 is not used for this function. This ensures that slave channel 2 is an odd channel, and slave channel 3 is an even channel.
- The operation mode of slave channel 2 must be set to Up Down Mode, refer to Table 14-126 "TAUBnCMORm settings for slave channel 2 of the Triangle PWM Output Function with Dead Time" on page 654
   Furthermore, slave channel 2 must be an even channel
- The operation mode of slave channel 3 must be set to One Count Mode, refer to Table 14-130 "TAUBnCMORm settings for slave channel 3 of the Triangle PWM Output Function with Dead Time" on page 656
   Furthermore, slave channel 3 must be an odd channel
- The channel output mode of the master channel must be set to Independent Channel Output Mode 1 (refer to 14.9 "Channel Output Modes" on page 489)
- The channel output mode of the slave channels 2 and 3 must be set to Synchronous Channel Output Mode 2 with Dead Time Output (refer to 14.9 "Channel Output Modes" on page 489)
- The following settings establish TAUBnTTOUTm at high level for the down status of the carrier cycle.
  - If the TAUBnCMORm.MD0 (master) bit is set to 0,TAUBnTO.TOm must be set to 1 while TAUBnTOE.TOEm is 0.
  - If the TAUBnCMORm.MD0 (master) bit is set to 1, TAUBnTO.TOm must be set to 0 while TAUBnTOE.TOEm is 0.

**Note** Slave channel 1 is not used for Triangle PWM Output Function with Dead Time.

### Description

The counters are started by setting the channel trigger bits (TAUBnTS.TSm) to 1. This in turn sets TAUBnTE.TEm, enabling count operation. The current values of TAUBnCDRm is written to TAUBnCNTm and the counters start to

count down from these values. Depending on the setting of the master channel TAUBnCMORm.MD0 bit an interrupt is generated and TAUBnTTOUTm signal of the master toggles.

### · Master channel:

When the counter of the master channel reaches  $0000_{\rm H}$ , INTTAUBnIm is generated and the TAUBnTTOUTm signal toggles. The counter reloads the TAUBnCDRm value and counts down.

#### Slave channel 2:

The INTTAUBnIm of the master channel triggers the counter of the slave channel 2:

- If the slave counter currently counts down, it changes count direction.
- If the slave counter currently counts up, the value of TAUBnCDRm is reloaded and the counter counts down.

The counter continues to count down or up and awaits the next INTTAUBnIm of the master channel.

#### Slave channel 3:

INTTAUBnIm of slave channel 2 triggers the counter of slave channel 3. The current value of TAUBnCDRm (slave 3) is written to TAUBnCNTm (slave 3) and the counter starts to count down from this value.

When the counter reaches  $0000_H$ , dead time has elapsed, INTTAUBnIm is generated. The counter returns to FFFF<sub>H</sub> and awaits the next INTTAUBnIm of slave channel 2.

An interrupt on slave channel 2 causes TAUBnTTOUTm to toggle as follows:

- It is set by the interrupt when slave channel 2 is counting down
- It is reset by the interrupt when slave channel 2 is counting up.

However, the TAUBnTDL.TDLm settings of the corresponding channel specify whether it is set/reset immediately, or after dead time has elapsed, as shown in Table 14-121 "Behavior of TAUBnTTOUTm when an interrupt occurs on slave channel 2" on page 649.

The TAUBnTOL.TOLm settings specify whether set corresponds to a high signal (TAUBnTOL.TOLm = 0) or a low signal (TAUBnTOL.TOLm = 1).

In Triangle PWM Output Function with Dead Time, TAUBnTTOUTm can be switched between positive and negative phase by setting TAUBnTOL.TOLm during operation.

The counter can be stopped by setting TAUBnTT.TTm to 1 for the master and slave channel(s), which in turn sets TAUBnTE.TEm to 0. TAUBnCNTm and TAUBnTTOUTm of master and slave channel(s) stop but retain their values.

TAUBnCDRm value of slave channel 2 can be set to  $0000_{\rm H}$  to output 100 % TAUBnTTOUTm.

**Note** If a forced restart is executed during operation, TAUBnTTOUTm is not output as a triangle PWM signal.

#### **Conditions**

Simultaneous rewrite can be used with this function. Please refer to 14.8 "Simultaneous Rewrite" on page 479

TAUBnTOL.TOLm bits should be set before the counter starts, and slave channels 2 and 3 should have opposite TAUBnTOL.TOLm settings or opposite TAUBnTDL.TDLm settings.

**Table 14-121** Behavior of TAUBnTTOUTm when an interrupt occurs on slave channel 2

TAUBnTDL.TDLm	Count direction of slave channel 2 when interrupt is generated	TAUBnTTOUTm toggles
0	Down	Set after dead time has elapsed
	Up	Reset immediately
1	Down	Set immediately
	Up	Reset after dead time has elapsed

- Notes 1. When the set and reset condition for TAUBnTTOUTm occur simultaneously:
  - If TAUBnTOL.TOLm = 0, the reset condition has priority
  - If TAUBnTOL.TOLm = 1, the set condition has priority.
  - 2. To generate a two-phase PWM output with added dead time, the settings of TAUBnTOL.TOLm bit of slave channels 2 and 3 must not be changed.

### (2) Equations

Pulse cycle = (TAUBnCDRm (master) + 1) x count clock cycle

Carrier cycle (down/up) = (TAUBnCDRm (master) + 1)  $\times$  2  $\times$  count clock cycle

Duty cycle [%] =

[(TAUBnCDRm (master) + 1 - TAUBnCDRm (slave) )/ (TAUBnCDRm  $(master) + 1)] \times 100$ 

- Duty cycle = 100 %

TAUBnCDRm (slave) = 0000<sub>H</sub>

- Duty cycle = 0 %

TAUBnCDRm (slave) ≥ TAUBnCDRm (master) + 1

PWM signal width (positive phase) = [((TAUBnCDRm (master) + 1 -TAUBnCDRm (slave 2) x 2) - (TAUBnCDRm (slave 3) + 1)] x count clock cycle

PWM signal width (negative phase) = [((TAUBnCDRm (master) + 1 -TAUBnCDRm (slave 2) x 2) + (TAUBnCDRm (slave 3) + 1)] x count clock cycle

## (3) Block diagram and general timing diagram




Figure 14-89 Block diagram for Triangle PWM Output Function with Dead Time

The following settings apply to the general timing diagram:

- · Master channel:
  - INTTAUBnIm is generated at operation start (TAUBnCMORm.MD0 = 1)
- Slave channel 2:
  - INTTAUBnIm not generated at operation start (TAUBnCMORm.MD0 = 0)
  - TAUBnTDL.TDLm = 0
  - Positive logic (TAUBnTOL.TOLm = 0)
- Slave channel 3:
  - INTTAUBnIm is generated at operation start (TAUBnCMORm.MD0 = 1)
  - TAUBnTDL.TDLm = 1
  - Negative logic (TAUBnTOL.TOLm = 1)




Figure 14-90 General timing diagram for Triangle PWM Output Function with Dead Time

## (4) Register settings for the master channel

### (a) TAUBnCMORm for the master channel

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ĺ	CKS[1:0]		_	CCS0	MAS	5	STS[2:0	)]	COS	[1:0]	_		MD	[4:1]		MD0

Table 14-122 TAUBnCMORm settings for the master channel of the Triangle PWM Output Function with Dead Time

Bit name	Setting
CKS[1:0]	00: Prescaler output CK0 01: Prescaler output CK1 10: Prescaler output CK2 11: Prescaler output CK3 The value of the CKS[1:0] bit of the master and slave channel(s) must be identical.
CCS0	0: Operation clock is used as the count clock
MAS	1: Channel is master channel
STS[2:0]	000: Counter triggered by software trigger
COS[1:0]	00: Not used, so set to 00
MD[4:1]	0000: Interval Timer Mode
MD0	O: INTTAUBnIm not generated and TAUBnTTOUTm does not toggle at operation start     Generates INTTAUBnIm and toggles TAUBnTTOUTm at operation start

#### (b) TAUBnCMURm for the master channel




Table 14-123 TAUBnCMURm settings for the master channel of the Triangle PWM Output Function with Dead Time

Bit name	Setting
TIS[1:0]	00: Not used so set to 00

## (c) Channel output mode for the master channel

Table 14-124 Control bit settings for Independent Channel Output Mode 1

Bit name	Setting
TOEm	1: Disables Direct Channel Output Mode
TOMm	0: Independent channel output
TOCm	0: Operation mode 1 (= Toggle mode if TAUBnTOM.TOMm = 0)
TOLm	0: Positive logic
TDEm	0: Disables dead time operation
TDLm	0: When dead time operation is disabled (TAUBnTDE.TDEm = 0), set these bits to 0

#### (d) Simultaneous rewrite for the master channel

The simultaneous rewrite settings of the master and slave channels must be identical.

**Table 14-125** Simultaneous rewrite settings for the master channel of the Triangle **PWM Output Function with Dead Time** 

Bit name	Setting
RDE.RDEm	1: Enables simultaneous rewrite
RDS.RDSm	O: The master channel is monitored for the simultaneous rewrite trigger     1: An upper channel outside the channel group is monitored for the simultaneous rewrite trigger
RDM.RDMm	The simultaneous rewrite trigger signal is generated when the master channel starts counting and the corresponding slave channel is at the peak of a triangular wave
RDC.RDCm	O: Channel is not monitored for an INTTAUBnIm signal that is used as the simultaneous rewrite trigger. If TAUBnRDS.RDSm = 0, the master channel is monitored for the simultaneous rewrite trigger regardless of the value of this bit.

## (5) Register settings for slave channel 2

# (a) TAUBnCMORm for slave channel 2

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CKS[1:0]		_	CCS0	MAS	S	STS[2:0	)]	COS	[1:0]			MD	[4:1]		MD0

Table 14-126 TAUBnCMORm settings for slave channel 2 of the Triangle PWM Output Function with Dead Time

Bit name	Setting
CKS[1:0]	00: Prescaler output CK0 01: Prescaler output CK1 10: Prescaler output CK2 11: Prescaler output CK3 The value of the CKS[1:0] bit of the master and slave channel(s) must be identical.
CCS0	0: Operation clock is used as the count clock
MAS	0: Channel is a slave channel
STS[2:0]	111: The up/down output trigger signal TAUBnTUDSm of the master channel is the start trigger
COS[1:0]	00: Not used, so set to 00
MD[4:1]	1001: Up Down Count Mode
MD0	0: INTTAUBnIm not generated at operation start

### (b) TAUBnCMURm for slave channel 2




Table 14-127 TAUBnCMURm settings for slave channel 2 of the Triangle PWM Output Function with Dead Time

	Bit name	Setting
I	TIS[1:0]	00: Not used so set to 00

## (c) Channel output mode for slave channel 2

**Table 14-128** Control bit settings for Synchronous channel Output Mode 2 with Dead **Time Output** 

Bit name	Setting
TOEm	1: Disables Direct Channel Output Mode
TOMm	1: Synchronous channel operation
TOCm	1: Operation mode 2
TOLm	0: Positive logic 1: Inverted logic
TDEm	1: Enables dead time operation
TDLm	Dead time is added to the positive phase     Dead time is added to the negative phase

### (d) Simultaneous rewrite for slave channel 2

The simultaneous rewrite settings of the master and slave channels must be identical.

Table 14-129 Simultaneous rewrite settings for slave channel 2 of the Triangle PWM **Output Function** 

Bit name	Setting
RDE.RDEm	1: Enables simultaneous rewrite
RDS.RDSm	The master channel is monitored for the simultaneous rewrite trigger     An upper channel outside the channel group is monitored for the simultaneous rewrite trigger
RDM.RDMm	The simultaneous rewrite trigger signal is generated when the master channel starts counting and the corresponding slave channel is at the peak of a triangular wave
RDC.RDCm	O: Channel is not monitored for an INTTAUBnIm signal that is used as the simultaneous rewrite trigger. If TAUBnRDS.RDSm = 0, the master channel is monitored for the simultaneous rewrite trigger regardless of the value of this bit.

## (6) Register settings for slave channel 3

# (a) TAUBnCMORm for slave channel 3

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ĺ	CKS[1:0]		_	CCS0	MAS	5	STS[2:0	)]	COS	[1:0]	_		MD	[4:1]		MD0

Table 14-130 TAUBnCMORm settings for slave channel 3 of the Triangle PWM Output Function with Dead Time

Bit name	Setting
CKS[1:0]	00: Prescaler output CK0 01: Prescaler output CK1 10: Prescaler output CK2 11: Prescaler output CK3 The value of the CKS[1:0] bit of the master and slave channel(s) must be identical.
CCS0	0: Operation clock is used as the count clock
MAS	0: Channel is a slave channel
STS[2:0]	111: The up/down output trigger signal TAUBnTUDSm of the master channel is the start trigger
COS[1:0]	00: Not used, so set to 00
MD[4:1]	0100: One Count Mode
MD0	1: Enables start trigger detection during counting

### (b) TAUBnCMURm for slave channel 3




Table 14-131 TAUBnCMURm settings for slave channel 3 of the Triangle PWM Output Function with Dead Time

	Bit name	Setting
I	TIS[1:0]	00: Not used so set to 00

## (c) Channel output mode for slave channel 3

Table 14-132 Control bit settings for Synchronous channel Output Mode 2 with Dead Time Output

Bit name	Setting				
TOEm	1: Disables Direct Channel Output Mode				
TOMm	1: Synchronous channel operation				
TOCm	1: Operation mode 2				
TOLm	0: Positive logic 1: Inverted logic				
TDEm	1: Enables dead time operation				
TDLm	Dead time is added to the positive phase     Dead time is added to the negative phase				

### (d) Simultaneous rewrite for slave channel 3

The simultaneous rewrite settings of the master and slave channel must be identical.

Table 14-133 Simultaneous rewrite settings for slave channel 3 of the Triangle PWM Output Function

Bit name	Setting
RDE.RDEm	1: Enables simultaneous rewrite
RDS.RDSm	O: The master channel is monitored for the simultaneous rewrite trigger     1: An upper channel outside the channel group is monitored for the simultaneous rewrite trigger
RDM.RDMm	The simultaneous rewrite trigger signal is generated when the master channel starts counting and the corresponding slave channel is at the peak of a triangular wave
RDC.RDCm	O: Channel is not monitored for an INTTAUBnIm signal that is used as the simultaneous rewrite trigger. If TAUBnRDS.RDSm = 0, the master channel is monitored for the simultaneous rewrite trigger regardless of the value of this bit.

# (7) Operating procedure for Triangle PWM Output Function with Dead Time

Table 14-134 Operating procedure for Triangle PWM Output Function with Dead Time (1/2)

	Operation	Status of TAUBn
	Master channel: set the TAUBnCMORm and TAUBnCMURm registers and the channel output mode as described in 4 "Register settings for the master channel" on page 652	Channel operation is stopped.  (A clock is supplied, and a small amount of power is consumed.)
annel setting	Slave channel 2: set the TAUBnCMORm and TAUBnCMURm registers and the channel output mode as described in 5 "Register settings for slave channel 2" on page 654	
Initial channel	Slave channel 3: set the TAUBnCMORm and TAUBnCMURm registers and the channel output mode as described in 6 "Register settings for slave channel 3" on page 656	
	Set the values of the TAUBnCDRm registers of all channels	

Table 14-134 Operating procedure for Triangle PWM Output Function with Dead Time (2/2)

		Operation	Status of TAUBn
Restart	Start operation	Set TAUBnTS.TSm of the master and slave channels to 1 simultaneously.  TAUBnTS.TSm is a trigger bit, so it is automatically cleared to 0.	TAUBnTE.TEm (master and slave channels) is set to 1 and the counters of the master and slave channels start.  INTTAUBnIm is generated on the master channel., depending on the setting of TAUBnCMORm.MD0.
	During operation	TAUBnCDRm can be changed at any time. TAUBnCNTm and TAUBnRSF.RSFm can be read at any time.  TAUBnRDT.RDTm can be changed during operation.	TAUBnCNTm of the master channel and slave channel 2 load TAUBnCDRm and count down. When the counter of the master channel reaches 0000 <sub>H</sub> :  • INTTAUBnIm (master) is generated  • TAUBnCNTm (master) reloads the TAUBnCDRm value and continues count operation  • TAUBnCNTm (slave 2) reloads the TAUBnCDRm value or counts in the reverse direction When TAUBnCNTm (slave 2) reaches 0001 <sub>H</sub> :  • INTTAUBnIm (slave 2) is generated  • TAUBnTTOUTm is reset (TAUBnTOL.TOLm = 0)  • TAUBnCNTm of slave channel 3 reloads the TAUBnCDRm value and counts down When TAUBnCNTm of slave channel 3 = 0000 <sub>H</sub> :  • INTTAUBnIm is generated  • TAUBnTTOUTm is set (TAUBnTOL.TOLm = 0) Whether TAUBnTTOUTm (slave 2 and 3) are set/ reset with INTTAUBnIm (slave 2) simultaneously or after dead time has elapsed depends on the settings in TAUBnTDL.TDLm and TAUBnTOL.TOLm (refer to Table 14-121 "Behavior of TAUBnTTOUTm when an interrupt occurs on slave channel 2" on page 649).
	Stop operation	Set TAUBnTT.TTm of the master and slave channels to 1 simultaneously.  TAUBnTT.TTm is a trigger bit, so it is automatically cleared to 0.	TAUBnTE.TEm is cleared to 0 and the counter stops.  TAUBnCNTm and TAUBnTTOUTm stop and retain their current values.  When TAUBnTOE.TOEm is 0, TAUBnTTOUTm of slave channels 2 and 3 is initialized to the value set by TAUBnTO.TOm.

### (8) Specific timing diagrams

### (a) Duty cycle = 0 %

The following settings apply to the diagram below:

- · Slave channel 2:
  - Positive logic (TAUBnTOL.TOLm = 0)
- · Slave channel 3:
  - Negative logic (TAUBnTOL.TOLm = 1)




Figure 14-91 TAUBnCDRm (slave) ≥ TAUBnCDRm (master) + 1

 If TAUBnCDRm (slave 2) ≥ TAUBnCDRm (master) the counter of slave channel cannot reach 0000<sub>H</sub> during counting down. Therefore TAUBnTTOUTm cannot toggle, i.e. it remains at its initial state. The interrupt from slave channel 2 occurs during count up, therefore it is a reset signal.

#### (b) Duty cycle = 100 %

- · Slave channels 2:
  - Positive logic (TAUBnTOL.TOLm = 0)
- · Slave channels 3:
  - Negative logic (TAUBnTOL.TOLm = 1)




Figure 14-92 TAUBnCDRm (slave) =  $0000_H$ 

- If TAUBnCDRm (slave 2) = 0000<sub>H</sub> the counter of slave channel cannot reach 0001<sub>H</sub> while counting up and therefore cannot generate an INTTAUBnIm while counting up.
  - The set conditions for a channel in which TAUBnTDL.TDLm = 0 are met after dead time has elapsed. TAUBnTTOUTm toggles but remains in the new state because the reset conditions never occur for such a channel.
  - Slave channel 3 in the diagram above is set when the counter starts.
     However, the reset conditions for a channel in which
     TAUBnTDL.TDLm = 1 never occur so TAUBnTTOUTm remains in its initial state for such a slave channel. In slave 3 in the diagram above, the initial state is high because TAUBnTOL.TOLm = 1.

## (c) TAUBnTTOUTm (slave 2) = 0 % and TAUBnTTOUTm (slave 3) > 0 %

- · Slave channel 2:
  - Positive logic (TAUBnTOL.TOLm = 0)
- · Slave channel 3:
  - Negative logic (TAUBnTOL.TOLm = 1)





Figure 14-93 TAUBnCDRm (master) =  $0005_H$ , TAUBnCDRm (slave 2) =  $0005_H$ , TAUBnCDRm (slave 3) =  $0004_H$ 

- When the counter of slave channel 2 reaches 0000<sub>H</sub>, INTTAUBnIm (slave 2) is generated. The counter of slave channel 3 starts to count down.
- If another INTTAUBnIm (slave 2) is generated while the counter of slave channel 3 is still counting down, the value of TAUBnCDRm (slave 3) is reloaded and the counter restarts counting down from this value.
- In the diagram above, the first interrupt on channel 2 occurs while the counter is counting down, and the second whilst it is counting up.
- After the first interrupt, a slave for which TAUBnTDL.TDLm = 0 waits for dead time to elapse before setting. However, before the dead time has elapsed, another interrupt occurs on slave 2, this time while the counter is counting up. This acts as a reset signal, meaning that a channel for which TAUBnTDL.TDLm = 0 always remains inactive.
- TAUBnTTOUTm of a slave channel for which TAUBnTDL.TDLm = 1 is set and reset as normal when the corresponding INTTAUBnIm is generated.

#### (d) TAUBnTTOUTm (slave 2) > 0 % and TAUBnTTOUTm (slave 3) = 100 %

- · Slave channel 2:
  - Positive logic (TAUBnTOL.TOLm = 0)
- Slave channel 3:
  - Negative logic (TAUBnTOL.TOLm = 1)



**Figure 14-94** TAUBnCDRm (master) =  $0005_{H}$ , TAUBnCDRm (slave 2) =  $0002_{H}$ , TAUBnCDRm (slave 3) =  $0004_{H}$ PWM signal width (negative phase) ≥ Carrier cycle

Feb 28, 2013

- After the second interrupt, a slave for which TAUBnTDL.TDLm = 1 waits for dead time to elapse before resetting. However, before the dead time has elapsed, another interrupt occurs on slave 2, this time while the counter is counting up. This acts as a set signal, meaning that a channel for which TAUBnTDL.TDLm = 1 always remains active.
- TAUBnTTOUTm of a slave channel for which TAUBnTDL.TDLm = 0 is set and reset as normal when the corresponding INTTAUBnIm is generated.

### (e) Inhibited INTTAUBnIm to set TAUBnTTOUTm positive phase period

- Slave channel 2:
  - Positive logic (TAUBnTOL.TOLm = 0)
- Slave channel 3:
  - Negative logic (TAUBnTOL.TOLm = 1)




Figure 14-95 TAUBnCDRm (master) =  $0005_{H}$ , TAUBnCDRm (slave 2) =  $0005_{H}$ , TAUBnCDRm (slave 3) =  $0001_{H}$  PWM signal width (positive phase) = 0

- The counter of slave channel 3 reaches 0000<sub>H</sub> and generates an INTTAUBnIm to set the TAUBnTTOUTm of slave channel for which TAUBnTDL.TDLm = 0 (slave channel 2 in this example).
- If channel 2 generates an INTTAUBnIm to reset TAUBnTTOUTm simultaneously, this reset signal has priority (assuming TAUBnTOL.TOLm = 0, otherwise the set signal has priority).
- Therefore, TAUBnTTOUTm of a slave channel for which TAUBnTDL.TDLm = 0 remains in its initial state.

### (f) Inhibited INTTAUBnIm to set TAUBnTTOUTm negative phase period

- · Slave channel 2:
  - Positive logic (TAUBnTOL.TOLm = 0)
- · Slave channel 3:
  - Negative logic (TAUBnTOL.TOLm = 1)




Figure 14-96 TAUBnCDRm (master) =  $0005_{H}$ , TAUBnCDRm (slave 2) =  $0001_{H}$ , TAUBnCDRm (slave 3) =  $0001_{H}$  PWM signal width (negative phase) = carrier cycle

- The counter of slave channel 3 reaches 0000<sub>H</sub> and generates an INTTAUBnIm to set the TAUBnTTOUTm of slave channel for which TAUBnTDL.TDLm = 1 (slave 3 in this example).
- If channel 2 generates an INTTAUBnIm to reset TAUBnTTOUTm simultaneously, the set signal has priority (assuming TAUBnTOL.TOLm = 1, otherwise the reset signal has priority).
- Therefore, TAUBnTTOUTm of slave channel for which TAUBnTDL.TDLm = 1 remains in its initial state.

# 14.21.3 AD Conversion Trigger Output Function Type 2

#### (1) Overview

**Summary** 

This function is identical to 14.21.1 "Triangle PWM Output Function" on page 636 except that TAUBnTTOUTm is not output.

This is achieved by setting the channel output mode of the slave to Direct Channel Output Mode.

#### (2) Block diagram and general timing diagram




Figure 14-97 Block diagram for AD Conversion Trigger Output Function Type 2

The following settings apply to the general timing diagram:

- Master channel
  - INTTAUBnIm is generated at operation start (TAUBnCMORm.MD0 = 1)




Figure 14-98 General timing diagram for AD Conversion Trigger Output Function Type 2

# 14.22 Registers

This section contains a description of all the registers of the 16-bit Timer Array Unit B.

# 14.22.1 TAUBn registers overview

The TAUBn is controlled and operated by the registers in the following table. Where there is one register per channel, this is indicated by an "m", where m runs from 0 to 15.

Table 14-135 TAUBn registers overview

Register name	Shortcut	Address
TAUBn prescaler registers		
TAUBn prescaler clock select register	TAUBnTPS	<taubn_base> + 240<sub>H</sub></taubn_base>
TAUBn control registers		
TAUBn channel data register m	TAUBnCDRm	<taubn_base> + m × 4<sub>H</sub></taubn_base>
TAUBn channel counter register m	TAUBnCNTm	<taubn_base> + 80<sub>H</sub> + m × 4<sub>H</sub></taubn_base>
TAUBn channel mode OS register m	TAUBnCMORm	<taubn_base> + 200<sub>H</sub> + m × 4<sub>H</sub></taubn_base>
TAUBn channel mode user register m	TAUBnCMURm	<taubn_base> + C0<sub>H</sub> + m × 4<sub>H</sub></taubn_base>
TAUBn channel status register m	TAUBnCSRm	<taubn_base> + 140<sub>H</sub> + m × 4<sub>H</sub></taubn_base>
TAUBn channel status clear trigger register m	TAUBnCSCm	<taubn_base> + 180<sub>H</sub> + m × 4<sub>H</sub></taubn_base>
TAUBn channel start trigger register	TAUBnTS	<taubn_base> + 1C4<sub>H</sub></taubn_base>
TAUBn channel enable status register	TAUBnTE	<taubn_base> + 1C0<sub>H</sub></taubn_base>
TAUBn channel stop trigger register	TAUBnTT	<taubn_base> + 1C8<sub>H</sub></taubn_base>
TAUBn output registers		
TAUBn channel output enable register	TAUBnTOE	<taubn_base> + 5C<sub>H</sub></taubn_base>
TAUBn channel output register	TAUBnTO	<taubn_base> + 58<sub>H</sub></taubn_base>
TAUBn channel output mode register	TAUBnTOM	<taubn_base> + 248<sub>H</sub></taubn_base>
TAUBn channel output configuration register	TAUBnTOC	<taubn_base> + 24C<sub>H</sub></taubn_base>
TAUBn channel output active level register	TAUBnTOL	<taubn_base> + 040<sub>H</sub></taubn_base>
TAUBn channel dead time output enable register	TAUBnTDE	<taubn_base> + 250<sub>H</sub></taubn_base>
TAUBn channel dead time output level register	TAUBnTDL	<taubn_base> + 54<sub>H</sub></taubn_base>
TAUBn reload data registers		
TAUBn channel reload data enable register	TAUBnRDE	<taubn_base> + 260<sub>H</sub></taubn_base>
TAUBn channel reload data mode register	TAUBnRDM	<taubn_base> + 264<sub>H</sub></taubn_base>
TAUBn channel reload data control CH select register	TAUBnRDS	<taubn_base> + 268<sub>H</sub></taubn_base>
TAUBn channel reload data control register	TAUBnRDC	<taubn_base> + 26C<sub>H</sub></taubn_base>
TAUBn channel reload data trigger register	TAUBnRDT	<taubn_base> + 44<sub>H</sub></taubn_base>
TAUBn channel reload status register	TAUBnRSF	<taubn_base> + 48<sub>H</sub></taubn_base>
TAUBn emulation register		
TAUBn emulation register	TAUBnEMU	<taubn_base> + 290<sub>H</sub></taubn_base>

<TAUBn\_base> The <TAUBn\_base> addresses of the registers are defined in the first section of this chapter under the keyword "Register addresses".

# 14.22.2 TAUBn prescaler registers details

## (1) TAUBnTPS - TAUBn prescaler clock select register

This register specifies the PCLK prescalers for clocks CK0, CK1, CK2, and CK3 for all channels.

**Access** This register can be read/written in 16-bit units.

Address <TAUBn\_base> + 240<sub>H</sub>

Initial Value FFFF<sub>H</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PRS3[3:0]					PRS	2[3:0]			PRS	1[3:0]			PRS	0[3:0]	
R/W	R/M	R/M	R/M	R/M	R/M	R/M	R/M	R/M	R/M	R/M	R/M	R/M	R/M	R/M	R/W

Table 14-136 TAUBnTPS register contents (1/2)

Bit position	Bit name	Function	
15 to 12	PRS3[3:0]	Specifies the CK3 clock.	
		PRS3[3:0]	CK3 clock
		0000 <sub>B</sub>	PCLK/2 <sup>0</sup>
		0001 <sub>B</sub>	PCLK/2 <sup>1</sup>
		0010 <sub>B</sub>	PCLK/2 <sup>2</sup>
		0011 <sub>B</sub>	PCLK/2 <sup>3</sup>
		1110 <sub>B</sub>	PCLK/2 <sup>14</sup>
		1111 <sub>B</sub>	PCLK/2 <sup>15</sup>
		These bits can only be rewritten when all of (TAUBnTE.TEm = 0).	counters using CK3 are stopped
11 to 8	PRS2[3:0]	Specifies the CK2 clock.	
		PRS2[3:0]	CK2 clock
		0000 <sub>B</sub>	PCLK/2 <sup>0</sup>
		0001 <sub>B</sub>	PCLK/2 <sup>1</sup>
		0010 <sub>B</sub>	PCLK/2 <sup>2</sup>
		0011 <sub>B</sub>	PCLK/2 <sup>3</sup>
		1110 <sub>B</sub>	PCLK/2 <sup>14</sup>
		1111 <sub>B</sub>	PCLK/2 <sup>15</sup>
		These bits can only be rewritten when all of (TAUBnTE.TEm = 0).	counters using CK2 are stopped

Table 14-136 TAUBnTPS register contents (2/2)

Bit position	Bit name	Function	
7 to 4	PRS1[3:0]	Specifies the CK1 clock.	
		PRS1[3:0]	CK1 clock
		0000 <sub>B</sub>	PCLK/2 <sup>0</sup>
		0001 <sub>B</sub>	PCLK/2 <sup>1</sup>
		0010 <sub>B</sub>	PCLK/2 <sup>2</sup>
		0011 <sub>B</sub>	PCLK/2 <sup>3</sup>
		1110 <sub>B</sub>	PCLK/2 <sup>14</sup>
		1111 <sub>B</sub>	PCLK/2 <sup>15</sup>
		These bits can only be rewritten when all of (TAUBnTE.TEm = 0).	counters using CK1 are stopped
3 to 0	PRS0[3:0]	Specifies the CK0 clock.	
		PRS0[3:0]	CK0 clock
		0000 <sub>B</sub>	PCLK/2 <sup>0</sup>
		0001 <sub>B</sub>	PCLK/2 <sup>1</sup>
		0010 <sub>B</sub>	PCLK/2 <sup>2</sup>
		0011 <sub>B</sub>	PCLK/2 <sup>3</sup>
		1110 <sub>B</sub>	PCLK/2 <sup>14</sup>
		1111 <sub>B</sub>	PCLK/2 <sup>15</sup>
		These bits can only be rewritten when all (TAUBnTE.TEm = 0).	counters using CK0 are stopped

**Note** The TAUBn clock input PCLK is specified in the first section of this chapter under the keyword "Clock supply".

# 14.22.3 TAUBn control registers details

### (1) TAUBnCDRm - TAUBn channel data register

This register functions either as a compare register or as a capture register, depending on the operation mode specified in TAUBnCMORm.MD[4:0].

Access This register can be read/written in 16-bit units.

- In capture mode, only reading is possible. Write operation is ignored.
- In compare mode, reading and writing is possible.

Address <TAUBn\_base> + 0<sub>H</sub> + m × 4<sub>H</sub>

Initial Value 0000<sub>H</sub>

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		CDR[15:0]														
,	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 14-137 TAUBnCDRm register contents

Bit position	Bit name	Function
15 to 0	CDR[15:0]	Data register for the capture/compare value.

#### (2) TAUBnCNTm - TAUBn channel counter register

This register is the channel m counter register.

Access This register can be read in 16-bit units.

Address <TAUBn\_base> +  $80_H$  + m ×  $4_H$ 

Initial Value 0000<sub>H</sub> or FFFF<sub>H</sub> The initial value depends on the operation mode, see *Table* 

14-139 "TAUBnCNTm read values after the counter is re-enabled" on

page 676.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								CNT	[15:0]							
,	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Table 14-138 TAUBnCNTm register contents

Bit position	Bit name	Function
15 to 0	CNT[15:0]	16-bit counter value.

The read value depends on the counter, the operation mode change, and the values of the TAUBnTS.TSm and TAUBnTT.TTm bits.

The *initial* counter read value depends on the operation mode and how the counter was stopped:

- by a reset
- by a counter stop trigger (TAUBnTT.TTm = 1)

The following table lists the initial counter read values after the counter has stopped (TAUBnTE.TEm= 0) and re-enabled (TAUBnTS.TSm = 1).

The table also contains the counter read value one count after the counter is enabled (TAUBnTS.TSm = 1) for modes where the counter waits for a start trigger.

Table 14-139 TAUBnCNTm read values after the counter is re-enabled

Mode name	Count method	TAUBnCNTm value					
Wode name	(up/down)	After reset	After stop trigger	After one count			
Interval Timer mode	Count down	FFFF <sub>H</sub>	Stop value	_			
Judge mode	Count down	FFFF <sub>H</sub>	Stop value	_			
Capture mode	Count up	0000 <sub>H</sub>	Stop value	_			
Event Count mode	Count down	FFFF <sub>H</sub>	Stop value	_			
One Count mode	Count down	FFFF <sub>H</sub>	Stop value	FFFF <sub>H</sub>			
Capture & One Count mode	Count up	0000 <sub>H</sub>	Stop value	Captured value + 1 (TAUBnCDRm)			
Judge & One Count mode	Count down	FFFF <sub>H</sub>	Stop value	TAUBnCNTm value - 1			
Up Down Count mode	Count up/down	FFFF <sub>H</sub>	Stop value	_			
Pulse One Count mode	Count down	FFFF <sub>H</sub>	Stop value	0000 <sub>H</sub>			
Count Capture Mode	Count up	0000 <sub>H</sub>	Stop value	_			
Gate Count Mode	Count down	FFFF <sub>H</sub>	Stop value	Stop value			
Capture & Gate Count Mode	Count up	0000 <sub>H</sub>	Stop value	Stop value			

**Note** If the operation mode is changed while the counter is stopped, the initial counter value after counter restart is undefined. The operation mode is changed by register TAUBnCMORm.MD[4:0].

# (3) TAUBnCMORm - TAUBn channel mode OS register

This register controls channel m operation. It specifies, for example, the operation clock, count clock, and master/slave function.

Access This register can be read/written in 16-bit units. It can only be written when the

counter is stopped (TAUBnTE.TEm = 0).

Address <TAUBn\_base> +  $200_H$  + m ×  $4_H$ 

Initial Value 0000<sub>H</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CKS	[1:0]	_	CCS0	MAS		STS[2:0	)]	COS	[1:0]	_			MD[4:0	]	
R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R/W	R/W	R/W	R/W	R/W

Table 14-140 TAUBnCMORm register contents (1/3)

Bit position	Bit name	Function								
15,14	CKS[1:0]	Selects the operation clock. The operation clock is used for the TAUBnTTINm input edge detection circuit. It can also be used as the count clock depending on bit TAUBnCMORm.CCS0.								
		CKS1	CKS0	Selected operation clock						
		0	0	СКО						
		0	1	CK1						
		1	0	CK2						
		1	1	CK3						
12	CCS0	Selects the count clock for TAUBnCNTm counter: 0: Operation clock as specified by TAUBnCMORm.CKS[1:0] 1: Valid edge of TAUBnTTINm input signal								
11	MAS	Specifies the channel as master or slave channel during synchronous channel operation: 0: Slave 1: Master This bit is only valid for even channels (CHm_even). For odd channels (CHm_odd), it is fixed to 0.								

Table 14-140 TAUBnCMORm register contents (2/3)

Bit position	Bit name	Function							
10 to 8	STS[2:0]	Selects the	e externa	l start trig	ıger:				
		STS2	STS1	STS0		Description			
		0	0	0	Software trigger				
		0	0	1		AUBnTTINm input signal. S[1:0] specifies the valid edge.			
		0	1	0	•	AUBnTTINm input signal is d the reverse edge is the stop			
		0	1	1	Setting prohibited				
		1	0	0	INTTAUBnI of the	master channel			
		1	0	1	INTTAUBnI of the regardless of the m	upper channel (m-1), naster setting			
		1	1	0	Dead-time output s TAUBnTTOUTm g	signal TAUBnTTDL of the eneration unit			
		1	1	1	Up/down output trighthe master channe	gger signal TAUBnTUDSm of l.			
7, 6	COS[1:0]	COS[1:0]	COS[1:0]	COS[1:0]	TAUBnCS These bits	Rm.OVF are only	of chann valid if ch	el m are updated. nannel m is in captur	
		COS1	COS0	Ca	pture register	TAUBnCSRm.OVF			
		0	0		d upon detection of nTTINm input valid	Updated (cleared or set) upon detection of a TAUBnTTINm input valid edge:  If a counter overflow has occurred since the last valid edge detection, TAUBnCSRm.OVF is set.  If no counter overflow has occurred since the last valid edge detection, TAUBnCSR.OVF is cleared.			
		0	1			Set upon counter overflow and cleared by a CPU instruction.			
		1	0		d upon detection of nTTINm input valid	Not set.			
		1	1	edge an overflow  TAUE valid value TAUE  Overflow writte The rinput	d upon counter	Set upon counter overflow and cleared by a CPU instruction.			

Table 14-140 TAUBnCMORm register contents (3/3)

Bit position	Bit name	Functio	n						
4 to 0 MD[4:0]		Specifies the operation mode.							
		MD4	4 MD3	MD2	MD1	MD0	Description		
		0	0	0	0	1/0	Interval Timer mode		
		0	0	0	1	1/0	Judge mode		
		0	0	1	0	1/0	Capture mode		
		0	0	1	1	0	Event Count mode		
		0	1	0	0	1/0	One Count mode		
		0	1	0	1	1/0	Setting prohibited		
		0	1	1	0	0	Capture & One Count mode		
		0	1	1	1	1/0	Judge & One Count mode		
		1	0	0	0	0	Setting prohibited		
		1	0	0	1	0	Up Down Count mode		
		1	0	1	0	1/0	Pulse One Count mode		
		1	0	1	1	1/0	Count Capture mode		
		1	1	0	0	0	Gate Count mode		
		1	1	0	1	0	Capture & Gate Count mode		

Mode	Role of the MD0 bit
Interval Timer mode Capture mode Count Capture mode	Specifies whether an INTTAUBnIm is generated when the counter is triggered: 0: No INTTAUBnIm generated 1: INTTAUBnIm generated
Event Count mode Up Down Count mode	This bit must be set to 0: 0: No INTTAUBnIm generated when the counter is triggered 1: —
One Count mode Gate Count mode	Enables/disables start trigger detection during counting:  0: Disabled  1: Enabled INTTAUBnIm and TAUBnTTOUTm are not output when the counter is triggered.
Pulse One Count mode	Enables/disables start trigger detection during counting: 0: Disabled 1: Enabled INTTAUBnIm and TAUBnTTOUTm are output when the counter is triggered.
Capture & One Count mode Capture & Gate Count mode	This bit must be set to 0:  0: No INTTAUBnIm generated when the counter is triggered. Start trigger is disabled during counting.  1: —
Judge mode Judge One Count mode	Specifies when INTTAUBnIm is generated: 0: When TAUBnCNTm ≤ TAUBnCDRm 1: When TAUBnCNTm > TAUBnCDRm

## (4) TAUBnCMURm - TAUBn channel mode user register

This register specifies the type of valid edge detection used for the TAUBnTTINm input.

Access This register can be read/written in 8-bit units.

<TAUBn\_base> + C0<sub>H</sub> + m × 4<sub>H</sub> **Address** 

**Initial Value**  $00_{H}$ 



Table 14-141 TAUBnCMURm register contents

Bit position	Bit name	Fι	ınction							
1, 0	1, 0 TIS[1:0]		Specifies the valid edge of the TAUBnTTINm input:							
			TIS1	TIS0	Description					
			0	0	Falling edge					
			0	1	Rising edge					
			1	0	Rising and falling edges (low-width measurement selection). Start trigger: falling edge Stop trigger (capture): rising edge					
			1	1	Rising and falling edges (high-width measurement selection). Start trigger: rising edge Stop trigger (capture): falling edge This setting is only valid if the start trigger selection is set to TAUBnCMORm.STS[2:0] = 010 <sub>B</sub>					
			010 <sub>B</sub> , set TA	AUBnCMUR	ng edges when TAUBnCMORm.STS[2:0] is not set to m.TIS[1:0] = 10 <sub>B</sub> .  BnTTINm input signals is performed based on the l by TAUBnCMORm.CKS[1:0].					

## (5) TAUBnCSRm - TAUBn channel status register

This register indicates the count direction and the overflow status of channel m's counter.

Access This register can be read in 8-bit units.

Address <TAUBn\_base> + 140<sub>H</sub> + m × 4<sub>H</sub>

Initial Value 00<sub>H</sub>




Table 14-142 TAUBnCSRm register contents

Bit position	Bit name	Function
1	CSF	Indicates the count direction:  0: Counts up 1: Counts down The read value of this bit is only valid in the following mode:  • Up Down Count mode For channel 0 this bit is fixed to 0.
0	OVF	Indicates the counter overflow status:  0: No overflow occurred 1: Overflow occurred This bit is only used in the following modes:  • Capture mode • Capture & One Count mode • Count Capture mode • Capture & Gate Count mode  The function of this bit depends on the setting of control bits TAUBnCMORm.COS[1:0].  OVF is not be set when TAUBnCMORm.COS[1:0] = 10 <sub>B</sub> .

### (6) TAUBnCSCm - TAUBn channel status clear register

This register is a trigger register for clearing the overflow flag TAUBnCSRm.OVF of a channel m.

Access This register can be written in 8-bit units. It is always read as 0000<sub>H</sub>.

Address <TAUBn\_base> + 180<sub>H</sub> + m × 4<sub>H</sub>

Initial Value 00<sub>H</sub>




Table 14-143 TAUBnCSCm register contents

Bit position	Bit name	Function
0	CLOV	0: No function 1: Clears the overflow flag TAUBnCSRm.OVF

#### (7) TAUBnTS - TAUBn channel start trigger register

This register enables the counter for each channel.

Access This register can be written in 16-bit units. It is always read as 0000<sub>H</sub>.

Address <TAUBn\_base> + 1C4<sub>H</sub>

Initial Value 0000<sub>H</sub>




Table 14-144 TAUBnTS register contents

Bit position	Bit name	Function
15 to 0	TSm	Enables the counter for channel m:  0: No function  1: Enables the counter and sets TAUBnTE.TEm = 1. When the counter is enabled, this bit immediately returns to 0.  TAUBnTE.TEm = 1 only <i>enables</i> counter. Whether the counter <i>starts</i> depends on the selected operation mode.

### (8) TAUBnTE - TAUBn channel enable status register

This register indicates whether counter is enabled or disabled.

Access This register can be read in 16-bit units.

Address <TAUBn\_base> + 1C0<sub>H</sub>

Initial Value 0000<sub>H</sub>

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TE															
	15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
,	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Table 14-145 TAUBnTE register contents

Bit position	Bit name	Function
15 to 0	TEm	Indicates whether counter for channel m is enabled or disabled:  0: Counter disabled  1: Counter enabled  Setting TAUBnTS.TSm to 1 or trigger input detection TAUBnTSSTm = 1 sets this bit to 1.  Setting TAUBnTT.TTm to 1 resets this bit to 0.

### (9) TAUBnTT - TAUBn channel stop trigger register

This register stops the counter for each channel.

Access This register can be written in 16-bit units. It is always read as 0000<sub>H</sub>.

Address <TAUBn\_base> + 1C8<sub>H</sub>

Initial Value 0000<sub>H</sub>




Table 14-146 TAUBnTT register contents

Bit position	Bit name	Function
15 to 0	TTm	Stops the counter of channel m:  0: No function  1: Stops the counter and sets TAUBnTE.TEm = 0. When the counter has stopped, this bit immediately returns to 0.  TAUBnCNTm stops counting and TAUBnCNTm, TAUBnTO.TOm, and TAUBnTTOUTm all retain the values they had before the counter was stopped.

# 14.22.4 TAUBn output registers details

### (1) TAUBnTOE - TAUBn channel output enable register

This register enables and disables Direct Channel Output Mode.

Access This register can be read/written in 16-bit units.

Address <TAUBn\_base> + 5C<sub>H</sub>

Initial Value 0000<sub>H</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OE 15				TOE 11									TOE 02		TOE 00
 13 R/W	R/W	R/W	R/W	R/W	l .	R/W	l .		R/W	R/W	R/W				R/W

Table 14-147 TAUBnTOE register contents

Bit position	Bit name	Function
15 to 0	TOEm	Enables/disables Direct Channel Output Mode:  0: Enables Direct Channel Output Mode (TAUBnTTOUT m output is controlled by the application software)  1: Disables Direct Channel Output Mode (TAUBnTTOUT m output is controlled by the timer)

### (2) TAUBnTOM - TAUBn channel output mode register

This register specifies the output mode of each channel.

Access This register can be read/written in 16-bit units. It can only be written when the

counter is stopped (TAUBnTE.TEm = 0).

Address <TAUBn\_base> + 248<sub>H</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TOM	TOM	TOM	TOM	TOM	_	_	_			TOM		TOM	TOM	_	TOM
15	14	13	12	11	10	09	80	07	06	05	04	03	02	01	00
R/M	R/M	R/M	R/M	R/M	R/M	R/M	R/M	R/M	R/M	R/M	R/M	R/M	R/M	R/M	R/W

Table 14-148 TAUBnTOM register contents

Bit position	Bit name	Function
15 to 0	TOMm	Specifies the timer controlled channel output mode, if Direct Channel Output Mode is disabled (TAUBnTOE.TOEm = 1):  0: Independent Channel Output Mode  1: Synchronous Channel Output Mode The output mode depends on several channel output control bits, as can be seen in Table 14-16 "Channel output modes" on page 490.

# (3) TAUBnTOC - TAUBn channel output configuration register

This register specifies the output mode of each channel in combination with TAUBnTOMm.

This register can be read/written in 16-bit units. It can only be written when the Access

counter is stopped (TAUBnTE.TEm = 0).

<TAUBn\_base> + 24C<sub>H</sub> **Address** 

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TOC	TOC	TOC	TOC	TOC	TOC	TOC	TOC	TOC	TOC	TOC	TOC	TOC	TOC	TOC	TOC
15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 14-149 TAUBnTOC register contents

Bit position	Bit name	Function							
15 to 0	TOCm	0: Operation mod	pecifies the output mode: 0: Operation mode 1 1: Operation mode 2 he output mode also depends on TAUBnTOM.TOMm, as can be seen in the sollowing table.						
		TOMm	TOCm	Description					
		0	0	Toggle mode: TAUBnTTOUTm toggles when INTTAUBnIm occurs.					
			1	Set/reset mode: TAUBnTTOUTm set when INTTAUBnIm occurs upon count start and reset when INTTAUBnIm occurs due to detection of a match between TAUBnCNTm and TAUBnCDRm, or, in One-Shot Pulse Output Function when the counter is 0.					
		1	0	Synchronous Channel Operation Mode 1: TAUBnTTOUTm set when INTTAUBnI occurs on the master channel and reset when INTTAUBnI occurs on the slave channel.					
			1	Synchronous Channel Operation Mode 2: TAUBnTTOUTm set when INTTAUBnIm occurs while the slave channel is counting down and reset when INTTAUBnIm occurs while the slave channel is counting up.					

# (4) TAUBnTDE - TAUBn channel dead time output enable register

This register enables/disables dead time operation for each channel.

Access This register can be read/written in 16-bit units. It can only be written when the

counter is stopped (TAUBnTE.TEm = 0).

Address <TAUBn\_base> + 250<sub>H</sub>

Initial Value 0000<sub>H</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TDE	TDE	TDE	TDE	TDE	TDE	TDE	TDE	TDE	TDE	TDE	TDE	TDE	TDE	TDE	TDE
15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
R/M	R/M	R/M	R/M	R/M	R/M	R/M	R/M	R/M	R/M	R/M	R/M	R/M	R/M	R/M	R/W

Table 14-150 TAUBnTDE register contents

Bit position	Bit name	Function
15 to 0	TDEm	Enables/disables dead time control operation of channel m:  0: Disables dead time operation  1: Enables dead time operation  The same settings must be set for the even and the odd slave channel that comprise a set.  These bits only apply when:  TAUBnTOE.TOEm, TAUBnTOM.TOMm, and TAUBnTOC.TOCm = 1.

# (5) TAUBnTDL - TAUBn channel dead time output level register

This register selects the phase period to which dead time is added.

Access This register can be read/written in 16-bit units.

Address <TAUBn\_base> + 54<sub>H</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TDL 15	TDL 14	TDL 13	TDL 12	TDL 11	TDL 10	TDL 09	TDL 08	TDL 07	TDL 06	TDL 05	TDL 04	TDL 03	TDL 02	TDL 01	TDL 00
DAM	D/M	D/M	D/M	DAM	D/M	DAM	D/M								

Table 14-151 TAUBnTDL register contents

Bit position	Bit name	Function
15 to 0	TDLm	Selects the phase period to which dead time is added:  0: Positive phase period  1: Negative phase period  These bits only apply when:  • TAUBnTOE.TOEm, TAUBnTOM.TOMm, TAUBnTOC.TOCm, and TAUBnTDE.TDEm = 1.

# 14.22.5 TAUBn channel output level registers details

### (1) TAUBnTO - TAUBn channel output register

This register specifies and reads the level of TAUBnTTOUTm.

Access This register can be read/written in 16-bit units.

Address <TAUBn\_base> + 58<sub>H</sub>

Initial Value 0000<sub>H</sub>

15 14 13 12 10 7 6 0 11 9 8 5 3 2 1 TO10 TO09 TO07 TO06 TO05 TO04 TO01 TO15 TO14 TO13 TO12 TO11 TO08 TO03 TO02 TO00 R/W 
Table 14-152 TAUBnTO register contents

Bit position	Bit name	Function
15 to 0	TOm	Specifies/reads the level of TAUBnTTOUTm:  0: Low  1: High  Only TOm bits for which Independent Channel Output function is disabled  (TAUBnTOEm = 0) can be written.

### (2) TAUBnTOL - TAUBn channel output level register

This register specifies the output logic of the channel output bit (TAUBnTO.TOm).

Access This register can be read/written in 16-bit units.

Address <TAUBn\_base> + 040<sub>H</sub>

Initial Value 0000<sub>H</sub>

14 15 13 12 11 10 9 8 7 6 5 3 2 1 0 TOL 00 15 14 13 12 11 10 09 80 07 06 05 04 03 02 01 R/W 
Table 14-153 TAUBnTOL register contents

Bit position	Bit name	Function
15 to 0	TOLm	Specifies the output logic of the channel m output bit (TAUBnTO.TOm):  0: Positive logic (active high)  1: Inverted logic (active low)  These bits apply in all channel output modes except Direct Channel Output Mode and channel output modes with real-time output.

### 14.22.6 TAUBn simultaneous rewrite register details

### (1) TAUBnRDE - TAUBn channel reload data enable register

This register enables and disables simultaneous rewrite of the data register TAUBnCDRm. It also enables simultaneous rewrite of the data register TAUBnTOLm for the PWM output function and the triangle PWM output function.

Access This register can be read/written in 16-bit units. It can only be written when

TAUBnTE.TEm = 0.

Address <TAUBn\_base> + 260<sub>H</sub>

Initial Value 0000<sub>H</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RDE	RDE	RDE	RDE	RDE	RDE	RDE	RDE	RDE	RDE	RDE	RDE	RDE	RDE	RDE	RDE
15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
R/M	R/M	R/M	R/\//	R/M	R/M	R/M	R/M	R/M	R/M	R/\/	R/M	R/M	R/M	R/M	R/M

Table 14-154 TAUBnRDE register contents

Bit position	Bit name	Function
15 to 0	RDEm	Enables/disables simultaneous rewrite of the data register of channel m:  0: Disables simultaneous rewrite  1: Enabled simultaneous rewrite

### (2) TAUBnRDM - TAUBn channel reload data mode register

This register selects when the signal that controls simultaneous rewrite is loaded.

Access This register can be read/written in 16-bit units. It can only be written when

TAUBnTE.TEm = 0.

Address <TAUBn\_base> + 264<sub>H</sub>




Table 14-155 TAUBnRDM register contents

Bit position	Bit name	Function
15 to 0	RDMm	Selects when the signal that triggers simultaneous is generated:  0: When the master channel counter starts counting  1: At the top of a triangle wave cycle  These bits only apply when TAUBnRDE.RDEm = 1 and TAUBnRDS.RDSm = 0.

### (3) TAUBnRDS - TAUBn channel reload data control channel select register

This register selects the control channel for simultaneous rewrite.

Access This register can be read/written in 16-bit or 1-bit units. It can only be written

when TAUBnTE.TEm = 0.

Address <TAUBn\_base> + 268<sub>H</sub>

Initial Value 0000<sub>H</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RDS	RDS	RDS	RDS	RDS	RDS	RDE									
15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
R/M	R/M	P///	R/\/	R/M											

Table 14-156 TAUBnRDS register contents

Bit position	Bit name	Function
15 to 0	RDSm	Specifies which channel is monitored for the simultaneous rewrite trigger:  0: Master channel  1: Another upper channel

# (4) TAUBnRDC - TAUBn channel reload data control register

This register specifies the channel that generates the INTTAUBnIm signal that triggers simultaneous rewrite.

Access This register can be read/written in 16-bit units. It can only be written when

TAUBnTE.TEm = 0

Address <TAUBn\_base> + 26C<sub>H</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RDC	RDC	RDC	RDC	RDC	RDC	RDC	RDC	RDC	RDC	RDC	RDC	RDC	RDC	RDC	RDC
15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
R/\//	R/M														

Table 14-157 TAUBnRDC register contents

Bit position	Bit name	Function
15 to 0	RDCm	Specifies whether the channel is monitored for an INTTAUBnIm signal that is used as the simultaneous rewrite trigger:  0: Channel is not monitored 1: Channel is monitored These bits only apply when TAUBnRDS.RDSm = 1.

# (5) TAUBnRDT - TAUBn channel reload data trigger register

This register triggers the simultaneous rewrite pending state.

Access This register can be written in 16-bit units. It is always read as 0000<sub>H</sub>.

Address <TAUBn\_base> + 044<sub>H</sub>

Initial Value 0000<sub>H</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
															RDT
15	14	13	12	11	10	09			06	05	04	03	02	01	00
W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W

Table 14-158 TAUBnRDT register contents

Bit position	Bit name	Function
15 to 0	RDTm	Triggers the simultaneous rewrite pending state:  0: No function  1: Simultaneous rewrite pending state is triggered. The simultaneous rewrite pending flag (TAUBnRSFm) is set to 1. The system waits for the simultaneous rewrite trigger. TAUBnRDT.RDTm immediately returns to 0.

### (6) TAUBnRSF - TAUBn channel reload status register

This flag register indicates that simultaneous rewrite is possible.

Access This register can be read in 16-bit units.

Address <TAUBn\_base> + 048<sub>H</sub>




Table 14-159 TAUBnRSF register contents

Bit position	Bit name	Function
15 to 0	RSFm	Indicates the simultaneous rewrite status: 0: Simultaneous rewrite disabled 1: Simultaneous rewrite enabled

# 14.22.7 TAUBn emulation register

# (1) TAUBnEMU - TAUB emulation register

This register controls whether the TAUBn can be stopped during emulation, for instance upon a breakpoint hit.

Access This register can be read/written in 8-bit units only when TAUBnTE.TEm = 0.

Address <TAUBn\_base> + 290<sub>H</sub>




Table 14-160 TAUBnEMU register contents

Bit position	Bit name	Function
7	TAUBn SVSDIS	Emulation control 0: TAUBn can be stopped during emulation 1: TAUBn continuous operating during emulation

# **Chapter 15 Timer Array Unit J (TAUJ)**

This chapter contains a generic description of the Timer Array Unit J (TAUJ).

The first section describes all V850E2/Fx4-G specific properties, such as instances, register base addresses, input/output signal names, etc. The subsequent sections describe the features that apply to all implementations.

### 15.1 V850E2/Fx4-G TAUJ Features

Instances This microcontroller has following number of instances of the Timer Array Unit

Table 15-1 Instances of TAUJ

Timer Array Unit J						
Instance	1					
Name	TAUJ0					

Instances index n

Throughout this chapter, the individual instances of a Timer Array Unit J is identified by the index "n" (n = 0), for example, TAUJnTOM for the TAUJn channel output mode register.

Channel index m

The Timer Array Unit J has 4 channels. Throughout this chapter, the individual channels are identified by the index "m" (m = 0 to 3), thus a certain channel is denoted as CHm.

The even numbered channels (m = 0, 2) are denoted as CHm\_even. The odd numbered channels (m = 1, 3) are denoted as CHm\_odd.

Register addresses All TAUJ n register addresses are given as address offsets to the individual base address <TAUJ n\_base>.

The <TAUJ n base> address of each TAUJn are listed in the following table:

Table 15-2 Register base addresses <TAUJn\_base>

TAUJn instance	<taujn_base> address</taujn_base>
TAUJ 0	FF81 1000 <sub>H</sub>

Clock supply All Timer Array Units J provide one clock input.

Table 15-3 TAUJn clock supply

TAUJn instance	TAUJn clock	Connected to
TAUJ0	PCLK	Clock Controller CKSCLK_A03




Figure 15-1 TAUJ clock supply

Interrupts and The Time Array Unit J can generaste the following interrupt and DMA requests: DMA

Table 15-4 TAUJn interrupt and DMA requests

TAUJn signals	Function	Connected to	
TAUJ0:			
INTTAUJ010	Channel 0 interrupt	Interrupt Controller INTTAUJ0I0 <sup>a</sup> DMA Controller trigger 44  Wake-up Sequencer INTTAUJI0	
INTTAUJ011	Channel 1 interrupt	Interrupt Controller INTTAUJ0I1 <sup>a</sup> DMA Controller trigger 45 Wake-up Sequencer INTTAUJI1	
INTTAUJ012	Channel 2 interrupt	Interrupt Controller INTTAUJ0I2 <sup>a</sup> DMA Controller trigger 46 Wake-up Sequencer INTTAUJI2	
INTTAUJ0I3	Channel 3 interrupt	Interrupt Controller INTTAUJ0I3 <sup>ab</sup> DMA Controller trigger 47 TAUB0 TAUB0TTIN0, TAUB0TTIN15 <sup>c</sup>	

a) These interrupts can be used as a wake-up source from any stand-by mode. Refer to the chapter "Stand-by Controller (STBC)" for details.

b) These signals can be used to as a trigger source to start the A/D Converter. Refer to the section "H/W Trigger Expansion" in the chapter "A/D Converter (ADAA)".

c) Refer to section "TAUB Input Selections" in the "Timer Array Unit B (TAUB)" for details.

**TAUJ H/W reset** The Time Array Units J and their registers are initialized by the following reset signal:

Table 15-5 TAUJn reset signal

TAUJn	Reset signal	
TAUJn	Reset Controller SYSRES	

I/O signals The I/O signals of the Timer Array Unit J are listed in the following table.

Table 15-6 TAUJn I/O signals

TAUJ signal	Function	Connected to	
TAUJ0:			
TAUJ0TTIN0 to TAUJ0TTIN3	Channel 0 to 3 input	Port TAUJ0I0 <sup>a</sup> to TAUJ0I3 <sup>a</sup>	
TAUJOTTOUT0 to TAUJOTTOUT3	Channel 0 to 3 output	Port TAUJ000 to TAUJ003	

a) These input signals are passed through a noise filter, refer to the section "Port Filters" in the chapter "Port Functions".

# 15.2 Functional Overview

**Features summary** The TAUJ has the following functions:

- 4 channels
- 32-bit counter and 32-bit data register per channel
- Independent channel operation
- Synchronous channel operation (master and slave operation)
- · Generation of different types of output signal
- Counter can be triggered by external signal
- Interrupt generation

The following figure shows the main components of the TAUJ:




Figure 15-2 Block diagram of the TAUJ

The prefix "TAUJn" has been omitted from the register names for the sake of clarity in the above figure.

### 15.2.1 Terms

In this chapter, the following terms are used:

### Independent / synchronous channel operation

Independent or synchronous channel operation describes the dependency of channels on each other:

- If a channel operates independent of all other channels, this is called independent channel operation.
- If a channel operates depending on other channels, this is called synchronous channel operation.

### · Channel group

In synchronous channel operation, all channels that depend on each other are referred to as a "channel group".

A channel group has one master channel and one or more slave channels.

### Operation mode

An operation mode can be selected for every channel m. The operation mode defines the *basic* operation and features of a channel.

In synchronous channel operation, every channel in the channel group can operate in a different operation mode.

Examples are "Capture Mode", and "Interval Timer Mode".

### · Channel output mode

The channel output mode defines the operation of TAUJnTTOUTm

- of a single channel (independent output operation) or
- of all channels in a channel group (synchronous output operation).

Example: "Independent Channel Output Mode 1"

### · Channel operation function

The channel operation function defines the *complete* function and all features

- of a single channel (independent channel operation) or
- of all channels in a channel group (synchronous channel operation).

It defines the operation mode, start and capture trigger, count clock, and the channel output mode.

Examples are "Interval Timer Function", "TINm Input Position Detection Function", and "TINm Input Period Count Detection Function"

### Upper / lower channel

Depending on the channel number m, a neighboring channel can be referred to as "upper" or "lower" channel:

- Upper channel: Channel with a smaller channel number
- Lower channel: Channel with a higher channel number

### Example:

For channel 2, channel 1 is an upper channel and channel 3 is a lower channel.



# 15.3 Functional Description

The Timer Array Unit J is used to perform various count or timer operations and to output a signal which depends on the result of the operation. It contains one prescaler block for count clock generation and 4 channels, each equipped with a 32-bit counter TAUJnCNTm and a 32-bit data register TAUJnCDRm to hold the start or compare value of the counter.

It also contains several control and status registers.

### Independent and synchronous operation

Every channel can operate in two operation modes, either independently or in combination with other channels (synchronously), i.e. multiple channels depend on each other with one master and one or more slave channels.

When a channel is operated independently, its operation mode and functions are not affected by those of other channels. When a channel is operated synchronously it is either a master or a slave. A master channel can have multiple slaves, and the state of one channel affects that of the other channels. For example, this means that one channel can control when another starts to count, is reset, etc.

The following describes the functional blocks:

### Prescaler block

The prescaler block provides up to 4 clock signals (CK0 to CK3) that can be used as count clocks for all channels.

Count clocks CK0 to CK2 are derived from PCLK by a configurable prescaler division factor of 2<sup>0</sup> to 2<sup>15</sup>. The fourth count clock CK3 can be adjusted more precisely by an additional division factor that is not a power of 2.

Clock and count For every channel, the count clock selector selects which of the following is clock selection used as the clock source:

- One of the clocks CK0 to CK3 (selected by the clock selector)
- INTTAUJnIm from master channel
- Edge detected TAUJnTTINm input signal

### Controller

The controller controls the main operations of the counter:

- Operation mode (selected by bits TAUJnCMORm.MD[4:0])
- Counter start enable (TAUJnTS.TSm) and counter stop (TAUJnTT.TTm) When counter start is enabled, status flag TAUJnTE.TEm is set.

### **Trigger selector**

Depending on the selected operation mode, the counter starts automatically when it is enabled (TAUJnTE.TEm = 1), or it waits for an external start trigger signal. Any of the following signals can be used as the start trigger:

- Synchronous channel start trigger input TAUJnTSSTm
- TAUJnTTINm input valid edge
- INTTAUJnIm from the master channel

Simultaneous rewrite control is a special function that can be used in synchronous operation modes. The data registers of all channels in a channel group can be rewritten at any time. The simultaneous rewrite controller ensures that new data register values of all channels become effective at the same time.

TAUJnTO Controller

The output control of every channel enables the generation of various output signal forms such as PWM signals.

Signals

The TAUJ has various input and output signals. A full list can be found in the first section of this chapter under the keyword "I/O signals".

# 15.4 General Operating Procedure

The following lists the general operation procedure for the TAUJn:

After reset release, the operation of each channel is stopped. Clock supply is started and writing to each register is enabled. All circuits and registers of all channels are initialized. The control register of TAUJnTTOUTm is also initialized and outputs a low level.

- 1. Set the TAUJnTPS and TAUJnBRS registers to specify the clock frequency of CK0 to CK3.
- 2. Configure the desired TAUJn function:
  - Set the operation mode
  - Set the channel output mode
  - Set any other control bits
- Enable the counter by setting the TAUJnTS.TSm bit to 1.
   The counter starts to count immediately, or when an appropriate trigger is detected, depending on the bit settings.
   The function is in operation.
- 4. If desired, and if possible for the configured function, stop the counter or perform a forced restart operation.
- 5. Stop the function by setting the TAUJnTT.TTm bit to 0.

**Note** A detailed description of the required control bits and the operation of the individual functions is given in the following chapters:

- 15.14 "Independent Channel Interrupt Functions" on page 725
- 15.15 "Independent Channel Signal Measurement Fuctions" on page 739
- 15.16 "Other Independent Channel Functions" on page 770
- 15.17 "Synchronous PWM Signal Functions Triggered at Regular Intervals" on page 777

# 15.5 Operation Modes

The TAUJ contains 7 operation modes. These determine the basic behavior of a channel, for example whether a timer counts up or down, whether the data register TAUJnCDRm acts as a compare register or stores the initial value of the counter, etc.

One operation mode can be set for each channel. It is specified using the TAUJnCMORm.MD[4:0] bits.

When choosing a function, these settings cannot be specified individually, but are grouped under the term operation mode. If a function uses multiple channels, the operation mode of each channel must be set correctly for the function to work correctly.

**Note** For more information about the operation modes required by each function, refer to the required function in the following chapters:

15.14 "Independent Channel Interrupt Functions" on page 725

15.15 "Independent Channel Signal Measurement Fuctions" on page 739

15.16 "Other Independent Channel Functions" on page 770

15.17 "Synchronous PWM Signal Functions Triggered at Regular Intervals" on page 777

# 15.6 Concepts of Synchronous Channel Operation

In synchronous channel operation, multiple channels depend on each other, or are affected by changes in another channel. Therefore, several rules apply for the use of synchronous channel functions. These rules are detailed in 15.6.1 "Rules".

Two special features for synchronous channel operation are detailed in the following subchapters:

- 15.6.2 "Simultaneous start and stop of synchronous channel counters" on page 705
- 15.7 "Simultaneous Rewrite" on page 706

### 15.6.1 Rules

### **Number of masters** and slaves

- Only even channels (CH0, CH2) can be set as master channels. Any channel apart from CH0 can be set as a slave channel.
- Only channels lower than the master channel can be set as slave channels, and several slave channels can be set for one master channel. Example: If CH2 is a master channel, CH3 can be set as slave channel.
- · If two master channels are used, slave channels cannot cross the master channels. Example: If CH0 and CH2 are master channels, CH1 can be set as slave channels for CH0, but CH3 cannot.

Operation clock • The same operation clock must be set for the slave channel and the master channel. This is achieved using the TAUJnCMORm.CKS[1:0] bits of the slave and master channel.

> The basic concepts of master/slave usage and operation clocks are illustrated in the following figure.




Figure 15-3 Grouping of the channels and assignment of operation clocks

INTTAUJnIm, start trigger, and count clock

- Master channels can transfer an interrupt request (INTTAUJnI), the start trigger, and the count clock to slave channels.
- Slave channels can use INTTAUJnI, the start trigger, and the count clock of the master channels but cannot transfer their INTTAUJnI, start trigger, or count clock to the lower channels.
- A master channel cannot use INTTAUJnI, the start trigger, or the count clock of the higher master channels.

# 15.6.2 Simultaneous start and stop of synchronous channel counters

Channels that are operated synchronously can be started and stopped simultaneously, both within a TAUJ unit, and between TAUJ units.

### (1) Simultaneous start and stop within a TAUJ unit

- To simultaneously start synchronized channels, the TAUJnTS.TSm bits of the channels must be set at the same time.
- To simultaneously stop synchronized channels, the TAUJnTT.TTm bits of the channels must be set at the same time.

Writing to the TAUJnTS.TSm bits sets the corresponding TAUJnTE.TEm bits to 1, enabling counting. TAUJnTS.TSm = 1 only enables the corresponding counter to start; the exact time that it starts depends on the operation mode.

### (2) Simultaneous start between TAUJ units

Counters in different TAUJ units can also be started simultaneously if the corresponding counters are enabled before receiving the simultaneous trigger signal. The simultaneous start trigger register is then sent to the TAUJnTSSTm input.

# 15.7 Simultaneous Rewrite

### 15.7.1 Introduction

Simultaneous rewrite describes the ability to change the compare/start value and the output logic of multiple channels at the same time.

The corresponding data and control registers (TAUJnCDRm and TAUJnTOLm) can nevertheless be written at any time. The new value does not affect the counter operation or the output signal until simultaneous rewrite is triggered.

Simultaneous rewrite can be triggered by the counter on the master channel reaching a certain value.

The following table shows the settings for simultaneous rewrite (TAUJnRDM.RDMm = 0).

Table 15-7 Simultaneous rewrite settings

Method	Simultaneous rewrite triggered when	TAUJnRDE.RDEm
-	No simultaneous rewrite	0
Α	The master channel (re)starts counting	1

### 15.7.2 How to control simultaneous rewrite

The following figure shows the general procedure for simultaneous rewrite. The three main blocks (Initial settings, Start counter & count operation, and Simultaneous rewrite) are explained afterwards.




Figure 15-4 General procedure for simultaneous rewrite

### (1) Initial settings

- To enable simultaneous rewrite in channel m, set TAUJnRDE.RDEm = 1
- To select simultaneous rewrite when the master channel starts counting, set TAUJnRDM.RDMm = 0

# (2) Start counter and count operation

 To start all the TAUJnCNTm counters in the channel group, set the corresponding TAUJnTS.TSm bits to 1. TAUJnTOL.TOLm and the values in the data registers (TAUJnCDRm) are written to the corresponding TOLm buffer (TAUJnTOL.TOLm buf) and data buffer registers (TAUJnCDRm buf) and the counters start.

- Setting the reload data trigger bit (TAUJnRDT.RDTm) to 1 sets the reload flag (TAUJnRSF.RSFm) to 1, enabling simultaneous rewrite.
   TAUJnRDT.RDTm then immediately returns to 0, but TAUJnRSF.RSFm remains at 1 until simultaneous rewrite has taken place.
- When the specified trigger for simultaneous rewrite is detected, the TAUJnRSF.RSFm bit is checked to see if simultaneous rewrite is enabled (TAUJnRSF.RSFm = 1). If it is, simultaneous rewrite is carried out. Otherwise the value of the TAUJnRSF.RSFm bit is re-evaluated the next time the trigger is detected.

# (3) Simultaneous rewrite

- When the simultaneous rewrite trigger is detected and simultaneous rewrite
  is enabled (TAUJnRSF.RSFm = 1), the current values of the data registers
  are copied to their buffers. These values are then written to the
  corresponding counters and the values are applied the next time the counter
  starts or restarts.
- The TAUJnRSF.RSFm bit is set to 0, and the system awaits the next simultaneous rewrite trigger.

### 15.7.3 Other general rules of simultaneous rewrite

The following rules also apply:

- TAUJnRDE.RDEm and TAUJnRDM.RDMm cannot be changed while the counter is in operation (TAUJnTE.TEm = 1).
- TAUJnTOL.TOLm can only be rewritten during operation when in PWM output function. For all other output functions, TAUJnTOL.TOLm must be written before the counter starts. If it is rewritten in another function, TAUJnTTOUTm outputs an invalid wave.

# 15.7.4 Simultaneous rewrite procedure

Simultaneous rewrite is executed, when the master channel (re)starts counting. The simultaneous rewrite procedure is described in the following figure.




Figure 15-5 Simultaneous rewrite when the master channel (re)starts counting

### Setup:

 CH0 is the master channel, counting down, CH1 represents an arbitrary slave channel, and simultaneous rewrite is applied when the master channel starts counting.

### Description:

- When the counter starts, the value of TAUJnCDRm is copied to the TAUJnCDRm buffer and the value of TAUJnTOL.TOLm is copied to the TAUJnTOL.TOLm buffer. The TAUJnCDRm buffer value is written to the counter.
- 2. The TAUJnCDRm and TAUJnTOL.TOLm registers can be written at any time, but the values do not affect the counter as the counter reads the buffer values.
- 3. CH0 restarts counting, but simultaneous rewrite does not occur because it is disabled (TAUJnRSF.RSFm = 0).
- 4. The reload data trigger bit (TAUJnRDT.RDTm) is set to 1 which sets the status flag (TAUJnRSF.RSFm = 1), enabling simultaneous rewrite.
- 5. Simultaneous rewrite is triggered by counter TAUJnCNT0 starting to count down. The TAUJnCDRm value is written to the TAUJnCDRm buffer and the TAUJnTOL.TOLm value is written to the TAUJnTOL.TOLm buffer.
  - The counter starts to count down from the value in the TAUJnCDRm buffer and the TAUJnRSF.RSFm bit is reset to 0.
  - The output logic specified by TAUJnTOL.TOLm becomes effective.
- 6. The counters count down and await the next simultaneous rewrite trigger. The values of TAUJnCDRm and TAUJnTOL.TOLm can be changed again.

# 15.8 Channel Output Modes

(TAUJnTTOUTm).

The output of the TAUJnTTOUTm pin can be controlled in two ways, the latter of which can be further split into individual modes:

• By software (Direct Channel Output Mode, TAUJnTOE.TOEm = 0) When controlled by software, the output register bit (TAUJnTO.TOm) can be written and the value of the bit is transferred to the output pin

• By TAUJ signals (TAUJnTOE.TOEm = 1)

When operated by TAUJ signals, the output level of TAUJnTTOUTm is set or reset or toggled by internal signals. The value of TAUJnTO.TOm is updated accordingly to reflect the value of TAUJnTTOUTm.

 Independently (Independent Channel Output Mode, TAUJnTOM.TOMm = 0)

When operated independently, the output of the TAUJnTTOUTm pin is only affected by settings of channel m. Therefore, independent channel operation must be selected (TAUJnTOM.TOMm = 0).

 Synchronously (Synchronous Channel Output Mode, TAUJnTOM.TOMm = 1)

When operated synchronously, the output of the TAUJnTTOUTm pin is affected by settings of channel m and those of other channels. Therefore, synchronous channel operation must be selected for all participating channels (TAUJnTOM.TOMm = 1).

The TAUJnTO.TOm bit can always be read to determine the current value of TAUJnTTOUTm, regardless of whether the pin is controlled by software, operated independently, or operated synchronously.

### **Control bits**

The settings of the control bits required to select a specific channel output mode are listed in Table 15-8 "Channel output modes" on page 712.

The channel output modes are described in detail in

- 15.8.2 "Channel output modes controlled independently by TAUJn signals" on page 714 to
- 15.8.3 "Channel output modes controlled synchronously by TAUJn signals" on page 715.

# **Output logic**

Positive logic or inverted logic of the output is specified by control bit TAUJnTOL.TOLm.

The value of the TAUJnTOL.TOLm bit must be set before the counter is started. It can only be changed during operation in PWM output function. Otherwise, changes to TAUJnTOL.TOLm result in an invalid TAUJnTTOUTm signal.

Refer to 15.7 "Simultaneous Rewrite" on page 706.

The channel output modes and the channel output control bits are listed in the following table (TAUJnTOC.TOCm = 0).

Table 15-8 Channel output modes

Channel output mode	TAUJnTOE. TOEm	TAUJnTOM. TOMm
By software		
Direct Channel Output Mode	0	х
By timer signals, independently (Independent Channel Output Mode)		
Independent Channel Output Mode 1	1	0
By timer signals, synchronously (Synchronous Channel Output Mode)		
Synchronous Channel Output Mode 1	1	1

- The combinations not listed in this table are forbidden.
- The bit marked with an x can be set to any value.

**Note** The following bits cannot be changed during count operation (TAUJnTE.TE = 1):

- TAUJnTOM.TOMm
- TAUJnTOC.TOCm

# 15.8.1 General procedure for specifying a channel output mode

The following steps describe the general procedure for specifying a TAUJnTTOUTm channel output mode. The prerequisite is that timer output operation is disabled (TAUJnTOE.TOEm = 0).

- 1. Set TAUJnTO.TOm to specify the initial level of the TAUJnTTOUTm output.
- 2. Set the channel output mode using *Table 15-8 "Channel output modes" on page 712* and the output logic using the TAUJnTOL.TOLm bit.
- 3. Start the counter (TAUJnTS.TSm = 1).




Figure 15-6 General procedure for specifying a TAUJnTTOUTm channel output mode

The following figure shows a general illustration of how the output changes when the counter is enabled:




Figure 15-7 General change of the TAUJnTTOUTm output

- TAUJnTO.TOm sets the initial value of TAUJnTTOUTm and can be changed while TAUJnTOE.TOEm = 0.
- TAUJnTOL.TOLm specifies whether the set signal sets TAUJnTO.TOm to high (TAUJnTOL.TOLm = 0) or low (inverted logic, TAUJnTOL.TOLm = 1).

# 15.8.2 Channel output modes controlled independently by TAUJn signals

This chapter lists the channel output modes that are controlled independently by TAUJn signals. The control bits used to specify a mode are listed in *Table 15-8 "Channel output modes"* on page 712.

### (1) Independent Channel Output Mode 1

Set/reset conditions In this output mode, TAUJnTTOUTm toggles when INTTAUJnIm is detected.

The value of TAUJnTOL.TOLm is ignored.

Prerequisites None, other than those in Table 15-8 "Channel output modes" on page 712.

# 15.8.3 Channel output modes controlled synchronously by TAUJn signals

This chapter lists the channel output modes that are controlled synchronously by TAUJn signals. The control bits used to specify a mode are listed in *Table 15-8 "Channel output modes"* on page 712.

### (1) Synchronous Channel Output Mode 1

### Set/reset conditions

In this output mode, INTTAUJnIm of the master channel serves as the set signal and INTTAUJnIm of the slave channel as the reset signal. If INTTAUJnIm of the master channel and INTTAUJnIm of the slave channel are generated at the same time, INTTAUJnIm of the slave channel (reset signal) has priority over INTTAUJnIm (set signal) of the master channel, i.e. the master channel is ignored.

Prerequisites None, other than those in Table 15-8 "Channel output modes" on page 712.

# 15.9 Start Timing of Operating Modes

This chapter describes when the counters of the different operating modes start after the TAUJnTS.TSm bit is set to 1.

In all modes, the value of the data register and whether or not an interrupt is issued depends on the individual mode and corresponding register settings.

# 15.9.1 Interval Timer Mode, Capture Mode

The counter starts at the start of the next count clock cycle after TAUJnTS.TSm is set to 1. The value of data register is also loaded at the point the counter starts.




Figure 15-8 Start timing of Interval Timer Mode, Capture Mode

# 15.9.2 Other operating modes

In all other operating modes, the count clock cycles are ignored with regard to starting the counter. The counter is only triggered by detection of a valid TAUJnTTINm edge. The value of data register is also loaded at the point the counter starts. Nevertheless, the count clock cycles determine the frequency with which all operations take place.




Figure 15-9 Start timing of all other operating modes

# 15.10 TAUJnTTOUTm Output and INTTAUJnIm Generation when Counter Starts or Restarts

When the counter starts, it is possible to specify whether an INTTAUJnIm is generated using the TAUJnCMORm.MD0 bit. The effect of the bit depends on the selected mode, as shown in the following table. The effects of INTTAUJnIm on TAUJnTTOUTm depend on the selected channel operation function.

Table 15-9 Effect of CMORm.MD0 bit on generation of INTTAUJnIm when counter is triggered

Mode	TAUJnCMORm. MD0 bit	INTTAUJnIm generated when counter starts
Interval Timer Mode	0	No
Capture Mode Count Capture Mode	1	Yes
Capture & One Count Mode Capture & Gate Count Mode	0	No
One Count Mode Gate Count Mode	0/1	No, regardless of setting of TAUJnCMORm.MD0 bit.




Figure 15-10 INTTAUJnIm generated when counter starts




Figure 15-11 INTTAUJnIm not generated when counter starts

# 15.11 Interrupt Generation upon Overflow

Certain independent functions that count up, overflow without generating an interrupt when they reach FFFF FFFF<sub>H</sub>. This section describes how it is possible to generate an interrupt, by combining a channel operating in one of these modes with a channel in a different operation mode which counts down.

The appropriate operation mode for the second channel depends on the operation mode of the first channel. Nevertheless, the principle is the same for all combinations:

- Find a operation mode for the second channel that counts down in such a manner, that it reaches 0000 0000<sub>H</sub> at the same time as the first channel overflows (TAUJnCNTm = FFFF FFFF<sub>H</sub>).
- Set TAUJnCDRm of the second channel to FFFF FFFFH
- The two channels must count at the same speed (i.e. they must have the same count clock)
- Both channels are triggered by the same TAUJnTTINm input
- The trigger detection settings (TAUJnCMORm.STS[2:0] and TAUJnCMURm.TIS[1:0]) must be identical for both channels
- This is only possible for TAUJ0 and TAUJ4 by using configurable "input selectors" (on system level)

Result: the down-counter of the second channel reaches  $0000\ 0000_H$  at exactly the same time as the up-counter of the first channel overflows (TAUJnCNTm = FFFF FFFF<sub>H</sub>). Thus the second channel generates the desired interrupt.

The following sections list the operating modes that count down that are required to match specific operating modes that count up, as well as example timing diagrams.

# 15.11.1 Capture Mode

Applies to • TAUJnTTINm Input Pulse Interval Measurement Function

- Real-Time Output Function Type 2
- Simultaneous Rewrite Trigger Generation Function Type 2

Combine with Interval Timer Mode




Figure 15-12 Combination of Capture Mode and Interval Timer Mode

# **Timing diagram**




Figure 15-13 Interrupt generation via combination of Capture Mode and Interval Timer Mode

# 15.11.2 Capture and One Count Mode

Applies to • TAUJnTTINm Input Signal Width Measurement FunctionCombine with One Count Mode




Figure 15-14 Combination of Capture and One Count Mode and One Count Mode

## **Timing diagram**




Figure 15-15 Interrupt generation via combination of Capture and One Count Mode and One Count Mode

# 15.11.3 Count Capture Mode

Applies to • TAUJnTTINm Input Position Detection Function

Combine with Interval Timer Mode




Figure 15-16 Combination of Count Capture Mode and Interval Timer Mode

#### **Timing diagram**




Figure 15-17 Interrupt generation via combination of Count Capture Mode and Interval Timer Mode

In the above timing diagram, TAUJnCSRm.OVF is set to 1 when TAUJnCNTm overflows. It is reset by a software command (TAUJnCSCm.CLOV = 1).

**Timing diagram** 

# 15.11.4 Capture and Gate Count Mode

Applies to • TAUJnTTINm Input Period Count Detection Function

Combine with Gate Count Mode




Figure 15-18 Combination of Capture and Gate Count Mode and Gate Count Mode




Figure 15-19 Interrupt generation via combination of Capture and Gate Count Mode and Gate Count Mode

FFFF FFFFH

0000 0000Н

TAUJnCDR1

INTTAUJnI1

In the above timing diagram, TAUJnCSRm.OVF is set to 1 when TAUJnCNTm overflows. It is reset by a software command (TAUJnCSCm.CLOV = 1).

b

# 15.12 TAUJnTTINm Edge Detection

Edge detection is based on the operation clock. This means that an edge can only be detected at the next rising edge of the operation clock. This can lead to a maximum delay of one operation clock cycle.

The following figure shows when edge detection takes place.




Figure 15-20 Basic edge detection timing

# 15.13 Independent Channel Operation Functions

The following sections list the independent channel operation functions provided by the Timer Array Unit J. For a general overview of independent channel operation, see 15.3 "Functional Description" on page 699.

# 15.14 Independent Channel Interrupt Functions

This chapter describes functions that generate interrupts at regular intervals.

- 15.14.1 "Interval Timer Function"
- 15.14.2 "TAUJnTTINm Input Interval Timer Function"

#### 15.14.1 Interval Timer Function

#### (1) Overview

#### Summary

This function is used as a reference timer for generating timer interrupts (INTTAUJnIm) at regular intervals. When an interrupt is generated, the TAUJnTTOUTm signal toggles, resulting in a square wave.

#### **Prerequisites**

- The operation mode must be set to Interval Timer Mode, refer to *Table 15-10 "TAUJnCMORm settings for Interval Timer Function" on page 728*
- The channel output mode must be set to Independent Channel Output Mode 1, refer to 15.8 "Channel Output Modes" on page 711

#### **Description**

The counter is started by setting the channel trigger bit (TAUJnTS.TSm) to 1. This in turn sets TAUJnTE.TEm = 1, enabling count operation. The current value of TAUJnCDRm is written to TAUJnCNTm and the counter starts to count down from this value.

When the counter reaches  $0000\ 0000_H$ , INTTAUJnIm is generated and the TAUJnTTOUTm signal toggles. TAUJnCNTm then reloads the TAUJnCDRm value and subsequently continues operation.

The value of TAUJnCDRm can be rewritten at any time, and the changed value of TAUJnCDRm is applied the next time the counter starts to count down.

The counter can be stopped by setting TAUJnTT.TTm to 1, which in turn sets TAUJnTE.TEm to 0. TAUJnCNTm and TAUJnTTOUTm stop but retain their values. The counter can be reset by setting TAUJnTS.TSm to 1. The counter can also be forcibly restarted (without stopping it first) by setting TAUJnTS.TSm to 1 during operation.

#### Conditions

If the TAUJnCMORm.MD0 bit is set to 0, the first interrupt after a start or restart is not generated, and therefore TAUJnTTOUTm does not toggle. This results in an inverted TAUJnTTOUTm signal compared to when TAUJnCMORm.MD0 is set to 1. For details refer to 15.10 "TAUJnTTOUTm Output and INTTAUJnIm Generation when Counter Starts or Restarts" on page 718.

#### (2) Equations

INTTAUJnIm cycle = count clock cycle x (TAUJnCDRm + 1)

TAUJnTTOUTm square wave cycle = count clock cycle x (TAUJnCDRm + 1) x 2

## (3) Block diagram and general timing diagram




Figure 15-21 Block diagram for Interval Timer Function

The following settings apply to the general timing diagram:

• INTTAUJnIm not generated at operation start (TAUJnCMORm.MD0 = 0)




Figure 15-22 General timing diagram for Interval Timer Function

## (4) Register settings

#### (a) TAUJnCMORm

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CKS	[1:0]	CCS	[1:0]	MAS	S	STS[2:0	)]	cos	[1:0]	-		ME	D[4:1]		MD0

Table 15-10 TAUJnCMORm settings for Interval Timer Function

Bit name	Setting
CKS[1:0]	00: Operation clock = CK0 01: Operation clock = CK1 10: Operation clock = CK2 11: Operation clock = CK3
CCS[1:0]	00: Operation clock is used as the count clock
MAS	0: Not used, so set to 0
STS[2:0]	000: Counter triggered by software trigger
COS[1:0]	00: Not used, so set to 00
MD[4:1]	0000: Interval Timer Mode
MD0	O: INTTAUJnIm not generated and TAUJnTTOUTm does not toggle at operation start or restart     Generates INTTAUJnIm and toggles TAUJnTTOUTm at operation start or restart

# (b) TAUJnCMURm




Table 15-11 TAUJnCMURm settings for Interval Timer Function

Bit name	Setting
TIS[1:0]	00: Not used, so set to 00

## (c) Channel output mode

Table 15-12 Control bit settings for Independent Channel Output Mode 1

Bit name	Setting
TOE.TOEm	1: Disables Direct Channel Output Mode
TOM.TOMm	0: Independent channel output
TOC.TOCm	0: Operation mode 1 (= Toggle mode if TAUJnTOM.TOMm = 0)
TOL.TOLm	0: Positive logic

Note The channel output mode can also be set to Direct Channel Output Mode by setting TAUJnTOE.TOEm = 0. TAUJnTTOUTm can then be controlled independently of the interrupts. For details refer to 15.8 "Channel Output Modes" on page 711.

#### (d) Simultaneous rewrite

The simultaneous rewrite registers (TAUJnRDE and TAUJnRDM) cannot be used with the Interval Timer Function. Therefore, these registers must be set to 0.

Table 15-13 Simultaneous rewrite settings for Interval Timer Function

Bit name	Setting
RDE.RDEm	0: Disables simultaneous rewrite
RDM.RDMm	0: When simultaneous rewrite is disabled (TAUJnRDE.RDEm = 0), set these bits to 0

# (5) Operating procedure for Interval Timer Function

Table 15-14 Operating procedure for Interval Timer Function

•		Operation	Status of TAUJn
	Initial channel setting	Set the TAUJnCMORm register and TAUJnCMURm registers as described in Table 15-10 "TAUJnCMORm settings for Interval Timer Function" on page 728 and Table 15-11 "TAUJnCMURm settings for Interval Timer Function" on page 728  Set the value of the TAUJnCDRm register  Set the channel output mode by setting the control bits as described in Table 15-12 "Control bit settings for Independent Channel Output Mode 1" on page 729	Channel operation is stopped.  (A clock is supplied, and a small amount of power is consumed.)
Restart 🔻	Start operation	Set TAUJnTS.TSm to 1.  TAUJnTS.TSm is a trigger bit, so it is automatically cleared to 0.	TAUJnTE.TEm is set to 1 and the counter starts.  TAUJnCNTm loads the TAUJnCDRm value.  When TAUJnCMORm.MD0 = 1,  INTTAUJnIm is generated and  TAUJnTTOUTm toggles.
	During operation	The TAUJnCDRm register value can be changed at any time. The TAUJnCNTm register can be read at all times.	TAUJnCNTm counts down. When the counter reaches 0000 0000 <sub>H</sub> :  TAUJnCNTm reloads the TAUJnCDRm value and continues count operation  INTTAUJnIm is generated and TAUJnTTOUTm toggles.
	Stop operation	Set TAUJnTT.TTm to 1.  TAUJnTT.TTm is a trigger bit, so it is automatically cleared to 0.	TAUJnTE.TEm is cleared to 0 and the counter stops.  TAUJnCNTm and TAUJnTTOUTm stop and retain their current values.

#### (6) Specific timing diagrams

# (a) TAUJnCDRm = 0000 0000<sub>H</sub>, count clock = PCLK/2




Figure 15-23 TAUJnCDRm = 0000 0000<sub>H</sub>, count clock = PCLK/2

- If TAUJnCDRm = 0000 0000<sub>H</sub> and the count clock = PCLK/2<sup>1</sup>, the TAUJnCDRm value is written to TAUJnCNTm every count clock, meaning that TAUJnCNTm is always 0000 0000<sub>H</sub>.
- INTTAUJnIm is generated every count clock, resulting in TAUJnTTOUTm toggling every count clock.

#### (b) TAUJnCDRm = 0000 0000<sub>H</sub>, count clock = PCLK




Figure 15-24 TAUJnCDRm = 0000 0000<sub>H</sub>, count clock = PCLK

- If TAUJnCDRm = 0000 0000<sub>H</sub> and the count clock = PCLK, the TAUJnCDRm value is written to TAUJnCNTm every PCLK clock, meaning that TAUJnCNTm is always 0000 0000<sub>H</sub>.
- INTTAUJnIm is generated continuously, resulting in TAUJnTTOUTm toggling every PCLK clock.

## (c) Operation stop and restart




Figure 15-25 Operation stop and restart, TAUJnCMORm.MD0 = 1

- The counter can be stopped by setting TAUJnTT.TTm to 1, which in turn sets TAUJnTE.TEm to 0.
- TAUJnCNTm and TAUJnTTOUTm stop but retain their values.
- The counter can be restarted by setting TAUJnTS.TSm to 1.

### (d) Forced restart




Figure 15-26 Forced restart operation, TAUJnCMORm.MD0 = 1

- The counter can be forcibly restarted (without stopping it first) by setting TAUJnTS.TSm to 1 during operation.
- If the TAUJnCMORm.MD0 bit is set to 1, the first interrupt after a start or restart is generated.

# 15.14.2 TAUJnTTINm Input Interval Timer Function

#### (1) Overview

#### Summary

This function is used as a reference timer for generating timer interrupts (INTTAUJnIm) at regular intervals or when a valid TAUJnTTINm input edge is detected. When an interrupt is generated, the TAUJnTTOUTm signal toggles, resulting in a square wave.

#### **Prerequisites**

- The operation mode must be set to Interval Timer Mode, refer to *Table 15-15 "TAUJnCMORm settings for TAUJnTTINm Input Interval Timer Function"* on page 735
- The channel output mode must be set to Independent Channel Output Mode 1, refer to 15.8 "Channel Output Modes" on page 711

#### Description

This function operates in an identical manner to the Interval Timer Function (see 15.14.1 "Interval Timer Function" on page 726), except that this function is restarted by a valid TAUJnTTINm input edge. The type of edge used as the trigger is specified using the TAUJnCMURm.TIS[1:0] bits. Either rising edge, falling edge, or rising and falling edge can be selected.

#### (2) Equations

INTTAUJnIm cycle = count clock cycle x (TAUJnCDRm + 1)

TAUJnTTOUTm square wave cycle = count clock cycle x (TAUJnCDRm + 1) x 2

#### (3) Block diagram and general timing diagram




Figure 15-27 Block diagram for TAUJnTTINm Input Interval Timer Function

The following settings apply to the general timing diagram:

- INTTAUJnIm not generated at operation start (TAUJnCMORm.MD0 = 0)
- Rising edge detection (TAUJnCMURm.TIS[1:0] = 01<sub>B</sub>)




Figure 15-28 General timing diagram for TAUJnTTINm Input Interval Timer Function

## (4) Register settings

# (a) TAUJnCMORm

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CKS	[1:0]	CCS	[1:0]	MAS	S	STS[2:0	)]	COS	[1:0]	-		ME	D[4:1]		MD0

Table 15-15 TAUJnCMORm settings for TAUJnTTINm Input Interval Timer Function

Bit name	Setting
CKS[1:0]	00: Operation clock = CK0 01: Operation clock = CK1 10: Operation clock = CK2 11: Operation clock = CK3
CCS[1:0]	00: Operation clock is used as the count clock
MAS	0: Not used, so set to 0
STS[2:0]	001: Valid TAUJnTTINm input edge signal is used as the external start trigger
COS[1:0]	00: Not used, so set to 00
MD[4:1]	0000: Interval Timer Mode
MD0	O: INTTAUJnIm not generated and TAUJnTTOUTm does not toggle at operation start     1: Generates INTTAUJnIm and toggles TAUJnTTOUTm at operation start

# (b) TAUJnCMURm




Table 15-16 TAUJnCMURm settings for TAUJnTTINm Input Interval Timer Function

Bit name	Setting
TIS[1:0]	00: Falling edge detection 01: Rising edge detection 10: Rising and falling edge detection

# (c) Channel output mode

Table 15-17 Control bit settings for Independent Channel Output Mode 1

Bit name	Setting
TOE.TOEm	1: Disables Direct Channel Output Mode
TOM.TOMm	0: Independent channel output
TOC.TOCm	0: Operation mode 1 (= Toggle mode if TAUJnTOM.TOMm = 0)
TOL.TOLm	0: Positive logic

Note The channel output mode can also be set to Direct Channel Output Mode by setting TAUJnTOE.TOEm = 0. TAUJnTTOUTm can then be controlled independently of the interrupts. For details refer to 15.8 "Channel Output Modes" on page 711.

#### (d) Simultaneous rewrite

The simultaneous rewrite registers (TAUJnRDE and TAUJnRDM) cannot be used with the TAUJnTTINm Input Interval Timer Function. Therefore, these registers must be set to 0.

**Table 15-18** Simultaneous rewrite settings for TAUJnTTINm Input Interval Timer **Function** 

Bit name	Setting
RDE.RDEm	0: Disables simultaneous rewrite
RDM.RDMm	0: When simultaneous rewrite is disabled (TAUJnRDE.RDEm = 0), set these bits to 0

# (5) Operating procedure for TAUJnTTINm Input Interval Timer Function

Table 15-19 Operating procedure for TAUJnTTINm Input Interval Timer Function

		Operation	Status of TAUJn
	Initial channel setting	Set the TAUJnCMORm register and TAUJnCMURm registers as described in <i>Table 15-15 "TAUJnCMORm settings for TAUJnTTINM Input Interval Timer Function" on page 735</i> and <i>Table 15-16 "TAUJnCMURm settings for TAUJnTTINM Input Interval Timer Function" on page 735</i> Set the value of the TAUJnCDRm register  Set the channel output mode by setting the control bits as described in <i>Table 15-17 "Control bit settings for Independent Channel Output Mode 1" on page 736</i>	Channel operation is stopped.  (A clock is supplied, and a small amount of power is consumed.)
Restart 🔻	Start operation	Set TAUJnTS.TSm to 1.  TAUJnTS.TSm is a trigger bit, so it is automatically cleared to 0.	TAUJnTE.TEm is set to 1 and the counter starts.  TAUJnCNTm loads the TAUJnCDRm value.  When TAUJnCMORm.MD0 = 1,  INTTAUJnIm is generated and  TAUJnTTOUTm toggles.
	During operation	The values of the TAUJnCMURm.TIS[1:0] and TAUJnTO.TOm bits and the TAUJnCDRm register can be changed at any time. The TAUJnCNTm register can be read at all times.  Detection of TAUJnTTINm edge	TAUJnCNTm counts down. When the counter reaches 0000 0000 <sub>H</sub> :  TAUJnCNTm reloads the TAUJnCDRm value and continues count operation  INTTAUJnIm is generated and TAUJnTTOUTm toggles When a TAUJnTTINm input valid edge is detected during count operation, TAUJnCNTm reloads the TAUJnCDRm value and continues count operation.  Afterwards, this procedure is repeated.
	Stop operation	Set TAUJnTT.TTm to 1.  TAUJnTT.TTm is a trigger bit, so it is automatically cleared to 0.	TAUJnTE.TEm is cleared to 0 and the counter stops.  TAUJnCNTm and TAUJnTTOUTm stop and retain their current values.

## (6) Specific timing diagrams

The timing diagrams in 15.14.1 "Interval Timer Function" on page 726 also apply, except for this function the counter can also be restarted by a valid TAUJnTTINm input edge.




Figure 15-29 Counter triggered by rising TAUJnTTINm input edge (TAUJnCMURm.TIS[1:0] = 01<sub>B</sub>), TAUJnCMORm.MD0 = 1

 If a valid TAUJnTTINm input edge is detected, an interrupt is generated which causes TAUJnTTOUTm to toggle. In this example, the valid edge is a rising edge (TAUJnCMURm.TIS[1:0] = 01<sub>B</sub>).

# 15.15 Independent Channel Signal Measurement Fuctions

This chapter describes functions that measure the widths of an individual TAUJnTTINm pulse or the total width of successive TAUJnTTINm pulses. It also describes functions that measure the interval of the signal or that compare the width of a pulse with a reference value.

- 15.15.1 "TAUJnTTINm Input Pulse Interval Measurement Function"
- 15.15.2 "TAUJnTTINm Input Signal Width Measurement Function"
- 15.15.3 "Overflow Interrupt Output Function (During TAUJnTTINm Width Measurement)"
- 15.15.4 "TAUJnTTINm Input Period Count Detection Function"
- 15.15.5 "Overflow Interrupt Output Function (During TAUJnTTINm Input Period Count Detection)"

#### 15.15.1 TAUJnTTINm Input Pulse Interval Measurement Function

#### (1) Overview

**Summary** 

This function captures the count value and uses this value and the overflow bit TAUJnCSRm.OVF to measure the interval of the TAUJnTTINm input signal.

#### **Prerequisites**

- The operation mode must be set to Capture Mode, refer to Table 15-21 "TAUJnCMORm settings for TAUJnTTINm Input Pulse Interval Measurement Function" on page 742
- TAUJnTTOUTm is not used for this function

#### Description

The counter is started by setting the channel trigger bit (TAUJnTS.TSm) to 1. This in turn sets TAUJnTE.TEm = 1, enabling count operation. The counter TAUJnCNTm starts counting up from  $0000\ 0000_H$ . When a valid TAUJnTTINm edge is detected, the value of TAUJnCNTm is captured, transferred to TAUJnCDRm, and an interrupt INTTAUJnIm is generated. The counter resets to  $0000\ 0000_H$  and subsequently continues operation.

If the counter reaches FFFF FFFF<sub>H</sub> before a valid TAUJnTTINm edge is detected, it overflows to  $0000\ 0000_H$ . The counter is reset to  $0000\ 0000_H$  and subsequently continues operation. The values transferred to TAUJnCDRm and TAUJnCSRm.OVF respectively depend on the values of bits TAUJnCMORm.COS[1:0]:

Table 15-20 Effects of an overflow

TAUJnCMORm.	When overflow	occurs	When a valid TAUJnTTINm input is then detected				
COS[1:0]	TAUJnCDRm	TAUJnCSRm.OVF	TAUJnCDRm and TAUJnCNTm	TAUJnCSRm.OVF			
00	Unchanged	0	TAUJnCNTm written to	1			
01		1	TAUJnCDRm				
10	Set to	0	TAUJnCNTm set to 0,	0			
11	FFFF FFFF <sub>H</sub>	1	TAUJnCDRm unchanged				

If an overflow is set (TAUJnCSRm.OVF = 1), it can only be cleared by a CPU command that sets TAUJnCSCm.CLOV = 1.

The combination of the value of TAUJnCDRm and TAUJnCSRm.OVF can be used to deduce the interval of the TAUJnTTINm signal. However, if an overflow occurs multiple times before a valid TAUJnTTINm input is detected, the overflow bit TAUJnCSRm.OVF cannot indicate this.

The function can be stopped by setting TAUJnTT.TTm = 1, which in turn sets TAUJnTE.TEm = 0. TAUJnCNTm stops but retains its value. While the function is stopped, TAUJnTTINm input valid edge detection and TAUJnCNTm capture are not performed.

The function can be restarted by setting TAUJnTS.TSm = 1. The counter is reset to  $0000\ 0000_H$  and subsequently continues operation. The counter can also be forcibly restarted (without stopping it first) by setting TAUJnTS.TSm = 1 during operation.

#### **Conditions**

If the TAUJnCMORm.MD0 bit is set to 0, the first interrupt after a start or restart is not generated. For details refer to 15.10 "TAUJnTTOUTm Output and INTTAUJnIm Generation when Counter Starts or Restarts" on page 718.

Note When TAUJnCMORm.COS[1:0] = 11<sub>B</sub>, the value of TAUJnCNTm is *not* written to TAUJnCDRm when the first valid TAUJnTTINm input edge occurs after an overflow. However, an interrupt is generated.

#### (2) Equations

TAUJnTTINm input pulse interval = count clock cycle x
[(TAUJnCSRm.OVF x (FFFF FFFF<sub>H</sub> + 1)) + TAUJnCDRm capture value + 1]

#### (3) Block diagram and general timing diagram




Figure 15-30 Block diagram for TAUJnTTINm Input Pulse Interval Measurement Function

The following settings apply to the general timing diagram:

- INTTAUJnIm not generated at operation start (TAUJnCMORm.MD0 = 0)
- Falling edge detection (TAUJnCMURm.TIS[1:0] = 00<sub>B</sub>)
- When a valid TAUJnTTINm input is detected after an overflow TAUJnCDRm is changed and TAUJnCSRm.OVF is set to 1 (TAUJnCMORm.COS[1:0] = 00<sub>B</sub>)




Figure 15-31 General timing diagram for TAUJnTTINm Input Pulse Interval Measurement Function

## (4) Register settings

# (a) TAUJnCMORm

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Ī	CKS	[1:0]	CCS	[1:0]	MAS	S	STS[2:0	)]	cos	[1:0]	-		ME	D[4:1]		MD0

Table 15-21 TAUJnCMORm settings for TAUJnTTINm Input Pulse Interval Measurement Function

Bit name	Setting
CKS[1:0]	00: Operation clock = CK0
	01: Operation clock = CK1
	10: Operation clock = CK2
	11: Operation clock = CK3
CCS[1:0]	00: Operation clock is used as the count clock
MAS	0: Not used, so set to 0
STS[2:0]	001: Valid edge of the TAUJnTTINm input signal is the external capture trigger
COS[1:0]	See Table 15-20 "Effects of an overflow" on page 740
MD[4:1]	0010: Capture Mode
MD0	INTTAUJnIm not generated at operation start     Generates INTTAUJnIm at operation start

#### (b) TAUJnCMURm




Table 15-22 TAUJnCMURm settings for TAUJnTTINm Input Pulse Interval Measurement Function

Bit name	Setting
TIS[1:0]	00: Falling edge detection 01: Rising edge detection 10: Rising and falling edge detection (low width measurement) 11: Rising and falling edge detection (high width measurement)

## (c) Channel output mode

The channel output mode is not used by this function. However, it can be used in Direct Channel Output Mode.

## (d) Simultaneous rewrite

The simultaneous rewrite registers (TAUJnRDE and TAUJnRDM) cannot be used with the TAUJnTTINm Input Pulse Interval Measurement Function. Therefore, these registers must be set to 0.

Table 15-23 Simultaneous rewrite settings for TAUJnTTINm Input Pulse Interval Measurement Function

Bit name	Setting
RDE.RDEm	0: Disables simultaneous rewrite
RDM.RDMm	0: When simultaneous rewrite is disabled (TAUJnRDE.RDEm = 0), set these bits to 0

# (5) Operating procedure for TAUJnTTINm Input Pulse Interval Measurement Function

Table 15-24 Operating procedure for TAUJnTTINm Input Pulse Interval Measurement Function

		Operation	Status of TAUJn
	Initial channel setting	Set the TAUJnCMORm register and TAUJnCMURm registers as described in Table 15-21 "TAUJnCMORm settings for TAUJnTTINm Input Pulse Interval Measurement Function" on page 742 and Table 15-22 "TAUJnCMURm settings for TAUJnTTINm Input Pulse Interval Measurement Function" on page 742  Set the value of the TAUJnCDRm register	Channel operation is stopped.  (A clock is supplied, and a small amount of power is consumed.)
Restart 🔻	Start operation	Set TAUJnTS.TSm to 1.  TAUJnTS.TSm is a trigger bit, so it is automatically cleared to 0.	TAUJnTE.TEm is set to 1 and the counter starts.  TAUJnCNTm is cleared to 0000 0000 <sub>H</sub> . INTTAUJnIm is generated when TAUJnCMORm.MD0 is set to 1.
	During operation	Detection of TAUJnTTINm edges.  The TAUJnCMURm.TIS[1:0] bits can be changed at any time.  The TAUJnCDRm and TAUJnCSRm registers can be read at any time.	TAUJnCNTm starts to count up from 0000 0000 <sub>H</sub> . When a TAUJnTTINm valid edge is detected:  TAUJnCNTm transfers (captures) its value to TAUJnCDRm, and returns to 0000 0000 <sub>H</sub> INTTAUJnIm is then generated. Afterwards, this procedure is repeated.
	Stop operation	Set TAUJnTT.TTm to 1.  TAUJnTT.TTm is a trigger bit, so it is automatically cleared to 0.	TAUJnTE.TEm is cleared to 0 and the counter stops.  TAUJnCNTm stops and both it and TAUJnCSRm.OVF retain their current values.

#### (6) Specific timing diagrams: overflow behavior

#### (a) TAUJnCMORm.COS[1:0] = $00_R$




Figure 15-32 TAUJnCMORm.COS[1:0] =  $00_B$ , TAUJnCMORm.MD0 = 0, TAUJnCMURm.TIS[1:0]= $00_B$ 

- When an overflow occurs, the value of TAUJnCDRm remains unchanged and TAUJnCSRm.OVF remains = 0.
- Upon detection of the next valid TAUJnTTINm input edge, the value of TAUJnCNTm is written to TAUJnCDRm and TAUJnCSRm.OVF is set to 1.

# (b) TAUJnCMORm.COS[1:0] = $01_B$




Figure 15-33 TAUJnCMORm.COS[1:0] =  $01_B$ , TAUJnCMORm.MD0 = 0, TAUJnCMURm.TIS[1:0]= $00_B$ 

- When an overflow occurs, the value of TAUJnCDRm remains unchanged and TAUJnCSRm.OVF is set to 1.
- Upon detection of the next valid TAUJnTTINm input edge, the value of TAUJnCNTm is written to TAUJnCDRm.
- TAUJnCSRm.OVF is only cleared by a CPU command.

## (c) TAUJnCMORm.COS[1:0] = $10_B$




Figure 15-34 TAUJnCMORm.COS[1:0] =  $10_B$ , TAUJnCMORm.MD0 = 0, TAUJnCMURm.TIS[1:0]= $00_B$ 

- When an overflow occurs, TAUJnCDRm is set to FFFF FFFF<sub>H</sub> and TAUJnCSRm.OVF remains = 0.
- Upon detection of the next valid TAUJnTTINm input edge, TAUJnCNTm is reset to 0, but TAUJnCDRm and TAUJnCSRm.OVF remain unchanged.
- Thus, the next TAUJnTTINm input valid edge after the overflow is ignored.

#### (d) TAUJnCMORm.COS[1:0] = $11_B$




Figure 15-35 TAUJnCMORm.COS[1:0] =  $11_B$ , TAUJnCMORm.MD0 = 0, TAUJnCMURm.TIS[1:0]= $00_B$ 

- When an overflow occurs, TAUJnCDRm is set to FFFF FFFF<sub>H</sub>, and TAUJnCSRm.OVF is set to 1.
- Upon detection of the next valid TAUJnTTINm input edge, TAUJnCNTm is reset to 0, but TAUJnCDRm and TAUJnCSRm.OVF remain unchanged.
- Thus, the next TAUJnTTINm input valid edge after the overflow is ignored.
- TAUJnCSRm.OVF is cleared by a CPU command.

# 15.15.2 TAUJnTTINm Input Signal Width Measurement Function

#### (1) Overview

Summary

This function measures the width of a TAUJnTTINm input signal.

#### **Prerequisites**

- The operation mode must be set to Capture & One Count Mode, refer to Table 15-26 "TAUJnCMORm settings for TAUJnTTINm Input Signal Width Measurement Function" on page 749
- TAUJnTTOUTm is not used for this function
- TAUJnCMORm.MD0 must be set to 0

#### **Description**

The counter is started by setting the channel trigger bit (TAUJnTS.TSm) to 1. This in turn sets TAUJnTE.TEm = 1, enabling count operation. When a valid TAUJnTTINm start edge is detected, the counter TAUJnCNTm starts counting up from  $0000\ 0000_H$ . When a valid TAUJnTTINm stop edge is detected, the value of TAUJnCNTm is captured, transferred to TAUJnCDRm, and an interrupt INTTAUJnIm is generated. The counter retains its value and awaits the next valid TAUJnTTINm input start edge.

If the counter reaches FFFF FFFF $_{\rm H}$  before a valid TAUJnTTINm stop edge is detected, it overflows. The counter is reset to 0000 0000 $_{\rm H}$  and subsequently continues operation. The values transferred to TAUJnCDRm and TAUJnCSRm.OVF respectively depend on the values of bits TAUJnCMORm.COS[1:0]:

Table 15-25 Effects of an overflow

TAUJnCMORm.	When overflow	v occurs	When a valid TAUJnTTINm input stop edge is detected				
COS[1:0]	TAUJnCDRm	TAUJnCSRm.OVF	TAUJnCDRm and TAUJnCNTm	TAUJnCSRm.OVF			
00	Unchanged	0	TAUJnCNTm written to	1			
01		1	TAUJnCDRm				
10	Set to	0	TAUJnCNTm stops counting	0			
11	FFFF FFFF <sub>H</sub>	1	TAUJnCDRm unchanged				

If an overflow is set (TAUJnCSRm.OVF = 1), it can only be cleared by a CPU command that sets TAUJnCSCm.CLOV = 1.

The combination of the value of TAUJnCDRm and TAUJnCSRm.OVF can be used to deduce the width of the TAUJnTTINm signal. However, if an overflow occurs multiple times before a valid TAUJnTTINm input is detected, the overflow bit TAUJnCSRm.OVF cannot indicate this.

This function cannot be forcibly restarted.

Note

When TAUJnCMORm.COS[1:0] =  $11_B$ , the value of TAUJnCNTm is *not* written to TAUJnCDRm when the first valid TAUJnTTINm input edge occurs after an overflow. However, an interrupt is generated.

#### (2) Equations

TAUJnTTINm input signal width = count clock cycle x
[(TAUJnCSRm.OVF x (FFFF FFFF<sub>H</sub> + 1)) + TAUJnCDRm capture value + 1]

# (3) Block diagram and general timing diagram




Figure 15-36 Block diagram for TAUJnTTINm Input Signal Width Measurement Function

The following settings apply to the general timing diagram:

- Rising and falling edge detection = high width measurement (TAUJnCMURm.TIS[1:0] = 11<sub>B</sub>)
- When a valid TAUJnTTINm input is detected after an overflow TAUJnCDRm is changed and TAUJnCSRm.OVF is set to 1 (TAUJnCMORm.COS[1:0] = 00<sub>B</sub>)




Figure 15-37 General timing diagram for TAUJnTTINm Input Signal Width Measurement Function

## (4) Register settings

# (a) TAUJnCMORm

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Ī	CKS	[1:0]	CCS	[1:0]	MAS	S	STS[2:0	)]	cos	[1:0]	-		ME	D[4:1]		MD0

Table 15-26 TAUJnCMORm settings for TAUJnTTINm Input Signal Width Measurement Function

Bit name	Setting
CKS[1:0]	00: Operation clock = CK0 01: Operation clock = CK1 10: Operation clock = CK2 11: Operation clock = CK3
CCS[1:0]	00: Operation clock is used as the count clock
MAS	0: Not used, so set to 0
STS[2:0]	010: Valid edge of the TAUJnTTINm input signal is the external start trigger and the reverse edge is the stop trigger
COS[1:0]	See Table 15-25 "Effects of an overflow" on page 747
MD[4:1]	0110: Capture & One Count Mode
MD0	0: INTTAUJnIm not generated at operation start

#### (b) TAUJnCMURm

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 - TIS[1:0]

Table 15-27 TAUJnCMURm settings for TAUJnTTINm Input Signal Width Measurement Function

Bit name	Setting
TIS[1:0]	10: Rising and falling edge detection (low width measurement)
	11: Rising and falling edge detection (high width measurement)

## (c) Channel output mode

The channel output mode is not used by this function. However, it can be used in Direct Channel Output Mode.

## (d) Simultaneous rewrite

The simultaneous rewrite registers (TAUJnRDE and TAUJnRDM) cannot be used with the TAUJnTTINm Input Signal Width Measurement Function. Therefore, these registers must be set to 0.

Table 15-28 Simultaneous rewrite settings for TAUJnTTINm Input Signal Width Measurement Function

Bit name	Setting
RDE.RDEm	0: Disables simultaneous rewrite
RDM.RDMm	0: When simultaneous rewrite is disabled (TAUJnRDE.RDEm = 0), set these bits to 0

# (5) Operating procedure for TAUJnTTINm Input Signal Width Measurement Function

Table 15-29 Operating procedure for TAUJnTTINm Input Signal Width Measurement Function

		Operation	Status of TAUJn
	Initial channel setting	Set the TAUJnCMORm register and TAUJnCMURm registers as described in Table 15-21 "TAUJnCMORm settings for TAUJnTTINm Input Pulse Interval Measurement Function" on page 742 and Table 15-22 "TAUJnCMURm settings for TAUJnTTINm Input Pulse Interval Measurement Function" on page 742  Set the value of the TAUJnCDRm register	Channel operation is stopped.  (A clock is supplied, and a small amount of power is consumed.)
Restart 🔻	Start operation	Set TAUJnTS.TSm to 1.  TAUJnTS.TSm is a trigger bit, so it is automatically cleared to 0.	TAUJnTE.TEm is set to 1 and TAUJnCNTm waits for detection of the TAUJnTTINm start edge.  When a TAUJnTTINm start is detected, TAUJnCNTm starts to count up.
	During operation	Detection of TAUJnTTINm edges.  The TAUJnCMURm.TIS[1:0] bits can be changed at any time.  The TAUJnCDRm and TAUJnCSRm registers can be read at any time.	TAUJnCNTm starts to count up from 0000 0000 <sub>H</sub> . When a TAUJnTTINm valid edge is detected:  TAUJnCNTm transfers (captures) its value to TAUJnCDRm, and retains its value  INTTAUJnIm is then generated.  Afterwards, this procedure is repeated.
	Stop operation	Set TAUJnTT.TTm to 1.  TAUJnTT.TTm is a trigger bit, so it is automatically cleared to 0.	TAUJnTE.TEm is cleared to 0 and the counter stops.  TAUJnCNTm stops and both it and TAUJnCSRm.OVF retain their current values.

#### (6) Specific timing diagrams: overflow behavior

#### (a) TAUJnCMORm.COS[1:0] = $00_R$




Figure 15-38 TAUJnCMORm.COS[1:0] =  $00_B$ , TAUJnCMORm.MD0 = 0, TAUJnCMURm.TIS[1:0]= $11_B$ 

- When an overflow occurs, the value of TAUJnCDRm remains unchanged and TAUJnCSRm.OVF remains = 0.
- Upon detection of the next valid TAUJnTTINm input edge, the value of TAUJnCNTm is written to TAUJnCDRm and TAUJnCSRm.OVF is set to 1.

#### (b) TAUJnCMORm.COS[1:0] = $01_B$




Figure 15-39 TAUJnCMORm.COS[1:0] =  $01_B$ , TAUJnCMORm.MD0 = 0, TAUJnCMURm.TIS[1:0]= $11_B$ 

- When an overflow occurs, the value of TAUJnCDRm remains unchanged and TAUJnCSRm.OVF is set to 1.
- Upon detection of the next valid TAUJnTTINm input edge, the value of TAUJnCNTm is written to TAUJnCDRm.
- TAUJnCSRm.OVF is only cleared by a CPU command.

## (c) TAUJnCMORm.COS[1:0] = $10_B$




Figure 15-40 TAUJnCMORm.COS[1:0] =  $10_B$ , TAUJnCMORm.MD0 = 0, TAUJnCMURm.TIS[1:0]= $11_B$ 

- When an overflow occurs, TAUJnCDRm is set to FFFF FFFF<sub>H</sub> and TAUJnCSRm.OVF remains = 0.
- Upon detection of the next valid TAUJnTTINm input edge, TAUJnCNTm is reset to 0, but TAUJnCDRm and TAUJnCSRm.OVF remain unchanged.
- Thus, the next TAUJnTTINm input valid edge after the overflow is ignored.

#### (d) TAUJnCMORm.COS[1:0] = $11_B$




Figure 15-41 TAUJnCMORm.COS[1:0] =  $11_B$ , TAUJnCMORm.MD0 = 0, TAUJnCMURm.TIS[1:0]= $11_B$ 

- When an overflow occurs, TAUJnCDRm is set to FFFF FFFF<sub>H</sub>, and TAUJnCSRm.OVF is set to 1.
- Upon detection of the next valid TAUJnTTINm input edge, TAUJnCNTm is reset to 0, but TAUJnCDRm and TAUJnCSRm.OVF remain unchanged.
- Thus, the next TAUJnTTINm input valid edge after the overflow is ignored.
- TAUJnCSRm.OVF is cleared by a CPU command.

# 15.15.3 Overflow Interrupt Output Function (During TAUJnTTINm Width Measurement)

#### (1) Overview

#### Summary

This function measures the width of an individual TAUJnTTINm input signal. An interrupt is generated if the TAUJnTTINm input width is longer than FFFF FFFF $_{\rm H}$ .

#### **Prerequisites**

- The operation mode must be set to One Count Mode, refer to Table 15-30
   "TAUJnCMORm settings for Overflow Interrupt Output Function (During
   TAUJnTTINm Width Measurement)" on page 756
- · TAUJnTTOUTm is not used for this function
- The value of TAUJnCDRm must be set to FFFF FFFFH.

#### Description

The counter is enabled by setting the channel trigger bit (TAUJnTS.TSm) to 1. This in turn sets TAUJnTE.TEm = 1, enabling count operation.

The counter starts when a valid TAUJnTTINm input start edge is detected. FFFF FFFF<sub>H</sub> is written to TAUJnCNTm and the counter starts to count down.

When a valid stop edge is detected, the counter stops and retains the current value.

When the next TAUJnTTINm input start edge is detected, TAUJnCNTm reloads FFFF FFFF<sub>H</sub> and starts to count down.

If the counter reaches 0000 0000<sub>H</sub> before a stop edge is detected, an interrupt is generated.

#### **Conditions**

The valid start and stop edges are specified by the TAUJnCMURm.TIS[1:0] bits:

- If TAUJnCMURm.TIS[1:0] = 10<sub>B</sub>, the TAUJnTTINm input low width is measured. The start trigger is a falling edge and the stop trigger is a rising edge.
- If TAUJnCMURm.TIS[1:0] = 11<sub>B</sub>, the TAUJnTTINm input high width is measured. The start trigger is a rising edge and the stop trigger is a falling edge.

**Note** The counter cannot be restarted during operation.

## (2) Block diagram and general timing diagram




Figure 15-42 Block diagram for Overflow Interrupt Output Function (During TAUJnTTINm Width Measurement)

The following settings apply to the general timing diagram:

 Rising and falling edge detection = high width measurement (TAUJnCMURm.TIS[1:0] = 11<sub>B</sub>)




Figure 15-43 General timing diagram for Overflow Interrupt Output Function (During TAUJnTTINm Width Measurement)

## (3) Register settings

# (a) TAUJnCMORm

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Ī	CKS	[1:0]	CCS	[1:0]	MAS	S	STS[2:0	)]	COS	[1:0]	-		ME	D[4:1]		MD0

Table 15-30 TAUJnCMORm settings for Overflow Interrupt Output Function (During TAUJnTTINm Width Measurement)

Bit name	Setting
CKS[1:0]	00: Operation clock = CK0 01: Operation clock = CK1 10: Operation clock = CK2 11: Operation clock = CK3
CCS[1:0]	00: Operation clock is used as the count clock
MAS	0: Not used, so set to 0
STS[2:0]	010: Valid edge of the TAUJnTTINm input signal is the external start trigger and the reverse edge is the stop trigger
COS[1:0]	00: Not used, so set to 00
MD[4:1]	0100: One Count Mode
MD0	0: INTTAUJnIm not generated at operation start

#### (b) TAUJnCMURm




Table 15-31 TAUJnCMURm settings Overflow Interrupt Output Function (During TAUJnTTINm Width Measurement)

Bit name	Setting
TIS[1:0]	10: Rising and falling edge detection (Low width measurement) 11: Rising and falling edge detection (High width measurement)

#### (c) Channel output mode

The channel output mode is not used by this function. However, it can be used in Direct Channel Output Mode.

#### (d) Simultaneous rewrite

The simultaneous rewrite registers (TAUJnRDE and TAUJnRDM) cannot be used with the Overflow Interrupt Output Function (During TAUJnTTINm Width Measurement). Therefore, these registers must be set to 0.

Table 15-32 Simultaneous rewrite settings for Overflow Interrupt Output Function (During TAUJnTTINm Width Measurement)

Bit name	Setting
RDE.RDEm	0: Disables simultaneous rewrite
RDM.RDMm	0: When simultaneous rewrite is disabled (TAUJnRDE.RDEm = 0), set these bits to 0

## (4) Operating procedure for Overflow Interrupt Output Function (During TAUJnTTINm Width Measurement)

Table 15-33 Operating procedure for Overflow Interrupt Output Function (During TAUJnTTINm Width Measurement)

		Operation	Status of TAUJn
	Initial channel setting	Set the TAUJnCMORm register and TAUJnCMURm registers as described in <i>Table 15-30 "TAUJnCMORm settings for Overflow Interrupt Output Function (During TAUJnTTINm Width Measurement)" on page 756</i> and <i>Table 15-31 "TAUJnCMURm settings Overflow Interrupt Output Function (During TAUJnTTINm Width Measurement)" on page 756</i> Set the value of the TAUJnCDRm register	Channel operation is stopped.  (A clock is supplied, and a small amount of power is consumed.)
Restart V	Start operation	Set TAUJnTS.TSm to 1.  TAUJnTS.TSm is a trigger bit, so it is automatically cleared to 0.  Detection of TAUJnTTINm start edge	TAUJnTE.TEm is set to 1 and TAUJnCNTm waits for detection of the start edge.  When a start edge is detected, TAUJnCNTm loads the TAUJnCDRm value (FFFF FFFF <sub>H</sub> ).
	During operation	The TAUJnCNTm register can be read at any time.  Detection of TAUJnTTINm edges.	TAUJnCNTm counts down. When the counter reaches 0000 0000 <sub>H</sub> :  • INTTAUJnIm is generated  • TAUJnCNTm stops counting at FFFF FFFF <sub>H</sub> and waits for a trigger.  When a reverse edge of TAUJnTTINm is detected during count operation:  • TAUJnCNTm stops counting and waits for a trigger.  Afterwards, this procedure is repeated.
	Stop operation	Set TAUJnTT.TTm to 1.  TAUJnTT.TTm is a trigger bit, so it is automatically cleared to 0.	TAUJnTE.TEm is cleared to 0 and the counter stops. TAUJnCNTm stops and retains its current value.

#### 15.15.4 TAUJnTTINm Input Period Count Detection Function

#### (1) Overview

Summary

This function measures the cumulative width of a TAUJnTTINm input signal.

#### **Prerequisites**

- The operation mode must be set to Capture & Gate Count Mode, refer to Table 15-34 "TAUJnCMORm settings for TAUJnTTINm Input Period Count Detection Function" on page 761
  - TAUJnTTOUTm is not used for this function

#### Description

The counter is enabled by setting the channel trigger bit (TAUJnTS.TSm) to 1. This in turn sets TAUJnTE.TEm = 1, enabling count operation. The counter awaits a valid TAUJnTTINm input edge.

When a valid TAUJnTTINm input start edge is detected, the counter starts to count from 0000 0000<sub>H</sub>.

When a valid TAUJnTTINm input stop edge is detected, the current TAUJnCNTm value is written to TAUJnCDRm and an interrupt (INTTAUJnIm) is generated. The counter stops and retains its value until the next valid TAUJnTTINm input start edge is detected.

If the counter reaches FFFF FFFF<sub>H</sub> the bit TAUJnCSRm.OVF is set to 1 and the counter restarts from 0000 0000<sub>H</sub>. The value of TAUJnCSRm.OVF is reset by the CPU by setting TAUJnCSCm.CLOV = 1.

Note

The input TAUJnTTINm is sampled at the frequency of the operation clock, specified by the TAUJnCMORm.CKS[1:0] bits. As a result, the output cycle of TAUJnTTOUTm has an error of  $\pm$  1 operation clock cycle.

#### Conditions

The valid start and stop edges are specified by the TAUJnCMURm.TIS[1:0]

- If TAUJnCMURm.TIS[1:0] = 10<sub>B</sub>, the TAUJnTTINm input low width is measured. The start trigger is a falling edge and the stop trigger is a rising edge.
- If TAUJnCMURm.TIS[1:0] = 11<sub>B</sub>, the TAUJnTTINm input high width is measured. The start trigger is a rising edge and the stop trigger is a falling edge.

#### (2) Equations

Cumulative TAUJnTTINm input width = count clock cycle × ((FFFF FFFF<sub>H</sub> × TAUJnCSRm.OVF) + (TAUJnCDRm capture value + 1))

#### (3) Block diagram and general timing diagram




Figure 15-44 Block diagram for TAUJnTTINm Input Period Count Detection Function

The following settings apply to the general timing diagram:

 Rising and falling edge detection = high width measurement (TAUJnCMURm.TIS[1:0] = 11<sub>B</sub>)




Figure 15-45 General timing diagram for TAUJnTTINm Input Period Count Detection Function

#### (4) Register settings

#### (a) TAUJnCMORm

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Ī	CKS	[1:0]	CCS	[1:0]	MAS	S	STS[2:0	)]	COS	[1:0]	-		ME	D[4:1]		MD0

Table 15-34 TAUJnCMORm settings for TAUJnTTINm Input Period Count Detection Function

Bit name	Setting
CKS[1:0]	00: Operation clock = CK0
	01: Operation clock = CK1
	10: Operation clock = CK2
	11: Operation clock = CK3
CCS[1:0]	00: Operation clock is used as the count clock
MAS	0: Not used, so set to 0
STS[2:0]	010: Valid edge of the TAUJnTTINm input signal is the external start trigger and the reverse edge is the stop trigger
COS[1:0]	01: Overflow (TAUJnCSRm.OVF) set upon counter overflow and cleared by a CPU instruction
MD[4:1]	1101: Capture & Gate Count Mode
MD0	0: INTTAUJnIm not generated at operation start

#### (b) TAUJnCMURm




Table 15-35 TAUJnCMURm settings for TAUJnTTINm Input Period Count Detection Function

Bit name	Setting
TIS[1:0]	Rising and falling edge detection (Low width measurement)     Rising and falling edge detection (High width measurement)

#### (c) Channel output mode

The channel output mode is not used by this function. However, it can be used in Direct Channel Output Mode.

#### (d) Simultaneous rewrite

The simultaneous rewrite registers (TAUJnRDE and TAUJnRDM) cannot be used with the TAUJnTTINm Input Period Count Detection Function. Therefore, these registers must be set to 0.

Table 15-36 Simultaneous rewrite settings for TAUJnTTINm Input Period Count Detection Function

Bit name	Setting
RDE.RDEm	0: Disables simultaneous rewrite
RDM.RDMm	0: When simultaneous rewrite is disabled (TAUJnRDE.RDEm = 0), set these bits to 0

## (5) Operating procedure for TAUJnTTINm Input Period Count Detection Function

Table 15-37 Operating procedure for TAUJnTTINm Input Period Count Detection Function

		Operation	Status of TAUJn
	Initial channel setting	Set the TAUJnCMORm register and TAUJnCMURm registers as described in Table 15-34 "TAUJnCMORm settings for TAUJnTTINm Input Period Count Detection Function" on page 761 and Table 15-35 "TAUJnCMURm settings for TAUJnTTINm Input Period Count Detection Function" on page 761  Set the value of the TAUJnCDRm register	Channel operation is stopped.  (A clock is supplied, and a small amount of power is consumed.)
Restart	Start operation	Set TAUJnTS.TSm to 1.  TAUJnTS.TSm is a trigger bit, so it is automatically cleared to 0.  Detection of TAUJnTTINm start edge	TAUJnTE.TEm is set to 1 and TAUJnCNTm waits for detection of the TAUJnTTINm start edge.  When a start edge is detected, TAUJnCNTm is cleared to 0000 0000 <sub>H</sub> and TAUJnCNTm starts to count up.
	During operation	Detection of TAUJnTTINm edges.  The TAUJnCDRm, TAUJnCNTm, and TAUJnCSRm registers can be read at any time.  The TAUJnCSC.CLOV bit can be set to 1.	When a TAUJnTTINm start edge (rising edge for high width measurement, falling edge for low width measurement) is detected, TAUJnCNTm starts to count up from the stop value.  When TAUJnCNTm detects a capture edge (falling edge for high width measurement, rising edge for low width measurement), it transfers the value to TAUJnCDRm and INTTAUJnIm is generated.  Counting stops at the "value transferred to TAUJnCDRm + 1" value and TAUJnCNTm waits for detection of the TAUJnTTINm start edge.  If the TAUJnCNTm reaches FFFF FFFFH, the counter overflows and TAUJnCSR.OVF is set to 1.  Afterwards, this procedure is repeated.
	Stop operation	Set TAUJnTT.TTm to 1.  TAUJnTT.TTm is a trigger bit, so it is automatically cleared to 0.	TAUJnTE.TEm is cleared to 0 and the counter stops.  TAUJnCNTm stops and it and TAUJnCSRm.OVF retain their current values.

#### (6) Specific timing diagrams

#### (a) Operation stop and restart




Figure 15-46 Operation stop and restart, TAUJnCMURm.TIS[1:0] = 11<sub>B</sub>

- The counter can be stopped by setting TAUJnTT.TTm to 1, which in turn sets TAUJnTE.TEm to 0.
- TAUJnCNTm stops and the current value is retained.
- If the counter is stopped, valid TAUJnTTINm input edges are ignored.
- The counter can be restarted by setting TAUJnTS.TSm to 1. TAUJnCNTm restarts to count from 0000 0000<sub>H</sub>.

# 15.15.5 Overflow Interrupt Output Function (During TAUJnTTINm Input Period Count Detection)

#### (1) Overview

#### Summary

This function measures the cumulative width of a TAUJnTTINm input signal. An interrupt is generated if the cumulative TAUJnTTINm input width is longer than FFFF FFFF $_{\rm H}$ .

#### **Prerequisites**

- The operation mode must be set to Gate Count Mode, refer to Table 15-38
   "TAUJnCMORm settings for Overflow Interrupt Output Function (During
   TAUJnTTINm Input Period Count Detection)" on page 767
- TAUJnTTOUTm is not used for this function
- The value of TAUJnCDRm must be set to FFFF FFFFH.

#### Description

The counter is enabled by setting the channel trigger bit (TAUJnTS.TSm) to 1. This in turn sets TAUJnTE.TEm = 1, enabling count operation.

The counter starts when a valid TAUJnTTINm input start edge is detected. FFFF FFFF<sub>H</sub> is written to TAUJnCNTm and the counter starts to count down.

When a valid stop edge is detected, the counter stops and retains the current value. The counter awaits the next TAUJnTTINm input start edge and then continues to count down from the current value.

When the counter reaches  $0000\ 0000_H$  an interrupt is generated. FFFF FFFFH is written to TAUJnCNTm and the counter continues to count down until a TAUJnTTINm input stop edge is detected.

#### Conditions

The valid start and stop edges are specified by the TAUJnCMURm.TIS[1:0] bits:

- If TAUJnCMURm.TIS[1:0] = 10<sub>B</sub>, the TAUJnTTINm input low width is measured. The start trigger is a falling edge and the stop trigger is a rising edge.
- If TAUJnCMURm.TIS[1:0] = 11<sub>B</sub>, the TAUJnTTINm input high width is measured. The start trigger is a rising edge and the stop trigger is a falling edge.

**Note** The counter cannot be restarted during operation.

#### (2) Block diagram and general timing diagram




Figure 15-47 Block diagram for Overflow Interrupt Output Function (During TAUJnTTINm Input Period Count Detection)

The following settings apply to the general timing diagram:

 Rising and falling edge detection = high width measurement (TAUJnCMURm.TIS[1:0] = 11<sub>B</sub>)




Figure 15-48 General timing diagram for Overflow Interrupt Output Function (During TAUJnTTINm Input Period Count Detection)

#### (3) Register settings

#### (a) TAUJnCMORm

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Ī	CKS	[1:0]	CCS	[1:0]	MAS	S	STS[2:0	)]	cos	[1:0]	-		ME	D[4:1]		MD0

Table 15-38 TAUJnCMORm settings for Overflow Interrupt Output Function (During TAUJnTTINm Input Period Count Detection)

Bit name	Setting
CKS[1:0]	00: Operation clock = CK0 01: Operation clock = CK1 10: Operation clock = CK2 11: Operation clock = CK3
CCS[1:0]	00: Operation clock is used as the count clock
MAS	0: Not used, so set to 0
STS[2:0]	010: Valid edge of the TAUJnTTINm input signal is the external start trigger and the reverse edge is the stop trigger
COS[1:0]	00: Not used, so set to 00
MD[4:1]	1100: Gate Count Mode
MD0	0: INTTAUJnIm not generated at operation start

#### (b) TAUJnCMURm




Table 15-39 TAUJnCMURm settings for Overflow Interrupt Output Function (During TAUJnTTINm Input Period Count Detection)

Bit name	Setting
TIS[1:0]	10: Rising and falling edge detection (Low width measurement) 11: Rising and falling edge detection (High width measurement)

#### (c) Channel output mode

The channel output mode is not used by this function. However, it can be used in Direct Channel Output Mode.

#### (d) Simultaneous rewrite

The simultaneous rewrite registers (TAUJnRDE and TAUJnRDM) cannot be used with the Overflow Interrupt Output Function (During TAUJnTTINm Input Period Count Detection). Therefore, these registers must be set to 0.

Table 15-40 Simultaneous rewrite settings for Overflow Interrupt Output Function (During TAUJnTTINm Input Period Count Detection)

RENESAS

Bit name	Setting
RDE.RDEm	0: Disables simultaneous rewrite
RDM.RDMm	0: When simultaneous rewrite is disabled (TAUJnRDE.RDEm = 0), set these bits to 0

## (4) Operating procedure for Overflow Interrupt Output Function (during TAUJnTTINm input period count detection)

Table 15-41 Operating procedure for Overflow Interrupt Output Function (during TAUJnTTINm input period count detection)

·		Operation	Status of TAUJn			
	Initial channel setting	Set the TAUJnCMORm register and TAUJnCMURm registers as described in Table 15-38 "TAUJnCMORm settings for Overflow Interrupt Output Function (During TAUJnTTINm Input Period Count Detection)" on page 767 and Table 15-39 "TAUJnCMURm settings for Overflow Interrupt Output Function (During TAUJnTTINm Input Period Count Detection)" on page 767  Set the value of the TAUJnCDRm register	Channel operation is stopped.  (A clock is supplied, and a small amount of power is consumed.)			
Restart	Start operation	Set TAUJnTS.TSm to 1.  TAUJnTS.TSm is a trigger bit, so it is automatically cleared to 0.  Detection of TAUJnTTINm start edge	TAUJnTE.TEm is set to 1 and TAUJnCNTm waits for detection of the start edge.  When a start edge is detected, TAUJnCNTm loads the TAUJnCNTm loads			
	During operation St	The TAUJnCNTm register can be read at all times.	the TAUJnCDRm value (FFFF FFFF <sub>H</sub> ).  TAUJnCNTm counts down. When the counter reaches 0000 0000 <sub>H</sub> :  INTTAUJnIm is generated  TAUJnCNTm loads the TAUJnCDRm value (FFFF FFFF <sub>H</sub> ) and continues to count down.  When a reverse edge of TAUJnTTINm is detected during count operation:  TAUJnCNTm counts down from the stop value. Afterwards, this procedure is repeated.			
	Stop operation	Set TAUJnTT.TTm to 1.  TAUJnTT.TTm is a trigger bit, so it is automatically cleared to 0.	TAUJnTE.TEm is cleared to 0 and the counter stops.  TAUJnCNTm stops and retains its current value.			

## 15.16 Other Independent Channel Functions

This chapter describes a function that generates an interrupt when a certain number of TAUJnTTINm pulses has occurred, a function that divides the frequency of TAUJnTTINm, and a function that measures the duration between the function start and a TAUJnTTINm input signal:

• 15.16.1 "TAUJnTTINm Input Position Detection Function"

#### TAUJnTTINm Input Position Detection Function 15.16.1

#### Overview (1)

Summary

This function measures the duration between the function start and a TAUJnTTINm input signal.

#### **Prerequisites**

- The operation mode must be set to Count Capture Mode, refer to *Table* 15-42 "TAUJnCMORm settings for TAUJnTTINm Input Position Detection Function" on page 773
- TAUJnTTOUTm is not used for this function

#### Description

The counter is enabled by setting the channel trigger bit (TAUJnTS.TSm) to 1. This in turn sets TAUJnTE.TEm = 1, enabling count operation. The counter starts to count from 0000 0000<sub>H</sub>. When a valid TAUJnTTINm input stop edge is detected, the current TAUJnCNTm value is written to TAUJnCDRm and an interrupt (INTTAUJnIm) is generated. The counter continues to count from the current value until the next valid TAUJnTTINm input edge is detected.

When the counter reaches FFFF FFFF<sub>H</sub>, the bit TAUJnCSRm.OVF is set to 1 and the counter restarts from 0000 0000<sub>H</sub>. The value of TAUJnCSRm.OVF is reset by the CPU by TAUJnCSCm.CLOV = 1.

Note The input TAUJnTTINm is sampled at the frequency of the operation clock, specified by the TAUJnCMORm.CKS[1:0] bits. As a result, the output cycle of TAUJnTTOUTm has an error of  $\pm$  1 operation clock cycle.

#### Conditions

If the TAUJnCMORm.MD0 bit is set to 0, the first interrupt after a start or restart is not generated. For details refer to 15.10 "TAUJnTTOUTm Output and INTTAUJnIm Generation when Counter Starts or Restarts" on page 718.

#### (2) Equations

Function duration at a TAUJnTTINm input pulse = count clock cycle  $\times$  [(FFFF FFFF<sub>H</sub>+1  $\times$  TAUJnCSRm.OVF) + (TAUJnCDRm capture value + 1)]

#### (3) Block diagram and general timing diagram




Figure 15-49 Block diagram for TAUJnTTINm Input Position Detection Function

The following settings apply to the general timing diagram:

- INTTAUJnIm not generated at operation start (TAUJnCMORm.MD0 = 0)
- Falling edge detection (TAUJnCMURm.TIS[1:0] = 00<sub>B</sub>)




Figure 15-50 General timing diagram for TAUJnTTINm Input Position Detection Function

#### (4) Register settings

#### (a) TAUJnCMORm

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CKS	[1:0]	CCS	[1:0]	MAS	S	STS[2:0	)]	cos	[1:0]	-		ME	D[4:1]		MD0

Table 15-42 TAUJnCMORm settings for TAUJnTTINm Input Position Detection Function

Bit name	Setting
CKS[1:0]	00: Operation clock = CK0 01: Operation clock = CK1
	10: Operation clock = CK1
	11: Operation clock = CK3
CCS[1:0]	00: Operation clock is used as the count clock
MAS	0: Not used, so set to 0
STS[2:0]	001: Valid TAUJnTTINm input edge signal is used as the external capture trigger
COS[1:0]	01: Overflow (TAUJnCSRm.OVF) set upon counter overflow and cleared by a CPU instruction
MD[4:1]	1011: Count Capture Mode
MD0	INTTAUJnIm not generated at operation start     Generates INTTAUJnIm at operation start

#### (b) TAUJnCMURm

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 - TIS[1:0]

Table 15-43 TAUJnCMURm settings for TAUJnTTINm Input Position Detection Function

Bit name	Setting
TIS[1:0]	00: Falling edge detection 01: Rising edge detection 10: Rising and falling edge detection

#### (c) Channel output mode

The channel output mode is not used by this function. However, it can be used in Direct Channel Output Mode.

#### (d) Simultaneous rewrite

The simultaneous rewrite registers (TAUJnRDE and TAUJnRDM) cannot be used with the TAUJnTTINm Input Position Detection Function. Therefore, these registers must be set to 0.

Table 15-44 Simultaneous rewrite settings for TAUJnTTINm Input Position Detection Function

Bit name	Setting
RDE.RDEm	0: Disables simultaneous rewrite
RDM.RDMm	0: When simultaneous rewrite is disabled (TAUJnRDE.RDEm = 0), set these bits to 0

#### (5) Operating procedure for TAUJnTTINm Input Position Detection Function

Table 15-45 Operating procedure for TAUJnTTINm Input Position Detection Function

		Operation	Status of TAUJn
	Initial channel setting	Set the TAUJnCMORm register and TAUJnCMURm registers as described in Table 15-42 "TAUJnCMORm settings for TAUJnTTINm Input Position Detection Function" on page 773 and Table 15-43 "TAUJnCMURm settings for TAUJnTTINm Input Position Detection Function" on page 773  Set the value of the TAUJnCDRm register	Channel operation is stopped.  (A clock is supplied, and a small amount of power is consumed.)
Restart	Start operation	Set TAUJnTS.TSm to 1. TAUJnTS.TSm is a trigger bit, so it is automatically cleared to 0.	TAUJnTE.TEm is set to 1 and the counter starts. INTTAUJnIm is generated when TAUJnCMORm.MD0 is set to 1.
	During operation	The TAUJnCMURm.TIS[1:0] bits can be changed at any time. The TAUJnCDRm and TAUJnCSRm registers can be read at any time.	<ul> <li>TAUJnCNTm starts to count up from 0000 0000<sub>H</sub>. When a TAUJnTTINm valid edge is detected:</li> <li>TAUJnCNTm transfers (captures) its value to TAUJnCDRm</li> <li>TAUJnTTINm is output.</li> <li>The counter value is not cleared to 0000 0000<sub>H</sub> and TAUJnCNTm continues count operation.</li> <li>Afterwards, this procedure is repeated.</li> </ul>
	Stop operation	Set TAUJnTT.TTm to 1.  TAUJnTT.TTm is a trigger bit, so it is automatically cleared to 0.	TAUJnTE.TEm is cleared to 0 and the counter stops.  TAUJnCNTm stops and both it and TAUJnCSRm.OVF retain their current values.

#### (6) Specific timing diagrams

#### (a) Operation stop and restart




Figure 15-51 Operation stop and restart, TAUJnCMORm.MD0 = 0, TAUJnCMURm.TIS[1:0] = 00

- The counter can be stopped by setting TAUJnTT.TTm to 1, which in turn sets TAUJnTE.TEm to 0.
- TAUJnCNTm stops and the current value is retained.
- If the counter is stopped, valid TAUJnTTINm input edges are ignored.
- The counter can be restarted by setting TAUJnTS.TSm to 1. TAUJnCNTm restarts to count from 0000 0000<sub>H</sub>.

# 15.17 Synchronous PWM Signal Functions Triggered at Regular Intervals

This chapter describes a function that generates PWM signals at regular intervals. For a general overview of synchronous channel operation, see 15.3 "Functional Description" on page 699.

• 15.17.1 "PWM Output Function"

#### 15.17.1 PWM Output Function

#### (1) Overview

#### Summary

This function generates multiple PWM outputs by using a master and multiple slave channels. It enables the pulse cycle (frequency) and the pulse width (duration) of the TAUJnTTOUTm to be set. The pulse cycle is set in the master channel. The pulse width is set in the slave channel.

#### **Prerequisites**

- Two channels
- The operation mode of the master channel must be set to Interval Timer Mode, refer to Table 15-46 "TAUJnCMORm settings for the master channel of the PWM Output Function" on page 781
- The operation mode of the slave channel(s) must be set to One Count Mode, refer to Table 15-49 "TAUJnCMORm settings for the slave channel of the PWM Output Function" on page 783
- TAUJnTTOUTm is not used for the master channel of this function
- The channel output mode of the slave channel(s) must be set to Synchronous Channel Output Mode 1 ( 15.8 "Channel Output Modes" on page 711)

#### Description

The counters are started by setting the channel trigger bits (TAUJnTS.TSm) to 1. This in turn sets TAUJnTE.TEm = 1, enabling count operation. The current value of TAUJnCDRm is written to TAUJnCNTm and the counters start to count down from these values. INTTAUJnIm is generated on the master channel and TAUJnTTOUTm (slave) toggles.

· Master channel:

When the counter of the master channel reaches  $0000\ 0000_H$ , pulse cycle time has elapsed and INTTAUJnIm is generated. The counter reloads the TAUJnCDRm value and counts down.

Slave channel(s)

The INTTAUJnIm of the master channel triggers the counter of the slave channel(s). The current value of TAUJnCDRm (slave) is written to TAUJnCNTm (slave) and the counter starts to count down from this value. The TAUJnTTOUTm signal is set.

When the counter reaches  $0000\ 0000_H$ , i.e. duty time has elapsed, INTTAUJnIm is generated and the TAUJnTTOUTm signal is reset. The counter returns to FFFF FFFFH and awaits the next INTTAUJnIm of the master channel, and thus the start of the next pulse cycle.

The counter can be stopped by setting TAUJnTT.TTm to 1 for the master and slave channel(s), which in turn sets TAUJnTE.TEm to 0. TAUJnCNTm and TAUJnTTOUTm of master and slave channel(s) stop but retain their values. The counters can be restarted by setting TAUJnTS.TSm to 1.

**Note** If a forced restart is executed during operation, TAUJnTTOUTm is not output as a PWM signal.

**Conditions** Simultaneous rewrite can be used with this function. Please refer to 15.7 "Simultaneous Rewrite" on page 706

#### (2) Equations

Pulse cycle = (TAUJnCDRm (master) + 1) x count clock cycle

Duty cycle [%] = (TAUJnCDRm (slave) / (TAUJnCDRm (master) + 1)) x 100

- Duty cycle = 0 %
   TAUJnCDRm (slave) = 0000 0000<sub>H</sub>
- Duty cycle = 100 %TAUJnCDRm (slave) ≥ TAUJnCDRm (master) + 1

#### (3) Block diagram and general timing diagram





Figure 15-52 Block diagram for PWM Output Function

The following settings apply to the general timing diagram:

• Slave channel: Positive logic (TAUJnTOL.TOLm = 0)



**Figure 15-53 General timing diagram for PWM Output Function** 

Note The interval between the slave channel starting to count and an interrupt being generated is the value of corresponding TAUJnCDRm, whereas for the master channel the interval is the corresponding TAUJnCDRm + 1.

Feb 28, 2013

#### (4) Register settings for the master channel

#### (a) TAUJnCMORm for the master channel

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CKS	[1:0]	CCS	[1:0]	MAS	S	TS[2:0	)]	COS	[1:0]	-		ME	0[4:1]		MD0

Table 15-46 TAUJnCMORm settings for the master channel of the PWM Output Function

Bit name	Setting
CKS[1:0]	00: Prescaler output CK0 01: Prescaler output CK1 10: Prescaler output CK2 11: Prescaler output CK3 The value of the CKS[1:0] bit of the master and slave channel(s) must be identical.
CCS[1:0]	00: Operation clock is used as the count clock
MAS	1: Channel is master channel
STS[2:0]	000: Counter triggered by software trigger
COS[1:0]	00: Not used, so set to 00
MD[4:1]	0000: Interval Timer Mode
MD0	1: Generates INTTAUJnIm at operation start

#### (b) TAUJnCMURm for the master channel

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 - TIS[1:0]

Table 15-47 TAUJnCMURm settings for the master channel of the PWM Output Function

Bit name	Setting
TIS[1:0]	00: Not used so set to 00

#### (c) Channel output mode for the master channel

The channel output mode is not used by this function. However, it can be used by other functions or in Direct Channel Output Mode.

#### (d) Simultaneous rewrite for the master channel

The simultaneous rewrite settings of the master and slave channel must be identical.

Table 15-48 Simultaneous rewrite settings for the master channel of the PWM Output Function

	Bit name	Setting
F	RDE.RDEm	1: Enables simultaneous rewrite
R	RDM.RDMm	The simultaneous rewrite trigger signal is generated when the master channel starts counting

#### (5) Register settings for the slave channel(s)

#### (a) TAUJnCMORm for the slave channel(s)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CKS	[1:0]	CCS	[1:0]	MAS	S	TS[2:0	)]	cos	[1:0]	-		ME	0[4:1]		MD0

Table 15-49 TAUJnCMORm settings for the slave channel of the PWM Output Function

Bit name	Setting
CKS[1:0]	00: Prescaler output CK0 01: Prescaler output CK1 10: Prescaler output CK2 11: Prescaler output CK3 The value of the CKS[1:0] bit of the master and slave channel(s) must be identical.
CCS[1:0]	00: Operation clock is used as the count clock
MAS	0: Channel is a slave channel
STS[2:0]	100: INTTAUJnIm of the master channel is the start trigger
COS[1:0]	00: Not used, so set to 00
MD[4:1]	0100: One Count Mode
MD0	Generates INTTAUJnIm and toggles TAUJnTTOUTm at operation start

#### (b) TAUJnCMURm for the slave channel(s)




Table 15-50 TAUJnCMURm settings for the slave channel of the PWM Output Function

	Bit name	Setting
I	TIS[1:0]	00: Not used so set to 00

#### (c) Channel output mode for the slave channel(s)

Table 15-51 Control bit settings for Independent Channel Output Mode 1

Bit name	Setting			
TOEm	1: Disables Direct Channel Output Mode			
TOMm	1: Synchronous channel operation			
TOCm	0: Operation mode 1			
TOLm	0: Positive logic 1: Inverted logic			

#### (d) Simultaneous rewrite for the slave channel(s)

The simultaneous rewrite settings of the master and slave channel must be identical.

Table 15-52 Simultaneous rewrite settings for the slave channel of the PWM Output **Function** 

Bit name	Setting
RDE.RDEm	1: Enables simultaneous rewrite
RDM.RDMm	The simultaneous rewrite trigger signal is generated when the master channel starts counting

#### (6) Operating procedure for PWM Output Function

Table 15-53 Operating procedure for PWM Output Function

		Operation	Status of TAUJn
	Initial channel setting	Master channel: set the TAUJnCMORm and TAUJnCMURm registers and the channel output mode as described in 4 "Register settings for the master channel" on page 781  Slave channel: set the TAUJnCMORm and TAUJnCMURm registers and the channel output mode as described in 5 "Register settings for the slave channel(s)" on page 783  Set the values of the TAUJnCDRm registers of all channels	Channel operation is stopped.  (A clock is supplied, and a small amount of power is consumed.)
Restart	Start operation	Set TAUJnTS.TSm of the master and slave channels to 1 simultaneously.  TAUJnTS.TSm is a trigger bit, so it is automatically cleared to 0.	TAUJnTE.TEm (master and slave channels) is set to 1 and the counters of the master and slave channels start. INTTAUJnIm is generated on the master channel and TAUJnTTOUTm (slave) is set.
		TAUJnCDRm can be changed at any time. TAUJnCNTm and TAUJnRSF.RSFm can be read at any time.	TAUJnCNTm of the master channel loads TAUJnCDRm and counts down. When the counter reaches 0000 0000 <sub>H</sub> :
	u	TAUJnRDT.RDTm can be changed during	INTTAUJnIm (master) is generated
	eratio	operation.	TAUJnCNTm (master) reloads the TAUJnCDRm value and continues count operation
	During operation		TAUJnCNTm (slave) reloads the TAUJnCDRm value and counts down
	DO		TAUJnTTOUTm (slave) is set When TAUJnCNTm (slave) reaches 0000 0000 <sub>H</sub> :
			INTTAUJnIm (slave) is generated
			TAUJnTTOUTm (slave) is reset
	Stop operation	Set TAUJnTT.TTm of the master and slave channels to 1 simultaneously.  TAUJnTT.TTm is a trigger bit, so it is automatically cleared to 0.	TAUJnTE.TEm is cleared to 0 and the counter stops.  TAUJnCNTm and TAUJnTTOUTm stop and retain their current values.
<u> </u>	Stop (		When TAUJnTOE.TOEm is 0, TAUJnTTOUTm output is initialized to the value set by TAUJnTO.TOm.

#### (7) Specific timing diagrams

#### (a) Duty cycle = 0 %




Figure 15-54 TAUJnCDRm (slave) = 0000 0000<sub>H</sub>, positive logic (TAUJnTOL.TOLm (slave) = 0)

- Every time the master channel generates an interrupt (INTTAUJnIm), 0000 0000<sub>H</sub> is written to TAUJnCNTm (slave). Therefore, TAUJnCNTm (slave) cannot start to count and TAUJnTTOUTm remains at not active state.
- TAUJnCNTm (slave) generates an interrupt every time the value of TAUJnCDRm is reloaded. The slave and the master channel generate interrupts in the same cycle.

#### (b) Duty cycle = 100 %




Figure 15-55 TAUJnCDRm (slave) ≥ TAUJnCDRm (master) + 1, positive logic (TAUJnTOL.TOLm (slave) = 0)

 If the value TAUJnCDRm (slave) is higher than the value TAUJnCDRm (master), the counter of the slave channel cannot reach 0000 0000<sub>H</sub> and cannot generate interrupts. The TAUJnTTOUTm remains at active state.

#### (c) Stop and restart operation




Figure 15-56 Stop and restart operation, positive logic (TAUJnTOL.TOLm (slave) = 0)

- The counter can be stopped by setting TAUJnTT.TTm of the master and slave channel(s) to 1, which in turn sets TAUJnTE.TEm to 0.
- TAUJnCNTm and TAUJnTTOUTm of all channels stop and the current values are retained. No interrupts are generated.
- The counter can be restarted by setting TAUJnTS.TSm of master and slave channel(s) to 1. TAUJnCNTm of master and slave channel reload the current values of TAUJnCDRm and start to count down from these values.

### 15.18 Registers

This section contains a description of all the registers of the 32-bit Timer Array Unit J.

#### 15.18.1 TAUJn registers overview

The TAUJn is controlled and operated by the registers in the following table. Where there is one register per channel, this is indicated by an "m", where m runs from 0 to 3.

Table 15-54 TAUJn registers overview

Register name	Shortcut	Address
TAUJn prescaler registers	•	
TAUJn prescaler clock select register	TAUJnTPS	<taujn_base> + 90<sub>H</sub></taujn_base>
TAUJn prescaler baud rate setting register	TAUJnBRS	<taujn_base> + 94<sub>H</sub></taujn_base>
TAUJn control registers		
TAUJn channel data register m	TAUJnCDRm	<taujn_base> + m x 4<sub>H</sub></taujn_base>
TAUJn channel counter register m	TAUJnCNTm	<taujn_base> + 10<sub>H</sub> + m x 4<sub>H</sub></taujn_base>
TAUJn channel mode OS register m	TAUJnCMORm	<taujn_base> + 80<sub>H</sub> + m x 4<sub>H</sub></taujn_base>
TAUJn channel mode user register m	TAUJnCMURm	<taujn_base> + 20<sub>H</sub> + m x 4<sub>H</sub></taujn_base>
TAUJn channel status register m	TAUJnCSRm	<taujn_base> + 30<sub>H</sub> + m x 4<sub>H</sub></taujn_base>
TAUJn channel status clear trigger register m	TAUJnCSCm	<taujn_base> + 40<sub>H</sub> + m x 4<sub>H</sub></taujn_base>
TAUJn channel start trigger register	TAUJnTS	<taujn_base> + 54<sub>H</sub></taujn_base>
TAUJn channel enable status register	TAUJnTE	<taujn_base> + 50<sub>H</sub></taujn_base>
TAUJn channel stop trigger register	TAUJnTT	<taujn_base> + 58<sub>H</sub></taujn_base>
TAUJn output registers		
TAUJn channel output enable register	TAUJnTOE	<taujn_base> + 60<sub>H</sub></taujn_base>
TAUJn channel output register	TAUJnTO	<taujn_base> + 5C<sub>H</sub></taujn_base>
TAUJn channel output mode register	TAUJnTOM	<taujn_base> + 98<sub>H</sub></taujn_base>
TAUJn channel output configuration register	TAUJnTOC	<taujn_base> + 9C<sub>H</sub></taujn_base>
TAUJn channel output active level register	TAUJnTOL	<taujn_base> + 64<sub>H</sub></taujn_base>
TAUJn reload data registers		
TAUJn channel reload data enable register	TAUJnRDE	<taujn_base> + A0<sub>H</sub></taujn_base>
TAUJn channel reload data mode register	TAUJnRDM	<taujn_base> + A4<sub>H</sub></taujn_base>
TAUJn channel reload data trigger register	TAUJnRDT	<taujn_base> + 68<sub>H</sub></taujn_base>
TAUJn channel reload status register	TAUJnRSF	<taujn_base> + 6C<sub>H</sub></taujn_base>
TAUJn emulation register	·	
TAUJn emulation register	TAUJnEMU	<taujn_base> + A8<sub>H</sub></taujn_base>

<TAUJn\_base> The <TAUJn\_base> addresses of the registers are defined in the first section of this chapter under the keyword "Register addresses".

#### 15.18.2 TAUJn prescaler registers details

#### (1) TAUJnTPS - TAUJn prescaler clock select register

This register specifies the PCLK prescalers for clocks CK0, CK1, CK2, and CK3\_PRE for all channels. CK3 is generated by dividing CK3\_PRE by the factor specified in TAUJnBRS.

Access This register can be read/written in 16-bit units.

Address <TAUJn\_base> + 90<sub>H</sub>

Initial Value FFFF<sub>H</sub>

15 14 13 12 11 10 7 6 5 PRS3[3:0] PRS2[3:0] PRS1[3:0] PRS0[3:0] R/W 
Table 15-55 TAUJnTPS register contents (1/2)

Bit position	Bit name	Function				
15 to 12	PRS3[3:0]	Specifies the CK3_PRE clock. Clock CK3_PRE is the input clock of the CK3 operation clock for all channels.	BRG unit. The BRG unit supplies the			
		PRS3[3:0]	CK3_PRE clock			
		0000 <sub>B</sub>	PCLK/2 <sup>0</sup>			
		0001 <sub>B</sub>	PCLK/2 <sup>1</sup>			
		0010 <sub>B</sub>	PCLK/2 <sup>2</sup>			
		0011 <sub>B</sub>	PCLK/2 <sup>3</sup>			
		1110 <sub>B</sub>	PCLK/2 <sup>14</sup>			
		1111 <sub>B</sub>	PCLK/2 <sup>15</sup>			
		These bits can only be rewritten when all (TAUJnTE.TEm = 0).	counters using CK3 are stopped			
11 to 8	PRS2[3:0]	Specifies the CK2 clock.				
		PRS2[3:0]	CK2 clock			
		0000 <sub>B</sub>	PCLK/2 <sup>0</sup>			
		0001 <sub>B</sub>	PCLK/2 <sup>1</sup>			
		0010 <sub>B</sub>	PCLK/2 <sup>2</sup>			
		0011 <sub>B</sub>	PCLK/2 <sup>3</sup>			
		1110 <sub>B</sub>	PCLK/2 <sup>14</sup>			
		1111 <sub>B</sub>	PCLK/2 <sup>15</sup>			
		These bits can only be rewritten when all (TAUJnTE.TEm = 0).	counters using CK2 are stopped			

Table 15-55 TAUJnTPS register contents (2/2)

Bit position	Bit name	Function			
7 to 4	PRS1[3:0]	Specifies the CK1 clock.			
		PRS1[3:0]	CK1 clock		
		0000 <sub>B</sub>	PCLK/2 <sup>0</sup>		
		0001 <sub>B</sub>	PCLK/2 <sup>1</sup>		
		0010 <sub>B</sub>	PCLK/2 <sup>2</sup>		
		0011 <sub>B</sub>	PCLK/2 <sup>3</sup>		
		1110 <sub>B</sub>	PCLK/2 <sup>14</sup>		
		1111 <sub>B</sub>	PCLK/2 <sup>15</sup>		
		These bits can only be rewritten when all (TAUJnTE.TEm = 0).	counters using CK1 are stopped		
3 to 0	PRS0[3:0]	Specifies the CK0 clock.			
		PRS0[3:0]	CK0 clock		
		0000 <sub>B</sub>	PCLK/2 <sup>0</sup>		
		0001 <sub>B</sub>	PCLK/2 <sup>1</sup>		
		0010 <sub>B</sub>	PCLK/2 <sup>2</sup>		
		0011 <sub>B</sub>	PCLK/2 <sup>3</sup>		
		1110 <sub>B</sub>	PCLK/2 <sup>14</sup>		
		1111 <sub>B</sub>	PCLK/2 <sup>15</sup>		
		These bits can only be rewritten when all (TAUJnTE.TEm = 0).	counters using CK0 are stopped		

**Note** The TAUJn clock input PCLK is specified in the first section of this chapter under the keyword "Clock supply".

#### (2) TAUJnBRS - TAUJn prescaler baud rate setting register

This register specifies the division factor of prescaler clock CK3.

CK3 is generated by dividing CK3\_PRE by the factor specified in this register plus one. The PCLK prescaler for CK3\_PRE is specified in TAUJnTPS.PRS3[3:0].

Access This register can be read/written in 8-bit units.

Address <TAUJn\_base> + 94<sub>H</sub>

Initial Value 00<sub>H</sub>

_	7	6	5	4	3	2	1	0
	BRS[07:00]							
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 15-56 TAUJnBRS register contents

Bit position	Bit name	Function			
7 to 0	BRS[07:00]	Specifies the CK3_PRE clock division factor for generating CK3:			
		BRS[07:00]	CK3 clock		
		0000 0000 <sub>B</sub>	CK3_PRE / 1		
		0000 0001 <sub>B</sub>	CK3_PRE / 2		
		0000 0010 <sub>B</sub>	CK3_PRE / 3		
		0000 0011 <sub>B</sub>	CK3_PRE / 4		
		1111 1110 <sub>B</sub>	CK3_PRE / 255		
		1111 1111 <sub>B</sub>	CK3_PRE / 256		

## 15.18.3 TAUJn control registers details

## (1) TAUJnCDRm - TAUJn channel data register

This register functions either as a compare register or as a capture register, depending on the operation mode specified in TAUJnCMORm.MD[4:0].

Access This register can be read/written in 32-bit units.

- In capture mode, only reading is possible. Write operation is ignored.
- In compare mode, reading and writing is possible.

Address <TAUJn\_base> + 0<sub>H</sub> + m x 4<sub>H</sub>

Initial Value 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							CDR[	31:16]							
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							CDR	[15:0]							
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 15-57 TAUJnCDRm register contents

Bit position	Bit name	Function
31 to 0	CDR[31:0]	Data register for the capture/compare value.

### (2) TAUJnCNTm - TAUJn channel counter register

This register is the channel m counter register.

Access This register can be read in 32-bit units.

Address <TAUJn\_base> + 10<sub>H</sub> + m × 4<sub>H</sub>

Initial Value  $0000 0000_H$  or FFFF FFFF<sub>H</sub> The initial value depends on the operation mode,

see Table 15-59 "TAUJnCNTm read values after the counter is re-enabled" on

page 794

3	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								CNT[	31:16]							
	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
1	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								CNT	[15:0]							
	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Table 15-58 TAUJnCNTm register contents

Bit position	Bit name	Function
31 to 0	CNT[31:0]	32-bit counter value.

The read value depends on the counter, the operation mode change, and the values of the TAUJnTS.TSm and TAUJnTT.TTm bits.

The *initial* counter read value depends on the operation mode and how the counter was stopped:

- · by a reset
- by a counter stop trigger (TAUJnTT.TTm = 1)

The following table lists the initial counter read values after the counter has stopped (TAUJnTE.TEm= 0) and re-enabled (TAUJnTS.TSm = 1).

The table also contains the counter read value one count after the counter is enabled (TAUJnTS.TSm = 1) for modes where the counter waits for a start trigger.

Table 15-59 TAUJnCNTm read values after the counter is re-enabled

Mode name	Count method	TAUJnCNTm value						
wode name	(up/down)	After reset	After stop trigger	After one count				
Interval Timer mode	Count down	FFFF FFFF <sub>H</sub>	Stop value	-				
Capture mode	Count up	0000 0000 <sub>H</sub>	Stop value	-				
One Count mode	Count down	FFFF FFFF <sub>H</sub>	Stop value	FFFF FFFF <sub>H</sub>				
Capture & One Count mode	Count up	0000 0000 <sub>H</sub>	Stop value	Captured value + 1 (TAUJnCDRm)				
Count Capture Mode	Count up	0000 0000 <sub>H</sub>	Stop value	-				
Gate Count Mode	Count down	FFFF FFFF <sub>H</sub>	Stop value	Stop value				
Capture & Gate Count Mode	Count up	0000 0000 <sub>H</sub>	Stop value	Stop value				

**Note** If the operation mode is changed while the counter is stopped, the initial counter value after counter restart is undefined. The operation mode is changed by register TAUJnCMORm.MD[4:0].

## (3) TAUJnCMORm - TAUJn channel mode OS register

This register controls channel m operation. It specifies, for example, the operation clock, count clock, and master/slave function.

Access This register can be read/written in 16-bit units. It can only be written when the

counter is stopped (TAUJnTE.TEm = 0).

Address <TAUJn\_base>  $+ 80_H + m \times 4_H$ 

Initial Value 0000<sub>H</sub>

15 14 13 12 11 10 9 8 7 6 5 3 2 0 1 CKS[1:0] CCS[1:0] MAS STS[2:0] COS[1:0] MD[4:0] R/W R/W R/W R/W R/W R/W R/W R R/W R/W R/W R/W R/W R/W R/W R/W

Table 15-60 TAUJnCMORm register contents (1/3)

Bit position	Bit name	Function							
15,14	CKS[1:0]	The operat	Selects the operation clock. The operation clock is used for the TAUJnTTINm input edge detection circuit. It can also be used as the count clock depending on bits TAUJnCMORm.CCS[1:0].						
		CKS1	CKS0	Selected operation clock					
		0	0	СКО					
		0	1	CK1					
		1	0	CK2					
		1	1	CK3					
13,12	CCS[1:0]	Selects the	e count c	lock for TAUJnCNTm counter:					
		CCS1	CCS0	Selected count clock					
		0	0	Operation clock as specified by TAUJnCMORm.CKS[1:0].					
		0	1	Valid edge of TAUJnTTINm input signal					
		1	0	Setting prohibited					
		1	1	Setting prohibited					
	_								
11	MAS	operation: 0: Slave 1: Master	nel as master or slave channel during synchronous channel d for even channels (CHm_even). For odd channels						

Table 15-60 TAUJnCMORm register contents (2/3)

Bit position	Bit name	Function				
10 to 8	STS[2:0]	Selects the	externa	l start trig	ger:	
		STS2	STS1	STS0		Description
		0	0	0	Software trigger.	
		0	0	1	•	AUJnTTINm input signal. S[1:0] specifies the valid edge.
		0	1	0		AUJnTTINm input signal is the e reverse edge is the stop
		0	1	1	Setting prohibited	
		1	0	0	INTTAUJnI of the r	naster channel.
		1	0	1	Setting prohibited	
		1	1	0		
		1	1	1		
			<u>I</u>	<u> </u>	<u> </u>	
7, 6	COS[1:0]	TAUJnCSF	Rm.OVF	of channe	egister TAUJnCDRn el m are updated. nannel m is in captur	n and the overflow flag re mode.
		COS1	COS0	Ca	pture register	TAUJnCSRm.OVF
		0	1		I upon detection of aTTINm input valid	Updated (cleared or set) upon detection of a TAUJnTTINm input valid edge:  If a counter overflow has occurred since the last valid edge detection, TAUJnCSRm.OVF is set.  If no counter overflow has occurred since the last valid edge detection, TAUJnCSRm.OVF is cleared.  Set upon counter overflow
						and cleared by a CPU instruction.
		1	0		I upon detection of TTINm input valid	Not set.
		1	1	edge an overflow  TAUJ edge writte  Overflis writtauj	d upon counter  InTTINm input valid Counter value is In to TAUJnCDRm.  Ilow: FFFF FFFFH Itten to InCDRm. The next InTTINm input valid Idetection is	Set upon counter overflow and cleared by a CPU instruction.

Table 15-60 TAUJnCMORm register contents (3/3)

Bit position	Bit name	Fι	ınction						
4 to 0	MD[4:0]	Specifies the operation mode.							
			MD4	MD3	MD2	MD1	MD0	Description	
			0	0	0	0	1/0	Interval Timer mode	
			0	0	0	1	1/0	Setting prohibited	
			0	0	1	0	1/0	Capture mode	
			0	0	1	1	1/0	Setting prohibited	
			0	1	0	0	1/0	One Count mode	
			0	1	0	1	1/0	Setting prohibited	
			0	1	1	0	0	Capture & One Count mode	
			0	1	1	1	1/0	Setting prohibited	
			1	0	0	0			
			1	0	0	1			
			1	0	1	0			
			1	0	1	1	1/0	Count Capture mode	
			1	1	0	0	0	Gate Count mode	
			1	1	0	1	0	Capture & Gate Count mode	

Mode	Role of the MD0 bit
Interval Timer mode Capture mode Count Capture mode	Specifies whether an INTTAUJnIm is generated when the counter is triggered:  0: No INTTAUJnIm generated  1: INTTAUJnIm generated
One Count mode Gate Count mode	Enables/disables start trigger detection during counting: 0: Disabled 1: Enabled INTTAUJnIm and TAUJnTTOUTm are not output when the counter is triggered.
Capture & One Count mode Capture & Gate Count mode	This bit must be set to 0:  0: No INTTAUJnIm generated when the counter is triggered. Start trigger is disabled during counting.  1: -

## (4) TAUJnCMURm - TAUJn channel mode user register

This register specifies the type of valid edge detection used for the TAUJnTTINm input.

Access This register can be read/written in 8-bit units. It can only be written when the counter is enabled (TAUJnTE.TEm = 1).

Address <TAUJn\_base> + 20<sub>H</sub> + m × 4<sub>H</sub>




Table 15-61 TAUJnCMURm register contents

Bit position	Bit name	Function								
1, 0	TIS[1:0]	Sp	ecifies the v	alid edge of	the TAUJnTTINm input:					
			TIS1	TIS0	Description					
			0	0	Falling edge					
			0	1	Rising edge					
			1	0	Rising and falling edges (low-width measurement selection). Start trigger: falling edge Stop trigger (capture): rising edge					
			1	1	Rising and falling edges (high-width measurement selection).  Start trigger: rising edge Stop trigger (capture): falling edge This setting is only valid if the start trigger selection is set to TAUJnCMORm.STS[2:0] = 010 <sub>B</sub>					
		•	To detect rising and falling edges when TAUJnCMORm.STS[2:0] is not set to 010 <sub>B</sub> , set TAUJnCMURm.TIS[1:0] = 10 <sub>B</sub> .							
		•	nTTINm input signals is performed based on the by TAUJnCMORm.CKS[1:0].							

## (5) TAUJnCSRm - TAUJn channel status register

This register indicates the overflow status of channel m's counter.

Access This register can be read in 8-bit units.

Address <TAUJn\_base> +  $30_H$  + m ×  $4_H$ 




Table 15-62 TAUJnCSRm register contents

Bit position	Bit name	Function
0	OVF	Indicates the counter overflow status:  0: No overflow occurred  1: Overflow occurred  This bit is only used in the following modes:
		<ul> <li>Capture mode</li> <li>Capture &amp; One Count mode</li> <li>Count Capture mode</li> <li>Capture &amp; Gate Count mode</li> </ul>
		The function of this bit depends on the setting of control bits TAUJnCMORm.COS[1:0]. OVF is not be set when TAUJnCMORm.COS[1:0] = 10 <sub>B</sub> .

### (6) TAUJnCSCm - TAUJn channel status clear register

This register is a trigger register for clearing the overflow flag TAUJnCSRm.OVF of a channel m.

Access This register can be written in 8-bit units. It is always read as 0000<sub>H</sub>.

Address <TAUJn\_base> +  $40_H$  + m ×  $4_H$ 

Initial Value 00<sub>H</sub>




Table 15-63 TAUJnCSCm register contents

Bit position	Bit name	Function					
0	CLOV	0: No function					
		1: Clears the overflow flag TAUJnCSRm.OVF					

## (7) TAUJnTS - TAUJn channel start trigger register

This register enables the counter for each channel.

Access This register can be written in 8-bit units. It is always read as 0000<sub>H</sub>.

Address <TAUJn\_base> + 54<sub>H</sub>




Table 15-64 TAUJnTS register contents

Bit position	Bit name	Function
3 to 0	TSm	Enables the counter for channel m:  0: No function  1: Enables the counter and sets TAUJnTE.TEm = 1. When the counter is enabled, this bit immediately returns to 0.  TAUJnTE.TEm = 1 only <i>enables</i> counter. Whether the counter <i>starts</i> depends on the selected operation mode.

## (8) TAUJnTE - TAUJn channel enable status register

This register indicates whether counter is enabled or disabled.

Access This register can be read in 8-bit units.

Address <TAUJn\_base> + 50<sub>H</sub>

Initial Value 00<sub>H</sub>




Table 15-65 TAUJnTE register contents

Bit position	Bit name	Function
3 to 0	TEm	Indicates whether counter for channel m is enabled or disabled:  0: Counter disabled  1: Counter enabled  Setting TAUJnTS.TSm to 1 or trigger input detection TAUJnTSSTm = 1 sets this bit to 1.  Setting TAUJnTT.TTm to 1 resets this bit to 0.

### (9) TAUJnTT - TAUJn channel stop trigger register

This register stops the counter for each channel.

Access This register can be written in 8-bit units. It is always read as 0000<sub>H</sub>.

Address <TAUJn\_base> + 58<sub>H</sub>




Table 15-66 TAUJnTT register contents

Bit position	Bit name	Function
3 to 0	TTm	Stops the counter of channel m:  0: No function  1: Stops the counter and sets TAUJnTE.TEm = 0. When the counter has stopped, this bit immediately returns to 0.  TAUJnCNTm stops counting and TAUJnCNTm, TAUJnTO.TOm, and TAUJnTTOUTm all retain the values they had before the counter was stopped.

## 15.18.4 TAUJn output registers details

### (1) TAUJnTOE - TAUJn channel output enable register

This register enables and disables Direct Channel Output Mode.

Access This register can be read/written in 8-bit units.

Address <TAUJn\_base> + 60<sub>H</sub>

Initial Value 00<sub>H</sub>




Table 15-67 TAUJnTOE register contents

Bit position	Bit name	Function
3 to 0	TOEm	Enables/disables Direct Channel Output Mode:  0: Enables Direct Channel Output Mode (TAUJnTTOUT m output is controlled by the application software)  1: Disables Direct Channel Output Mode (TAUJnTTOUT m output is controlled by the timer)

## (2) TAUJnTO - TAUJn channel output register

This register specifies and reads the level of TAUJnTTOUTm.

Access This register can be read/written in 8-bit units.

Address <TAUJn\_base> + 5C<sub>H</sub>




Table 15-68 TAUJnTO register contents

Bit position	Bit name	Function
3 to 0	TOm	Specifies/reads the level of TAUJnTTOUTm:  0: Low  1: High  Only TOm bits for which Independent Channel Output function is enabled (TAUJnTOEm = 0) can be written.

## (3) TAUJnTOM - TAUJn channel output mode register

This register specifies the output mode of each channel.

Access This register can be read/written in 8-bit units. It can only be written when the

counter is stopped (TAUJnTE.TEm = 0).

Address <TAUJn\_base> + 98<sub>H</sub>




Table 15-69 TAUJnTOM register contents

Bit position	Bit name	Function
3 to 0	TOMm	Specifies the timer controlled channel output mode, if Direct Channel Output Mode is disabled (TAUJnTOE.TOEm = 1):  0: Independent Channel Output Mode  1: Synchronous Channel Output Mode The output mode depends on several channel output control bits, as can be seen in Table 15-8 "Channel output modes" on page 712

### (4) TAUJnTOC - TAUJn channel output configuration register

This register specifies the output mode of each channel in combination with TAUJnTOMm.

Access This register can be read/written in 8-bit units. It can only be written when the

counter is stopped (TAUJnTE.TEm = 0).

Address <TAUJn\_base> + 9C<sub>H</sub>

Initial Value 00<sub>H</sub>




Table 15-70 TAUJnTOC register contents

Bit position	Bit name	Function
3 to 0	TOCm	Specifies the output mode:  0: Operation mode 1 (= Toggle mode)  1: No function  This bit must be set to 0 for all output modes except Direct Channel Output Mode.

### (5) TAUJnTOL - TAUJn channel output level register

This register specifies the output logic of the channel output bit (TAUJnTO.TOm).

Access This register can be read/written in 8-bit units.

Address <TAUJn\_base> + 64<sub>H</sub>




Table 15-71 TAUJnTOL register contents

Bit position	Bit name	Function
3 to 0	TOLm	Specifies the output logic of the channel m output bit (TAUJnTO.TOm):  0: Positive logic (active high)  1: Inverted logic (active low)  These bits apply in all channel output modes except Direct Channel Output Mode.

### 15.18.5 TAUJn simultaneous rewrite register details

### (1) TAUJnRDE - TAUJn channel reload data enable register

This register enables and disables simultaneous rewrite of the data register TAUJnCDRm. It also enables simultaneous rewrite of the data register TAUJnTOLm for the PWM output function and the triangle PWM output function.

Access This register can be read/written in 8-bit units. It can only be written when

TAUJnTE.TEm = 0.

Address <TAUJn\_base> + A0<sub>H</sub>

Initial Value 00<sub>H</sub>




Table 15-72 TAUJnRDE register contents

Bit position	Bit name	Function
3 to 0	RDEm	Enables/disables simultaneous rewrite of the data register of channel m: 0: Disables simultaneous rewrite 1: Enabled simultaneous rewrite

## (2) TAUJnRDM - TAUJn channel reload data mode register

This register selects when the signal that controls simultaneous rewrite is loaded.

Access This register can be read/written in 8-bit units. It can only be written when

TAUJnTE.TEm = 0.

Address <TAUJn\_base> + A4<sub>H</sub>




Table 15-73 TAUJnRDM register contents

Bit position	Bit name	Function
3 to 0	RDMm	Specifies when the signal that triggers simultaneous rewrite is generated:  0: When the master channel counter starts counting  1: No function  These bits only apply when TAUJnRDE.RDEm = 1.

## (3) TAUJnRDT - TAUJn channel reload data trigger register

This register triggers the simultaneous rewrite pending state.

Access This register can be written in 8-bit units. It is always read as 0000<sub>H</sub>.

Address <TAUJn\_base> + 68<sub>H</sub>

Initial Value 00<sub>H</sub>




Table 15-74 TAUJnRDT register contents

Bit position	Bit name	Function
3 to 0	RDTm	Triggers the simultaneous rewrite pending state: 0: No function 1: Simultaneous rewrite pending state is triggered. The simultaneous rewrite pending flag (TAUJnRSFm) is set to 1. The system waits for the simultaneous rewrite trigger. TAUJnRDT.RDTm immediately returns to 0.

### (4) TAUJnRSF - TAUJn channel reload status register

This flag register indicates that simultaneous rewrite is possible.

Access This register can be read in 8-bit units.

Address <TAUJn\_base> + 6C<sub>H</sub>




Table 15-75 TAUJnRSF register contents

Bit position	Bit name	Function
3 to 0	RSFm	Indicates the simultaneous rewrite status: 0: Simultaneous rewrite disabled 1: Simultaneous rewrite enabled

# 15.18.6 TAUJn emulation register

## (1) TAUJnEMU - TAUJ emulation register

This register controls whether the TAUJn can be stopped during emulation, for instance upon a breakpoint hit.

Access This register can be read/written in 8-bit units.

Address <TAUJn\_base> + A8<sub>H</sub>




Table 15-76 TAUJnEMU register contents

Bit position	Bit name	Function
7	TAUJn SVSDIS	Emulation control 0: TAUJn can be stopped during emulation 1: TAUJn continuous operating during emulation

# **Chapter 16 Asynchronous Serial Interface E (URTE)**

This chapter contains a generic description of the Asynchronous Serial Interface E.

The first section describes all properties specific to the V850E2/Fx4-G, such as instances, register base addresses, input/output signal names, etc. The subsequent sections describe the features that apply to all implementations.

# 16.1 V850E2/Fx4-G URTEn Features

Instances This microcontroller has the following number of instances of the Asynchroneous Serial Interface E URTEn.

Table 16-1 Instances of URTE

Asynchroneous Serial Interface E	V850E2/FF4-G	V850E2/FG4-G		
Instance	2	3		
Name	URTE10, URTE11	URTE2, URTE10, URTE11		

Instances index n

Throughout this chapter, the instance of an Asynchroneous Serial Interface E is identified by the index "n" (n = 2, 10, 11), for example, URTEnCTL0 for the URTEn control register 0.

Register addresses All URTEn register addresses are given as address offsets to the individual base address <URTEn\_base>.

The <URTEn\_base> address of each URTEn are listed in the following table:

Table 16-2 Register base addresses <URTEn\_base>

URTEn instance	<urten_base> address</urten_base>		
URTE2 FF5E 0000 <sub>H</sub>			
URTE10 FF66 0000 <sub>H</sub>			
URTE11	FF67 0000 <sub>H</sub>		

Clock supply All Asynchroneous Serial Interface E provide one clock input.

Table 16-3 URTEn clock supply

URTEn instance	URTEn clock	Connected to	
URTE2 PCLK		Clock Controller CKSCLK_034	
URTE10	PCLK	Clock Controller CKSCLK_011	
URTE11	PCLK	Clock Controller CKSCLK_011	




Figure 16-1 URTE clock supply

**Interrupts** The Asynchroneous Serial Interface E can generate following interrupts requests, which are input to their respective LIN Master Controllers LMAn:

Table 16-4 URTEn interrupts requests

URTEn signals	Function	Connected to	
INTUAEnTIT	Transmission interrupt	LMAn INTUAEnIT	
INTUAEnTIR Reception interrupt		LMAn INTUAEnIR	
INTUAEnTIS	Status interrupt	LMAn INTUAEnIS	

**URTE H/W reset** 

The Asynchroneous Serial Interfaces E and their registers are initialized by the following reset signal:

Table 16-5 URTEn reset signal

URTEn	Reset signal				
URTEn	Reset Controller SYSRES     Stand-by Controller DPSTPWU  (value up from DEEDSTOR mode)				
	(wake-up from DEEPSTOP mode)				

I/O signals The I/O signals of the Asynchroneous Serial Interface E are listed in the table

Table 16-6 URTEn I/O signals

URTEn signals	Function	Connected to
URTEnTTXD	Transmit data output	Port URTEnTX
URTEnTRXD	Receive data input	Port URTEnRX <sup>a</sup>

These input signals are passed through a noise filter, refer to the section "Port Filters" in the chapter "Port Functions".

Baudrate measurement

Following URTEn receive data signals can be internally connected to a capture input of the Timer Array Units B.

Table 16-7 URTEn timer connections

URTEn signals	Function	Connected to					
URTE2:							
Port URTE2RX	Receive data input	TAUB0 TAUB0TTIN2					
URTE10:	URTE10:						
Port URTE10RX	Receive data input	TAUB0 TAUB0TTIN0					
URTE11:							
Port URTE11RX	Receive data input	TAUB0 TAUB0TTIN1					

Refer to section "TAUB Input Selections" in the "Timer Array Unit B (TAUB)" for details.

## 16.2 Functional Overview

- Full-duplex communication:
  - Internal URTEn receive data register n (URTEnRX)
  - Internal URTEn transmit data register n (URTEnTX)
- 2-pin configuration:
  - URTEnTTXD: Transmit data output pin
  - URTEnTRXD: Receive data input pin
- · Reception error and status output function
  - Parity error
  - Framing error
  - Overrun error
  - Data consistency error
  - BF receive error
- Interrupt sources: 3
  - Transmission interrupt INTUAEnTIT
  - Reception interrupt INTUAEnTIR
  - Status interrupt INTUAEnTIS
- · Character length: 7, 8 bits
- · Parity function: odd, even, 0, none
- Transmission stop bit: 1, 2 bits
- MSB-/LSB-first transfer selectable
- Transmit/receive data inverted input/output possible
- 13 to 20 bits selectable for the BF (Break Field) in the LIN (Local Interconnect Network) communication format
  - Recognition of 11 bits or more possible for BF reception in LIN communication format
  - BF reception flag provided
- BF reception can be detected during data communication
- · Bus monitor function to keep data consistency of the transmit data

# 16.3 Configuration




Figure 16-2 Block diagram of Asynchronous Serial Interface URTEn

# 16.4 URTE Registers

The URTE is controlled and operated by means of the following registers:

Table 16-8 URTEn registers

Register function	Name	Address
Control register 0	URTEnCTL0	<urten_base> + 00<sub>H</sub></urten_base>
Control register 1	URTEnCTL1	<urten_base> + 20<sub>H</sub></urten_base>
Control register 2	URTEnCTL2	<urten_base> + 24<sub>H</sub></urten_base>
Trigger register	URTEnTRG	<urten_base> + 04<sub>H</sub></urten_base>
Status register 0	URTEnSTR0	<urten_base> + 08<sub>H</sub></urten_base>
Status register 1	URTEnSTR1	<urten_base> + 0C<sub>H</sub></urten_base>
Status clear register	URTEnSTC	<urten_base> + 10<sub>H</sub></urten_base>
Receive data register	URTEnRX	<urten_base> + 14<sub>H</sub></urten_base>
Transmit data register	URTEnTX	<urten_base> + 18<sub>H</sub></urten_base>
Emulation register	URTEnEMU	<urten_base> + 34<sub>H</sub></urten_base>

<URTEn\_base>

The base addresses <URTEn\_base> of the URTEn are defined in the first section of this chapter under the key word "Register addresses".

Register access

All registers are accessible in 32-bit width.

Writing to non-existing register bits is ignored, reading of these bits return always 0.

## (1) URTEnCTL0 - URTEn control register 0

This register controls the URTEn basic serial transfer operation.

Access This register can be read/written in 8-bit units.

Address <URTEn\_base> + 00<sub>H</sub>

Initial Value 00<sub>H</sub>




Table 16-9 URTEnCTL0 register contents

Bit position	Bit name	Function
7	URTEn PW	URTEn enable 0: Stop URTEn operation 1: Enable URTEn operation Changing this bit initializes all transmission and reception units.
6	URTEn TXE	Transmission operation enable  0: Disable transmission operation  1: Enable transmission operation  • To start transmission, set URTEnPW to 1 and then set URTEnTXE to 1.  To stop transmission clear URTEnTXE to 0 and then URTEnPW to 0.
		<ul> <li>To initialize the transmission unit, clear URTEnTXE to 0, wait for two cycles of the base clock, and then set URTEnTXE to 1 again.</li> </ul>
5	URTEn RXE	Reception operation enable  0: Disable reception operation  1: Enable reception operation  • To enable reception, set URTEnPW to 1 and then set URTEnRXE to 1.  To disable reception clear URTEnRXE to 0 and then URTEnPW to 0.  • To initialize the reception unit, clear URTEnRXE to 0, wait for two periods of the base clock, and then set URTEnRXE to 1 again.  The reception is enabled after URTEnRXE is set to 1 and two cycles of base clock have passed.  The rising edge detection of the RXDD pin is enabled after URTEnRXE is set to 1 and four cycles of the base clock have passed.
0	URTEn SLDC	Data consistency check enable  0: Disable data consistency check  1: Enable data consistency check This bit selects the handling of data consistency error checks when transmitting data.  When this bit is set to 1, the transmit data and receive data are compared, and if a mismatch is detected, URTEnSTR1.URTEnDCE is set to 1 and a status interrupt request INTUAEnTIS is issued.  This bit is accessed only when starting a transmission. Consequently, if this bit value is changed later on during transmission processing, the transmission processing continues to use the value set at the start of processing.

### **Cautions**

- 1. In case URTEn is in the status of
  - enabled reception and transmission (URTEnCTL0 bits URTEnPW = 1 & URTEnRXE & URTEnTXE = 1) and
  - data consistency check is enabled (URTEnCTL0.URTEnSLDC = 1) and
  - · transmission is ongoing or is completed

transmission shall be disabled, while keeping reception enabled, proceed as follows:

- check that no transmission is pending (URTEnSTR0 bits URTEnSSBT = URTEnSST = 0) and
- check that no reception is ongoing (URTEnSTR0 bits URTEnSSBR = URTEnSSR = 0) then
- disable transmission by URTEnCTL0.URTEnTXE = 0.

The reason for this procedure is that the data consistency error flag URTEnSTR1.URTEnDCE is cleared to 0 by URTEnCTL0.URTEnTXE. Thus a potential data consistency error would not be reported, if transmission is disabled during a data transfer or after its completion.

#### 2. In case URTEn is in the status of

- enabled reception and transmission (URTEnCTL0 bits URTEnPW = 1 & URTEnRXE & URTEnTXE = 1) and
- data consistency check is enabled (URTEnCTL0.URTEnSLDC = 1) and
- · transmission is ongoing or is completed

reception shall be disabled, while keeping transmission enabled, proceed as follows:

- check that no transmission is pending (URTEnSTR0 bits URTEnSSBT = URTEnSST = 0) and
- check that no reception is ongoing (URTEnSTR0 bits URTEnSSBR = URTEnSSR = 0) then
- disable reception by URTEnCTL0.URTEnRXE = 0.

The reason for this procedure is that the data consistency error flag URTEnSTR1.URTEnDCE is invalid URTEnCTL0.URTEnTXE is cleared. Thus a potential data consistency error of already transmitted data would not be reported.

- 3. Don't start any data transmission if
  - data consistency check is enabled (URTEnCTL0.URTEnSLDC = 1) and
  - BF reception is enabled (URTEnSTR0.URTEnSSBR = 1) and
  - detection of a BF during reception is not active (URTEnCTL1.URTEnSLBM = 0)

A data consistency error will occur under above conditions when the BF reception is completed. The status interrupt INTUAEnTIS will be asserted and the BF reception completion will not be indicated (URTEnSTR1.URTEnBSF remains 0). Consequently the BF reception completion will not be recognized.

## (2) URTEnCTL1 - URTEn control register 1

This register defines the data frame properties of the URTEn serial data transfers.

Access This register can be read/written in 16-bit units.

Address <URTEn\_base> + 20<sub>H</sub>

15	14	13	12	11	10	9	8
URTEn SLBM		URTEn BLG[2:0]		0	0	0	URTEn CLG
R/W	R/W	R/W	R/W	R	R	R	R/W
7	6	5	4	3	2	1	0
_	TEn [1:0]	URTEn TDL	URTEn RDL	0	URTEn SLG	URTEn SLD	URTEn SLIT
R/W	R/W	R/W	R/W	R	R/W	R/W	R/W

Table 16-10 URTEnCTL1 register contents (1/3)

Bit name	Function				
URTEn SLBM	BF receive mode selection  0: BF reception during data reception disabled.  1: BF reception during data reception enabled.  • When this bit is set to 1, data reception processing uses a character bit length of 8 bits and no parity bit, regardless of the values set to the URTEnCLG and URTEnSLP[1:0].  • Changing this bit is only allowed, if reception is disabled				
URTEn	BF bit length during	g transmission		, , , , , , , , , , , , , , , , , , ,	
BLG[2:0]	URTEnBLG2	URTEnBLG1	URTEnBLG0	BF length	
	1	0	1	13 bits	
	1	1	0	14 bits	
	1	1	1	15 bits	
	0	0	0	16 bits	
	0	0	1	17 bits	
	0	1	0	18 bits	
	0	1	1	19 bits	
	1	0	0	20 bits	
	Changing these bits is only allowed, if transmission is disabled (URTEnCTL0.URTEnPW = 0 or URTEnCTL0.URTEnTXE = 0).				
URTEn CLG	Receive/transmit data bit length 0: 7 bits 1: 8 bits • When the transmission/reception is performed in the LIN format, set URTEnCLG to 1. • Changing this bit is only allowed, if reception and transmission is disabled (URTEnCTL0.URTEnPW = 0 or URTEnCTL0.URTEnRXE =				
	URTEN SLBM URTEN BLG[2:0]	URTEN SLBM  BF receive mode s 0: BF reception d 1: BF receive mode s 0	URTEN SLBM  BF receive mode selection  0: BF reception during data recept  1: BF reception during data recept  • When this bit is set to 1, data rece of 8 bits and no parity bit, regard! URTENSLP[1:0].  • Changing this bit is only allowed, (URTENCTLO.URTENPW = 0 or URTENBLG2:0]  BF bit length during transmission  URTENBLG2 URTENBLG1  1 0  1 1  0 0  0 0  0 1  1 1  0 0  Changing these bits is only allowed, (URTENCTLO.URTENPW = 0 or URTENBLG1)  URTEN  URTEN  CLG  Receive/transmit data bit length 0: 7 bits 1: 8 bits  • When the transmission/reception URTENCLG to 1.  • Changing this bit is only allowed,	URTEN SLBM  BF receive mode selection  0: BF reception during data reception disabled.  1: BF reception during data reception enabled.  • When this bit is set to 1, data reception processing of 8 bits and no parity bit, regardless of the values URTEnSLP[1:0].  • Changing this bit is only allowed, if reception is dis (URTEnCTL0.URTEnPW = 0 or URTEnCTL0.URT DWTEnCTL0.URTENPW = 0 or URTENCTL0.URT DWTENPW = 0 or URTENPW DWTENPW DW	

Table 16-10 URTEnCTL1 register contents (2/3)

Bit position	Bit name	Function					
7 to 6	URTEn	Parity bit selection					
	SLP[1:0]	URTEn	URTEn	Operation			
		SLP1	SLP0	Transmission	Reception		
		0	0	Output without parity bit	Received with no parity		
		0	1	Output with space parity (0-fixed)	No parity judgment		
		1	0	Output with odd parity	Judged as odd parity		
		1	1	Output with even parity	Judged as even parity		
		check is not per		e, since the URTI	during reception, a parity EnSTR1.UTREnPE bit is		
		When the transr URTEnSLP[1:0]		is performed in t	he LIN format, set		
			RTEnPW = 0 or	ed, if reception ar URTEnCTL0.UR1	nd transmission is disabled FENRXE =		
5	URTEn TDL	Transmission data level control 0 No inverted output of transmit data 1 Inverted output of transmit data					
		It inverts the UR of URTEnCTL0.	RTEnTTXD output URTEnPW and I et to 1 while the o	t level immediatel JRTEnCTL0.URT	verted using this bit. y, regardless of the values 'EnTXE. Therefore, if led, the URTEnTTXD		
		Changing this b     (URTEnCTL0.U		if transmission is URTEnCTL0.UR1			
4	URTEn RDL	Reception data lev 0 No inverted output 1 Inverted output	tput of receive data				
		The output level of the URTEnTRXD pin can be inverted using this bit. It inverts the URTEnTRXD input level immediately, regardless of the values of URTEnCTL0.URTEnPW and URTEnCTL0.URTEnRXE. Therefore, if URTEnRDL is set to 1 while the operation is disabled, the URTEnTRXD inputs low level.					
		Changing this bit is only allowed, if reception is disabled (URTEnCTL0.URTEnPW = 0 or URTEnCTL0.URTEnRXE = 0).					

Table 16-10 URTEnCTL1 register contents (3/3)

Bit position	Bit name	Function
2	URTEn SLG	Stop bit number selection for transmission data  0 1 bit 1 2 bits  • The stop bit length during data or BF reception is always handled as "1".  • Changing this bit is only allowed, if transmission is disabled (URTEnCTL0.URTEnPW = 0 or URTEnCTL0.URTEnTXE = 0).
1	URTEn SLD	Transfer direction selection  0 MSB-first transfer  1 LSB-first transfer  • The stop bit length during data or BF reception is always handled as "1".  • When the transmission/reception is performed in the LIN format, set URTEnSLD to 1.  • Changing this bit is only allowed, if reception and transmission is disabled (URTEnCTL0.URTEnPW = 0 or URTEnCTL0.URTEnRXE = URTEnCTL0.URTEnTXE = 0).
0	URTEn SLIT	Transmission interrupt request (INTUAEnTIT) timing selection  INTUAEnTIT generated at the start of transmission, i.e. when the transmit data is stored to the transmission shift register  INTUAEnTIT generated at transmission completion  Changing this bit is only allowed, if transmission is disabled (URTEnCTL0.URTEnPW = 0 or URTEnCTL0.URTEnTXE = 0).

### (3) URTEnCTL2 - URTEn control register 2

This register defines the baud rates of the URTEn serial data transfers.

Access This register can be read/written in 16-bit units.

Address <URTEn\_base> + 24<sub>H</sub>

Initial Value EFFF<sub>H</sub>




Table 16-11 URTEnCTL2 register contents

Bit position	Bit name	Function						
15 to 13	URTEn PRS[2:0]	Prescaler clock (PRSCLK) division value  0: PRSCLK = PCLK / 2 <sup>0</sup> 1: PRSCLK = PCLK / 2 <sup>1</sup> 2: PRSCLK = PCLK / 2 <sup>2</sup> 3: PRSCLK = PCLK / 2 <sup>3</sup> 4: PRSCLK = PCLK / 2 <sup>4</sup> 5: PRSCLK = PCLK / 2 <sup>5</sup> 6: PRSCLK = PCLK / 2 <sup>6</sup> 7: PRSCLK = PCLK / 2 <sup>7</sup>						
11 to 0	URTEn	Baudrate clock (	BRCLK) division value (PRSCL	$.K = PCLK / 2^{URTEnPRS[2:0]}):$				
	BRS[11:0]	URTEn BRS[11:0]	Transmit/receive BRCLK	BF receive clock				
		000 <sub>H</sub>	PRSCLK / (2 x 4)	PRSCLK / 4				
		001 <sub>H</sub>						
		002 <sub>H</sub>						
		003 <sub>H</sub>						
		004 <sub>H</sub>						
		005 <sub>H</sub>	PRSCLK / (2 x 5)	PRSCLK / 5				
			PRSCLK / (2 x URTEnBRS[11:0])	PRSCLK / URTEnBRS[11:0]				
		FFE <sub>H</sub>	PRSCLK / (2 x 4094)	PRSCLK / 4094				
		FFF <sub>H</sub>	PRSCLK / (2 x 4095)	PRSCLK / 4095				

**Caution** Writing to this register is only allowed if the operation of URTEn is disabled (URTEnCTL0.URTEnPW = 0).

**PCLK** The value of the URTEn input clock is defined in the first section of this chapter under the key word "Clock supply".

## (4) URTEnTRG - URTEn trigger register

This register controls the URTEn transmission/reception trigger of BF.

This register can be read/written in 8-bit units. Access

<URTEn\_base> + 04<sub>H</sub> Address

_	7	6	5	4	3	2	1	0
	0	URTEn BRT	URTEn BTT	0	0	0	0	0
	R	R/W	R/W	R	R	R	R	R

Table 16-12 URTEnTRG register contents (1/2)

Bit position	Bit name	Function
6	URTEn BRT	BF reception trigger 0: read value is always 0, writing 0 is ignored 1: Enable BF reception
		When reception is enabled, writing 1 to this bit enables BF reception     (URTEnSTR0.URTEnSSBR = 1) and BF reception processing begins when the falling edge of the receive serial signal is detected.
		If 1 is written to this bit during reception processing, the current reception processing is terminated. Consequently, the received data is not stored, the framing, parity and overflow error bits are not updated based on the data that was being received and no interrupts are generated. Meanwhile, the BF counter value is continuously being used.
		After BF reception, the reception status is set according to the URTEnCTL1.URTEnSLBM setting.
		Setting this bit to 1 is only allowed, if reception is enabled (URTEnCTL0.URTEnPW = URTEnCTL0.URTEnRXE = 1).
		After URTEnBRT is set to 1, completion of BF reception is reported by either of the following two methods, based on the URTEnCTL1.URTEnSLBM setting:
		<ul> <li>if URTEnCTL1.URTEnSLBM = 0         When BF reception is complete, a reception interrupt request INTUAEnTIR is output.</li> </ul>
		URTEnCTL1.URTEnSLBM     When BF reception is complete, URTEnSTR1.URTEnBSF is set to 1 and a status interrupt request INTUAEnTIS is output.

Table 16-12 URTEnTRG register contents (2/2)

Bit position	Bit name	Function
5	URTEn BTT	BF transmission trigger 0: read value is always 0, writing 0 is ignored 1: Triggers BF transmission
		When 1 is written to this bit while URTEnSTR0.URTEnSSBT = 0 and (URTETDCM = "H" or URTE0DCE = 0) transmission is enabled, a BF transmit request is set, and URTEnSSBT is set to 1.
		When 1 is written to this bit during a data transmission, a BF is transmitted after the current transmission processing is completed. Even if 1 is written to this bit before the BF transmission is completed, a BF is transmitted only once.
		When transmission is enabled (URTE0PW = URTE0TXE = 1), writing 1 to this bit clears all previously set data transmit requests (which have not been transmitted), leaving only BF transmit requests. If a write operation occurs in the URTE0TX7 to URTE0TX0 bits after writing 1 to this bit, data is transmitted after the BF is transmitted.
		If both a BF transmit request and a data transmit request have been set when a transmission starts, the BF transmission takes priority.
		When URTE0DCE = 1 and URTETDCM = "L", writing 1 to this bit is ignored.
		When reception is enabled (URTEnCTL0.URTEnPW = URTEnCTL0.URTEnRXE = 1), writing 1 to this bit enables BF reception (URTEnSTR0.URTEnSSBR = 1) and BF reception processing begins when the falling edge of the receive serial signal is detected.
		If 1 is written to this bit during reception processing, the current reception processing is terminated. Consequently, the received data is not stored, the framing, parity and overlow errors bits are not updated based on the data that was being received and no interrupts are generated. Meanwhile, the BF counter value is continuously being used.
		After BF reception, the reception status is set according to the URTEnCTL1.URTEnSLBM setting.
		When transmitting a BF while reception is enabled (URTEnCTL0 bits URTEnPW = URTEnRXE = 1) and BF shall not be detected during reception (URTEnCTL1.URTEnSLBM = 0), write 1 to URTEnBTT after 1 is written to URTEnBRT, then transmit the BF. If URTEnBTT is set to 1 first, a framing error may occur.
		Setting this bit to 1 is only allowed, if transmission is enabled (URTEnCTL0.URTEnPW = URTEnCTL0.URTEnTXE = 1).

RENESAS

### (5) URTEnSTR0 - URTEn status register 0

This register indicates the current status of serial data transmissions.

This register can be read in 8-bit units. Access

In case the URTEn operation is disabled (URTEnCTL0.URTEnPW = 0), this

register can also be written. If the URTEn is enabled

(URTEnCTL0.URTEnPW = 1), any written values are disregarded and the

register takes on its initial value.

Address <URTEn\_base> + 08<sub>H</sub>

Initial Value 0000<sub>H</sub>. This register is initialized by any reset and when URTEn operation is disabled by URTEnCTL0.URTEnPW = 0..

_	7	6	5	4	3	2	1	0
	0	URTEn SSBR <sup>a</sup>	URTEn SSBT <sup>b</sup>	0	0	0	URTEn SSR <sup>b</sup>	URTEn SST <sup>b</sup>
Ī	R	R	R	R	R	R	R	R

a) This bit is also initialized if reception is disabled by URTEnCTL0.URTEnRXE = 0.

Table 16-13 URTEnSTR0 register contents

Bit position	Bit name	Function
6	URTEn SSBR	BF reception enable status  0: BF reception disabled  1: BF reception has been enabled by setting URTEnTRG.URTEnBRT to 1 (BF reception standby mode or BF reception busy).
5	URTEn SSBT	BF transmission enable status  0: BF transmission disabled  1: BF transmission has been enabled by setting URTEnTRG.URTEnBTT to 1 (BF transmission standby mode or BF transmission busy).
1	URTEn SSR	Data reception status 0: no data reception ongoing 1: data reception ongoing (data reception busy)
0	URTEn SST	Data transmission status 0: no transmission pending or ongoing 1: data in URTEnTX[7:0] pending to be transmitted or trasmission ongoing

These bits are also initialized if transmission is disabled by URTEnCTL0.URTEnTXE = 0.

### (6) URTEnSTR1 - URTEn status register 1

This register indicates results of serial data transmisssions.

Access This register can be read in 8-bit units.

In case the URTEn operation is disabled (URTEnCTL0.URTEnPW = 0), this

register can also be written. If the URTEn is enabled

(URTEnCTL0.URTEnPW = 1), any written values are disregarded and the

register takes on its initial value.

Address <URTEn\_base> + 0C<sub>H</sub>

Initial Value 0000<sub>H</sub>. This register is initialized by any reset and when URTEn operation is disabled by URTEnCTL0.URTEnPW = 0..

7	6	5	4	3	2	1	0
0	0	0	URTEn BSF <sup>a</sup>	URTEn DCE <sup>b</sup>	URTEn PE <sup>a</sup>	URTEn FE <sup>a</sup>	URTEn OVE <sup>a</sup>
R	R	R	R	R	R	R	R

a) These bits are also initialized if reception is disabled by  ${\sf URTEnCTL0.URTEnRXE} = 0.$ 

Table 16-14 URTEnSTR1 register contents (1/2)

Bit position	Bit name	Function
4	URTEn BSF	BF reception successful flag 0: no valid BF frame received 1: BF reception completed successfully When the BF receive mode selection bit is set in LIN communication mode, it is necessary to read this bit by the status interrupt processing and to confirm the beginning of a new frame slot. URTEnBSF is cleared by URTEnCTL0.URTEPW = 1 URTEnCTL0.URTERXE = 0 URTEnCTL1.URTESLBM = 0 URTEnSTC.URTENCLBS = 1
3	URTEn DCE	Data consistency error flag  0: no data consistency check error detected  1: data consistency check error detected  URTEnDCE is cleared by  • URTEnCTL0.URTEPW = 0  • URTEnCTL0.URTETXE = 0  • URTEnCTL1.URTESLDC = 0  • URTEnSTC.URTEnCLDC = 1
2	URTEn PE	Parity error flag  0: no parity error in received data detected  1: parity error in received data detected The operation of URTEnPE is controlled by the settings of the URTEn.URTEnSLP[1:0].  URTEnPE is cleared by  URTEnCTL0.URTEPW = 0  URTEnCTL0.URTERXE = 0  URTEnSTC.URTEnCLP = 1

This bit is also initialized if transmission is disabled by URTEnCTL0.URTEnTXE = 0.

Table 16-14 URTEnSTR1 register contents (2/2)

Bit position	Bit name	Function
1	URTEn FE	Framing error flag  0: cleared by  - URTEnCTL0.URTEPW = 0  - URTEnCTL0.URTERXE = 0  - URTEnSTC.URTEnCLF = 1  1: framing error in received data detected
0	URTEn OVE	Overrun error flag  0: cleared by  - URTEnCTL0.URTEPW = 0  - URTEnCTL0.URTERXE = 0  - URTEnSTC.URTEnCLOV = 1  1: overrun error in received data detected  When an overrun error occurs, the data is discarded without the next receive data being written to the receive data register URTEnRX.

**Note** If the bits of these registers are set (1) and cleared (0) at the same time, setting takes priority over clearing.

For further information concerning error detections, refer to the sections "Transmission data consistency check" and "Reception errors".

### Caution

In case reception and transmission is enabled and a data consistency check error occurs (URTEnSTR1.URTEnDCE = 1), follow the procedure below prior next data transmission:

- disable transmission by URTEnCTL0.URTEnTXE = 0
- initiate a transmission by URTEnTRG.URTEnBTT = 1 (BT transmission trigger) or writing any data to URTEnTX
- enable transmission by URTEnCTL0.URTEnTXE = 1

Afterwards new transmissions can be started.

## (7) URTEnSTC - URTEn status clear register

This register is used to clear the status bits of the status register 1 URTEnSTR1.

Access This register can be read/written in 8-bit units.

Reading this register returns always 00<sub>H</sub>.

Address <URTEn\_base> +10<sub>H</sub>

	7	6	5	4	3	2	1	0
	0	0	0	URTEn	URTEn	URTEn	URTEn	URTEn
				CLBS	CLDC	CLP	CLF	CLOV
,	R	R	R	R/W	R/W	R/W	R/W	R/W

Table 16-15 URTEnSTC register contents

Bit position	Bit name	Function
4	URTEn CLBS	Clear BF reception successful flag 0: writing 0 is ignored 1: writing 1 clears URTEnSTR1.URTEnBSF
3	URTEn CLDC	Clear data consistency error flag  0: writing 0 is ignored  1: writing 1 clears URTEnSTR1.URTEnDCE In case URTEnDCE will be cleared by setting URTEnCLDC = 1, any pending data or BF transmit requests will be ignored.
2	URTEn CLP	Clear parity error flag 0: writing 0 is ignored 1: writing 1 clears URTEnSTR1.URTEnPE
1	URTEn CLF	Clear framing error flag 0: writing 0 is ignored 1: writing 1 clears URTEnSTR1.URTEnFE
0	URTEn CLOV	Clear overrun error flag 0: writing 0 is ignored 1: writing 1 clears URTEnSTR1.URTEnOVE

### (8) URTEnRX - URTEn receive data register

This register stores received data.

The data stored in the receive shift register is transferred to URTEnRX upon completion of reception of 1 byte of data.

### 7-bit transfers

If the data length has been specified as 7 bits (URTEnCTL1.URTEnCLG = 0) and

- LSB-first reception (URTEnCTL1.URTEnSLD = 1), the receive data is transferred to URTEnRX[6:0] and the MSB URTEnRX[7] always becomes 0.
- MSB-first reception (URTEnCTL1.URTEnSLD = 0), the receive data is transferred to URTEnRX[7:1] and the LSB URTEnRX[0] always becomes 0.

For further information on data formats, refer to the section "Data formats".

### Overrun error

When an overrun error (URTEnSTR1.URTEnOVE = 1) occurs, the receive data at this time is not transferred to URTEnRX and is discarded.

When reception processing ends and data reception is confirmed without any overrun errors, the received data is stored to URTEnRX according to the specified storage format.

Access

This register can be read in 8-bit units.

In case the URTEn operation is disabled (URTEnCTL0.URTEnPW = 0), this register can also be written. If the URTEn is enabled

(URTEnCTL0.URTEnPW = 1), any written values are disregarded and the register takes on its initial value.

This register can be read in 8-bit units. Access

Address < URTEn base> + 14<sub>H</sub>

Initial Value FF<sub>H</sub>. This register is initialized by any reset and when URTEn operation is enabled by URTEnCTL0.URTEnPW = 1.

	7	6	5	4	3	2	1	0
I				URTEn	RX[7:0]			
	R	R	R	R	R	R	R	R

Table 16-16 URTEnRx register contents

Bit position	Bit name	Function
7 to 0	URTEn RX[7:0]	URTEn receive data

### (9) URTEnTX - URTEn transmit data register

This register is used to stores data to be transmitted.

Transmit data in URTEnTX is stored to the transmission shift register URTEnTXS according to the specified transmit data format.

7-bit transfers

If the data length has been specified as 7 bits (URTEnCTL1.URTEnCLG = 0) and

- LSB-first transmission (URTEnCTL1.URTEnSLD = 1), URTEnTX[6:0] with MSB URTEnTX[7] always "0" is transferred to the shift register URTEnTXS.
- MSB-first reception (URTEnCTL1.URTEnSLD = 0), URTEnTX[7:1] with LSB URTEnTX[0] always "0" is transferred to the shift register URTEnTXS.

For further information on data formats, refer to the section "Data formats".

Access This register can be read/written in 8-bit units.

Address <URTEn base> + 18<sub>H</sub>

Initial Value FF<sub>H</sub>




Table 16-17 URTEnTx register contents

Bit position	Bit name	Function
7 to 0	URTEn TX[7:0]	URTEn transmit data

When transmission is enabled (URTEnCTL0 bits URTEnPW = URTETXE = 1), a write to URTEnTX triggers the start of the transmission.

**Note** If the the next data to URTEnTX is written before the ongoing transmission is completed, the continuous transmission is enabled.

# (10) URTEnEMU - URTEn emulation register

This register controls whether the URTEn can be stopped during emulation, for instance upon a breakpoint hit.

Access This register can be read/written in 8-bit units.

Address <URTEn\_base> + 34<sub>H</sub>

Initial Value 0000<sub>H</sub>




Table 16-18 URTEnEMU register contents

Bit position	Bit name	Function
7	URTEn SVSDIS	Emulation control 0: URTEn can be stopped during emulation 1: URTEn continuous operating during emulation

# 16.5 Interrupt Request Signals

The following four interrupt request signals are generated by URTEn.

- Transmission interrupt request INTUAEnTIT
- · Reception interrupt request INTUAEnTIR
- Status interrupt request INTUAEnTIS

# 16.5.1 Transmission interrupt request INTUAEnTIT

If transmit data is transferred from the URTEnTX register to transmit shift register with transmission enabled, the transmission interrupt request INTUAEnTIT is generated.

The condition for generation of a transmit interrupt request depends on the setting of the URTEnCTL1.URTEnSLIT:

at start of transmission process: URTEnCTL1.URTEnSLIT = 0

A transmission interrupt request is issued when starting transmission of the first bit (this is the start bit for data transmission or the first BF bit for BF transmission). During data transmission, a transmission interrupt request is issued when transmit data in URTEnTX is transferred to the transmission shift register.

at end of transmission process: URTEnCTL1.URTEnSLIT = 1

A transmission interrupt request is issued after completing transmission of the last bit (the first bit of the stop bit when the stop bit length is 1, or the second bit of the stop bit when the stop bit length is 2).

Note If a data consistency error is detecting, this interrupt is not generated.

The following diagrams show the timing of the transmission interrupt request for both cases.




Figure 16-3 Transmission interrupt request timing for URTEnCTL1.URTEnSLIT = 0




Figure 16-4 Transmission interrupt request timing for URTEnCTL1.URTEnSLIT = 1

# 16.5.2 Reception interrupt request INTUAEnTIR

In case of erroneous reception, the status interrupt INTUAEnTIS is generated instead of INTUAEnTIR.

No reception interrupt request INTUAEnTIR is generated in the reception disabled status.

A reception interrupt request is issued when the first bit of the stop bit is sampled (at the end of reception processing).

The following diagrams show the timing of the reception interrupt request during data/BF reception.




Figure 16-5 Reception interrupt request timing

# 16.5.3 Status interrupt request INTUAEnTIS

A status interrupt request is generated if an error condition occurred during reception or transmission, as reflected in the status register 1 URTEnSTR1.

When the BF reception mode selection bit is set in LIN communication mode (URTEnCTL1.URTEnSLBM = 1), the status interrupt request signal is generated when a consecutive low level (BF) of 11 bits or more is received.

# 16.6 Operation

#### 16.6.1 Data formats

Full-duplex serial data reception and transmission is performed.

As shown in the figures below, one data frame of transmit/receive data consists of a start bit, character bits, parity bit, and stop bit(s).

Several properties of a transmit/receive data frame can be specified by control bits of the URTEnCTL1 register:

Table 16-19 Data format specification


Item	Options	Control bits
Start bit	1 bit	fixed
Character bits	7 bits / 8 bits	URTEnCTL1.URTEnCLG
Parity	Even parity/odd parity/0	URTEnCTL1.URTEnSLP[1:0]
Stop bit	1 bit / 2 bits	URTEnCTL1.URTEnSLG
Data order	MSB first / LSB first	URTEnCTL1.URTEnSLD
Tx data level	inverted / not inverted	URTEnCTL1.URTEnSLG
Rx data level	inverted / not inverted	URTEnCTL1.URTEnRLG

# (1) URTEn transmit/receive data format

# (a) 8-bit data length, LSB first, even parity, 1 stop bit, transfer data: 55<sub>H</sub>



(b) 8-bit data length, MSB first, even parity, 1 stop bit, transfer data: 55<sub>H</sub>



(c) 8-bit data length, MSB first, even parity, 1 stop bit, transfer data: 55<sub>H</sub>, URTEnTTXD inversion



(d) 7-bit data length, LSB first, odd parity, 2 stop bits, transfer data: 36<sub>H</sub>



(e) 8-bit data length, LSB first, no parity, 1 stop bit, transfer data: 87<sub>H</sub>



# 16.6.2 BF transmission/reception format

The URTEn has a BF (Break Field) transmission/reception control function to enable use of the LIN function.

**About LIN** LIN stands for Local Interconnect Network and is a low-speed (1 to 20 kbps) serial communication protocol intended to aid the cost reduction of an automotive network.

LIN communication is single-master communication, and up to 15 slaves can be connected to one master.

The LIN slaves are used to control the switches, actuators, and sensors, and these are connected to the LIN master via the LIN network.

Normally, the LIN master is connected to a network such as CAN (Controller Area Network).

In addition, the LIN bus uses a single-wire method and is connected to the nodes via a transceiver that complies with ISO9141.

In the LIN protocol, the master transmits a frame with baud rate information and the slave receives it and corrects the baud rate error. Therefore, communication is possible when the baud rate error in the slave is  $\pm 14\%$  or less

The Figure 16-6 "LIN transmission outline" and Figure 16-7 "LIN reception outline" below outline the transmission and reception manipulations of LIN.

# (1) LIN transmission outline




Figure 16-6 LIN transmission outline

Notes 1. The interval between each field is controlled by software.

2. BF output is performed by hardware. The output width is the bit length set by URTEnCTL1.URTEnBLG[2:0].

If even finer output width adjustments are required, such adjustments can be performed using URTEnCTLn.URTEnBRS[11:0].

- 3. 80<sub>H</sub> transfer in the 8-bit mode is substituted for the wakeup signal frame.
- A transmission enable interrupt INTUAEnTIT is generated at the start of each transmission. INTUAEnTIT is also generated at the start of each BF transmission.

# (2) LIN reception outline




Figure 16-7 LIN reception outline

Notes 1. The wakeup signal is sent by the port edge detector, URTEn is enabled, and the BF reception mode is set.

2. Upon detection of the BF reception of 11 or more bits, normal BF reception end is judged.

Upon detection of BF reception of less than 11 bits, a BF reception error is judged, no interrupt is generated, and the mode returns to the BF reception mode.

- When BF reception ends normally and reception mode selection bit URTEnCTL1.URTEnSLBM
  - is set to "0" the reception interrupt INTUAEnTIR is generated
  - is set to "1" the status interrupt INTUAEnTIS is generated and the BF reception success flag URTEnSTR1.URTEnBSF is set.

If the BF reception trigger bit URTEnTRG.URTEnBRT = 1, the error detection for the overrun, parity, and framing is not performed during the BF reception. Moreover, the data transfer from the receive shift register URTEnRXS to the receive data register URTEnRX is not performed, either. At this time, the URTEnRX holds the prior value.

- 4. In order to adjust the baud rate clock properly, the URTEnTRXD signal needs to be connected to the capture input of a timer. By measuring the time between two URTEnTRXD edges the transfer rate and the baud rate error can be calculated and the baud rate can be adjusted accordingly via the baud rate setting URTEnCTL2.URTEnBRS[11:0].
- 5. Check-sum field (CSF) distinctions are made by software. URTEn is initialized following CSF reception, and the processing for setting the BF reception mode again is performed by software. When URTEnCTL1.URTEnSLBM = 1, BF reception can be performed automatically without setting to BF reception mode again.

#### 16.6.3 BF transmission

When the URTEnCTL0 bits URTEnPW = URTEnTXE = 1, the transmission enabled status is entered, and BF transmission is started by setting the BF transmission trigger URTEnTRG.URTEnBTT = 1.

Thereafter, URTEnSTR0.URTEnSSBT is set to "1" and a low level width of 13 to 20 bits, as specified by URTEnCTL1.URTEnBLG[2:0], is output. A transmission interrupt INTUAEnTIT is generated upon BF

- transmission start, if URTEnCTL1.URTEnSLIT = 0
- transmission end, if URTEnCTL1.URTEnSLIT = 1.

Following the end of BF transmission, URTEnSTR0.URTEnSSBT is automatically cleared. Thereafter, the URTEn transmission mode is restored.

Transmission is suspended until the data to be transmitted next is written to the URTEnTX register, or until the BF transmission trigger URTEnTRG.URTEnBTT is set to 1 and URTEnSTRO.URTEnSSBT changes to 1.




Figure 16-8 BF transmission

# 16.6.4 BF reception

The reception enabled status is achieved by setting the URTEnCTL0.URTEnCTL0.URTEnPW bit to 1 and then setting the URTEnCTL0.URTEnRXE bit to 1.

The BF reception wait status is set by setting the BF reception trigger URTEnTRG.URTEnBRT = 1. URTEnSTR0.URTEnSSBR is set to 1.

In the BF reception wait status, similarly to the URTEn reception wait status, the URTEnTRXD pin is monitored and start bit detection is performed.

Following detection of the low level, reception is started and the internal counter counts up according to the set baud rate.

When a low level is received for minimum 11 bits (valid BF reception), while the BF receiving mode selection bit

- URTEnCTL1.URTEnSLBM = 0 (BF Rx during data Rx disabled), the reception interrupt INTUAEnTIR is generated.
- URTEnCTL1.URTEnSLBM = 1 (BF Rx during data Rx enabled), the status interrupt INTUAEnTIS is generated and BF reception success flag URTEnSTR1.URTEnBSF is set at the same time

The URTEnSTR0.URTEnSSBR bit is automatically cleared and BF reception ends.





Figure 16-9 Normal BF reception (stop bit after more than 10.5 "L" bits)

Error detection for the URTEnSTR1 error flags URTEnOVE, URTEnPE, and URTEnFE is suppressed and URTEn communication error detection processing is not performed.

Moreover, the erroneous data is not stored in URTEnRX, but the initial value FF<sub>H</sub> is held.

If the BF width is 10 or fewer bits, reception is terminated as error processing without generating an interrupt, and the BF reception mode is returned to. URTEnSTR0.URTEnSSBR is not cleared at this time.



**Figure 16-10** BF reception error (stop bit within 10.5 "L" bits)

The BF mode can be selected between a single BF receive mode and an any time BF receive mode in by URTEnCTL1.URTEnSLBM. The status of a successful reception of the BF is shown URTEnSTR1.URTEnBSF.

Note URTEnSTR0.URTEnSSBR is set to "1"

- by setting URTEnTRG.URTEnBRT to "1"
- · cleared by normal BF reception.

# 16.6.5 Transmission data consistency check

The URTEn incorporates a data consistency check function to detect a mismatch between the transmit data written to transmit register URTEnTX and the data on the bus when the device operates in master mode.

Data consistency check is enabled by URTEnCTL0.URTEnSLDC = 1.

The data consistency is checked by comparing the transmit data in the transmit register URTEnTX and the receive data in the receive register URTEnRX. In case of a mismatch the data consistency error flag URTEnSTR1.URTEnDCE is set and a status interrupt request INTUAEnTIS occurs.

The data consistency check of data is not done in reception mode.

The data consistency check of the send data and the input data terminal level is done even if the reception is disabled during sending. In that case also the reception completion interrupt request signal INTUAEnTIR, the URTEnSTR1 status bits URTEnBSF, URTEnFE, URTEnOVE and the status interrupt request signal INTUAEnTIS will not be generated as well. Receive data does not need to be read.

Refer to the description of the "URTEnSTR1 - URTEn status register 1" for details.




Figure 16-11 Timing example of data consistency error (no BF reception active, i.e. URTEnSTR0.URTEnSSBR = 0)

#### 16.6.6 URTEn transmission

**Transmission start** Set the transmission enabled status by performing the following procedures.

- Specify the baud rate by the URTEn control register 2 URTEnCTL2.
- Specify the transmit parity, data character length, stop bit length, transmit data order, transmission interrupt request timing and output logic level by the URTEn control register 1 URTEnCTL1.
- Enable URTEn operation and transmission by URTEnCTL0.URTEnPW = URTEnCTL0.URTEnTXE = 1)

Write of the transmit data to the transmission buffer register URTEnTX starts transmission. The data which is saved in the URTEnTX register is transferred to the transmit shift register URTEnTXS. Then, the start, parity and stop bits are added and the data frame is output serially via URTEnTTXD.

**Transmission stop** 

When URTEnCTL0.URTEnPW or URTEnCTL0.URTEnTXE is set to 0, transmission operations are stopped immediately, even during transmission processing.

**Concurrent BF and** 

When a BF transmit request and a data transmit request have both been set, data transmission BF transmission takes priority.

Data consistency When URTETDCM = "L", if a data consistency error is detected, the check subsequent data is not transmitted until URTE0CLDC = 1, URTE0PW = 0, or URTE0TXE = 0 is written.

**INTUAENTIT** timing

The time to generate the transmission interrupt INTUAEnTIT depends on the setting of the URTEnCTL1.URTEnSLIT bit:

- URTEnCTL1.URTEnSLIT = 0 INTUAEnTIT is generated at the start of transmission, i.e. when the data from the data register URTEnTX is transferred to the transmit shift register URTEnTXS and transmission is started.
- URTEnCTL1.URTEnSLIT = 1 INTUAEnTIT is generated when the entire data transmission process is completed, i.e. when the last bit of the data frame has been transitted.

Once INTUAEnTIT is generated, the next data can be written to URTEnTX.




Figure 16-12 Transmission interrupt timing

# 16.6.7 Continuous transmission procedure

Continuous transmission is achieved by writing the next transmit data to the transmit data register URTEnTX, while shifting out of the previous data from the transmission shift register URTEnTXS is ongoing.

Note

In order to maintain correct write timing, the transmission interrupt INTUAEnTIT must be generated at the start of each transmission (URTEnCTL1.URTEnSLIT = 0).

Caution

If the value is written to the URTEnTX register before the INTUAEnTIT is generated, the transmit data set before is overwritten by the new transmit data.

To initialize the transmission unit, confirm that no transmission is ongoing (URTEnSTR0 bits URTEnSSBT = URTEnSST = 0). If the initialization is performed during an ongoing transmission, the transmission is aborted.




Figure 16-13 Continuous transmission processing flow




Figure 16-14 Continuous transmission operation timing - transmission start




Figure 16-15 Continuous transmission operation timing - transmission end

# 16.6.8 URTEn reception

**Reception start** Set the reception enabled status by the following procedure:

- Specify the baud rate by the URTEn control register 2 URTEnCTL2.
- Specify the receive parity, data character length, stop bit length, receive data order and output logic level by the URTEn control register 1 URTEnCTL1.
- Enable URTEn operation and reception by URTEnCTL0.URTEnPW = URTEnCTL0.URTEnRXE = 1).

When the sampling of the input level of the URTEnTRXD pin is performed and the falling edge is detected, the data sampling of the URTEnTRXD input is started. The start bit is recognized if the URTEnTRXD pin is low level after the time of a half bit is passed after the detection of the falling edge (shown in the figure below). After a start bit has been recognized, the receive operation starts, and serial data is stored in the receive shift register according to the set baud rate. When the reception interrupt INTUAEnTIR is asserted upon reception of the stop bit, the data stored in the receive shift register URTEnRXS is written to the receive data register URTEnRX.

**Reception stop** 

When URTEnCTL0.URTEnPW or URTEnCTL0.URTEnRXE is set to 0, reception operations are stopped immediately, even during reception processing.

**Reception errors** 

If an overrun error occurs (URTEnSTR1.URTEnOVE = 1), the receive data at this time is not transferred to the URTEnRX register and is discarded. Even if a parity error (URTEnSTR1.URTEnPE = 1) or a framing error (URTEnSTR1.URTEnFE = 1) occurs during reception, reception continues until the reception position of the first stop bit, and the reception data is transferred to the URTEnRX.

In any case of the reception errors, the status interrupt INTUAEnTIS is

generated after the following reception completion, but not the reception interrupt INTUAEnTIR.

When the receive data order, parity, data character length, and the stop bit length are changed, clear the power bit (URTEnCTL0.URTEnPW = 0) or clear both the transmission enabled bit and the reception enabled bit (URTEnTXE = 0, URTEnRXE = 0), and then change the setting.




Figure 16-16 URTEn reception

#### **Cautions**

- Be sure to read the URTEnRX register even when a reception error occurs.
   If the URTEnRX register is not read, an overrun error occurs during reception of the next data.
- 2. The operation during reception is performed assuming that there is only one stop bit. A second stop bit is ignored.
- 3. When reception is completed, read the URTEnRX register after the reception interrupt INTUAEnTIR has been generated, and clear the URTEnCTL0.URTEnPW or URTEnCTL0.URTEnRXE bit to 0. If the URTEnCTL0.URTEnPW or URTEnCTL0.URTEnRXE bit is cleared to 0 before the INTUAEnTIR is generated, the read value of the URTEnRX register cannot be guaranteed.
- 4. If receive completion processing (INTUAEnTIR interrupt generation) and the URTEnCTL0.URTEnPW bit = 0 or URTEnCTL0.URTEnRXE bit = 0 conflict, INTUAEnTIR may be generated in spite of these being no data stored in the URTEnRX register.

#### Notes

- If low level is always input to the URTEnTRXD pin, it is not judged as the start bit.
- 2. In continuous reception, immediately after the stop bit is detected at the first reception bit (when the reception interrupt is generated), the next start bit can be detected.

# 16.6.9 Reception errors

Errors during a receive operation are of three types: parity errors, framing errors, and overrun errors. Data reception result error flags are set in the URTEnSTR1 register and a status interrupt request signal INTUAEnTIS is generated when an error occurs.

It is possible to ascertain which error occurred during reception by reading the contents of the URTEnSTR1 register.

Clear a reception error flag by writing 1 to its associated bit in the status clear register URTEnSTC.

Table 16-20 Reception error causes

Error flag in URTEnSTR1	Reception error	Cause
URTEnPE	Parity error	Received parity bit does not match the setting
URTEnFE	Framing error	Stop bit not detected
URTEnOVE	Overrun error	Reception of next data completed before data was read from receive buffer

Note Even in case of a parity or framing error, data is transferred from the receive shift register URTEnRXS to the receive data register URTEnRX. Consequently the data from URTEnRX must be read. Otherwise an overrun error URTEnSTR1.URTEnOVE will occur at reception of the next data.

In case of an overrun error, the receive shift register data is not transferred to URTEnRX, thus the previous data is not overwritten.

# 16.6.10 Parity types and operations

#### Caution

When using the LIN function, fix the URTEnCTL1.URTEnSLP[1:0] to 00<sub>B</sub>.

The parity bit is used to detect bit errors in the communication data. Normally the same parity is used on the transmission side and the reception side.

In the case of even parity and odd parity, it is possible to detect odd-count bit errors. In the case of 0 parity and no parity, errors cannot be detected.

# (1) Even parity

#### During transmission

The number of bits whose value is "1" among the transmit data, including the parity bit, is controlled so as to be an even number. The parity bit values are as follows:

- Odd number of bits whose value is "1" among transmit data:1
- Even number of bits whose value is "1" among transmit data:0

#### During reception

The number of bits whose value is "1" among the reception data, including the parity bit, is counted, and if it is an odd number, a parity error is output.

#### (2) Odd parity

#### · During transmission

Opposite to even parity, the number of bits whose value is "1" among the transmit data, including the parity bit, is controlled so that it is an odd number. The parity bit values are as follows.

- Odd number of bits whose value is "1" among transmit data: 0
- Even number of bits whose value is "1" among transmit data: 1

#### · During reception

The number of bits whose value is "1" among the receive data, including the parity bit, is counted, and if it is an even number, a parity error is output.

# (3) 0 parity

During transmission, the parity bit is always made 0, regardless of the transmit data.

During reception, parity bit check is not performed. Therefore, no parity error occurs, regardless of whether the parity bit is 0 or 1.

#### (4) No parity

No parity bit is added to the transmit data.

Reception is performed assuming that there is no parity bit. No parity error occurs since there is no parity bit.

# 16.6.11 Digital receive data noise filter

The receive data signal input URTEnTRXD is equipped with a digital noise filter to eliminate noise and spikes.

This filter samples the URTEnTRXD pin using the prescaler output clock PRSCLK.

When the same sampling value is read twice, the URTEnTRXD signal is validated as the input data.

Therefore, data not exceeding the width of 2 prescaler output clocks is judged to be noise and thus eliminated.

The noise filter causes a delay of 4 prescaler output clock PRSCLK cycles when capturing the serial data URTEnTRXD, until it is forwarded as valid.

# 16.7 Baud Rate Generator

The transmission and reception baudrate BRCLK are derived from the PBUS bus clock PCLK by use of a prescaler and a baudrate generator, as shown in the figure below.




Figure 16-17 Configuration of baud rate generator

The prescaler output clock PRSCLK is a fraction of PCLK, the divisor is set up by the value URTEnCTL2.URTEnPRS[2:0]:

PRSCLK is further divided by the baudrate generator by a value, determined by URTEnCTL2.URTEnBRS[11:0].

The baudrate generator distinguishes between the baudrate for data frames and BF receptions, as listed in the table below. The BF reception clock is the double of the baudrate clock BRCLK.

Table 16-21 Baudrate generator clocks output

URTEnCTL2. URTEnBRS[11:0]	Transmit/receive BRCLK	BF receive clock
000 <sub>H</sub>	PCLK / [2 <sup>URTEnPRS[2:0]</sup> × (2 × 4)]	PCLK / [2 <sup>URTEnPRS[2:0]</sup> × 4]
001 <sub>H</sub>		
002 <sub>H</sub>		
003 <sub>H</sub>		
004 <sub>H</sub>		
005 <sub>H</sub>	PCLK / [2 <sup>URTEnPRS[2:0]</sup> × (2 × 5)]	PCLK / [2 <sup>URTEnPRS[2:0]</sup> x 5]
	PCLK / [ $2^{\text{URTEnPRS}[2:0]} \times (2 \times \text{URTEnBRS}[11:0])$ ]	PCLK / [2 <sup>URTEnPRS[2:0]</sup> × URTEnBRS[11:0]
FFE <sub>H</sub>	PCLK / [2 <sup>URTEnPRS[2:0]</sup> × (2 × 4094)]	PCLK / [2 <sup>URTEnPRS[2:0]</sup> x 4094]
FFF <sub>H</sub>	PCLK / [2 <sup>URTEnPRS[2:0]</sup> × (2 × 4095)]	PCLK / [2 <sup>URTEnPRS[2:0]</sup> × 4095]

# **Chapter 17 LIN Master Controller (LMA)**

This chapter contains a generic description of the LIN Master Controller.

The first section describes all properties specific to the V850E2/Fx4-G, such as instances, register base addresses, input/output signal names, etc. The subsequent sections describe the features that apply to all implementations.

# 17.1 V850E2/Fx4-G LMAn Features

LMAn instances

This microcontroller has the following number of instances of the LIN Master Controller LMAn.

Table 17-1 Instances of LMA

LIN Master Controller	V850E2/FF4-G	V850E2/FG4-G
Instance	2	3
Name	LMA10, LMA11	LMA2, LMA10, LMA11

index n

LMAn instances Throughout this chapter, the instance of a LIN Master Controller is identified by the index "n" (n = 2, 10, 11), for example, LMAnCTLL for the LMAn control register L.

**CNTAm instances** 

This microcontroller has following number of instances of the LIN Master Scheduler Counters CNTAm.

Table 17-2 Instances of LIN Master Scheduler Counters CNTAm

LIN Master Scheduler Counter	V850E2/FF4-G	V850E2/FG4-G
Instance	1	2
Name	CNTA2	CNTA1, CNTA2

CNTAm instances index m

Throughout this chapter, the instance of a LIN Master Scheduler Counter is identified by the index "m" (m = 1, 2), for example, CNTAmCTL for the CNTAm control register.

LMAn register All LMAn register addresses are given as address offsets to the individual base addresses address <LMAn\_base>.

The <LMAn\_base> address of each LMAn are listed in the following table:

Table 17-3 LMAn register base addresses <LMAn\_base>

LMAn instance	<lman_base> address</lman_base>
LMA2	FF5E 0080 <sub>H</sub>
LMA10	FF66 0080 <sub>H</sub>
LMA11	FF67 0080 <sub>H</sub>

addresses

CNTAm register All CNTAm register addresses are given as address offsets to the individual base address < CNTAm\_base>.

The <CNTAm\_base> address of each CNTAm are listed in the following table:

Table 17-4 CNTAm register base addresses <CNTAm\_base>

CNTAm instance	<cntam_base> address</cntam_base>	
CNTA1	FF5D 4000 <sub>H</sub>	
CNTA2	FF5E 4000 <sub>H</sub>	

Clock supply All LIN Master Controller and LIN Master Scheduler Counters provide one clock input.

Table 17-5 LMAn/CNTAm clock supply

LMAn/CNTAm instance	LMAn clock	Connected to
LMA2	PCLK	Clock Controller CKSCLK_034
CNTA1	PCLK	Clock Controller CKSCLK_034
LMA10	PCLK	Clock Controller CKSCLK_011
LMA11	PCLK	Clock Controller CKSCLK_011
CNTA2	PCLK	Clock Controller CKSCLK_011




Figure 17-1 LMAn clock supply

Interrupts and **DMA**  The LIN Master Controllers can generate following interrupt and DMA requests:

Table 17-6 LMAn interrupt and DMA requests

LMAn signals	Function	Connected to
LMA2:		
INTLMA2TIT	Transmission interrupt	Interrupt Controller INTLMA2IT DMA Controller trigger 52
INTLMA2TIR	Reception interrupt	Interrupt Controller INTLMA2IR
INTLMA2TIS	Status interrupt	Interrupt Controller INTLMA2IS
LMA10:		
INTLMA10TIT	Transmission interrupt	Interrupt Controller INTLMA10ITa DMA Controller trigger 59
INTLMA10TIR	Reception interrupt	Interrupt Controller INTLMA10IR <sup>a</sup> DMA Controller trigger 58
INTLMA10TIS	Status interrupt	Interrupt Controller INTLMA10ISa
LMA11:	•	
INTLMA11TIT	Transmission interrupt	Interrupt Controller INTLMA11IT <sup>a</sup> DMA Controller trigger 61
INTLMA11TIR	Reception interrupt	Interrupt Controller INTLMA11IR <sup>a</sup> DMA Controller trigger 60
INTLMA11TIS	Status interrupt	Interrupt Controller INTLMA11ISa

These interrupts can be used as a wake-up source from any stand-by mode. Refer to the chapter "Stand-by Controller (STBC)" for details.

LMA H/W reset The LIN Master Controllers and their registers are initialized by the following reset signal:

Table 17-7 LMAn reset signal

LMAn	Reset signal
LMAn	Reset Controller SYSRES
	Stand-by Controller DPSTPWU     (wake-up from DEEPSTOP mode)

Counters

Timer interrupt 0LIN Following table shows the assignment of the LIN Master Controllers to the LIN Master Scheduler Master scheduler counters:

Table 17-8 CNTAm to LMAn assignment

CNTAm instance	LMAn instance
CNTA1	LMA2
CNTA2	LMA10 to LMA11

For a detailed description of the LIN Master Scheduler Counters CNTAm refer to section 19.1 "LIN Master Scheduler Counters (CNTA)" on page 1.

# 17.2 LIN Master Scheduler Counters (CNTA)

The LIN master scheduler counter consists of a free-running 16-bit counter. The count clock is derived from the CNTA input clock PCLK, that is divided by a prescaler.




Figure 17-2 LIN master scheduler counter

CNTAm enable Before the LIN Master Controller is enabling the scheduler, the counter CNTAm must be enabled by CNTAmCTL.CNTAmPW = 1.

**Prescaler division** The division factor of the prescaler is determined by the value CNTAmCFG.CNTAmPRS[15:00]:

- CNTAmPRS[15:00] = FFFF<sub>H</sub>: count clock = PCLK / 1
- else: count clock = PCLK / (CNTAmPRS[15:00]+2)

# 17.2.1 CNTAm registers

The CNTAm is controlled and operated by means of the following registers:

Table 17-9 CNTAm registers

Register function	Name	Address			
Control register	CNTAmCTL	<cntam_base> + 00<sub>H</sub></cntam_base>			
Configuration register	CNTAmCFG	<cntam_base> + 04<sub>H</sub></cntam_base>			

<CNTAm\_base>

The base addresses <CNTAm\_base> of the CNTAm are defined in the first section of this chapter under the key word "CNTAm register addresses".

# (1) CNTAmCTL - CNTAm control register

This register enables/disables the CNTAm operation.

Access This register can be read/written in 16-bit units.

Address <CNTAm\_base> + 00<sub>H</sub>

Initial Value 0000<sub>H</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CNTAm PW	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 17-10 CNTAmCTL register contents

Bit position	Bit name	Function
15	CNTAm PW	CNTAm operation enable 0: CNTAm disabled 1: CNTAm enabled

# (2) CNTAmCFG - CNTAm configuration register

This register sets the division factor for the clock prescaler.

Access This register can be read/written in 16-bit units.

Address <CNTAm\_base> + 04<sub>H</sub>

Initial Value 0000<sub>H</sub>

15 14 13 12 11 10 7 5 1 0 CNTAmPRS[15:00] R/W 
Table 17-11 CNTAmCTL register contents

Bit position	Bit name	Function
15	CNTAm PRS[15:00]	CNTAm prescaler division ratio  FFFF <sub>H</sub> : PCLK/1  0000 <sub>H</sub> : PCLK/2  0001 <sub>H</sub> : PCLK/3  0002 <sub>H</sub> : PCLK/4   FFFE <sub>H</sub> : PCLK/65536

# 17.3 Functional Overview

The LMAn module is connected to a UARTEn module. This combination provides a LIN master interface, but can be used also as a buffered UARTEn.

- UART through mode
- UART buffer mode, full-duplex operation
  - 12 byte Tx buffer
  - 12 byte Rx buffer
- · LIN master mode
  - automatic checksum generation and check
  - automatic transmission of Break Field (BF), Sync Field (SF), and checksum
  - Scheduler and automatic frame start function

PBUS **PCLK** Free-running Counter **CNTA** CNTAmCNT[15:0] INTUAEIT INTLMAnTIT URTEnTX () INTUAEIR **UARTE** LIN Master Control INTLMAnTIR URTENRX ( INTUAEIS **INTLMAnTIS** Checksum calculation Tx buffer Rx buffer

The block diagram shows the environment of the LIN Master Controller.

Figure 17-3 LIN Master Controller environment

The LIN Master Controller is tightly coupled to the UARTE and utilizes the UARTE as a asynchronous serial interface function with LIN capabilities.

**LIN Master Controller** 

In LIN master mode the UARTE is completely controlled by the LIN Master Controller, all data transfers between the Tx and Rx buffers are managed by the LIN Master Controller.

The UARTE interrupt signals INTUAEIT, INTUAEIR and INTUAEIS are handled by the LIN Master Controller, which generates the interrupt signals INTLMATIT, INTLMATIR and INTLMATIS towards the microcontroller's Interrupt Controller.

For a detailed description of the UARTE refer to the chapter "Asynchronous Serial Interface E (URTE)".

For using the scheduler and the automatic frame start function, a free-running counter is connected to the LIN Master Controller. Refer to the section "LIN Master Scheduler Counter" earlier in this chapter.

# 17.4 Functional Description

The LIN Master can be set up in three different basic modes by setting the LMAnCTLL.LMAnMD[1:0] bits:

- LMAnCTLL.LMAnMD[1:0] = 00<sub>B</sub>: UARTEn through mode
   In this mode the LMAn is bypassed and the connected UARTEn is operated
   as without LMAn connected.
- LMAnCTLL.LMAnMD[1:0] = 01<sub>B</sub>: UARTEn buffer mode
  In this mode the LMAn operates as a UARTEn Rx and Tx buffer, each
  providing a storage capacity of 12 byte.
- LMAnCTLL.LMAnMD[1:0] = 1x<sub>B</sub>: LIN master mode
   In this mode the LMAn operates in combination with the UARTEn as a LIN master bus controller, providing Rx and Tx buffers of 12 bytes each in order to handle entire LIN frame transactions without any interaction by the CPU.

# 17.4.1 UART through mode

In UART through mode (LMAnCTLL.LMAnMD[1:0] =  $00_B$ ) the LMAn is bypassed and the UART is used without any LMAn functions.

As this is the default LMAn mode, the UARTEn can be controlled and operated without any LMAn intervention.

**Note** In order to keep power consumption at a minimum, it is recommended to keep LMAnCTLH.LMAnPW = 0.

**Interrupts** All LMAn interrupts request are identical to the UART interrupt requests:

- transmission interrupt request: INTLMAnTIT = INTUAEnTIT
- reception interrupt request: INTLMAnTIR = INTUAEnTIR
- status interrupt request: INTLMAnTIS = INTUAEnTIS

**Data transmission** 

Data to be transmitted is written to the UARTEn transmit data register URTEnTX.

**Data reception** Received data is read from the UARTEn receive data register URTEnRX.

The UARTE status registers URTEnSTR0 and URTEnSTR1 provide information about data transaction status and error detections.

# 17.4.2 UART buffer mode

In this mode the UARTEn - LMAn combination acts a UARTEn with Rx and Tx buffers of 12 byte size each. This mode is a full-duplex mode, thus receive and transmit transactions are separately controllable and are handled simultaneously.

# (1) Initialization

**UARTE settings** The UARTEn must be set up as follows:

- URTEnCTL2
  - URTEnPRS[2:0], URTEnBRS[11:0]: baudrate setting
- URTEnCTL1
  - URTEnSLBM = 1: BF reception during data reception
- URTEnCTL0
  - URTEnPW = 1: UARTEn enabled
  - URTEnCTL0.URTEnTXE = x: transmission enabled/disabled
  - URTEnCTL0.URTEnRXE = x: reception enabled/disabled
  - URTEnCTL0.URTEnSLDC = 0: no data consistency check
  - URTEnSLIT = 0: transmission interrupt request at start of transmission

All other UARTEn settings can be set as required.

# LMAn settings The LMAn must be set up as follows:

- LMAnCTLL
  - LMAnMD[1:0] = 01<sub>B</sub>: UART buffer mode
  - LMAnACSE = 0: automatic checksum disabled
  - LMAnSCHE = 0: scheduler disabled
  - LMAnAFE = 0: automatic frame start function disabled
  - LMAnITMK = 0: INTLMAnTIT not masked
  - LMAnIRMK = 0: INTLMAnRIT not masked
- LMAnCTLH
  - LMAnPW = 1: LMAn enabled

# (2) Interrupts

INTLMAnTIT

The transmission interrupt request is generated if the number of data, set up in the Tx buffer and specified by LMAnTCTLL.LMAnTLG[3:0], have been transmitted.

**INTLMAnTIR** 

The reception interrupt request is generated if the number of data, specified by LMAnRCTLL.LMAnRLG[3:0], have been stored in the Rx buffer. In case of continuous reception (LMAnRCTLL.LMAnRLG[3:0] = 0), INTLMAnTIR is generated after storage of the 12th data, i.e. when the Rx buffer is full.

**INTLMANTIS** The status interrupt request is generated under following conditions:

• UART has detected an error during data reception:

- parity error: URTEnSTR1.URTEnPE = 1

- framing error: URTEnSTR1.URTEnFE = 1

- overrun error: URTEnSTR1.URTEnOVE = 1

#### (3) Data transmission

For data transmission the data to be transmitted have to be written to the Tx buffer (via the LMAnTX01 to LMAnTXAB registers) and the number of bytes to be transmitted has to be specified in LMAnTCTLL.LMAnTLG[3:0] prior starting the transmission by setting the transmit request LMAnTCTLL.LMAnTRQ = 1.

The transmission interrupt request INTLMAnTIT indicates the transmission of the last data byte.

Following values are allowed for the transmit length:

- LMAnTCTLL.LMAnTLG[3:0] = 0: 12 data bytes are transmitted
- LMAnTCTLL.LMAnTLG[3:0] = 1 to 12: 1 to 12 data bytes are transmitted Setting LMAnTCTLL.LMAnTLG[3:0] > 12 is prohibited.

The following diagram shows the principle transmission process.




Figure 17-4 Data transmission in UART buffer mode

#### Precondition LMAn has been

- set into UART buffer mode (LMAnCTLL.LMAnMD[1:0] = 01<sub>B</sub>)
- enabled (LMAnCTLH.LMAnPW = 1)
- Tx buffer empty flag LMAnSTRH.LMAnTXEF is cleared

#### **Procedure**

 Write 12 bytes of data to the Tx buffer LMAnTX01 to LMAnTXAB and set the transmit request LMAnTCTLL.LMAnTRQ = 1. Data Tx starts afterwards.

The start of transmission is indicated by LMAnSTRH.LMAnSST = 1. Since LMAnTCTLL.LMAnTLG[3:0] = 0, 12 byte will be transmitted.

2. Upon Tx start of the last data byte Data11 the transmission interrupt request INTLMAnTIT is asserted and LMAnSTRH.LMAnTXEF = 1 to indicate Tx buffer empty. LMAnSTRH.LMAnSST is cleared to 0.

- 3. Clear the Tx buffer empty flag by LMAnSTCH.LMAnCLTXEF = 1.
- 4. The next Tx buffer is prepared to transmit m byte of data by writing m data byte to the Tx buffer and set LMAnTCTLL.LMAnTLG[3:0] = 0C<sub>H</sub>.
- 5. Afterwards the next transmission is started by LMAnTCTLL.LMAnTRQ = 1.
- 6. Upon Tx start of the m<sup>th</sup> data byte Datam the transmission interrupt request INTLMAnTIT is asserted and LMAnSTRH.LMAnTXEF = 1 to indicate Tx buffer empty. LMAnSTRH.LMAnSST is cleared to 0.

Note No errors are detected and indicated in case a transmit request is issued, though Tx buffer empty is indicated (LMAnSTRH.LMAnTXEF = 1) or the Tx length is set to incorrect values (LMAnTCTLL.LMAnTLG[3:0] > 0C<sub>H</sub>).

Tx abort For stopping an ongoing data transmission, a Tx abort request must be issued by LMAnTCTLH.LMAnTAB = 1. No new data from the Tx buffer is sent to the UARTE and LMAnSTRH.LMAnSST is cleared.

The UARTE completes any ongoing data transmissions. The UARTE Tx completion can be confirmed by URTEnSTR0.URTEnSST = 0.

Caution After setting an Tx abort request LMAnTCTLH.LMAnTAB = 1, a transmit interrupt request may occur. Thus mask INTLMAnTIT in the Interrupt Controller before the Tx abort request.

#### (4) Data reception

For data reception the number of bytes to be received has to be specified in LMAnRCTLL.LMAnRLG[3:0] prior starting the reception by setting the receive request LMAnRCTLL.LMAnRRQ = 1.


The reception interrupt request INTLMAnTIR indicates the reception of the last data byte.

Following values are allowed for the transmit length:

- LMAnRCTLL.LMAnRLG[3:0] = 0: continuous Rx mode
  In this mode received data are continuously stored to the Rx buffer without
  the need to set further receive requests (LMAnRCTLL.LMAnRRQ = 1).Each
  time 12 data bytes have been stored in the Rx buffer, a reception interrupt
  request INTLMAnTIR is asserted.
- LMAnRCTLL.LMAnRLG[3:0] = 1 to 12: 1 to 12 data bytes are stored in the Rx buffer

Setting LMAnRCTLL.LMAnTLG[3:0] > 12 is prohibited.

The following diagram shows the principle reception process.



**Figure 17-5** Data reception in UART buffer mode

#### Precondition LMAn has been

- set into UART buffer mode (LMAnCTLL.LMAnMD[1:0] = 01<sub>B</sub>)
- enabled (LMAnCTLH.LMAnPW = 1)
- Rx buffer full flag LMAnSTRH.LMAnRXFF is cleared

#### Procedure

1. Set the receive request LMAnRCTLL.LMAnRRQ = 1. Data Rx starts afterwards.

The start of reception is indicated by LMAnSTRH.LMAnSSR = 1. Since LMAnRCTLL.LMAnRLG[3:0] = 0, 12 byte will be received in continuous reception mode.

2. Upon Rx of the last data byte 11 the reception interrupt request INTLMAnTIR is asserted and LMAnSTRH.LMAnRXFF = 1 to indicate Rx buffer full.

Because of continuous reception mode, Data1 is received without a new receive request.

- 3. The Rx buffer needs to be read via the LMAnRX00 to LMAn RXAB registers and the Rx buffer full flag is cleared by LMAnSTCH.LMAnCLRXFF = 1.
- 4. After reception of the next 12 data byte, only m data bytes shall be received and reception shall be stopped. Therefore Rx buffer length is set to LMAnRCTLL.LMAnRLG[3:0] = m and the Rx buffer full flag is cleared by LMAnSTCH.LMAnCLRXFF = 1.
- 5. If the m data bytes have been stored in the Rx buffer, reception is stopped (LMAnSTRH.LMAnSSR = 0).

#### Rx abort

For stopping an ongoing data reception, a Rx abort request must be issued by LMAnRCTLH.LMAnRAB = 1. No new data is stored to the TR buffer, and LMAnSTRH.LMAnSSt is cleared.

The UARTE completes any ongoing data reception, but the finally received data is not stored in the Rx buffer. The UARTE Rx completion can be confirmed by URTEnSTR0.URTEnSSR = 0.

#### Caution

After setting an Rx abort request LMAnRCTLH.LMAnRAB = 1, a receive interrupt request may occur. Thus mask INTLMAnTIR in the Interrupt Controller before the Rx abort request.

#### (5) UARTE Rx errors

Error detections during data reception can be initiated by the UARTE as well as by the LMAn.

#### **UARTEn errors**

If the UARTE detects a parity, framing or overrun error during data reception, the received data is stored to the Rx buffer and the assigned Rx data error flag LMAnSTRL.LMAnRXBE[11:00] is set. The number of RXBE[11:00] is associated to the data byte in the Rx buffer:

- LMAnSTRL.LMAnRXBE[00] = 1 for LMAnRX01.LMAnRX00B[7:0] error
- ..
- LMAnSTRL.LMAnRXBE[11] = 1 for LMAnRXAB.LMAnRX11B[7:0] error

If the specified number of data bytes (LMAnRCTLL.LMAnRLG[3:0]) have been stored in the Rx buffer, the status interrupt request INTLMAnTIS is asserted and reception stops (LMAnSTRH.LMAnSSR = 0), even if operating in continues reception mode (LMAnRCTLL.LMAnRLG[3:0] = 0).

Note that in this case no receive interrupt request INTLMAnTIR is generated.

The Rx error flags LMAnSTRL.LMAnRXBE[11:00] are cumulative, i.e. each reception error, that is detected until the specified number of bytes are received, set its error flag. Upon the end of reception, indicated by INTLMAnTIS, LMAnSTRL.LMAnRXBE[11:00] can be read in order to identify all Rx buffer data, that have causes error flag settings.

The following diagram shows an example in continuous reception mode (LMAnRCTLL.LMAnRLG[3:0] = 0).




Figure 17-6 Data reception in UART buffer mode with UART reception errors

#### Precondition LMAn has been

- set into UART buffer mode (LMAnCTLL.LMAnMD[1:0] = 01<sub>B</sub>)
- enabled (LMAnCTLH.LMAnPW = 1)
- Rx buffer full flag LMAnSTRH.LMAnRXFF is cleared
- Rx error flags LMAnSTRL.LMAnRXBE[11:00] has been cleared

#### Procedure

- 1. Rx is started by LMAnRCTLL.LMAnRRQ = 1.
- 2. During reception of Data3 the UARTE has detected an error. Data3 is stored to the Rx buffer LMAnRX23.LMAnRX03B[7:0] and the associated error flag LMAnSTRL.LMAnRXBE[03] is set, thus  $LMAnSTRL.LMAnRXBE[11:00] = 008_{H}$ .
- 3. During reception of Data5 the UARTE has detected another error. Data5 is stored to the Rx buffer LMAnRX45.LMAnRX05B[7:0] and the associated error flag LMAnSTRL.LMAnRXBE[05] is set, thus LMAnSTRL.LMAnRXBE[11:00] = 028<sub>H</sub>.
- 4. After reception of the last data Data11, the status interrupt INTLMAnTIS is generated (instead of INTLMAnTIR) and the Rx process is stopped (LMAnSTRH.LMAnSSR = 0).

# overflow error

LMAn Rx buffer If the Rx buffer full flag LMAnSTRH.LMAnRXFF is set while new data has been received.

- the Rx buffer overflow flag LMAnSTRH.LMAnROVE is set
- the status interrupt request INTLMAnTIS is asserted
- · the received data is not stored in the Rx buffer
- Rx process is stopped (LMAnSTRH.LMAnSSR = 0).

Since the received data, that is not stored in the Rx buffer, remains in the URATE's receive register URTEnRX, it is possible to read from there. However if a next data is received, this data is lost since the UARTE discards this data, i.e. it does not overwrite the URTEnRX register, but sets its overrun error flag URTEmSTR1.URTEnOVE = 1.

#### 17.4.3 LIN master modes

In this mode the LMAn in combination with the UARTE provides a LIN master interface with automatic LIN master Tx and Rx frame transactions, including sending of Break and Sync Fields (BF and SF) to initiate a LIN master frame transaction, automatic checksum functions, scheduler and automatic frame start facilities. The separate 12-byte Tx and Rx buffers allow complete LIN frame transactions without any intervention from the CPU side.

# Principle of operation

A LIN master frame transactions is initiated by sending the frame header (BF and SF). This is done automatically when the transaction is started.

In either LIN master Tx or Rx mode the PID is be written to the Tx buffer.

In *Tx mode* the data to be transmitted (maximum 8 data bytes) has to written to the Tx buffer and the length of the Tx frame has to be specified in LMAnTCTLL.LMAnTLG[3:0].

If *automatic checksum* is enabled, the checksum is automatically calculated and appended to the Tx data bytes in the Tx buffer. In case automatic checksum is disabled, the CPU needs to calculate the checksum and to write it to the Tx buffer.

After start of the frame transmission by setting the transmit request LMAnTCTLL.LMAnTRQ = 1 transmission starts sending "BF - SF - PID - TxData bytes - Tx Checksum".

Simultaneously the sent data is received and stored in the Rx buffer for performing the *data consistency check*, which is executed during transmission of the entire LIN frame.

If automatic checksum calculation is enabled, the checksum of the received data is automatically calculated and checked against the received checksum in the Rx buffer. In case of mismatch a checksum error is reported. If automatic checksum calculation is disabled, the checksum over the received data needs to be calculated and checked against the received checksum by the CPU.

In  $Rx\ mode$  the frame length to be received (maximum 8 data bytes) has to be specified in LMAnTCTLL.LMAnTLG[3:0].

Frame reception is also started by setting the transmit request LMAnTCTLL.LMAnTRQ = 1. The LIN master starts sending "BF - SF - PID" and then waits to receive the number of specified data bytes and finally the checksum from the LIN slave.

If automatic checksum calculation is enabled, the checksum of the received data is automatically calculated and checked against the received checksum in the Rx buffer. In case of mismatch a checksum error is reported. If automatic checksum calculation is disabled, the checksum over the received data needs to be calculated and checked against the received checksum by the CPU.

**Note** In either LIN master Tx or Rx mode the frame transaction control is done via the Tx control register LMAnTCT.

If the *scheduler* is enabled, status interrupts are generated in defined periods to ensure a minimum LIN interframe space (which is the time between two LIN frames). This minimum interframe space may be required by some slaves. For that purpose the length of the LIN frame slot length FRSL, which spans the LIN frame plus the interframe space, is to be specified in the Tx buffer prior starting the LIN frame transaction.

If the scheduler and the automatic frame start function is enabled, a new LIN frame transaction is automatically started after the LIN frame slot length FRSL.

### LIN frame header errors

Two modes are provided to react on errors during the LIN frame header (BF: Break Field, SF: Sync Field) transmission:

- LMAnCTLL.LMAnMD[1:0] = 10<sub>B</sub>: LIN master mode without break in header Data transfers are carried on after error detections during header transmission.
- LMAnCTLL.LMAnMD[1:0] = 11<sub>B</sub>: LIN master mode with break in header Data transfers are stopped after error detections during header transmission.

#### Enhanced checksum

Automatic checksum calculation can be performed in two ways:

- LMAnTCTLL.LMAnSLEC = 0: only the data bytes are used to calculate the checksum (classic checksum)
- LMAnTCTLL.LMAnSLEC = 1: the PID and the data bytes are used to calculate the checksum (enhanced checksum)

### LIN frame length

The number of bytes to be transferred, i.e. the length of the LIN frame, needs to be specified in LMAnTCTLL.LMAnTLG[3:0].

The LMAnTCTLL.LMAnTLG[3:0] value includes the number of data bytes (maximum 8), the PID and the checksum. Thus

LMAnTCTLL.LMAnTLG[3:0] = 2 to 10

All other values are prohibited.

Tx/Rx abort For stopping an ongoing data transaction, a Tx abort request must be issued by LMAnTCTLH.LMAnTAB = 1.

> No new data from the Tx buffer is sent to the UARTE respectively received from the UARTE and stored in the Rx buffer.LMAnSTRH.LMAnSST is cleared. The UARTE completes any ongoing data transmissions. The UARTE data transmission/reception completion can be confirmed by URTENSTRO.URTENSST = URTENSTRO.URTENSST = 0.

### Caution

After setting an Tx abort request LMAnTCTLH.LMAnTAB = 1, a transmit, reception or status interrupt request may occur. Thus mask INTLMAnTIT, INTLMAnTIR, and INTLMAnTIS in the Interrupt Controller before the Tx abort request.

## (1) Initialization

#### **CNTAn settings**

If the scheduler is to be used, the scheduler counter must be set up as follows:

- CNTAmCTL
  - CNTAmPW = 1: counter enabled
- CNTAmCFG
  - CNTAmPRS[15:00]: division ratio

#### **UARTE** settings

The UARTEn must be set up as follows:

- URTEnCTL2
  - URTEnPRS[2:0], URTEnBRS[11:0]: baudrate setting
- URTEnCTL1
  - URTEnSLBM = 0: no BF reception during data reception
  - URTEnBLG[2:0] = 0: BF bit length
  - URTEnCLG = 1: 8-bit data
  - URTEnSLP[1:0] =  $00_R$ : no parity
  - URTEnTDL = 0: no Tx data inversion
  - URTEnRDL = 0: no Rx data inversion
  - URTEnSLG = 0: 1 stop bit
  - URTEnSLD = 1: LSB first
  - URTEnSLIT = 0: transmission interrupt request at start of transmission
- URTEnCTL0
  - URTEnPW = 1: UARTEn enabled
  - URTEnCTL0.URTEnTXE = 1: transmission enabled
  - URTEnCTL0.URTEnRXE = 1: reception enabled
  - URTEnCTL0.URTEnSLDC = 1: data consistency check enabled

**LMAn settings** The LMAn must be set up as follows:

- LMAnCTLL
  - LMAnMD[1:0] =  $1x_B$ : LIN master mode
  - LMAnACSE = x: automatic checksum enabled/disabled
  - LMAnSCHE = x: scheduler enabled/disabled
  - LMAnAFE = x: automatic frame start function enabled/disabled
  - LMAnITMK = x: INTLMAnTIT masked/not masked
  - LMAnIRMK = x: INTLMAnRIT masked/not masked
- LMAnCTLH
  - LMAnPW = 1: LMAn enabled

### (2) Interrupts

Since both transmission and reception are involved during a LIN master frame transaction, transmit (INTLMAnTIT) and receive (INTLMAnRIT) interrupts are generated in Tx as well as in Rx mode.

**Note** Both interrupt requests can be separately suppressed:

- LMAnCTLL.ITMK = 1: INTLMAnTIT is masked and will not be generated
- LMAnCTLL.IRMK = 1: INTLMAnRIT is masked and will not be generated

- INTLMAnTIT in Tx mode (LMAnTCTLL.LMAnSLRT = 0) INTLMAnTIT is generated if the number of data, specified by LMAnTCTLL.LMAnTLG[3:0], have been transmitted.
  - in Rx mode (LMAnTCTLL.LMAnSLRT = 1) if SF has been transmitted

- INTLMAnTIR in Tx mode (LMAnTCTLL.LMAnSLRT = 0) Generation of INTLMAnTIR depends also on the auto-checksum function. If the checksum has been received for checksum control and
  - auto-checksum function is disabled (LMAnCTL.LMAnACSE = 0), INTLMAnTIR is always asserted.
  - auto-checksum function is enabled (LMAnCTL.LMAnACSE = 1), INTLMAnTIR is asserted, if the received checksum matches the automatically calculated checksum. In case of a mismatch a checksum error is indicated (LMAnSTRH.LMAnFCSE = 1) and the status interrupt request INTLMAnTIS is generated instead.
  - in Rx mode (LMAnTCTLL.LMAnSLRT = 1) INTLMAnTIR is generated if the number of data, specified by LMAnTCTLL.LMAnTLG[3:0], have been stored in the Rx buffer.

### **INTLMANTIS** The status interrupt request is generated under various conditions:

- · UARTE has detected a framing error.
- UARTE has detected an overrun error.
- UARTE has detected a data consistency error.
- UARTE has detected a BF transmission error.
- UARTE has detected a SF transmission error.
- LMAn has detected an auto-checksum error.
- LMAn has detected a buffer preparation error.
- LMAn scheduler ready event occurred.

#### (3) Data transmission

The LIN master Tx mode is selected by LMAnCTLL.LMAnMD[1:0] =  $1x_B$  and LMAnTCTLL.LMAnSLRT = 0.

For transmission of a LIN master frame the Tx buffer has to be prepared in the following format prior starting the frame transmission:

Table 17-12 Tx buffer preparation in LIN master Tx mode

Tx buffe	r register	Tx buffer for 8 data byte	Tx buffer for 5 data byte		
LMAnTXAB.	LMAnTX11B[7:0]	FRSLH <sup>a</sup>	FRSLH <sup>a</sup>		
	LMAnTX10B[7:0]	FRSLL <sup>a</sup>	FRSLL <sup>a</sup>		
LMAnTX89.	LMAnTX9B[7:0]	Tx checksum <sup>b</sup>	_		
	LMAnTX8B[7:0]	TxData7	_		
LMAnTX67.	LMAnTX7B[7:0]	TxData6	-		
	LMAnTX6B[7:0]	TxData5	Tx checksum <sup>b</sup>		
LMAnTX45.	LMAnTX5B[7:0]	TxData4	TxData4		
	LMAnTX4B[7:0]	TxData3	TxData3		
LMAnTX23.	LMAnTX3B[7:0]	TxData2	TxData2		
	LMAnTX2B[7:0]	TxData1	TxData1		
LMAnTX01.	LMAnTX1B[7:0]	TxData0	TxData0		
	LMAnTX0B[7:0]	PID	PID		

a) The frame slot length FRSLL/FRSLH is only effective if the scheduler is enabled (LMAnCTLL.LMAnSCHE = 1).

After starting the LIN frame transmission the sent data is stored in the Rx buffer for checksum confirmation. When the entire frame has been transmitted, the Rx buffer looks as follows:

Table 17-13 Rx buffer after LIN frame transmission

Rx buffe	r register	Rx buffer for 8 data byte	Rx buffer for 5 data byte	
LMAnRxAB.	LMAnRx11B[7:0]	-	_	
	LMAnRx10B[7:0]	_	_	
LMAnRx89.	LMAnRx9B[7:0]	Rx checksum	_	
	LMAnRx8B[7:0]	RxData7	_	
LMAnRx67.	LMAnRx7B[7:0]	RxData6	-	
	LMAnRx6B[7:0]	RxData5	Rx checksum	
LMAnRx45.	LMAnRx5B[7:0]	RxData4	RxData4	
	LMAnRx4B[7:0]	RxData3	RxData3	
LMAnRx23.	LMAnRx3B[7:0]	RxData2	RxData2	
	LMAnRx2B[7:0]	RxData1	RxData1	
LMAnRx01.	LMAnRx1B[7:0]	RxData0	RxData0	
	LMAnRx0B[7:0]	PID	PID	

If automatic checksum is enabled (LMAnCTLL.LMAnACSE = 1), the checksum (as selected by LMAnTCTLL.LMAnSLEC) is calculated and compared with the received checksum. Otherwise the checksum needs to be calculated and compared by software.

b) The Tx checksum is automatically stored, if automatic checksum is enabled (LMAnCTLL.LMAnACSE = 1). Otherwise the checksum needs to be calculated and stored by software.

The following diagram shows the principle LIN frame transmission process with the maximum of 8 data byte.




Figure 17-7 LIN frame transmission in LIN master mode

## Precondition LMAn has been

- set into LIN master Tx mode (LMAnCTLL.LMAnMD[1:0] = 1x<sub>B</sub>, LMAnTCTLL.LMAnSLRT = 0)
- neither scheduler and, thus, nor automatic frame start function used (LMAnSCHE and LMAnAFE of LMAnCTLL register both cleared)
- enabled (LMAnCTLH.LMAnPW = 1)
- Tx buffer empty flag LMAnSTRH.LMAnTXEF is cleared
- Rx buffer full flag LMAnSTRH.LMAnRXFF is cleared

#### Procedure

Write the PID to Tx buffer LMAnTX01.LMAnTX00B[7:0] and 8 bytes of data to the Tx buffer LMAnTX01.LMAn01B[7:0] to LMAnTX89.LMAn08B[7:0]. If automatic checksum is disabled (LMAnCTLL.LMAnACSE = 0), calculate the checksum CSF (over the bytes including respectively excluding PID, depending on LMAnTCTLL.LMAnSLEC) and store it to LMAnTX89.LMAn09B[7:0]. Otherwise CSF will be calculated and added automatically.

Set the frame length LMAnTCTLL.LMAnTLG[3:0] =  $A_H$  (10 = PID + 8 data bytes + CSF).

Start frame transmission by LMAnTCTLL.LMAnTRQ = 1, and transmission start is indicated by LMAnSTRH.LMAnSST = 1.

- 2. Upon start of the Checksum Field (CSF) transmission, Tx buffer empty is indicated by LMAnSTRH.LMAnTXEF = 1 and the transmit interrupt request INTLMAnTIT is asserted.
- 3. After the checksum field CSF has been transmitted, the Rx buffer full flag LMAnSTRH.LMAnRXFF is set and checksum control is performed,

provided automatic checksum calculation is enabled (LMAnCTLL.LMAnACSE = 1.

If the checksum is correct, the receive interrupt request INTLMAnTIR is asserted.

If the checksum is incorrect, the status INTLMAnTIS instead of the receive interrupt request is asserted.

### (4) Data reception

The LIN master Rx mode is selected by LMAnCTLL.LMAnMD[1:0] =  $1x_B$  and LMAnTCTLL.LMAnSLRT = 1.

For data reception in LIN master mode the Tx buffer has to be prepared in the following format prior starting the frame reception:

Table 17-14 Tx buffer preparation in LIN master Rx mode

Tx buffe	r register	Tx buffer
LMAnTXAB.	LMAnTX11B[7:0]	FRSLH <sup>a</sup>
	LMAnTX10B[7:0]	FRSLL <sup>a</sup>
LMAnTX89.	LMAnTX9B[7:0]	-
	LMAnTX8B[7:0]	-
LMAnTX67.	LMAnTX7B[7:0]	-
	LMAnTX6B[7:0]	-
LMAnTX45.	LMAnTX5B[7:0]	-
	LMAnTX4B[7:0]	-
LMAnTX23.	LMAnTX3B[7:0]	-
	LMAnTX2B[7:0]	-
LMAnTX01.	LMAnTX1B[7:0]	-
	LMAnTX0B[7:0]	PID

a) The frame slot length FRSLL/FRSLH is only effective if the scheduler is enabled (LMAnCTLL.LMAnSCHE = 1).

After starting the LIN frame reception the LIN master frame header (BF, SF, PID) is transmitted to the slaves and the data, received from the slave afterwards, is stored in the Rx buffer. When the entire frame has been transmitted, the Rx buffer looks as follows:

Table 17-15 LIN master Rx buffer after LIN frame reception (1/2)

Rx buffe	r register	Rx buffer for 8 data byte	Rx buffer for 5 data byte
LMAnRxAB.	LMAnRx11B[7:0]	_	_
	LMAnRx10B[7:0]	_	_
LMAnRx89.	LMAnRx9B[7:0]	Rx checksum	_
	LMAnRx8B[7:0]	RxData7	_
LMAnRx67.	LMAnRx7B[7:0]	RxData6	_
	LMAnRx6B[7:0]	RxData5	Rx checksum
LMAnRx45.	LMAnRx5B[7:0]	RxData4	RxData4
	LMAnRx4B[7:0]	RxData3	RxData3

Table 17-15 LIN master Rx buffer after LIN frame reception (2/2)

Rx buffe	r register	Rx buffer for 8 data byte	Rx buffer for 5 data byte
LMAnRx23.	LMAnRx3B[7:0]	RxData2	RxData2
	LMAnRx2B[7:0]	RxData1	RxData1
LMAnRx01.	LMAnRx1B[7:0]	RxData0	RxData0
	LMAnRx0B[7:0]	PID	PID

If automatic checksum is enabled (LMAnCTLL.LMAnACSE = 1), the checksum (as selected by LMAnTCTLL.LMAnSLEC) is calculated and compared with the received checksum. Otherwise the checksum needs to be calculated and compared by software.

The following diagram shows the principle LIN frame reception process with the maximum of 8 data byte.




Figure 17-8 LIN frame reception in LIN master mode

#### Precondition LMAn has been

- set into LIN master Rx mode (LMAnCTLL.LMAnMD[1:0] = 1x<sub>B</sub>, LMAnTCTLL.LMAnSLRT = 1)
- neither scheduler and, thus, nor automatic frame start function used (LMAnSCHE and LMAnAFE of LMAnCTLL register both cleared)
- enabled (LMAnCTLH.LMAnPW = 1)
- Tx buffer empty flag LMAnSTRH.LMAnTXEF is cleared
- Rx buffer full flag LMAnSTRH.LMAnRXFF is cleared

- Procedure 1. Write the PID to Tx buffer LMAnTX01.LMAnTX00B[7:0]. The number of data Start frame reception by LMAnTCTLL.LMAnTRQ = 1, and transmission start of the frame header is indicated by LMAnSTRH.LMAnSST = 1.
  - 2. Upon start of the PID transmission, Tx buffer empty is indicated by LMAnSTRH.LMAnTXEF = 1 and the transmit interrupt request INTLMAnTIT is asserted.
  - 3. After the checksum field CSF has been transmitted, the Rx buffer full flag LMAnSTRH.LMAnRXFF is set and checksum control is performed, provided automatic checksum calculation is enabled (LMAnCTLL.LMAnACSE = 1.

If the checksum is correct, the receive interrupt request INTLMAnTIR is asserted.

If the checksum is incorrect, the status INTLMAnTIS instead of the receive interrupt request is asserted.

### (5) LIN master mode transaction errors

During LIN master mode transactions the UARTEn as well as the LMAn can detected and indicate various transaction errors.

Table 17-16 LIN master mode transaction errors

Detection module	Error	Indicator	Error cause			
UARTE	Framing error	URTEnSTR1.URTEnFE = 1	No stop bit was detected after reception of the 8th bit of the SF, PID, data, or CSF (checksum) byte. A framing error generates also a data consistency error.			
	Overrun error	URTEnSTR1.URTEnOVE = 1	New data received, while the UARTE receive register URTEnRX holds data, that has not been stored in the Rx buffer.			
	Data consistency error URTEnSTR1.URTEnDCE = 1		Data sent during transmission is erroneous.  A data consistency error during BF transmission is indicated as a BF transmission error.  A data consistency error during SF transmission is indicated as a SF transmission error.  Note that any framing error generates also a data consistency error.			
	BF transmission error	URTEnSTR1.URTEnBSF = 0 LMAnSTRH.LMANBFE = 1	Data consistency occurs during BF Tx			
	SF transmission error	URTEnSTR1.URTEnDCE = 1 LMAnSTRH.LMANSFE = 1	Data consistency error occurred during SF transmission.			
LMAn	Auto- checksum error	LMAnSTRH.LMAnFCSE = 1	Calculated checksum does not match the received checksum after completion of a LIN frame transaction. provided the auto-checksum function is enabled by LMAnCTLL.LMAnACSE = 1.			
	Rx/Tx buffer preparation error LMAnSTRH.LMAnPIE = 1		LIN frame transaction is started (by LMAnTCTLL.TRQ = 1 or in auto frame start mode), while the Tx and Rx buffer are not set up correctly, i.e.			
			<ul> <li>Tx buffer empty (LMAnSTRH.LMAnTXEF = 1)</li> <li>Rx buffer full (LMAnSTRH.LMAnRXFF = 1)</li> </ul>			
			transmit length incorrect (LMAnTCTLL.LMAnTLG[3:0] = 0, 1, 11 to 15)			

The procedure taking place upon an UARTE error detection depends on the mode the LMAn is operating in and the type of erroneous data.

The main difference between LIN master mode with and without break in header refers to the different behaviour, when a data consistency check error is detected in the LIN frame header (BF/SF) in Rx mode: "with break in header" stops any further transactions, while "without break in header" continuous transactions.

#### LIN master mode with break in header

If a *data consistency check error* was detected in any type of data, further transactions are stopped, the associated Rx buffer error flag LMAnSTRL.LMAnRXBE is set and a status interrupt request INTLMAnTIS is generated.

In case of *framing/overrun error* detections during transmission of the BF/SF transactions are continued.

If PID/data/checksum are received with framing/overrun errors in Rx mode, further transactions are stopped, the associated Rx buffer error flag LMAnSTRL.LMAnRXBE is set and a status interrupt request INTLMAnTIS is generated.

#### LIN master mode without break in header

If a data consistency check error was detected in PID/data/checksum, or during transmission of BF/SF, further transactions are stopped, the associated Rx buffer error flag LMAnSTRL.LMAnRXBE is set and a status interrupt request INTLMAnTIS is generated. If data inconsistency during BF/SF in Rx mode, transactions continue, the associated Rx buffer error flag LMAnSTRL.LMAnRXBE is set and a status interrupt request INTLMAnTIS is generated.

In case of *framing/overrun error* detections during transmission of the BF or SF transactions are continued.

If PID/data/Checksum are received with framing/overrun errors in Rx mode, further transactions are stopped, the associated Rx buffer error flag LMAnSTRL.LMAnRXBE is set and a status interrupt request INTLMAnTIS is generated.

The following table summarizes these procedures.

Figure 17-9 UARTE errors in LIN master mode

Rx/Tx mode	Framing e	rror <sup>a</sup> /overrun error in	Data consistenc	y check error in				
KW IX IIIOUe	BF/SF <sup>b</sup>	PID/data/CSF	BF/SF	PID / Data / CSF				
LIN master mode	with break in	header (LMAnCTLL.LMA	nMD[1:0] = 11 <sub>B</sub> )					
Tx mode (LMAnTCTLL. LMAnSLRT = 0)	Transaction of	continued	<ul> <li>Transaction stopped at STOP bit of erroneous field</li> <li>LMAnSTRL.LMAnRXBE[i] = 1</li> </ul>					
Rx mode (LMAnTCTLL. LMAnSLRT = 1)	Transaction continued	<ul> <li>Transaction stopped at STOP bit of erroneous field</li> <li>LMAnSTRL.LMAnRXB E[i] = 1</li> <li>INTLMAnTIS asserted</li> </ul>						
LIN master mode	without break	in header (LMAnCTLL.L	MAnMD[1:0] = 10 <sub>B</sub> )					
Tx mode (LMAnTCTLL. LMAnSLRT = 0)	Transaction continued  • Transaction stopped at STOP bit of erroneous field • LMAnSTRL.LMAnRXB E[i] = 1 • INTLMAnTIS asserted		<ul> <li>Transaction stopped after PID transmitted</li> <li>LMAnSTRL.LMAnRXB E[i] = 1</li> <li>INTLMAnTIS asserted after PID transmitted</li> </ul>	<ul> <li>Transaction stopped at STOP bit of erroneous field</li> <li>LMAnSTRL.LMAnRXB E[i] = 1</li> <li>INTLMAnTIS asserted</li> </ul>				
Rx mode (LMAnTCTLL. LMAnSLRT = 1)			Transaction continued  LMAnSTRL.LMAnRXB E[i] = 1  INTLMAnTIS asserted after CSF reception completed					

A framing error during transmission of any type of data a data consistency error is detected simultaneously (in Tx mode: BF/SF/PID/data/CSF are transmitted, in Rx mode: BF/SF/PID/ are transmitted).

Note During data reception in LIN Master mode, the LMAn cannot distinguish between missing responses from LIN slaves and incomplete responses from LIN slaves.

In both cases, the data reception will not finish and needs to be aborted by software.

There is no indication, how many data bytes have been received up to the abortion.

b) Any error detection in BF or SF sets the respective error flag LMAnSTRH.LMAnBFE respectively LMAnSTRH.LMAnSFE.

### 17.4.4 Automatic checksum function

The automatic checksum function allows to automatically generate respectively control checksums.

The automatic checksum function is control by:

- LMAnCTLL.LMAnACSE = 0: automatic checksum function disabled
- LMAnCTLL.LMAnACSE = 1: automatic checksum function enabled

In LMAnCTLL.LMAnACSE = 0: automatic checksum function is enabled, the automatic checksum function performs the following:

Tx mode

In Tx mode (LMAnTCTLL.LMAnSLRT = 0), the checksum is automatically calculated and appended to the transmit data in the Tx buffer upon LIN frame transaction start.

After transmission completion the checksum the same procedure takes place as in Rx mode (see below).

Rx mode

After reception completion the checksum is calculated from the received data and automatically compared to the received checksum, stored in the Rx buffer. In case both match, the receive interrupt request INTLMAnTIR is generated. If they don't match, the status interrupt request INTLMAnTIS is generated and the checksum error flag LMAnSTRH.LMAnFCSE is set.

#### Checksum format

The data incorporated in the calculation of the checksum in automatic checksum mode can be chosen:

- LMAnTCTLL.LMAnSLEC = 0: classic checksum
   Only the data bytes, stored in the Tx or Rx buffer, are used to calculate the checksum.
- LMAnTCTLL.LMAnSLEC = 1: enhanced checksum
   The data bytes and the PID, stored in the Tx or Rx buffer, are used to calculate the checksum.

#### 17.4.5 Scheduler

The scheduler allows to generate status interrupts INTLMAnTIS in defined time distances. INTLMAnTIS can be used to initiate the next LIN master frame transaction.

By this a minimum LIN interframe space (which is the time between two LIN frames) can be ensured. This minimum interframe space may be required by some slaves.

For that purpose the LIN frame slot length FRSL, which spans the LIN frame plus the interframe space, is to be specified in the Tx buffer prior starting the LIN frame transaction.

#### Scheduler counter

The scheduler makes use of a scheduler counter CNTAm. CNTAm is a freerunning counter. Its count clock can be selected by the prescaler CNTAmCFG.CNTAmPS[15:0].

A detailed description of the scheduler counter CNTAm is given in the first section of this chapter in "Scheduler Counter A".

#### (1) Scheduler operation

.

Before any LIN master frame transaction is started with scheduler, the employed scheduler counter CNTAm has to be enabled (CNTAmCTL.CNTAmPWR = 1) and its prescaler has to be set up (CNTAmCFG.CNTAmPS[15:0]). CNTAmCFG.CNTAmPS[15:0] determines the scheduler count clock SCHECLK. The scheduler clocks are counting up the scheduler counters count value CNTAmCNT.

The scheduler needs to be enabled by LMAnCTLL.LMAnSCHE = 1.

Before starting a LIN master frame transaction (LMAnTCTLL.LMAnTRQ = 1) with scheduler function, the length of the 16-bit LIN frame slot length FRSL[15:0] has to be written to the Tx buffer:

- LMAnTXAB.LMAnTX10B[7:0] = FRSLL = FRSL[7:0]
- LMAnTXAB.LMAnTX11B[7:0] = FRSLH = FRSL[15:8]

FRSL[15:0] defines the number of scheduler clocks SCHECLK for the frame slot length.

If the LIN master frame transaction is started, the current value of the scheduler counter CNTAmCNT[15:0] is added to the defined frame slot length FRSL[15:0] and stored to the compare register LMAnCMPL.LMAnCMP[15:0].

The scheduler counter value CNTAmCNT[15:0] is continuously compared with the compare register LMAnCMP[15:0]. If both match, the status interrupt request INTLMAnTIS is generated and the scheduler ready flag LMAnSTRH.LMAnSRF is set.




Figure 17-10 Scheduler functional overview

Interrupt handling

Upon occurrence of the status interrupt INTLMAnTIS transaction of a next LIN master frame can be started immediately, provided the frame slot length FRSL includes also a minimum interframe space. Thus the receive and transmit interrupts may not be necessary to be processed and could be suppressed by masking LMAnCTLL.LMAnITMK = LMAnCTLL.LMAnIRMK = 1.

The diagram below shows the principle timing of a LIN frame transmission with use of the scheduler.




Figure 17-11 LIN frame transaction with scheduler

Precondition The scheduler counter is operating and scheduler clock frequency has been set up.

LMAn has been

- set into LIN master mode (LMAnCTLL.LMAnMD[1:0] = 1x<sub>B</sub>)
- scheduler is enabled (LMAnCTLL.LMAnSCHE = 1)
- automatic frame start function is disabled (LMAnCTLL.LMAnAFE = 0)
- enabled (LMAnCTLH.LMAnPW = 1)
- Tx buffer empty flag LMAnSTRH.LMAnTXEF and Rx buffer full flag LMAnSTRH.LMAnRXFF are cleared
- Tx buffer has been set up correctly with frame slot length FRSL<sub>0</sub>

#### Procedure

- Start frame transmission by LMAnTCTLL.LMAnTRQ = 1, and transmission start is indicated by LMAnSTRH.LMAnSST = 1.
   Sum of the current schedule counter value CNTAmCNT[15:0] and the frame slot length FRSL<sub>0</sub> is stored to LMAnCMP.CMP[15:0].
- 2. After transmission of the checksum field CSF, i.e. after the frame length, the Tx buffer is indicated as empty (LMAnSTRH.LMAnTXEF = 1) and the Rx buffer as full (LMAnSTRH.LMAnRXFF = 1).
- 3. Upon match of the scheduler counter CNTAmCNT[15:0] and LMAnCMP.LMAnCMP[15:0] the status interrupt request INTLMAnTIS indicates the end of the frame slot length and the scheduler ready flag LMAnSTRH.LMAnSRF is set. If a sufficient interframe space was regarded, when defining the frame slot length FRSL<sub>0</sub>, the next frame transaction could already be started at this point in time.
- 4. The buffer status flags and the scheduler ready flag are cleared (LMAnCLTXEF = LMAnCLRXFF = LMAnCLSRF of LMAnSTCH register set to 1). The Tx buffer and its control register LMAnTCTLL are prepared for the next frame transaction, with the next frame slot length FRSL<sub>1</sub>.
- Next frame transaction is started by LMAnTCTLL.LMAnTRQ = 1, and transmission start is indicated by LMAnSTRH.LMAnSST = 1.
   Sum of the current schedule counter value CNTAmCNT[15:0] and the frame slot length FRSL<sub>1</sub> is stored to LMAnCMP.CMP[15:0].

### (2) Scheduler operation with automatic frame start function

The automatic start function, in combination with the scheduler, allows to eliminate unnecessary gaps on the LIN bus by enabling the CPU to make all preparations within the interframe space. The next LIN frame transaction is started automatically after the interframe space, thus maintaining a maximum data transmission performance on the bus.

The automatic frame start function needs to be enabled by LMAnCTLL.LMAnAFE = 1.

Note that the scheduler has to be enabled as well by LMAnCTLL.LMAnSCHE = 1.

In order to start LIN frame transactions with automatic frame start function the first Tx request bit LMAnTCTLL.LMAnFRQ has to be set to 1 in addition to the first Tx request LMAnTCTLL.LMAnTRQ. After LMAnTRQ has returned to 0, it can be set again to 1, although the frame transfer is ongoing (LMAnSTRH.LMAnSST = 1). Thus the next frame transaction is started immediately after the next interframe space has passed.

During the interframe space all preparations (Rx/Tx buffer setup, etc.) have to be finished for the next frame transaction. These preparations can be triggered by the reception interrupt request INTLMAnTIR.

#### Caution

The reception interrupt request INTLMAnTIR must be used to initiate frame preparations in Tx as well as in Rx mode.

The diagram below shows the principle timing of a LIN frame transmission with use of the scheduler and automatic frame start function.




Figure 17-12 LIN frame transmission with scheduler and automatic frame start function

#### Precondition

The scheduler counter is operating and scheduler clock frequency has been set up.

LMAn has been

- set into LIN master mode (LMAnCTLL.LMAnMD[1:0] = 1x<sub>R</sub>)
- scheduler is enabled (LMAnCTLL.LMAnSCHE = 1)
- automatic frame start function is enabled (LMAnCTLL.LMAnAFE = 1)
- enabled (LMAnCTLH.LMAnPW = 1)
- Tx buffer empty flag LMAnSTRH.LMAnTXEF and Rx buffer full flag LMAnSTRH.LMAnRXFF are cleared
- · Tx buffer has been set up correctly with frame slot length FRSL

#### **Procedure**

Start first transmission with automatic frame start function by LMAnTCTLL.LMAnTRQ = 1 and LMAnTCTLL LMAnFRQ = 1 Transmission start is indicated by the start is indicated

LMAnTCTLL.LMAnFRQ = 1.Transmission start is indicated by LMAnSTRH.LMAnSST = 1.

Sum of the current schedule counter value CNTAmCNT[15:0] and the frame slot length FRSL is stored to LMAnCMP.CMP[15:0].

After LMAnTCTLL.LMAnTRQ has returned to 0, the next transmission request can be set. At the latest it needs to be set before the interframe space has ended, i.e. in the gray area. However in the diagram LMAnTRQ is set in the interframe space.

- 2. After transmission of the checksum field CSF, i.e. after the frame length, the Tx buffer is indicated as empty (LMAnSTRH.LMAnTXEF = 1) and the Rx buffer as full (LMAnSTRH.LMAnRXFF = 1). The reception interrupt request INTLMAnTIR is asserted.
- 3. All preparations are performed for the next frame transmission. The buffer status flags and the scheduler ready flag are cleared (LMAnCLTXEF = LMAnCLRXFF = LMAnCLSRF of LMAnSTCH register set to 1).
  - The next Tx request is set (LMAnTCTLL.LMAnTRQ = 1).
- 4. Upon match of the scheduler counter CNTAmCNT[15:0] and LMAnCMP.LMAnCMP[15:0], next frame transmission is started.

Preparation error If the next frame is not completely and correctly prepared,

- LMAnTCTLL.LMAnTRQ and LMAnSTRH.LMAnSST are cleared and frame transaction is not started
- LMAnCMP.LMAnCMP[15:0] is loaded with CNATmCNT[15:0] + FRSL
- the preparation incomplete error flag LMAnSTRH.LMAnPIE is set
- · the status interrupt request LMAnTIS is asserted

If frame preparation is completed with start of the next frame, i.e. if CNATmCNT[15:0] = LMAnCMP.LMAnCMP[15:0], frame transmission starts. Otherwise the next LMAnTIS interrupt request is asserted to indicate another preparation incomplete error.

## 17.5 LMAn Registers

This section contains a description of all registers of the LIN Master A.

## 17.5.1 LMAn registers overview

The LMAn is controlled and operated by means of the registers, listed in the table below.

One set of 16-bit and one set of 32-bit registers are provided, at which the bits of two 16-bit registers can be accessed via one 32-bit register. Note that the offset addresses for both sets are different.

Throughout this document all descriptions refer to the 16-bit register set. However the described functions of 16-bit registers bits apply also to bits with the same name in their associated 32-bit register.

Table 17-17 LMAn registers

Pogistor function	16-bit a	access registers	32-bit access registers				
Register function	Name	Address	Name	Address			
Control and status regis	ster:						
Control register	LMAnCTLL	<lman_base> + 80<sub>H</sub></lman_base>	LMAnCTL0W	<lman_base> + 180<sub>H</sub></lman_base>			
	LMAnCTLH	<lman_base> + 84<sub>H</sub></lman_base>					
Status register	LMAnSTRL	<lman_base> + 88<sub>H</sub></lman_base>	LMAnSTR0W	<lman_base> + 188<sub>H</sub></lman_base>			
	LMAnSTRH	<lman_base> + 8C<sub>H</sub></lman_base>					
Status clear register	LMAnSTCL	<lman_base> + 90<sub>H</sub></lman_base>	LMAnSTC0W	<lman_base> + 190<sub>H</sub></lman_base>			
	LMAnSTCH	<lman_base> + 94<sub>H</sub></lman_base>					
Compare register	LMAnCMPL	<lman_base> + 98<sub>H</sub></lman_base>	LMAnCMP0W	<lman_base> + 198<sub>H</sub></lman_base>			
	LMAnCMPH	<lman_base> + 9C<sub>H</sub></lman_base>					
Tx control register	LMAnTCTLL	<lman_base> + D8<sub>H</sub></lman_base>	LMAnTCTL0W	<lman_base> + 1D8<sub>H</sub></lman_base>			
	LMAnTCTLH	<lman_base> + DC<sub>H</sub></lman_base>					
Rx control register	LMAnRCTLL	<lman_base> + F8<sub>H</sub></lman_base>	LMAnRCTL0W	<lman_base> + 1F8<sub>H</sub></lman_base>			
	LMAnRCTLH	<lman_base> + FC<sub>H</sub></lman_base>					
Tx buffer register:							
Tx buffer register 01	LMAnTX01	<lman_base> + C0<sub>H</sub></lman_base>	LMAnTX00W	<lman_base> + 1C0<sub>H</sub></lman_base>			
Tx buffer register 23	LMAnTX23	<lman_base> + C4<sub>H</sub></lman_base>					
Tx buffer register 45	LMAnTX45	<lman_base> + C8<sub>H</sub></lman_base>	LMAnTX04W	<lman_base> + 1C8<sub>H</sub></lman_base>			
Tx buffer register 67	LMAnTX67	<lman_base> + CC<sub>H</sub></lman_base>					
Tx buffer register 89	LMAnTX89	<lman_base> + D0<sub>H</sub></lman_base>	LMAnTX08W	<lman_base> + 1D0<sub>H</sub></lman_base>			
Tx buffer register AB	LMAnTXAB	<lman_base> + D4<sub>H</sub></lman_base>					
Rx buffer register:	•						
Rx buffer register 01	LMAnRX01	<lman_base> + E0<sub>H</sub></lman_base>	LMAnRX00W	<lman_base> + 1E0<sub>H</sub></lman_base>			
Rx buffer register 23	LMAnRX23	<lman_base> + E4<sub>H</sub></lman_base>					
Rx buffer register 45	LMAnRX45	<lman_base> + E8<sub>H</sub></lman_base>	LMAnRX04W	<lman_base> + 1E8<sub>H</sub></lman_base>			
Rx buffer register 67	LMAnRX67	<lman_base> + EC<sub>H</sub></lman_base>	1				
Rx buffer register 89	LMAnRX89	<lman_base> + F0<sub>H</sub></lman_base>	LMAnRX08W	<lman_base> + 1F0<sub>H</sub></lman_base>			
Rx buffer register AB	LMAnRXAB	<lman_base> + F4<sub>H</sub></lman_base>					

**<LMAn\_base>** The base addresses **<LMAn\_base>** of the LMAn are defined in the first section

of this chapter under the key word "Register addresses".

Register access All registers are accessible in 16-bit width.

Writing to non-existing register bits is ignored, reading of these bits return

always 0.

## 17.5.2 LMAn registers details

## (1) LMAnCTLL - LMAn control register L

This register selects the LMAn operation modes.

Note This register can only be changed when the LMAn module is disabled (LMAnCTLH.LMAnPW = 0).

This register can be read/written in 16-bit units. Access

Address <LMAn\_base> + 80<sub>H</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	LM	lAn	LMAn	LMAn	LMAn	LMAn	LMAn
									MD	[1:0]	ACSE	SCHE	AFE	ITMK	IRMK
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 17-18 LMAnCTLL register contents (1/2)

Bit position	Bit name	Function									
6 to 5	LMAn	LMAn operation mode selection									
	MD[1:0]	MD[1:0]	MD[1:0]	Operation mode							
			00 <sub>B</sub>	UART through mode The LMAn is bypassed and the connected UART is used as a normal UART.							
			01 <sub>B</sub>	UART buffer mode The connected UART is used UART with buffer.							
			LIN master mode without break in header The connected UART is used as LIN master. Data transm is continued even if data consistency errors within the LIN header (BF, SF) are detected. However, in case of an day consistency error in the PID data transmission is stopped								
			11 <sub>B</sub>	LIN master mode with break in header The connected UART is used as LIN master. Data transmission is stopped if data consistency errors within the LIN header (BF, SF) are detected. In this case the status interrupt signal INTLMAnTIS is generated. Afterwards a new frame transaction with BF can be started.							

Table 17-18 LMAnCTLL register contents (2/2)

Bit position	Bit name	Function
4	LMAn ACSE	Automatic checksum calculation enable  0: automatic checksum calculation disabled  1: automatic checksum calculation enabled In UART through or UART buffer mode (LMAnMD[1:0] = 0x <sub>B</sub> ) this bit must be set to 0.  If automatic checksum calculation is disabled, the  • Rx checksum needs to be calculated by software and compared with the received checksum.  • Tx checksum need to be calculated by software and to be set to the TX buffer prior starting data transmission.  If automatic checksum calculation is enabled, the  • Rx checksum is automatically calculated from the received data and compared with the received checksum.  • Tx checksum is automatically calculated and set to the TX buffer upon start of
3	LMAn SCHE	a data transmission.  Scheduler enable  0: scheduler disabled  1: scheduler enabled  In UART through or UART buffer mode (LMAnMD[1:0] = 0x <sub>B</sub> ) this bit must be set to 0.  Before the scheduler is enabled, the scheduler counter, that is connected to LMAn, needs to be started.
2	LMAn AFE	Automatic frame start function enable 0: automatic frame start function disabled 1: automatic frame start function enabled In UART through or UART buffer mode (LMAnMD[1:0] = $0x_B$ ) this bit must be set to 0. If the automatic frame start function is disabled, a frame transmission is started by software, when LMAnTCTLL.LMAnTRQ is set to 1. If the automatic frame start function is enabled, a frame transmission is automatically started by the scheduler immediately after the interframe space, if LMAnTCTLL.LMAnTRQ = 1.
1	LMAn ITMK	Transmission interrupt request (INTLMAnTIT) mask  0: INTLMAnTIT not masked (INTLMAnTIT generated)  1: INTLMAnTIT masked (INTLMAnTIT is not generated)  In UART through or UART buffer mode (LMAnMD[1:0] = 0x <sub>B</sub> ) this bit must be set to 0.
0	LMAn IRMK	Reception interrupt request (INTLMAnTIR) mask  0: INTLMAnTIR not masked (INTLMAnTIR generated)  1: INTLMAnTIR masked (INTLMAnTIR is not generated) In UART through or UART buffer mode (LMAnMD[1:0] = 0x <sub>B</sub> ) this bit must be set to 0.

## (2) LMAnCTLH - LMAn control register H

This register enables/disables the LMAn operation.

Access This register can be read/written in 16-bit units.

Address <LMAn\_base> + 84<sub>H</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
LMAn PW	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 17-19 LMAnCTLH register contents

Bit position	Bit name	Function
15	LMAn PW	LMAn enable  0: LMAn disabled (internal clock stopped)  1: LMAn enabled (internal clock operating)  When LMAnPW is set to 0, all operations are stopped and LMAn is reset.

## (3) LMAnSTRL - LMAn status register L

This register provides Rx process status indications.

Access This register can be read in 16-bit units.

Address <LMAn\_base> + 88<sub>H</sub>

_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	LMAn			0						LM	lAn					
	SSB[2:0]									RXBE	[11:00]					
	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Table 17-20 LMAnSTRL register contents

Bit position	Bit name	Function	Function											
15 to 13	LMAn	Rx buffer mode	status flags											
	SSB[2:0]	SSB[2:0]	Rx buffer mode											
		0 <sub>H</sub>	Idle state (no data was received)											
		5 <sub>H</sub>	Data has been received, but the Rx data length has not been reached. An Rx abort is necessary by LMAnRCTLH.LMAnRAB = 1.											
		other Abnormal operation has occurred. An Rx abort is necess by LMAnRCTLH.LMAnRAB = 1.												
		LMAnSSB[2:0]	LMAnSSB[2:0] can be read for diagnostic purposes when a Rx process stalls.											
11 to 0	LMAn RXBE[11:00]	Rx buffer error flag 0: no UART error detections of data in the Rx buffer 11 to 00 1: UART has detected an error of data in the Rx buffer 11 to 00 The bit number [11:00] corresponds to the Rx buffer number: 0: Rx byte 0 (LMAnRX01.LMAnRX00B[7:0] caused an error 11: Rx byte (LMAnRXAB.LMAnRX11B[7:0] caused an error												
		Each bit remains at 1 until it is cleared by LMAnSTCL.LMAnCLRRXBE[11:00] = 1.												

## (4) LMAnSTRH - LMAn status register H

This register provides Rx process status indications.

Access This register can be read in 16-bit units.

Address <LMAn\_base> + 8C<sub>H</sub>

Initial Value 0000<sub>H</sub>

15 14 13 12 11 10 8 7 6 5 3 0 LMAn SST SSR **TXEF** RXFF ROVE FCSE SRF PIE BFE SFE SSL[5:0] R R R R R R R R R R R R R

Table 17-21 LMAnSTRH register contents (1/3)

Bit position	Bit name	Function
15	LMAn SST	Tx status flag 0: no Tx request issued 1: Tx request issued
		LMAnSST is automatically set if a Tx request was set by LMAnTCTLL.LMAnTRQ= 1.  If automatic frame start function in LIN mode is used (LMAnCTLL.LMAnAFE = 1), is automatically set upon automatic start of a new frame.
		This flag is not set in UART through mode.
		It is cleared by  • LMAnCTLH.LMAnPW = 0
		Tx process completion (frame transmission completed in LIN master mode)
14	LMAn SSR	Rx status flag 0: no Rx request issued 1: Rx request issued
		LMAnSSR is automatically set if a Rx request was set by LMAnRCTLL.LMAnRRQ= 1.
		This flag is not set in UART through or LIN master mode.
		It is cleared by
		• LMAnCTLH.LMAnPW = 0
		Rx process completion
13	LMAn TXEF <sup>a</sup>	Tx buffer empty flag 0: data remaining in Tx buffer to be transmitted 1: Tx buffer empty: last Tx data transmitted
		This flag is not set in UART through mode.
		It is cleared by
		• LMAnCTLH.LMAnPW = 0
		LMAnSTCH.LMAnCLTXEF = 1

Table 17-21 LMAnSTRH register contents (2/3)

Bit position	Bit name	Function
12	LMAn RXFF <sup>a</sup>	Rx buffer full flag 0: data remaining to be received and to be stored in Rx buffer 1: Rx buffer full: last Rx data received
		This flag is not set in UART through mode.
		It is cleared by
		• LMAnCTLH.LMAnPW = 0
44	1.040	LMAnSTCH.LMAnCLRXFF = 1  Delayffer and of the first
11	LMAn ROVE <sup>a</sup>	Rx buffer overflow flag 0: no Rx buffer overflow occurred 1: Rx buffer overflow occurred
		When an overflow occurs during data reception, the new data is not stored but discarded.
		This flag is not set in UART through or LIN master mode.
		It is cleared by
		• LMAnCTLH.LMAnPW = 0
10	LMAn	LMANSTCH.LMANCLROVE = 1  Chapter area flor
10	FCSE <sup>a</sup>	Checksum error flag 0: no checksum error occurred 1: checksum error occurred
		LMAnFCSE indicates the result of the checksum control during a LIN frame reception. An error is indicated, if the checksum, calculated from the received data, does not match the received checksum.
		This flag is only effective in LIN master mode with automatic checksum function enabled (LMAnCTLL.LMAnACSE = 1).
		It is cleared by
		LMAnCTLH.LMAnPW = 0
		LMAnSTCH.LMAnCLFCSE = 1
9	LMAn SRF <sup>a</sup>	Scheduler ready flag  0: no scheduler ready event occurred  1: scheduler ready event occurred
		A scheduler ready event occurs, when the value of the compare register LMAnCMPL.LMAnCMP[15:0] matches the value of the scheduler counter. In that case a status interrupt request INTLMAnTIS is also asserted.
		This flag is only effective in LIN master mode with scheduler function enabled (LMAnCTLL.LMAnSCHE = 1), while automatic frame start function remains disabled (LMAnCTLL.LMAnAFE = 0).
		It is cleared by
		• LMAnCTLH.LMAnPW = 0
		LMAnSTCH.LMAnCLSRF = 1

Table 17-21 LMAnSTRH register contents (3/3)

Bit position	Bit name	Function										
8	LMAn PIE <sup>a</sup>	respectively Tx buffer had preparation is detected  LMAnTXEF = 1 (Tx buffer had buffer h	ation correct ation incorrect  master frame transfer is started, though the Rx as not been prepared correctly. An incorrect buffer upon any of the following conditions: buffer empty)  KFF = 1 (Rx buffer full)  CTLL.LMAnTLG[3:0] holds incorrect value									
		It is cleared by  • LMAnCTLH.LMAnPV  • LMAnSTCH.LMAnCL										
7	LMAn BFE <sup>a</sup>	BF (Break Field) error flag  0: BF transmission successful  1: BF transmission failed  LMAnBFE is set, if a framing, overrun or data consistency check error was detected during BF transmission at start of a LIN frame transmission. In case of an error detection the status interrupt request INTLMAnTIS is asserted.										
		This flag is only effective It is cleared by LMAnCTLH.LMAnPV LMAnSTCH.LMAnCL	V = 0									
6	LMAn SFE <sup>a</sup>	detected during SF tran- an error detection the st This flag is only effective It is cleared by  LMAnCTLH.LMAnPV  LMAnSTCH.LMAnCL	ccessful led ming, overrun or data consistency check error was smission at start of a LIN frame transmission. In case of atus interrupt request INTLMAnTIS is asserted. e in LIN master mode.  V = 0 LSFE = 1									
5 to 0	LMAn SSL[5:0]	LIN master mode status  LMAnSSL[5:0]  0 <sub>H</sub> 19 <sub>H</sub> other	LIN master mode status  Idle state (no operation)  No response from slave. An Tx abort is necessary by LMAnTCTLH.LMAnTAB = 1.  Abnormal operation has occurred. An Tx abort is necessary by LMAnTCTLH.LMAnTAB = 1.  ead for diagnostic purposes when a LIN master									
		transmission process st										

Before starting a data transmission process, these flags should be cleared by setting the corresponding status clear bit in LMAnSTC register to 1.

## (5) LMAnSTCL - LMAn status clear register L

This register is used to clear the status and error bits of the LMAn status register L LMAnSTRL.

Access This register can be written in 16-bit units.

Reading this register returns an undefined value.

Address <LMAn\_base> + 90<sub>H</sub>




Table 17-22 LMAnSTCL register contents

Bit position	Bit name	Function
11 to 0	LMAn CLRXBE [11:00]	Clear Rx buffer error flags 0: writing 0 is ignored 1: writing 1 clears LMAnRXBE[11:00]

## (6) LMAnSTCH - LMAn status clear register H

This register is used to clear the status and error bits of the LMAn status register L LMAnSTRH.

Access This register can be written in 16-bit units.

Reading this register returns an undefined value.

**Address** <LMAn\_base> + 94<sub>H</sub>

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Ī	0	0	LMAn	0	0	0	0	0	0							
			CL													
			TXEF	RXFF	ROVE	FCSE	SRF	PIE	BFE	SFE						
-	W	W	\/\	W	W	W	W	\//	W	W	\/\/	W	W	\//	W	W

Table 17-23 LMAnSTCH register contents

Bit position	Bit name	Function
13	LMAn CL TXEF	Tx buffer empty flag 0: writing 0 is ignored 1: writing 1 clears LMAnTXEF
12	LMAn CL RXFF	Rx buffer full flag 0: writing 0 is ignored 1: writing 1 clears LMAnRXFF
11	LMAn CL ROVE	Rx buffer overflow flag 0: writing 0 is ignored 1: writing 1 clears LMAnROVE
10	LMAn CL FCSE	Checksum error flag 0: writing 0 is ignored 1: writing 1 clears LMAnFCSE
9	LMAn CL SRF	Scheduler ready flag 0: writing 0 is ignored 1: writing 1 clears LMAnSRF
8	LMAn CL PIE	Preparation incomplete error flag 0: writing 0 is ignored 1: writing 1 clears LMAnPIE
7	LMAn CL BFE	BF (Break Field) error flag 0: writing 0 is ignored 1: writing 1 clears LMAnBFE
6	LMAn CL SFE	SF (Sync Field) error flag 0: writing 0 is ignored 1: writing 1 clears LMAnSFE

## (7) LMAnCMPL - LMAn compare register L

This register holds the lower 16 bit of scheduler comparison value.

Access This register can be read in 16-bit units.

Address <LMAn\_base> + 98<sub>H</sub>

Initial Value 0000<sub>H</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
LMAnCMP[15:00]															
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Table 17-24 LMAnCMPL register contents

Bit position	Bit name	Function
15 to 0	LMAn CMP[15:00]	Current scheduler comparison value LMAnCMP[15:00] is loaded with the sum of the current free-running counter value CNATmCNT[15:0] and the frame slot length FRSL upon start of a LIN master frame.

## (8) LMAnCMPH - LMAn compare register H

This register holds the upper 16 bit of scheduler comparison value. These bits are always  $0000_{\mbox{H}}$ .

Access This register can be read in 16-bit units.

Address <LMAn\_base> + 9C<sub>H</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
LMAnCMP[31:16]															
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Table 17-25 LMAnCMPH register contents

Bit position	Bit name	Function
15 to 0	LMAn CMP[31:16]	Current scheduler comparison value LMAnCMP[31:16] are always 0000 <sub>H</sub> .

## (9) LMAnTCTLL - LMAn Tx control register L

This register controls the LMAn Tx buffer.

Access This register can be read/written in 16-bit units.

Address <LMAn\_base> + D8<sub>H</sub>

 $\label{eq:loss_equation} \textbf{Initial Value} \quad 0000_{\text{H}}. \text{ This register is initialized by any reset and by}$ 

LMAnCTLH.LMAnPW = 0.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	0	0	0	0	0	0	0	LMAn	LMAn	LMAn	LMAn		LM	lAn	
									SLEC	SLRT	FRQ	TRQ		TLG	[3:0]	
,	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W								

Table 17-26 LMAnTCTLL register contents (1/2)

Bit position	Bit name	Function
7	LMAn SLEC	Enhanced checksum control  0: classic checksum Only the data bytes are used for checksum calculation.  1: enhanced checksum Checksum is calculated from the data and the PID.  LMAnSLEC is only effective, if automatic checksum calculation is enabled (LMAnCTLL.LMAnACSE = 1).
6	LMAn SLRT	LIN master mode operation control 0: Tx mode 1: Rx mode LMAnSLRT is only effective in LIN master mode.
5	LMAn FRQ	First Tx request control  0: LIN frame transaction starts with the scheduler ready event  1: LIN frame transaction starts immediately by requesting transmission (LMAnTRQ = 1), in case no Tx operation has been requested (LMAnSTRH.LMAnSST = 0).  In case LMAnFRQ is set to 1 while LMAnSTRH.LMAnSST = 1, LIN frame transaction starts with the next scheduler event, and thus behaves as with LMAnFRQ = 0.  Set LMAnFRQ = 1 together with LMAnTRQ = 1.  LMAnFRQ is only effective in LIN master mode with using the scheduler (LMAnCTLL/LMAnSCHE = 1) and auto frame start enabled (LMAnCTLL.LMAnAFE = 1). In all other modes, LMAnFRQ shall be set to 0.
4	LMAn TRQ	Tx request control 0: Tx operation has started or has not been requested. 1: Tx operation request In LIN master mode LMAnTRQ = 1 triggers LIN frame transaction also in LIN master Rx mode (LMAnSLRT = 1.  After setting LMAnTRQ = 1, LMAnTRQ returns automatically to 0 when transmission has started.  Writing 0 to LMAnTRQ has no effect.  In UART through (LMAnMD[1:0] = 00 <sub>B</sub> ) this bit must be set to 0.  Caution: It is prohibited to set LMAnTRQ = 1 during a pending transmission request (LMAnSTRH.LMAnSST = 1), except LMAn is operating in LIN master mode with scheduler and auto frame start (LMAnCTLL register bits LMAnSCHE = LMAnAFE = 1).

Table 17-26 LMAnTCTLL register contents (2/2)

Bit position	Bit name	Function								
3 to 0	LMAn TLG[3:0]	LMAnTLG[3:0] are only	Tx buffer length specification LMAnTLG[3:0] are only effective in UART buffer and LIN master mode.							
		in UART buffer mod	in UART buffer mode							
		LMAnTLG[3:0]	LMAnTLG[3:0] Tx buffer length							
		0	0 12 byte transmission							
		1 to 12	1 to 12							
		13 to 15	prohibited							
		in LIN master mode								
		LMAnTLG[3:0]	Tx buffer length							
		0 to 1	prohibited							
		2 to 10	2 to 10 byte transmission in LIN master mode							
		11 to 15	prohibited							
		The value set to LMAnTLG[3:0] includes the PID and checksum bytes, the maximum of 8 data byte can be transmitted.  If any of the prohibited values are set to LMAnTLG[3:0], a preparation include error is detected and indicated by LMAnSTRH.LMAnPIE = 1.								

## (10) LMAnTCTLH - LMAn Tx control register H

This register controls the Tx abort process.

Access This register can be read/written in 16-bit units.

Address <LMAn\_base> + DC<sub>H</sub>

Initial Value 0000<sub>H</sub>. This register is initialized by any reset and by

LMAnCTLH.LMAnPW = 0.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	LMAn TAB
D/M	DΛΛ	D/M	D/\/	D/M	D/M	D/M/	D/M	D/M	DΛΛ	D/M	D/M	D/M	D/\/	D/M/	D/M

Table 17-27 LMAnTCTLH register contents

Bit position	Bit name	Function
0	LMAn TAB	Tx abort request 0: reading returns always 0, writing 0 has no effect 1: writing 1 requests Tx abort If LMAnTAB is set to 1, Tx operation is stopped accordingly and the Tx status flag LMAnSTRH.LMAnSST is cleared.
		This bit has no effect in UART through mode.
		This bit is also effective during Rx process in LIN master mode.

**Note** If Tx is aborted by LMAnTAB = 1, the LMAn stops to send any further data to the UART. However ongoing transmissions are completed by the UART.

The complete stop of transmissions can be confirmed by

URTEnSTR0.URTEnSST = 0.

## (11) LMAnRCTLL - LMAn Rx control register L

This register controls the LMAn Rx buffer.

Access This register can be read/written in 16-bit units.

<LMAn\_base> + F8<sub>H</sub> Address

0000<sub>H</sub>. This register is initialized by any reset and by Initial Value

LMAnCTLH.LMAnPW = 0.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	LMAn RRQ			IAn [3:0]	
														• •	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 17-28 LMAnRCTLL register contents

Bit position	Bit name	Function								
4	LMAn RRQ	Rx request control  0: Rx operation has started or has not been requested.  1: Rx operation request  After setting LMAnRRQ = 1, LMAnRRQ returns automatically to 0 when reception data storage to the Rx buffer has started.  Writing 0 to LMAnRRQ has no effect.  This bit is only effective in UART buffer mode. In all other modes this bit must not be set to 1.								
3 to 0	LMAn RLG[3:0]	Rx buffer length spec LMAnRLG[3:0] are or	ification nly effective in UART buffer mode.							
		LMAnRLG[3:0]	Rx buffer length							
		0	continuous data reception							
		1 to 12	1 to 12 byte reception to Rx buffer							
		13 to 15 prohibited								
		Rx buffer continuously INTLMAnTIR or statu	ception (LMAnRLG[3:0] = 0) received data is stored to the y. After each 12 byte storage a reception interrupt s interrupt INTLMAnTIS request is generated. To stop of LMAnRLG[3:0] to 1 to 12.							

## (12) LMAnRCTLH - LMAn Rx control register H

This register controls the Rx abort process.

Access This register can be read/written in 16-bit units.

Address <LMAn\_base> + FC<sub>H</sub>

Initial Value 0000<sub>H</sub>. This register is initialized by any reset and by

LMAnCTLH.LMAnPW = 0.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	LMAn RAB
,	R/W															

Table 17-29 LMAnRCTH register contents

Bit position	Bit name	Function					
0	LMAn RAB	Rx abort request 0: reading returns always 0, writing 0 has no effect 1: writing 1 requests Rx abort If LMAnRAB is set to 1, Rx operation is stopped accordingly and the Rx status flag LMAnSTRH.LMAnSSR is cleared.					
		This bit is only effective in UART buffer mode. In all other modes this bit must not be set to 1.  This bit is also effective during Rx process in LIN master mode.					

Note If Rx is aborted by LMAnRAB = 1, the LMAn stops to store any data in the Rx

buffer. However ongoing reception by the UART will be completed.

The complete stop of reception can be confirmed by

URTEnSTR0.URTEnSSR = 0.

# **Chapter 18 CAN Controller (FCN)**

The microcontroller features on-chip CAN (Controller Area Network) controllers that complies with the CAN protocol as standardized in ISO 11898.

This chapter contains a generic description of the CAN Controller (FCN).

The first section describes all V850E2/Fx4-G specific properties, such as instances, register base addresses, input/output signal names, etc. The subsequent sections describe the features that apply to all implementations.

## 18.1 V850E2/Fx4-G FCN Features

Instances This microcontroller has following number of instances of the CAN Controller.

Table 18-1 Instances of FCN

CAN Controller	V850E2/FF4-G (μPD70F4177) V850E2/FG4-G (μPD70F4179)	V850E2/FF4-G (μPD70F4178) V850E2/FG4-G (μPD70F4180)
Instance	3	6
Name	FCN0 to FCN2	FCN0 to FCN5

Instances index n

Throughout this chapter, the instance of a CAN Controller is identified by the index "n" (n = 0 to 5), for example, FCNnGMCLCTL for the FCNn control register.

index m

Message buffers Throughout this chapter, the FCN message buffer registers are identified by "m" (for m refer to the table below), for example FCNnMmDAT4B for FCN instance n, message data byte 4 of message buffer register m. The number of message buffers for each instance of FCN is given in the following table:

Table 18-2 Message buffers of FCNn

FCNn instance	Number m of message buffers
FCN0	32
FCN1	32
FCN2	32
FCN3	32
FCN4	32
FCN5	32

Chapter 18 CAN Controller (FCN)

Register addresses All CAN Controller register addresses are given as address offsets to the individual base address <FCNn\_base>.

The <FCNn\_base> address of each FCNn is given in the following table:

Table 18-3 Register base addresses <FCNn\_base>

FCNn instance	<fcnn_base> address</fcnn_base>	
FCN0	FF48 0000 <sub>H</sub>	
FCN1	FF4A 0000 <sub>H</sub>	
FCN2	FF4C 0000 <sub>H</sub>	
FCN3	FF4E 0000 <sub>H</sub>	
FCN4	FF50 0000 <sub>H</sub>	
FCN5	FF52 0000 <sub>H</sub>	

Clock supply All CAN Controllers provide one clock input:

Table 18-4 FCNn clock supply

FCNn instance	FCNn clock	Connected to
FCN0	PCLK (CANCLK f <sub>CAN</sub> )	Clock Controller CKSCLK_033
FCN1	PCLK (CANCLK f <sub>CAN</sub> )	Clock Controller CKSCLK_033
FCN2	PCLK (CANCLK f <sub>CAN</sub> )	Clock Controller CKSCLK_033
FCN3	PCLK (CANCLK f <sub>CAN</sub> )	Clock Controller CKSCLK_033
FCN4	PCLK (CANCLK f <sub>CAN</sub> )	Clock Controller CKSCLK_033
FCN5	PCLK (CANCLK f <sub>CAN</sub> )	Clock Controller CKSCLK_033




Figure 18-1 FCN clock supply

DMA

**Interrupts and** The CAN Controllers can generate the following interrupt and DMA requests:

Table 18-5 FCNn interrupt and DMA requests (1/2)

FCNn signals	Function	Connected to	
FCN0:	·	·	
INTC0ERR	Error indication	Interrupt Controller INTFCN0ERR	
INTC0REC	Reception completion	Interrupt Controller INTFCN0REC <sup>a</sup>	
INTC0TRX	Transmission completion	Interrupt Controller INTFCN0TRX DMA Controller trigger 28	
INTC0WUP	Sleep wake-up / transmission abortion	Interrupt Controller INTFCNWUP <sup>b</sup>	
FCN1:			
INTC1ERR	Error indication	Interrupt Controller INTFCN1ERR	
INTC1REC	Reception completion	Interrupt Controller INTFCN1REC <sup>a</sup>	
INTC1TRX	Transmission completion	Interrupt Controller INTFCN1TRX DMA Controller trigger 29	
INTC1WUP	Sleep wake-up / transmission abortion	Interrupt Controller INTFCNWUP <sup>b</sup>	
FCN2:			
INTC2ERR	Error indication	Interrupt Controller INTFCN2ERR	
INTC2REC	Reception completion	Interrupt Controller INTFCN2REC <sup>a</sup>	
INTC2TRX	Transmission completion	Interrupt Controller INTFCN2TRX DMA Controller trigger 30	
INTC2WUP	Sleep wake-up / transmission abortion	Interrupt Controller INTFCNWUP <sup>b</sup>	
FCN3:		·	
INTC3ERR	Error indication	Interrupt Controller INTFCN3ERR	
INTC3REC	Reception completion	Interrupt Controller INTFCN3REC <sup>a</sup>	
INTC3TRX	Transmission completion	Interrupt Controller INTFCN3TRX DMA Controller trigger 31	
INTC3WUP	Sleep wake-up / transmission abortion	Interrupt Controller INTFCNWUP <sup>b</sup>	
FCN4:	1	<u>'</u>	
INTC4ERR	Error indication	Interrupt Controller INTFCN4ERR	
INTC4REC	Reception completion	Interrupt Controller INTFCN4REC <sup>a</sup>	
INTC4TRX	Transmission completion	Interrupt Controller INTFCN4TRX DMA Controller trigger 32	
INTC4WUP	Sleep wake-up / transmission abortion	Interrupt Controller INTFCNWUP <sup>b</sup>	

Table 18-5 FCNn interrupt and DMA requests (2/2)

FCNn signals	Function	Connected to		
FCN5:				
INTC5ERR	Error indication	Interrupt Controller INTFCN5ERR		
INTC5REC	Reception completion	Interrupt Controller INTFCN5REC <sup>a</sup>		
INTC5TRX	Transmission completion	Interrupt Controller INTFCN5TRX DMA Controller trigger 33		
INTC5WUP	Sleep wake-up / transmission abortion	Interrupt Controller INTFCNWUP <sup>b</sup>		

a) These interrupts can be used as a wake-up source from any stand-by mode. Refer to the chapter "Stand-by Controller (STBC)" for details.

**FCN H/W reset** The CAN Controllers and their registers are initialized by the following reset signal:

Table 18-6 FCNn reset signal

FCNn	Reset signal
FCNn	Reset Controller SYSRES
	<ul> <li>Stand-by Controller DPSTPWU (wake-up from DEEPSTOP mode)</li> </ul>

b) The Interrupt Controller input INTFCNWUP is a combination of the wake-up interrupts of the CAN Controllers FCN0 to FCN5. Thus any of these wake-up interrupts asserts the interrupt request INTFCNWUP.

I/O signals The I/O signals of the CAN Controllers are listed in the table below.

Table 18-7 CAN Controllers I/O signals

FCNn signals	Function	Connected to
FCN0:		
CRXD0	CAN bus receive input	Port FCN0RX <sup>a</sup> or FCN1RX <sup>b</sup>
CTXD0	CAN bus transmit output	Port FCN0TX
FCN1:		
CRXD1	CAN bus receive input	Port FCN1RX <sup>a</sup>
CTXD1	CAN bus transmit output	Port FCN1TX
FCN2:		
CRXD2	CAN bus receive input	Port FCN2RX <sup>a</sup>
CTXD2	CAN bus transmit output	Port FCN2TX
FCN3:		
CRXD3	CAN bus receive input	Port FCN3RX <sup>a</sup>
CTXD3	CAN bus transmit output	Port FCN3TX
FCN4:		
CRXD4	CAN bus receive input	Port FCN4RX <sup>a</sup>
CTXD4	CAN bus transmit output	Port FCN4TX
FCN5:		
CRXD5	CAN bus receive input	Port FCN5RX <sup>a</sup>
CTXD5	CAN bus transmit output	Port FCN5TX

These signals can be used as a wake-up source from any stand-by mode. Refer to the chapter "Stand-by Controller (STBC)" for details.

b) Refer to 17.7 "FCN0 and FCN1 connection" on page 1 for details.

Time stamp

Following FCNn time stamp output signals can be internally connected to a capture input of the Timer Array Units B.

Table 18-8 FCNn time stamp signals

FCNn signals	Function	Connected to
FCN0:		
TSOUT	CAN time stamp output	TAUB0 TAUB0TTIN0, TAUB0TTIN10
FCN1:		
TSOUT	CAN time stamp output	TAUB0 TAUB0TTIN1, TAUB0TTIN11
FCN2:		
TSOUT	CAN time stamp output	TAUB0 TAUB0TTIN2, TAUB0TTIN12
FCN3:		
TSOUT	CAN time stamp output	TAUB0 TAUB0TTIN3, TAUB0TTIN13
FCN4:		
TSOUT	CAN time stamp output	TAUB0 TAUB0TTIN4, TAUB0TTIN14
FCN5:		
TSOUT	CAN time stamp output	TAUB0 TAUB0TTIN5, TAUB0TTIN15

Refer to section "TAUB Input Selections" in the "Timer Array Unit B (TAUB)" for details.

# 18.2 FCN0 and FCN1 connection

The FCN0 and FCN1 CAN Controllers have the option to be connected to the same CAN bus signals. This allow to operate the two CAN Controllers on the same CAN bus (FCN1 signals) thus allowing twice the number of message buffer support on this bus.

The following figure depicts the FCN0 and FCN1 connection scheme:




Figure 18-2 FCN0 and FCN1 connection scheme

# (1) ITGSLFC0 - FCN0 signal connection selection register

This register selects the signals of FCN0.

Access This register can be read/written in 8-bit units.

Address FF77 2008<sub>H</sub>

Initial Value 00<sub>H</sub>




Table 18-9 ITGSLFC0 register contents

Bit position	n Bit name	Function
0	ITGSLFC00	FCN0 signal seelction 0: use FCN0 bus signals (FCN0RX, FCN0TX) 1: use FNC1 bus signals (FCN1RX, FCN1TX) - combined operation

# 18.3 CAN baudrate and time quanta

When configuring the CAN Controller (FCN) one of the following combinations for

- the CAN Controller clock f<sub>CAN</sub>,
- · the CAN baudrate and
- the number of time quantas (TQ) per data bit time (DBT)

must be used:

Table 18-10 CAN baudrate settings

CAN baudrate [kbps]	CAN Controller clock fcan [MHz]	TQs per DBT
1000	16	8
	24	8
	32	8
	40	8, 10
	48	8, 12, 16
500	8	8, 16
	16	8, 16
	20	10
	24	8, 12
	32	8, 16
	40	8, 10, 20
	48	8, 12, 16, 24
250/125	8	8, 16
	16	8, 16
	20	10, 20
	24	8, 12, 24
	32	8, 16
	40	8, 10, 20
	48	8, 12, 16, 24

Thus make sure to set the

- global clock selection register FCNnGMCSPRE
- module bit rate prescaler register FCNnCMBRPRS
- module bit rate register FCNnCMBTCTL accordingly.

**Note** The table describes common combinations. For other combinations please contact your local Renesas engineering representative.

### 18.4 Features

Compliant with ISO 11898 and tested according to ISO/DIS 16845 (CAN conformance test)

- Standard frame and extended frame transmission/reception enabled
- Transfer rate: 1 Mbps max. (if CAN Controller clock input ≥ 16 MHz, for 64 or more message buffers)
- 32, 64 or 128 message buffers per channel
   For the number of available message buffers for each CAN Controller refer
   to the key word "Message buffers index m" in the first section of this chapter.
- Receive/transmit history list function, with enable flag for each message buffer individually
- Automatic block transmission function
- Multi-buffer receive block function
- Mask setting of 8 patterns is possible for each channel, applicable for data and remote frames
- Data bit time, communication baudrate and sample point can be controlled by CAN channel bit-rate prescaler register (FCNnCMBRPRS) and bit rate register (FCNnCMBTCTL)
  - As an example the following sample-point configurations can be configured:
  - 66.7%, 70.0%, 75.0%, 80.0%, 81.3%, 85.0%, 87.5%
  - Baudrates in the range of 10 kbps up to 1000 kbps can be configured
- Enhanced features:
  - Each message buffer can be configured to operate as a transmit or a receive message buffer
  - A transmission request can be aborted by clearing the dedicated Transmit-Request flag of the concerned message buffer. Supported by Transmission Abort Interrupt, on successful abortion.
  - Automatic block transmission operation mode (ABT)
  - Time stamp function in collaboration with timers capture channels
  - Centralized data new flag register, collecting all data new flags to be read from one location

### 18.4.1 Overview of functions

Table 18-11 "Overview of functions" presents an overview of the CAN Controller functions.

Table 18-11 Overview of functions

Function	Details
Protocol	CAN protocol ISO 11898 (standard and extended frame transmission/reception)
Baudrate	Maximum 1 Mbps (minimum CAN Controller clock input = 16 MHz)
Data storage	Storing messages in the CAN RAM
Number of messages	<ul> <li>32, 64 or 128 message buffers per channel</li></ul>
Message reception	Unique ID can be set to each message buffer.
	Mask setting of 8 patterns is possible for each channel, applicable for data and remote frames
	A receive completion interrupt is generated each time a message is received and stored in a message buffer.
	Two or more receive message buffers can be used as a FIFO receive buffer (multi-buffer receive block function).
	Receive history list function, with enable flag for each message buffer individually
	Centralized Data New Flag register
Message transmission	Unique ID can be set to each message buffer.
	Transmit completion interrupt for each message buffer
	Transmit Abort interrupt and -flag for each message buffer (only one transmission of any buffer can be aborted at a time)
	<ul> <li>Message buffer number 0 to 7 (m = 32) / 15 (m = 64) / 31(m = 128) specified as the transmit message buffer can be set for automatic block transfer. Message transmission interval is programmable (automatic block transmission function (hereafter referred to as "ABT")).</li> </ul>
	Transmission history list function, with enable flag for each message buffer individually
Remote frame processing	Remote frame processing by transmit message buffer
	<ul> <li>Remote frame processing by receive message buffer, when applying one of the 8 masks</li> </ul>
Time stamp function	The time stamp function can be set for a message reception when a 16-bit timer is used in combination.
	Time stamp capture trigger can be selected (SOF or EOF in a CAN message frame can be detected.).
Diagnostic function	Readable error counters
	"Valid protocol operation flag" for verification of bus connections
	Receive-only mode
	Single-shot mode
	CAN protocol error type decoding
	Self-test mode
Release from bus-off state	Forced release from bus-off (by ignoring timing constraint) possible by software.
	No automatic release from bus-off (software must re-enable).
Power save mode	Sleep mode (can be woken up by CAN bus)
	Stop mode (cannot be woken up by CAN bus)

### 18.4.2 Configuration

The CAN Controller is composed of the following four blocks.

- PBUS interface
  - This functional block provides an PBUS interface and means of transmitting and receiving messages between the CAN Controller and the host CPU.
- MAC (Memory Access Controller)
   This functional block controls access to the CAN protocol layer and to the CAN RAM within the CAN Controller.
- CAN protocol layer
   This functional block is involved in the operation of the CAN protocol and its related settings.
- CAN RAM
   The CAN RAM is used to store message IDs, message data, etc.




Figure 18-3 Block diagram of the CAN Controller

**Note** For the number m of available message buffers for each CAN Controller refer to the key word "Message buffers index m" in the first section of this chapter.

CAN RAM

The CAN RAM is equipped with a memory checking module. If a CAN RAM error occurs during a software reset, the message buffer RAM read error detection bit FCNnGMCLCTL.FCNnGMCLECCF is set.

Check the CAN Controller functionality in such case.

CAN Controller (FCN)

# 18.5 Internal Registers of CAN Controller

# 18.5.1 CAN Controller configuration

Table 18-12 List of CAN Controller registers (1/2)

Item	Register Name		
CAN Controller global	FCNn global control register (FCNnGMCLCTL)		
registers	FCNn global clock selection register (FCNnGMCSPRE)		
	FCNn global automatic block transmission control register (FCNnGMABCTL)		
	FCNn global automatic block transmission delay setting register (FCNnGMADCTL)		
	FCNn global Data New bit monitor registers (FCNnDNBMRX0 - FCNnDNBMRX3)		
CAN channel registers	FCNn channel mask 1 registers (FCNnCMMKCTL01H, FCNnCMMKCTL02H, FCNnCMMKCTL01W)		
	FCNn channel mask 2 registers (FCNnCMMKCTL03H, FCNnCMMKCTL04H, FCNnCMMKCTL03W)		
	FCNn channel mask3 registers (FCNnCMMKCTL05H, FCNnCMMKCTL06H, FCNnCMMKCTL05W)		
	FCNn channel mask 4 registers (FCNnCMMKCTL07H, FCNnCMMKCTL08H, FCNnCMMKCTL07W)		
	FCNn channel mask 5 registers (FCNnCMMKCTL09H, FCNnCMMKCTL10H, FCNnCMMKCTL09W)		
	FCNn channel mask 6 registers (FCNnCMMKCTL11H, FCNnCMMKCTL12H, FCNnCMMKCTL11W)		
	FCNn channel mask registers (FCNnCMMKCTL13H, FCNnCMMKCTL14H, FCNnCMMKCTL13W)		
	FCNn channel mask 8 registers (FCNnCMMKCTL15H, FCNnCMMKCTL15W)		
	FCNn channel control register (FCNnCMCLCTL)		
	FCNn channel last error information register (FCNnCMLCSTR)		
	FCNn channel information register (FCNnCMLCSTR)		
	FCNn channel error counter register (FCNnCMERCNT)		
	FCNn channel last error code register (FCNnCMLCSTR)		
	FCNn channel interrupt enable register (FCNnCMIECTL)		
	FCNn channel interrupt status register (FCNnCMISCTL)		
	FCNn channel bit rate prescaler and clock selector register (FCNnCMBRPRS)		
	FCNn channel bit rate register (FCNnCMBTCTL)		
	FCNn channel last in-pointer register (FCNnCMLISTR)		
	FCNn channel receive history list register (FCNnCMRGRX)		
	FCNn channel last out-pointer register (FCNnCMLOSTR)		
	FCNn channel transmit history list register (FCNnCMTGTX)		
	FCNn channel time stamp register (FCNnCMTSCTL)		
	FCNn Controller message data byte 0 to 3 registers m (FCNnMmDAT0W, FCNnMmDAT0H, FCNnMmDAT2H, FCNnMmDAT0B, FCNnMmDAT1B, FCNnMmDAT2B, FCNnMmDAT3B)		

Table 18-12 List of CAN Controller registers (2/2)

Item	Register Name
CAN Controller message buffer registers	FCNn message data byte 4 to 7 registers m (FCNnMmDAT4W, FCNnMmDAT4H, FCNnMmDAT6H, FCNnMmDAT4B, FCNnMmDAT5B, FCNnMmDAT6B, FCNnMmDAT7B)
	FCNn message data length register m (FCNnMmDTLGB)
	FCNn message configuration register m (FCNnMmSTRB)
	FCNn message ID registers m (FCNnMmMID0H, FCNnMmMID1H, FCNnMmMID0W)
	FCNn message control register m (FCNnMmCTL)

# 18.5.2 CAN Controller Registers Overview

Address offset

All register addresses are given as offsets to the base address <FCNn\_base>. The <FCNn\_base> addresses of the registers are defined in the first section of this chapter under the keyword "Register addresses".

### (1) CAN Controller global and channel registers

Table 18-13 CAN Controller global and channel registers (1/2)

Address offset	Register name	Symbol	R/W	Access bit	After reset
0 0008 <sub>H</sub>	FCNn global clock selection register	FCNnGMCSPRE	R/W	8	0F <sub>H</sub>
0 0020 <sub>H</sub>	FCNn global automatic block transmission delay register	FCNnGMADCTL	R/W	8	00 <sub>H</sub>
0 8000 <sub>H</sub>	FCNn global control register	FCNnGMCLCTL	R/W	16	00x0 <sub>H</sub> <sup>a</sup>
0 8018 <sub>H</sub>	FCNn global automatic block transmission register	FCNnGMABCTL	R/W	16	0000 <sub>H</sub>
1 00C0 <sub>H</sub>	FCNn global data new bit monitor register 0	FCNnDNBMRX0	R	32	0000 0000 <sub>H</sub>
1 00D0 <sub>H</sub>	FCNn global data new bit monitor register 1	FCNnDNBMRX1	R	32	0000 0000 <sub>H</sub>
1 00E0 <sub>H</sub>	FCNn global data new bit monitor register 2	FCNnDNBMRX2	R	32	0000 0000 <sub>H</sub>
1 00F0 <sub>H</sub>	FCNn global data new bit monitor register 3	FCNnDNBMRX3	R	32	0000 0000 <sub>H</sub>
0 8300 <sub>H</sub>	FCNn channel mask 1 register	FCNnCMMKCTL01H	R/W	16	0000 <sub>H</sub>
0 8308 <sub>H</sub>		FCNnCMMKCTL02H			
1 0300 <sub>H</sub>		FCNnCMMKCTL01W		32	0000 0000 <sub>H</sub>
0 8310 <sub>H</sub>	FCNn channel mask 2 register	FCNnCMMKCTL03H	R/W	16	0000 <sub>H</sub>
0 8318 <sub>H</sub>		FCNnCMMKCTL04H			
1 0310 <sub>H</sub>		FCNnCMMKCTL03W		32	0000 0000 <sub>H</sub>
0 8320 <sub>H</sub>	FCNn channel mask 3 register	FCNnCMMKCTL05H	R/W	16	0000 <sub>H</sub>
0 8328 <sub>H</sub>		FCNnCMMKCTL06H			
1 0320 <sub>H</sub>		FCNnCMMKCTL05W		32	0000 0000 <sub>H</sub>
0 8330 <sub>H</sub>	FCNn channel mask 4 register	FCNnCMMKCTL07H	R/W	16	0000 <sub>H</sub>
0 8338 <sub>H</sub>		FCNnCMMKCTL08H			
1 0330 <sub>H</sub>		FCNnCMMKCTL07W		32	0000 0000 <sub>H</sub>
0 8340 <sub>H</sub>	FCNn channel mask 5 register	FCNnCMMKCTL09H	R/W	16	0000 <sub>H</sub>
0 8348 <sub>H</sub>		FCNnCMMKCTL10H	1		
1 0340 <sub>H</sub>		FCNnCMMKCTL09W		32	0000 0000 <sub>H</sub>
0 8350 <sub>H</sub>	FCNn channel mask 6 register	FCNnCMMKCTL11H	R/W	16	0000 <sub>H</sub>
0 8358 <sub>H</sub>		FCNnCMMKCTL12H	1		
1 0350 <sub>H</sub>		FCNnCMMKCTL11W		32	0000 0000 <sub>H</sub>

Table 18-13 CAN Controller global and channel registers (2/2)

Address offset	Register name	Symbol	R/W	Access bit	After reset
0 8360 <sub>H</sub>	FCNn channel mask 7 register	FCNnCMMKCTL13H	R/W	16	0000 <sub>H</sub>
0 8368 <sub>H</sub>		FCNnCMMKCTL14H			
1 0360 <sub>H</sub>		FCNnCMMKCTL13W		32	0000 <sub>H</sub>
0 8370 <sub>H</sub>	FCNn channel mask 8 register	FCNnCMMKCTL15H	R/W	16	0000 <sub>H</sub>
0 8378 <sub>H</sub>		FCNnCMMKCTL16H			
1 0370 <sub>H</sub>		FCNnCMMKCTL15W		32	0000 <sub>H</sub>
0 0248 <sub>H</sub>	FCNn channel last error code register	FCNnCMLCSTR	R/W	8	00 <sub>H</sub>
0 024C <sub>H</sub>	FCNn channel information register	FCNnCMINSTR	R	8	00 <sub>H</sub>
0 0268 <sub>H</sub>	FCNn channel bit-rate prescaler and clock selector register	FCNnCMBRPRS	R/W	8	FF <sub>H</sub>
0 0278 <sub>H</sub>	FCNn channel last in-pointer register	FCNnCMLISTR	R	8	Undefined
0 0288 <sub>H</sub>	FCNn channel last out-pointer register	FCNnCMLOSTR	R	8	Undefined
0 8240 <sub>H</sub>	FCNn channel control register	FCNnCMCLCTL	R/W	16	0000 <sub>H</sub>
0 8250 <sub>H</sub>	FCNn channel error counter register	FCNnCMERCNT	R	16	0000 <sub>H</sub>
0 8258 <sub>H</sub>	FCNn channel interrupt enable register	FCNnCMIECTL	R/W	16	0000 <sub>H</sub>
0 8260 <sub>H</sub>	FCNn channel interrupt status register	FCNnCMISCTL	R/W	16	0000 <sub>H</sub>
0 8270 <sub>H</sub>	FCNn channel bit-rate register	FCNnCMBTCTL	R/W	16	370F <sub>H</sub>
0 8280 <sub>H</sub>	FCNn channel receive history list register	FCNnCMRGRX	R/W	16	xx02 <sub>H</sub>
0 8290 <sub>H</sub>	FCNn channel transmit history list register	FCNnCMTGTX	R/W	16	xx02 <sub>H</sub>
0 8298 <sub>H</sub>	FCNn channel time stamp register	FCNnCMTSCTL	R/W	16	0000 <sub>H</sub>

a) Initial value depends on FCNnGMCLCTL.FCNnGMCLECCF, which indicates error detections when reading from message buffer RAM. Refer to the detailed description of the FCNnGMCLCTL register.

# 18.5.3 Register bit configuration

Table 18-14 CAN Controller global register bit configuration

Address offset	Symbol	Bit 7/ 15/23/ 31	Bit 6/ 14/22/ 30	Bit 5/ 13/21/ 29	Bit 4/ 12/20/ 28	Bit 3/ 11/19/ 27	Bit 2/ 10/18/ 26	Bit 1/ 9/17/ 25	Bit 0/ 8/16/ 24					
0 8000 <sub>H</sub>	FCNnGMCLCTL (W)	0	0	FCNnGM CLCLMB		0	0	0	FCNnGMC LCLOM					
		0	0	0	FCNnGM CLSESR	0	0	FCNnGM CLSESD	FCNnGMC LSEOM					
	FCNnGMCLCTL (R)	0	0	FCNnGM CLECCF	FCNnGM CLSORF	0	0	FCNnGM CLESDE	FCNnGMC LPWOM					
		FCN0GM CLSSMO	0	0	0	0 0		0	0					
0 0008 <sub>H</sub>	FCNnGMCSPRE	0	0	0	0		FCNnGMC	SPRSC[3:0]						
0 8018 <sub>H</sub>	FCNnGMABCTL (W)	0	0	0	0	0	0	0	FCNnGMA BCLAT					
		0	0	0	0	0	0	FCNnGM ABSEAC	FCNnGMA BSEAT					
	FCNnGMABCTL (R)	0	0	0	0	0	0	FCNnGM ABCLRF	FCNnGMA BABTT					
		0	0	0	0	0	0	0	0					
0 0020 <sub>H</sub>	FCNnGMADCTL	0	0	0	0		FCNnGMA	DSSAD[3:0]	!					
1 00C0 <sub>H</sub>	FCNnDNBMRX0	FCNnDNBMSSDN[7:0]												
	(R)		FCNnDNBMSSDN[15:8]											
					FCNnDNBM	ISSDN[23:16	6]							
					FCNnDNBM	1SSDN[31:24	<u> </u>							
1 00D0 <sub>H</sub>	FCNnDNBMRX1				FCNnDNBM	ISSDN[39:32	2]							
	(R) <sup>a</sup>				FCNnDNBM	1SSDN[47:40	)]							
					FCNnDNBM	ISSDN[55:48	3]							
					FCNnDNBM	ISSDN[63:56	6]							
1 00E0 <sub>H</sub>	FCNnDNBMRX2 (R) <sup>b</sup>				FCNnDNBM	1SSDN[71:64	<u> </u>							
	(K) <sup>2</sup>													
						1SSDN[87:80								
		FCNnDNBMSSDN[95:88]												
1 00F0 <sub>H</sub>	FCNnDNBMRX3 (R) <sup>b</sup>				FCNnDNBM									
	(11)				FCNnDNBMS									
		FCNnDNBMSSDN[119:112]												
		FCNnDNBMSSDN[127:120]												

a) Only available with 64 (m = 0 to 63) and 128 message buffers (m = 0 to 127)

b) Only available with 128 message buffers (m = 0 to 127)

Table 18-15 CAN channel mask control 16-bit registers bit configuration

Address offset	Symbol	Bit 15	Bit 14	Bit 13	Bit 12 to 0
0 8300 <sub>H</sub>	FCNnCMMK CTL01H				FCNnCMMKSSID[15:0]
0 8308 <sub>H</sub>	FCNnCMMK CTL02H	0	0	0	FCNnCMMKSSID[28:16]
0 8310 <sub>H</sub>	FCNnCMMK CTL03H				FCNnCMMKSSID[15:0]
0 8318 <sub>H</sub>	FCNnCMMK CTL04H	0	0	0	FCNnCMMKSSID[28:16]
0 8320 <sub>H</sub>	FCNnCMMK CTL05H				FCNnCMMKSSID[15:0]
0 8328 <sub>H</sub>	FCNnCMMK CTL06H	0	0	0	FCNnCMMKSSID[28:16]
0 8330 <sub>H</sub>	FCNnCMMK CTL07H				FCNnCMMKSSID[15:0]
0 8338 <sub>H</sub>	FCNnCMMK CTL08H	0	0	0	FCNnCMMKSSID[28:16]
0 8340 <sub>H</sub>	FCNnCMMK CTL09H				FCNnCMMKSSID[15:0]
0 8348 <sub>H</sub>	FCNnCMMK CTL10H	0	0	0	FCNnCMMKSSID[28:16]
0 8350 <sub>H</sub>	FCNnCMMK CTL11H				FCNnCMMKSSID[15:0]
0 8358 <sub>H</sub>	FCNnCMMK CTL12H	0	0	0	FCNnCMMKSSID[28:16]
0 8360 <sub>H</sub>	FCNnCMMK CTL13H				FCNnCMMKSSID[15:0]
0 8368 <sub>H</sub>	FCNnCMMK CTL14H	0	0	0	FCNnCMMKSSID[28:16]
0 8370 <sub>H</sub>	FCNnCMMK CTL15H			•	FCNnCMMKSSID[15:0]
0 8378 <sub>H</sub>	FCNnCMMK CTL16H	0	0	0	FCNnCMMKSSID[28:16]

Table 18-16 CAN channel mask control 32-bit registers bit configuration (1/2)

Address offset	Symbol	Bit 31	Bit 30	Bit 29	Bit 28 to 0
1 0300 <sub>H</sub>	FCNnCMMK CTL01W	0	0	0	FCNnCMMKSSID[28:0]
1 0310 <sub>H</sub>	FCNnCMMK CTL03W	0	0	0	FCNnCMMKSSID[28:0]
1 0320 <sub>H</sub>	FCNnCMMK CTL05W	0	0	0	FCNnCMMKSSID[28:0]
1 0330 <sub>H</sub>	FCNnCMMK CTL07W	0	0	0	FCNnCMMKSSID[28:0]
1 0340 <sub>H</sub>	FCNnCMMK CTL09W	0	0	0	FCNnCMMKSSID[28:0]

Table 18-16 CAN channel mask control 32-bit registers bit configuration (2/2)

Address offset	Symbol	Bit 31	Bit 30	Bit 29	Bit 28 to 0
1 0350 <sub>H</sub>	FCNnCMMK CTL11W	0	0	0	FCNnCMMKSSID[28:0]
1 0360 <sub>H</sub>	FCNnCMMK CTL13W	0	0	0	FCNnCMMKSSID[28:0]
1 0370 <sub>H</sub>	FCNnCMMK CTL15W	0	0	0	FCNnCMMKSSID[28:0]

Table 18-17 CAN channel register bit configuration (1/2)

Address offset	Symbol	Bit 7/15	Bit 6/14	Bit 5/13	Bit 4/12	Bit 3/11	Bit 2/10	Bit 1/9	Bit 0/8	
0 8240 <sub>H</sub>	FCNnCM CLCTL (W)	0	FCNnCM CLCLAL	FCNnCM CLCLVL	FCNnCMC	LCLPS[1:0]	FCN	nCMCLCLOP	[2:0]	
		FCNnCM CLSERC	FCNnCM CLCSEAL	0	FCNnCMS	ESEPS[1:0]	FCN	nCMCSELOP	[2:0]	
	FCNnCM CLCTL (R)	FCNnCM CLERCF	FCNnCM CLALBF	FCNnCM CLVALF	FCNnCMCI	_MDPF[1:0]	:0] FCNnCMCLMDOF[2:0]			
		0	0	0	0	0	0	FCNnCMC LSSRS	FCNnCMC LSSTS	
0 00248 <sub>H</sub>	FCNnCM LCSTR (W)	0	0	0	0	0	0	0	0	
	FCNnCM LCSTR (R)	0	0	0	0	0	FCN	nCMLCSSLC	[2:0]	
0 024CH	FCNnCM INSTR	0	0	0	FCNnCMI NBOFF	FCNnCMIN	ISSTE[1:0]	FCNnCMIN	ISSRE[1:0]	
0 8250 <sub>H</sub>	FCNnCM				FCNnCMI	ERTECF[7:0]				
	ERCNT	FCNnCM ERRPSF			FCI	NnCMERREC	F[6:0]			
0 8258 <sub>H</sub>	FCNnCM	0			FC	NnCMIECLIE	[6:0]			
	IECTL (W)	0			FC	NnCMIESEIE	[6:0]			
	FCNnCM	0			FC	NnCMIEINTF	[6:0]			
	IECTL (R)	0	0	0	0	0	0	0	0	
0 8260 <sub>H</sub>	FCNnCM	0			FC	NnCMISCLTS	[6:0]			
	ISCTL (W)	0	0	0	0	0	0	0	0	
	FCNnCM	0			FC	NnCMISITSF	[6:0]			
	ISCTL (R)	0	0	0	0	0	0	0	0	
0 0268 <sub>H</sub>	FCNnCM BRPRS				FCNnCM	BRPRS[7:0]	7:0]			
0 8270 <sub>H</sub>	FCNnCM	0	0	0	0		FCNnCMB	TS1LG[3:0]		
	BTCTL	0	0	FCNnCMB	TJWLG[1:0]	0	FCN	InCMBTS2LG	[2:0]	
0 0278 <sub>H</sub>	FCNnCM LISTR		FCNnCMLISSLR[7:0]							

Table 18-17 CAN channel register bit configuration (2/2)

Address offset	Symbol	Bit 7/15	Bit 6/14	Bit 5/13	Bit 4/12	Bit 3/11	Bit 2/10	Bit 1/9	Bit 0/8
0 8280 <sub>H</sub>	FCNnCM RGRX (W)	0	0	0	0	0	0	0	FCNnCMR GCLRV
		0	0	0	0	0	0	0	0
	FCNnCM RGRX (R)	0	0	0	0	0	0	FCNnCMR GSSPM	FCNnCMR GRVFF
					FCNnCMF	RGSSPT[7:0]			
0 0288 <sub>H</sub>	FCNnCM LOSTR				FCNnCMLC	STRSSLT[7:0	)]		
0 8290 <sub>H</sub>	FCNnCM TGTX (W)	0	0	0	0	0	0	0	FCNnCMT GCLTV
		0	0	0	0	0	0	0	0
	FCNnCM TGTX (R)	0	0	0	0	0	0	FCNnCMT GSSPM	FCNnCMT GTVFF
				•	FCNnCM	TGSSPT[7:0]		•	
0 8298 <sub>H</sub>	FCNnCM TSCTL (W)	0	0	0	0	0	FCNnCMT SCLLK	FCNnCMT SCLSL	FCNnCMT SCLTS
		0	0	0	0	0	FCNnCMT SSELK	FCNnCMT SSESL	FCNnCMT SSETS
	FCNnCM TSCTL (R)	0	0	0	0	0	FCNnCMT SLOKE	FCNnCMT SSELE	FCNnCMT STSGE
		0	0	0	0	0	0	0	0

Table 18-18 Message buffer register bit configuration (1/2)

Address offset	Symbol	Bit 7/15/ 23/31	Bit 6/14/ 22/30	Bit 5/13/ 21/29	Bit 4/12/ 20/28	Bit 3/11/ 19/27	Bit 2/10/ 18/26	Bit 1/9/ 17/25	Bit 0/8/ 16/24					
1 1000 <sub>H</sub>	FCNnMm				FCNnMm	SSD0[7:0]								
+ m × 40 <sub>H</sub>	DAT0W		FCNnMmSSD1[7:0]											
					FCNnMm	SSD2[7:0]								
					FCNnMm	SSD3[7:0]								
0 9000 <sub>H</sub>	FCNnMm				FCNnMm	SSD0[7:0]								
+ m × 40 <sub>H</sub>	DAT0H				FCNnMm	SSD1[7:0]								
0 1000 <sub>H</sub>	FCNnMm				FCNnMm	SSD0[7:0]								
+ m × 40 <sub>H</sub>	DAT0B													
0 1004 <sub>H</sub> + m × 40 <sub>H</sub>	FCNnMm DAT1B				FCNnMm	SSD1[7:0]								
0 9008 <sub>H</sub>	FCNnMm				FCNnMm	SSD2[7:0]								
+ m × 40 <sub>H</sub>	DAT2H				FCNnMm	SSD3[7:0]								
0 1008 <sub>H</sub>	FCNnMm		FCNnMmSSD2[7:0]											
+ m × 40 <sub>H</sub>	DAT2B													
0 100C <sub>H</sub> + m × 40 <sub>H</sub>	FCNnMm DAT3B	FCNnMmSSD3[7:0]												

Table 18-18 Message buffer register bit configuration (2/2)

Address offset	Symbol	Bit 7/15/ 23/31	Bit 6/14/ 22/30	Bit 5/13/ 21/29	Bit 4/12/ 20/28	Bit 3/11/ 19/27	Bit 2/10/ 18/26	Bit 1/9/ 17/25	Bit 0/8/ 16/24			
1 1010 <sub>H</sub>	FCNnMm				FCNnMm	SS4[7:0]						
+ m × 40 <sub>H</sub>	DAT4W				FCNnMm	SSD5[7:0]						
					FCNnMm	SSD6[7:0]						
					FCNnMm	SSD7[7:0]						
0 9010 <sub>H</sub>	FCNnMm				FCNnMm	SSD4[7:0]						
+ m × 40 <sub>H</sub>	DAT4H				FCNnMm	MmSSD5[7:0]						
0 1010 <sub>H</sub> + m × 40 <sub>H</sub>	FCNnMm DAT4B				FCNnMm	SSD4[7:0]						
0 1014 <sub>H</sub> + m × 40 <sub>H</sub>	FCNnMm DAT5B				FCNnMm	SSD5[7:0]						
0 9018 <sub>H</sub>	FCNnMm				FCNnMm	SSD6[7:0]						
+ m × 40 <sub>H</sub>	DAT6H				FCNnMm	SSD7[7:0]						
0 1018 <sub>H</sub> + m × 40 <sub>H</sub>	FCNnMm DAT6B				FCNnMm	SSD6[7:0]						
0 101C <sub>H</sub> + m × 40 <sub>H</sub>	FCNnMm DAT7B				FCNnMm	SSD7[7:0]						
0 1020 <sub>H</sub> + m × 40 <sub>H</sub>	FCNnMm DTLGB		(	)			FCNnMml	DTLG[3:0]				
0 1024 <sub>H</sub> + m × 40 <sub>H</sub>	FCNnMm STRB	FCNnMm SSOW		FCNnMmS	SSMT[3:0]	l	FCNnMm SSRT	0	FCNnMm SSAM			
0 9028 <sub>H</sub>	FCNnMm				FCNnMmSSID[7:0]							
+ m × 40 <sub>H</sub>	MID0H				FCNnMmS	SSID[15:8]						
0 9030 <sub>H</sub>	FCNnMm				FCNnMmS	SID[23:16]						
+ m × 40 <sub>H</sub>	MID1H	FCNnMm SSIE	0	0		FCN	InMmSSID[28	3:24]				
1 1028 <sub>H</sub>	FCNnMm			<u> </u>	FCNnMm	SSID[7:0]						
+ m × 40 <sub>H</sub>	MIDOW				FCNnMmS	SSID[15:8]						
					FCNnMmS	SID[23:16]						
		FCNnMm SSIE	0	0		FCN	InMmSSID[28	3:24]				
0 9038 <sub>H</sub> + m × 40 <sub>H</sub>	FCNnMmCTL (W)	0	FCNnMm CLNH	0	FCNnMm CLMW	FCNnMm CLIE	FCNnMm CLDN	FCNnMm CLTR	FCNnMm CLRY			
		0	FCNnMm SENH	0	0	FCNnMm SEIE	0	FCNnMm CSETR	FCNnMm SERY			
	FCNnMmCTL (R)	0	FCNnMm NHMF	0	FCNnMm MOWF	FCNnMm IENF	FCNnMm DTNF	FCNnMm TRQF	FCNnMm RDYF			
		0	0	FCNnMm MUCF	0	0	0	FCNnMm TCPF	0			

### 18.6 Bit Set/Clear Function

The CAN Controller control registers include registers whose bits can be set or cleared via the CPU and via the CAN Controller. These register bits can not be changed directly by the CPU by any bit manipulation instructions, such as SET1, CLR1, and NOT1. Instead a special bit-set/bit-clear mechanism is used.

All registers where bit manipulation operations are prohibited are organised in such a way that all bits allowed for changing by the CPU are located in the lower byte (RWx in the register layout below), while in the upper byte either no or read-only information is located (ROx in the register layout below).

The registers can be read in the usual way getting all 16 data bits in their current setting and as described in the register description. For setting or clearing any of the lower 8 bits the following mechanism is implemented:

When writing 16-bit data to the register address

### Bit clear

- each of the lower 8 data bits (CLx in the register layout below) indicates whether the corresponding register bit RWx should be
  - cleared, i.e. set to 0: if CLx = 1, the corresponding RWx is cleared to 0
  - remain unchanged: if CLx = 0, the corresponding RWx does not change

- Bit set each of the upper 8 data bits (SEx in the register layout below) indicate whether the corresponding register bit should be
  - set, i.e. set to 1: if SEx = 1, the corresponding RWx is set to 1
  - remain unchanged: if SEx = 0, the corresponding RWx does not change

### Register layout for read access:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RO7	RO6	RO5	RO4	RO3	RO2	RO1	RO0	RW7	RW6	RW5	RW4	RW3	RW2	RW1	RW0
changing by the CPU not possible								bits	for CPU	manip	ulation	via SE7	-SE0 aı	nd CL7-	·CL0

### Register layout for write access:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SE7	SE6	SE5	SE4	SE3	SE2	SE1	SE0	CL7	CL6	CL5	CL4	CL3	CL2	CL1	CL0
,	SEx = 1 sets the corresponding RW7-RW0							CLx = 1	clears	the cor	respond	ling RW	7-RW0		

The following table denotes the operations applied to the RWx bits:

Table 18-19 Bit set/clear operation

CLx	SEx	Operation on RWx
0	0	no change of RWx
0	1	RWx set to 1
1	0	RWx cleared to 0
1	1	no change of RWx

**Example** Following an example.

The register with the content 1883<sub>H</sub> shall be changed so, that

bit 3 shall be set to 1: SE3 = 1

### • bit 1 shall be cleared to 0: CL1 = 1

# Register read before bit manipulations:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	1	1	0	0	0	1	0	0	0	0	0	1	1
may hold any value, here 18 <sub>H</sub>										- 1	RW7-R	N0: 83 <sub>h</sub>	1		

### Register write access:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	1	0	0	0	0	0	0	0	0	0	1	0
SE3 = 1: 08 <sub>H</sub>						CL1 = 1: 02 <sub>H</sub>									

# Register read after bit manipulations:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	1	1	0	0	0	1	0	0	0	1	0	0	1
may hold any value, here 18 <sub>H</sub>						RW7-RW0: 89 <sub>H</sub>									

# 18.7 Control Registers

## 18.7.1 CAN Controller global registers

### (1) FCNnGMCLCTL - FCNn global control register

This register is used to control the operation of the CAN Controller.

Access This register can be read/written in 16-bit units.

Address <FCNn base> + 0 8000<sub>H</sub>

Initial Value The initial value depends on the occurrence of errors in relation to a software

- no CAN RAM error detection after CAN S/W reset: 0000<sub>H</sub>
- no CAN RAM error detection while CAN S/W reset is ongoing: 0010<sub>H</sub>
- CAN RAM error detection after CAN S/W reset: 0020<sub>H</sub>
- CAN RAM error detection while CAN S/W reset is ongoing: 0030<sub>H</sub>

### (a) FCNnGMCLCTL read

15	14	13	12	11	10	9	8
FCNnGM CLSSMO		0	0	0	0	0	0
7	6	5	4	3	2	1	0
0	0		FCNnGM CLSORF		0		FCNnGM CLPWOM

FCNnGMCLSSMO	Bit enabling access to message buffer register, transmit/receive history registers			
0	Write access and read access to the message buffer register and the transmit/receive history list registers is disabled.			
1	Write access and read access to the message buffer register and the transmit/receive history list registers is enabled.			

- Cautions 1. While the FCNnGMCLCTL.FCNnGMCLSSMO is cleared (to 0), software access to all message buffers and message buffer registers (i.e. all registers with name prefix FCNnMm...), or registers related to transmit history or receive history (FCNnCMLOSTR, FCNnCMTGTX, FCNnCMLISTR, and FCNnCMRGRX) is disabled.
  - 2. FCNnGMCLCTL.FCNnGMCLSSMO is read-only. Even if 1 is written while it is 0, its value does not change, and access to the message buffer registers, or registers related to transmit history or receive history remains disabled.

Note

FCNnGMCLCTL.FCNnGMCLSSMO is cleared to 0 when the CAN Controller enters sleep/stop, or when the FCNnGMCLCTL.FCNnGMCLPWOM is cleared

FCNnGMCLSSMO is set to 1 when the CAN Controller sleep/stop mode is released, or when the FCNnGMCLCTL.FCNnGMCLPWOM is set to 1.

FCNnGMCLECCF	Message buffer RAM read error detect bit			
0	Not detect error for reading from message buffer RAM.			
1	Detect error for reading from message buffer RAM.			

### **Notes**

- 1. FCNnGMCLCTL.FCNnGMCLECCF is set (1) in case of detecting a memory error when reading from the message buffer RAM during the soft reset process. Once FCNnGMCLECCF is set (1), it keeps the level until it is cleared (0).
- 2. Although reading from message buffer RAM happens, when
  - · reading a message buffer register,
  - reading a register that is related to receive and transmit history lists,
  - · sending (transmitting) a message or
  - · receiving a message,

FCNnGMCLECCF is only evaluated during soft reset is ongoing. During any other operation, FCNnGMCLECCF is not updated.

3. It is impossible to clear FCNnGMCLECCF (0) during FCNnGMCLCTL.FCNnGMCLSORF is set (1) (soft reset is ongoing).

FCNnGMCLSORF	Soft reset execution status bit			
0	No soft reset			
1	Soft reset is ongoing			

Notes 1. While a soft reset is ongoing (FCNnGMCLCTL.FCNnGMCLSORF is set (1)), it is impossible to set FCNnGMCLCTL.FCNnGMCLPWOM and FCNnGMCLCTL.FCNnGMCLESDE. It is possible to set start a software reset by FCNnGMCLCTL.FCNnGMCLSESR = 1 during

FCNnGMCLCTL.FCNnGMCLPWOM bit is clear (0).

- 2. When FCNnGMCLCTL.FCNnGMCLSORF is set (1), the initialization of message buffer RAM starts. It is possible to detect error during initializing message buffer RAM, if FCNnGMCLCTL.FCNnGMCLECCF is cleared before setting FCNnGMCLSORF.
- 3. When FCNnGMCLCTL.FCNnGMCLSORF is set (1) again in the condition that is is already set (1), the soft reset procedure does not restart, but continues.
- 4. After release of the H/W reset FCNnGMCLCTL.FCNnGMCLSORF is set (1) automatically and initialization of message buffer RAM starts.
- 5. It is impossible that clearing FCNnGMCLCTL.FCNnGMCLPWOM (0) and setting FCNnGMCLCTL.FCNnGMCLSORF (1) are done at the same time.

CAN Controller (FCN)

6. If a hardware RESET occurs during FCNnGMCLCTL.FCNnGMCLSORF = 1, then the soft reset procedure is stopped (aborted), and the hardware RESET starts.

FCNnGMCLESDE	Bit enabling forced shut down			
0	Forced shut down disabled.			
1	Forced shut down of FCNnGMCLCTL.FCNnGMCLPWOM bit = 0 enabled.			

Caution To request a forced shut down, FCNnGMCLCTL.FCNnGMCLPWOM must be cleared to 0 in a subsequent, immediately following access after FCNnGMCLCTL.FCNnGMCLESDE has been set to 1. If any access to another register (including reading the FCNnGMCLCTL register) is executed without clearing FCNnGMCLPWOM immediately after FCNnGMCLESDE has been set to 1, FCNnGMCLESDE is forcibly cleared to 0, and the forced shut down request is invalid.

	FCNnGMCLPWOM	Global operation mode bit		
	0	CAN Controller is disabled.		
ĺ	1	CAN Controller is enabled to operate.		

Caution FCNnGMCLCTL.FCNnGMCLPWOM can be cleared only in the initialization mode or immediately after FCNnGMCLCTL.FCNnGMCLESDE is set (forced shutdown).

### (b) FCNnGMCLCTL write

15	14	13	12	11	10	9	8
0	0	0	FCNnGM CLSESR	0	0		FCNnGM CLSEOM
7	6	5	4	3	2	1	0
0	0	FCNnGM CLCLMB	0	0	0	0	FCNnGM CLCLOM

FCNnGMCLSESR	Software reset start			
0	No changes.			
1	Start soft reset.			

FCNnGMCLSESD	FCNnGMCLSESD bit setting		
0	No change in FCNnGMCLSESD bit.		
1	FCNnGMCLESDE bit set to 1.		

FCNnGMCLSEOM	FCNnGMCLCLOM	FCNnGMCLPWOM bit setting
0	1	FCNnGMCLCTL.FCNnGMCLPW OM bit cleared to 0.
1	0	FCNnGMCLCTL.FCNnGMCLPW OM bit set to 1.
Other that	an above	No change of FCNnGMCLCTL.FCNnGMCLPW OM bit.

Caution Set FCNnGMCLCTL.FCNnGMCLPWOM and FCNnGMCLCTL.FCNnGMCLESDE bit always separately.

FCNnGMCLCLMB	FCNnGMCLCTL.FCNnGMCLECCF bit clear
0	No change in FCNnGMCLCTL.FCNnGMCLECCF bit.
1	FCNnGMCLCTL.FCNnGMCLECCF bit cleared to 0.

### (2) FCNnGMCSPRE - FCNn global clock selection register

This register is used to select the CAN channel clock.

Access This register can be read/written in 8-bit units.

Address <FCNn\_base> + 0008<sub>H</sub>

Initial Value 0F<sub>H</sub>

_	7	6	5	4	3	2	1	0
	0	0	0	0	I	FCNnGMC	SPRSC[3:0	]

FCNnGMCSPRSC[3:0]	CAN channel clock (f <sub>CANCHN</sub> )
0000 <sub>B</sub>	f <sub>CAN</sub> /1
0001 <sub>B</sub>	f <sub>CAN</sub> /2
0010 <sub>B</sub>	f <sub>CAN</sub> /3
0011 <sub>B</sub>	f <sub>CAN</sub> /4
0100 <sub>B</sub>	f <sub>CAN</sub> /5
0101 <sub>B</sub>	f <sub>CAN</sub> /6
0110 <sub>B</sub>	f <sub>CAN</sub> / <sub>7</sub>
0111 <sub>B</sub>	f <sub>CAN</sub> /8
1000 <sub>B</sub>	f <sub>CAN</sub> /9
1001 <sub>B</sub>	f <sub>CAN</sub> /10
1010 <sub>B</sub>	f <sub>CAN</sub> /11
1011 <sub>B</sub>	f <sub>CAN</sub> /12
1100 <sub>B</sub>	f <sub>CAN</sub> /13
1101 <sub>B</sub>	f <sub>CAN</sub> /14
1110 <sub>B</sub>	f <sub>CAN</sub> /15
1111 <sub>B</sub>	f <sub>CAN</sub> /16 (default value)

**Note**  $f_{CAN} = clock$  supplied to CAN Controller.

Caution

Setting of the channel clock, CAN baudrate and time quantas (TQs) per data bit time (DBT) is allowed only in certain combinations.

Refer to the section "CAN baudrate and time quanta" above in this chapter.

# (3) FCNnGMABCTL - FCNn global automatic block transmission control register

This register is used to control the automatic block transmission (ABT) operation.

Access This register can be read/written in 16-bit units.

Address <FCNn\_base> + 0 8018<sub>H</sub>

Initial Value 0000<sub>H</sub>

### (a) FCNnGMABCTL read

15	14	13	12	11	10	9	8
0	0	0	0	0	0	0	0
7	6	5	4	3	2	1	0
0	0	0	0	0	0	FCNnGM ABCLRF	FCNnGM ABABTT

FCNnGMABCLRF	Automatic block transmission engine clear status bit
0	Clearing the automatic transmission engine is completed.
1	The automatic transmission engine is being cleared.

Notes

 Start automatic transmission engine clearance by FCNnGMABCTL.FCNnGMABCLAT = 1 while FCNnGMABCTL.FCNnGMABCLRF = 0.

The operation is not guaranteed if FCNnGMABCLRF is set to 1 while FCNnGMABCLRF = 1.

FCNnGMABABTT	Automatic block transmission status bit
0	Automatic block transmission is stopped.
1	Automatic block transmission is under execution.

CAN Controller (FCN)

### (b) FCNnGMABCTL write

15	14	13	12	11	10	9	8
0	0	0	0	0	0	FCNnGM ABSEAC	FCNnGM ABSEAT
7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	FCNnGM ABCLAT

When the automatic block transmission engine is cleared by setting FCNnGMABCTL.FCNnGMABSEAC to 1, FCNnGMABCLRF is automatically set, and cleared to 0 as soon as the requested clearing processing is completed.

### **Cautions**

- Before changing the normal operation mode with ABT to the initialization mode, be sure to set the FCNnGMABCTL register to the default value (0000<sub>H</sub>) and confirm the FCNnGMABCTL register is surely initialized to the default value (0000<sub>H</sub>).
- Do not start automatic block transmission in the initialization mode. If automatic block transmission is started in the initialization mode, the operation is not guaranteed after the CAN Controller has entered the normal operation mode with ABT.
- Do not start automatic block transmission while FCNnCMCLCTL.FCNnCMCLSSTS is set to 1 (transmission in progress). Confirm FCNnCMCLSSTS = 0 directly in advance before starting automatic block transmission.

FCNnGMABSEAC	Automatic block transmission engine clear request bit
0	The automatic block transmission engine is in idle status or under operation.
1	Request to clear the automatic block transmission engine.  After the automatic block transmission engine has been cleared, automatic block transmission is started from message buffer 0 by setting the FCNnGMABCTL.FCNnGMABABTT = 1.

FCNnGMABSEAT	FCNnGMABCLAT	Automatic block transmission start bit
0	1	Request to stop automatic block transmission.
1	0	Request to start automatic block transmission.
Other that	an above	No change of FCNnGMABABTT.

# (4) FCNnGMADCTL - FCNn global automatic block transmission delay register

This register is used to set the interval at which the data of the message buffer assigned to ABT is to be transmitted in the normal operation mode with ABT.

**Access** This register can be read/written in 8-bit units.

Address <FCNn\_base> + 0020<sub>H</sub>

Initial Value 00<sub>H</sub>

7	6	5	4	3	2	1	0
0	0	0	0		FCNnGMAI	DSSAD[3:0	)]

FCNnGMADSSAD[3:0]	Data frame interval during automatic block transmission in DBT <sup>a</sup>
0000 <sub>B</sub>	0 DBT (default value)
0001 <sub>B</sub>	2 <sup>5</sup> DBT
0010 <sub>B</sub>	2 <sup>6</sup> DBT
0011 <sub>B</sub>	2 <sup>7</sup> DBT
0100 <sub>B</sub>	2 <sup>8</sup> DBT
0101 <sub>B</sub>	2 <sup>9</sup> DBT
0110 <sub>B</sub>	2 <sup>10</sup> DBT
0111 <sub>B</sub>	2 <sup>11</sup> DBT
1000 <sub>B</sub>	2 <sup>12</sup> DBT
Other than above	Setting prohibited

a) Unit: Data bit time (DBT)

### Cautions

- 1. Do not change the contents of the FCNnGMADCTL register while FCNnGMABCTL.FCNnGMABCLRF = 1 (clearing of ABT in progress).
- 2. The timing at which the ABT message is actually transmitted onto the CAN bus differs depending on the status of transmission from the other station or how a request to transmit a message other than an ABT message is made.

### (5) FCNnDNBMRXk - FCNn data new bit monitor registers (k = 0 to 3)

These registers are used to read Data New Flags globally for several message buffers at a time.

Access These registers can be read in 32-bit units.

Address FCNnDNBMRX0: <FCNn\_base> + 1 00C0<sub>H</sub>

Following register is available only with m = 64 or 128 message buffers

FCNnDNBMRX1: <FCNn\_base> + 1 00D0<sub>H</sub>

Following registers are available only with m = 128 message buffers:

FCNnDNBMRX2: <FCNn\_base> + 1 00E0<sub>H</sub> FCNnDNBMRX3: <FCNn\_base> + 1 00F0<sub>H</sub>

Initial Value 0000 0000<sub>H</sub>

FCNnDNBMRX0:

31 ... 0 FCNnDNBMSSDN[31:00]

FCNnDNBMRX1 (for m = 64 or 128 message buffers only):

31 ... 0
FCNnDNBMSSDN[63:32]

FCNnDNBMRX2 (for m = 128 message buffers only):

31 ... 0
FCNnDNBMSSDN[95:64]

FCNnDNBMRX3 (for m = 128 message buffers only):

31 ... 0 FCNnDNBMSSDN[127:96]

FCNnDNBMSSDN[31:0]	Message buffer data new bit
0	No remote or data frame has been stored into the message buffer.
1	A remote or data frame has been stored into the message buffer.

### 18.7.2 CAN channel registers

### (1) FCNnCMMKCTLaH - FCNn channel mask control register

These registers are used to extend the number of receivable messages into the same message buffer by masking part of the identifier (ID) comparison of a message and invalidating the ID of the masked part.

Two 16-bit registers FCNnCMMKCTLaH (a = 01 to 16) can also be accessed via a single 32-bit access to the registers FCNnCMMKCTLaW (a = 01, 03, 05, 07, 09, 11, 13, 15).

Access The FCNnCMMKCTLaH registers can be read/written in 16-bit units.

The FCNnCMMKCTLaW registers can be read/written in 32-bit units.

Address FCnCMMKCTL01H: <FCNn\_base> + 0 8300<sub>H</sub>

FCnCMMKCTL02H: <FCNn\_base> + 0 8308<sub>H</sub>

FCnCMMKCTL03H: <FCNn\_base> + 0 8310<sub>H</sub>

FCnCMMKCTL04H: <FCNn\_base> + 0 8318<sub>H</sub>

FCnCMMKCTL05H: <FCNn\_base> + 0 8320<sub>H</sub>

FCnCMMKCTL06H: <FCNn\_base> + 0 8328<sub>H</sub>

FCnCMMKCTL07H: <FCNn\_base> + 0 8330<sub>H</sub>

FCnCMMKCTL08H: <FCNn\_base> + 0 8338<sub>H</sub>

FCnCMMKCTL09H: <FCNn\_base> + 0 8340<sub>H</sub>

FCnCMMKCTL10H: <FCNn\_base> + 0 8348<sub>H</sub>

FCnCMMKCTL11H: <FCNn\_base> + 0 8350<sub>H</sub>

FCnCMMKCTL12H: <FCNn\_base> + 0 8358<sub>H</sub>

FCnCMMKCTL13H: <FCNn\_base> + 0 8360<sub>H</sub>

FCnCMMKCTL14H: <FCNn\_base> + 0 8368<sub>H</sub>

FCnCMMKCTL15H: <FCNn\_base> + 0 8370<sub>H</sub> FCnCMMKCTL16H: <FCNn\_base> + 0 8378<sub>H</sub>

FCnCMMKCTL01W: <FCNn base> + 1 0300H

FCnCMMKCTL03W: <FCNn\_base> + 1 0310<sub>H</sub>

FCnCMMKCTL05W: <FCNn\_base> + 1 0320<sub>H</sub>

FCnCMMKCTL07W: <FCNn\_base> + 1 0330<sub>H</sub>

FCnCMMKCTL09W: <FCNn\_base> + 1 0340<sub>H</sub>

FCnCMMKCTL11W: <FCNn\_base> + 1 0350<sub>H</sub>

FCnCMMKCTL13W: <FCNn\_base> + 1 0360<sub>H</sub>

FCnCMMKCTL15W: <FCNn\_base> + 1 0370<sub>H</sub>

Initial Value 0000<sub>H</sub>

(a)	FCNnCMMKCTLaH (a = 01, 03, 05, 07, 09, 11, 13, 15)							
	15	14	13	12	11	10	9	8
			ı	-CNnCMMI	KSSID[15:8	3]		
	7	6	5	4	3	2	1	0
				FCNnCMN	IKSSID[7:0	]		
(b)	FCNnCM	MKCTLal	H (a = 02,	04, 06, 08	3, 10, 12, 1	14, 16)		
	15	14	13	12	11	10	9	8
	0	0	0		FCNnC	MMKSSID	[28:24]	
	7	6	5	4	3	2	1	0
			F	CNnCMM	(SSID[23:1	6]		
(c)	FCNnCM	MKCTLa\	<i>N</i> (a = 01	, 03, 05, 0	7, 09, 11,	13, 15)		
	31	30	29	28	27	26	25	24
	0	0	0		FCNnC	MMKSSID	[28:24]	
	23	22	21	20	19	18	17	16
			F	CNnCMMk	(SSID[23:1	6]		
	15	14	13	12	11	10	9	8
	FCNnCMMKSSID[15:8]							
	_	_	_		_			_
	7	6	5	4	3	2	1	0

FCNnCMMKSSID[i] a	Mask pattern setting of ID bit				
0	The ID bit i of the message buffer m set by FCNnMmSSID[i] are compared with the ID bits of the received message frame.				
1	The ID bit i of the message buffer m set by FCNnMmSSID[i] are not compared with the ID bits of the received message frame (they are masked).				

FCNnCMMKSSID[7:0]

Note Masking is always defined by an ID length of 29 bits. If a mask is assigned to a message with a standard ID, FCNnCMMKSSID[17:0] are ignored. Therefore, only FCNnCMMKSSID[28:18] of the received ID are masked. The same mask can be used for both the standard and extended IDs.

a) i = [28:0]

### (2) FCNnCMCLCTL - FCNn channel control register

This register is used to control the operation mode of the CAN Controller.

Access This register can be read/written in 16-bit units.

Address <FCNn\_base> + 0 8240<sub>H</sub>

Initial Value 0000<sub>H</sub>

### (a) FCNnCMCLCTL read

15	14	13	12	11	10	9	8
0	0	0	0	0	0		FCNnCM CLSSTS
7	6	5	4	3	2	1	0
	CM FCNnCM CF CLALBF	FCNnCM CLVALF	_	nCM PF[1:0]	(	FCNnCM CLMDOF[2:	0]

FCNnCMCLSSRS	Reception status bit			
0	Reception is stopped.			
1	Reception is in progress.			

### Notes

- 1. FCNnCMCLSSRS is set to 1 under the following conditions (timing)
  - The SOF bit of a receive frame is detected
  - On occurrence of arbitration loss during a transmit frame
- 2. FCNnCMCLSSRS is cleared to 0 under the following conditions (timing)
  - When a recessive level is detected at the second bit of the interframe space
  - On transition to the initialization mode at the first bit of the interframe space

FCNnCMCLSSTS	Transmission status bit
0	Transmission is stopped.
1	Transmission is in progress.

### **Notes**

- 1. FCNnCMCLSSTS is set to 1 under the following conditions (timing)
  - The SOF bit of a transmit frame is detected
- 2. FCNnCMCLSSTS is cleared to 0 under the following conditions (timing)
  - · During transition to bus-off state
  - On occurrence of arbitration loss in transmit frame
  - On detection of recessive level at the second bit of the interframe space
  - On transition to the initialization mode at the first bit of the interframe space

FCNnCMCLERCF	Error counter clear bit
0	The FCNnCMERCNT and FCNnCMLCSTR registers are not cleared in the initialization mode.
1	The FCNnCMERCNT and FCNnCMLCSTR registers are cleared in the initialization mode.

The error counter register FCNnCMERCNT and the information register FCNnCMINSTR are cleared by FCNnCMCLERCF bit only following conditions:

- During Bus-Off state, while in initialization mode.
- After starting the CAN Controller (FCNnGMCLPWOM is set at FCNnGMCLPWOM=0), while in initialization mode.
- After aborting all transmit request according to Figure 18-27 "Transmission abort processing (except normal operation mode with ABT)" on page 1011 or Figure 18-28 "Transmission abort processing (normal operation mode with ABT) - Repeat option for aborted message" on page 1012, while in initialization mode.

### **Notes**

- 1. When the FCNnCMERCNT and FCNnCMLCSTR registers have been cleared, FCNnCMCLERCF is also cleared to 0 automatically.
- 2. FCNnCMCLERCF can be set to 1 at the same time as a request to change the initialization mode to an operation mode is made.
- 3. FCNnCMCLERCF is read-only in the CAN Controller sleep or stop mode.
- 4. The error counters can also be cleared by shut down or forced shut down of the CAN controller.

FCNnCMCLALBF	Bit to set operation in case of arbitration loss				
0	Re-transmission is not executed in case of an arbitration loss in the single-shot mode.				
1	Re-transmission is executed in case of an arbitration loss in the single-shot mode.				

**Note** FCNnCMCLALBF is valid only in the single-shot mode.

FCNnCMCLVALF	Valid receive message frame detection bit
0	A valid message frame has not been received since FCNnCMCLVALF was last cleared to 0.
1	A valid message frame has been received since FCNnCMCLVALF was last cleared to 0.

- 1. Detection of a valid receive message frame is not dependent upon storage in the receive message buffer (data frame) or transmit message buffer (remote frame).
- 2. Clear FCNnCMCLVALF (0) before changing the initialization mode to an operation mode.

> 3. If only two CAN nodes are connected to the CAN bus with one transmitting a message frame in the normal mode and the other in the receive-only mode, FCNnCMCLVALF is not set to 1 before the transmitting node enters the error passive state, because in receive-only mode no acknowledge is generated.

> 4. To clear FCNnCMCLVALF, set FCNnCMCLCLVL to 1 first and confirm that FCNnCMCLVALF is cleared. If it is not cleared, perform clearing processing again.

FCNnCMCLMDPF[1:0]	Power save mode
00 <sub>B</sub>	No power save mode is selected.
01 <sub>B</sub>	CAN Controller sleep mode
10 <sub>B</sub>	Setting prohibited
11 <sub>B</sub>	CAN Controller stop mode

### Cautions

- 1. Transition to and from the CAN Controller stop mode must be made via sleep mode. A request for direct transition to and from the stop mode is ignored.
- 2. The FCNnGMCLSSMO flag of FCNnGMCLCTL must be checked after releasing a power save mode, prior to access the message buffers again.
- 3. CAN Controller sleep mode requests are kept pending, until cancelled by software or entered on appropriate bus condition (bus idle). Software can check the actual status by reading FCNnCMCLMDPF[1:0].

Note In case that the CAN bus is blocked on dominant level, so that the CAN Controller could not synchronize since initialization mode was left, the sleep mode can be reached nevertheless. In this case however, the wake up from sleep mode will happen after the first recessive to dominant edge, after a synchronization was successful. Waking up by software is possible in any case.

FCNnCMCLMDOF[2:0]	Operation mode
000 <sub>B</sub>	No operation mode is selected (CAN Controller is in the initialization mode).
001 <sub>B</sub>	Normal operation mode
010 <sub>B</sub>	Normal operation mode with automatic block transmission function (normal operation mode with ABT)
011 <sub>B</sub>	Receive-only mode
100 <sub>B</sub>	Single-shot mode
101 <sub>B</sub>	Self-test mode
Other than above	Setting prohibited

Caution

Transit to initialization mode or power saving modes may take some time. Be sure to verify the success of mode change by reading the values, before proceeding.

**Note** FCNnCMCLMDOF[2:0] are read-only in the CAN Controller sleep or stop mode.

# (b) FCNnCMCLCTL write

15	14	13	12	11	10	9	8
	FCNnCM CLSEAL	0	FCN SESEF	_	(	FCNnCM CLSEOP[2:	
7	6	5	4	3	2	1	0
0	FCNnCM CLCLAL	FCNnCM CLCLVL	FCN SECLF	_	(	FCNnCM CLCLOP[2:	

FCNnCMCLSERC	Setting of FCNnCMCLERCF bit				
1	FCNnCMCLERCF is set to 1.				
Other than above	FCNnCMCLERCF is not changed.				

FCNnCMCLSEAL	FCNnCMCLCLAL	Setting of FCNnCMCLALBF bit
0	1	FCNnCMCLALBF is cleared to 0.
1	0	FCNnCMCLALBF is set to 1.
Other than above		FCNnCMCLALBF is not changed.

FCNnCMCLCLVL	Setting of FCNnCMCLVALF bit	
0	FCNnCMCLVALF is not changed.	
1	FCNnCMCLVALF is cleared to 0.	

FCNnCMSESEPS0	FCNnCMSECLPS0	Setting of FCNnCMCLMDPF0 bit
0	1	FCNnCMCLMDPF0 is cleared to 0.
1	0	FCNnCMCLMDPF0 is set to 1.
Other than above		FCNnCMCLMDPF0 is not changed.

FCNnCMSESEPS1	FCNnCMSECLPS1	Setting of FCNnCMCLMDPF1 bit
0	1	FCNnCMCLMDPF1 is cleared to 0.
1	0	FCNnCMCLMDPF1 is set to 1.
Other than above		FCNnCMCLMDPF1 is not changed.

FCNnCMCLSEOP0	FCNnCMCLCLOP0	Setting of FCNnCMCLMDOF0 bit
0	1	FCNnCMCLMDOF0 is cleared to 0.
1	0	FCNnCMCLMDOF0 is set to 1.
Other than above		FCNnCMCLMDOF0 is not changed.

FCNnCMCLSEOP1	FCNnCMCLCLOP1	Setting of FCNnCMCLMDOF1 bit
0	1	FCNnCMCLMDOF1 is cleared to 0.
1	0	FCNnCMCLMDOF1 is set to 1.
Other that	an above	FCNnCMCLMDOF1 is not changed.

FCNnCMCLSEOP2	FCNnCMCLCLOP2	Setting of FCNnCMCLMDOF2 bit
0	1	FCNnCMCLMDOF2 is cleared to 0.
1	0	FCNnCMCLMDOF2 is set to 1.
Other that	an above	FCNnCMCLMDOF2 is not changed.

#### Caution

When setting initialization mode while reception is ongoing in an operation mode, a last reception may occur, which sets the data new flag of a message box. However, the transition back to an operation mode also clears the Receive History List. Therefore, reaching the initialization mode must be confirmed by software by reading back the operation mode. Before restarting an operation mode, all set data new flags of all active receive message boxes must be cleared, before activating an operation mode again.

# (3) FCNnCMLCSTR - FCNn channel last error information register

This register provides the error information of the CAN protocol.

Access This register can be read/written in 8-bit units.

Address <FCNn\_base> + 0 0248<sub>H</sub>

Initial Value 00<sub>H</sub>

7	6	5	4	3	2	1	0
0	0	0	0	0	FCN0	CMLCSSL	.C[2:0]

**Notes** 

- 1. The contents of the FCNnCMLCSTR register are not cleared when the CAN Controller changes from an operation mode to the initialization mode.
- 2. If an attempt is made to write a value other than  $00_H$  to the FCNnCMLCSTR register by software, the access is ignored.

FCN0CMLCSSLC[2:0]	Last CAN protocol error information
000 <sub>B</sub>	No error
001 <sub>B</sub>	Stuff error
010 <sub>B</sub>	Form error
011 <sub>B</sub>	ACK error
100 <sub>B</sub>	Bit error. (The CAN Controller tried to transmit a recessive-level bit as part of a transmit message (except the arbitration field), but the value on the CAN bus is a dominant-level bit.)
101 <sub>B</sub>	Bit error. (The CAN Controller tried to transmit a dominant-level bit as part of a transmit message, ACK bit, error frame, or overload frame, but the value on the CAN bus is a recessive-level bit.)
110 <sub>B</sub>	CRC error
111 <sub>B</sub>	Undefined

#### (4) FCNnCMINSTR - FCNn channel information register

This register indicates the status of the CAN Controller.

This register is read-only in 8-bit units. Access

Address <FCNn\_base> + 0 024C<sub>H</sub>

**Initial Value**  $00_{H}$ 

7	6	5	4	3	2	1	0
0	0	0	FCNnCM	FCN	nCM	FCN	nCM
			INBOFF	INSST	E[1:0]	INSSF	RE[1:0]

FCNnCMINBOFF	Bus-off state bit
0	Not bus-off state (transmit error counter $\leq$ 255). (The value of the transmit counter is less than 256.)
1	Bus-off state (transmit error counter > 255). (The value of the transmit counter is 256 or more.)

FCNnCMINSSTE[1:0]	Transmission error counter status bit
00 <sub>B</sub>	The value of the transmission error counter is less than that of the warning level (< 96).
01 <sub>B</sub>	The value of the transmission error counter is in the range of the warning level (96 to 127).
10 <sub>B</sub>	Undefined
11 <sub>B</sub>	The value of the transmission error counter is in the range of the error passive or bus-off status ( $\geq$ 128).

FCNnCMINSSRE[1:0]	Reception error counter status bit
00 <sub>B</sub>	The value of the reception error counter is less than that of the warning level (< 96).
01 <sub>B</sub>	The value of the reception error counter is in the range of the warning level (96 to 127).
10 <sub>B</sub>	Undefined
11 <sub>B</sub>	The value of the reception error counter is in the error passive range (≥ 128).

#### (5) FCNnCMERCNT - FCNn channel error counter register

This register indicates the count value of the transmission/reception error counter.

Access This register is read-only in 16-bit units.

Address <FCNn\_base> + 0 8250<sub>H</sub>

Initial Value 0000<sub>H</sub>

15	14	13	12	11	10	9	8
FCNnCM ERRPSF			F	FCNnCM ERRECF[6:0	וו		
7	6	5	4	3	2	1	0
FCNnCM ERTECF[7:0]							

FCNnCMERRPSF	Reception error passive status bit
0	The reception error counter is not in the error passive range (< 128)
1	The reception error counter is in the error passive range (≥ 128)

FCNnCMERRECF[6:0]	Reception error counter bit
0 to 127	Number of reception errors. These bits reflect the status of the reception error counter. The number of errors is defined by the CAN protocol.

**Note** FCNnCMERRECF[6:0] are invalid in the reception error passive state (FCNnCMINSTR.FCNnCMINSSRE[1:0] = 11<sub>B</sub>).

FCNnCMERTECF[7:0]	Transmission error counter bit
0 to 255	Number of transmission errors. These bits reflect the status of the transmission error counter. The number of errors is defined by the CAN protocol.

**Note** FCNnCMERTECF[7:0] are invalid in the bus-off state (FCNnCMINSTR.FCNnCMINBOFF = 1).

#### (6) FCNnCMIECTL - FCNn channel interrupt enable register

This register is used to enable or disable the interrupts of the CAN Controller.

**Access** This register can be read/written in 16-bit units.

Address <FCNn\_base> + 0 8258<sub>H</sub>

Initial Value 0000<sub>H</sub>

## (a) FCNnCMIECTL read

15	14	13	12	11	10	9	8
0	0	0	0	0	0	0	0
7	6	5	4	3	2	1	0
0		FCNnCMIEINTF[6:0]					

FCNnCMIEINTF[6:0]	CAN Controller interrupt enable bit
0	Output of the interrupt corresponding to interrupt status register FCNnCMISCTL is disabled.
1	Output of the interrupt corresponding to interrupt status register FCNnCMISCTL is enabled.

#### (b) FCNnCMIECTL write

15	14	13	12	11	10	9	8
0			FCN	nCMIESEI	E[6:0]		
7	6	5	4	3	2	1	0
0	FCNnCMIECLIE[6:0]						

FCNnCMIESEIE[6:0]	FCNnCMIECLIE[6:0]	Setting of FCNnCMIEINTF[6:0] bit
0	1	FCNnCMIEINTF[6:0] bit is cleared to 0.
1	0	FCNnCMIEINTF[6:0] bit is set to 1.
Other that	an above	FCNnCMIEINTF[6:0] bit is not changed.

#### (7) FCNnCMISCTL - FCNn channel interrupt status register

This register indicates the interrupt status of the CAN Controller.

Access This register can be read/written in 16-bit units.

Address <FCNn\_base> + 0 8260<sub>H</sub>

Initial Value 0000<sub>H</sub>

#### (a) FCNnCMISCTL read

15	14	13	12	11	10	9	8
0	0	0	0	0	0	0	0
7	6	5	4	3	2	1	0
0	FCNnCMISITSF[6:0]						

FCNnCMISITSF[6:0] CAN Controller interrupt status bit				
0	No related interrupt source event is pending			
1	A related interrupt source event is pending			

Interrupt status bit	Related interrupt source event
FCNnCMISITSF6	CAN Controller transmission abort interrupt status bit
FCNnCMISITSF5	Wakeup interrupt from CAN Controller sleep mode <sup>a</sup>
FCNnCMISITSF4	Arbitration loss interrupt
FCNnCMISITSF3	CAN protocol error interrupt
FCNnCMISITSF2	CAN error status interrupt
FCNnCMISITSF1	Interrupt on completion of reception of valid message frame to message buffer m
FCNnCMISITSF0	Interrupt on normal completion of transmission of message frame from message buffer m

FCNnCMISITSF5 is set only when the CAN Controller is woken up from the CAN Controller sleep mode by a CAN bus operation. It is not set when the sleep mode has been released by software.

#### (b) FCNnCMISCTL write

15	14	13	12	11	10	9	8
0	0	0	0	0	0	0	0
7	6	5	4	3	2	1	0
0	FCNnCMISITSF[6:0]						

FCNnCMISITSF[6:0]	Clearing of FCNnCMISITSF[6:0]			
0	FCNnCMISITSF[6:0] bits are not changed			
1	FCNnCMISITSF[6:0] bits are cleared to 0			

Caution

Clear the status bit of this register by software, when the confirmation of each status is necessary in the interrupt processing, because these bits are not cleared automatically.


#### (8) FCNnCMBRPRS - FCNn channel bit rate prescaler register

This register is used to select the CAN protocol layer clock ( $f_{TQ}$ ). The communication baudrate is set to the FCNnCMBTCTL register.

Access This register can be read/written in 8-bit units.

Address <FCNn\_base> + 0 0268<sub>H</sub>

Initial Value FF<sub>H</sub>



FCNnCMBRPRS	CAN protocol layer clock (f <sub>TQ</sub> )
0	f <sub>CANCHN</sub> /1
1	f <sub>CANCHN</sub> /2
n	f <sub>CANCHN</sub> /(n+1)
:	:
255	f <sub>CANCHN</sub> /256 (default value)




Figure 18-4 CAN Controller clocks

Note f<sub>CAN</sub>: clock supplied to CAN Controller

 $f_{CANCHN}$ : CAN channel clock  $f_{TQ}$ : CAN protocol layer clock

**Cautions** 

- 1. FCNnCMBRPRS can be write-accessed only in the initialization mode.
- 2. Setting of the channel clock, CAN baudrate and time quantas (TQs) per data bit time (DBT) is allowed only in certain combinations.

  Refer to the section "CAN baudrate and time quanta" above in this chapter.

#### (9) FCNnCMBTCTL - FCNn channel bit rate register

This register is used to control the data bit time of the communication baudrate.

Access This register can be read/written in 16-bit units.

Address <FCNn\_base> + 0 8270<sub>H</sub>

Initial Value 0370F<sub>H</sub>

15	14	13	12	11	10	9	8
0	0		nCM	0		FCNnCM	
		BTJWI	_G[1:0]		E	3TS2LG[2:0	0]
7	6	5	4	3	2	1	0
0	0	0	0		FCNnCMB	TS1LG[3:0	]




Figure 18-5 Data bit time

FCNnCMBTJWLG[1:0]	Length of synchronization jump width (SJW)
00 <sub>B</sub>	1T <sub>Q</sub>
01 <sub>B</sub>	2T <sub>Q</sub>
10 <sub>B</sub>	3T <sub>Q</sub>
11 <sub>B</sub>	4T <sub>Q</sub> (default value)

FCNnCMBTS2LG[2:0]	Length of time segment 2 (TSEG2)
000 <sub>B</sub>	1T <sub>Q</sub>
001 <sub>B</sub>	2T <sub>Q</sub>
010 <sub>B</sub>	3T <sub>Q</sub>
011 <sub>B</sub>	4T <sub>Q</sub>
100 <sub>B</sub>	5T <sub>Q</sub>
101 <sub>B</sub>	6T <sub>Q</sub>
110 <sub>B</sub>	7T <sub>Q</sub>
111 <sub>B</sub>	8T <sub>Q</sub> (default value)

FCNnCMBTS1LG[3:0]	Length of time segment 1(TSEG1)
0000 <sub>B</sub>	Setting prohibited
0001 <sub>B</sub>	2 T <sub>Q</sub> <sup>a</sup>
0010 <sub>B</sub>	3 T <sub>Q</sub> <sup>a</sup>
0011 <sub>B</sub>	4 T <sub>Q</sub>
0100 <sub>B</sub>	5 T <sub>Q</sub>
0101 <sub>B</sub>	6 T <sub>Q</sub>
0110 <sub>B</sub>	7 T <sub>Q</sub>
0111 <sub>B</sub>	8 T <sub>Q</sub>
1000 <sub>B</sub>	9 T <sub>Q</sub>
1001 <sub>B</sub>	10 T <sub>Q</sub>
1010 <sub>B</sub>	11 T <sub>Q</sub>
1011 <sub>B</sub>	12 T <sub>Q</sub>
1100 <sub>B</sub>	13 T <sub>Q</sub>
1101 <sub>B</sub>	14 T <sub>Q</sub>
110 <sub>B</sub>	15 T <sub>Q</sub>
1111 <sub>B</sub>	16 T <sub>Q</sub> (default value)

a) This setting must not be made when the FCNnCMBRPRS register = 00<sub>H</sub>

**Note**  $T_Q = 1/f_{TQ}$  ( $f_{TQ}$ : CAN protocol layer clock)

#### Caution

Setting of the CAN channel clock, CAN baudrate and time quantas (TQs) per data bit time (DBT) is allowed only in certain combinations.

Refer to the section "CAN baudrate and time quanta" above in this chapter.

#### (10) FCNnCMLISTR - FCNn channel last in-pointer register

This register indicates the number of the message buffer in which a data frame or a remote frame was last stored.

Access This register is read-only in 8-bit units.

Address <FCNn\_base> + 0 0278<sub>H</sub>

Initial Value Undefined.

7 6 5 4 3 2 1 0 FCNnCMLISSLT[7:0]

FCNnCMLISSLT[7:0]	Last in-pointer register
0 to 31 <sup>a</sup> 0 to 63 <sup>b</sup> 0 to 127 <sup>c</sup>	When the FCNnCMLISTR register is read, the contents of the element indexed by the last in-pointer (FCNnCMLISSLT[7:0]) of the receive history list are read. These contents indicate the number of the message buffer in which a data frame or a remote frame was last stored.

a) On 32 message buffer CAN Controller.

Note The read value of FCNnCMLISTR is undefined if a data frame or a remote frame has never been stored in the message buffer. If FCNnCMRGRX.FCNnCMRGSSPM is set to 1 after the CAN Controller has

changed from the initialization mode to an operation mode, therefore, the read value of FCNnCMLISTR is undefined.

#### (11) FCNnCMRGRX - FCNn channel receive history list register

This register is used to read the receive history list (RHL).

Access This register can be read/written in 16-bit units.

Address <FCNn\_base> + 0 8280<sub>H</sub>

Initial Value xx02<sub>H</sub>

#### (a) FCNnCMRGRX read

15	14	13	12	11	10	9	8
		F	CNnCMR	GSSPT[7:0	]		
7	6	5	4	3	2	1	0
0	0	0	0	0	0	FCNnCM RGSSPM	FCNnCM RGRVFF

b) On 64 message buffer CAN Controller.

c) On 128 message buffer CAN Controller.

FCNnCMRGSSPT[7:0]	Receive history list read pointer
0 to 31 <sup>a</sup> 0 to 63 <sup>b</sup> 0 to 127 <sup>c</sup>	When FCNnCMRGRX is read, the contents of the element indexed by the receive history list get pointer (FCNnCMRGRX.FCNnCMRGSSPT) of the receive history list are read. These contents indicate the number of the message buffer in which a data frame or a remote frame has been stored.

a) On 32 message buffer CAN Controller.

c) On 128 message buffer CAN Controller.

FCNnCMRGSSPM <sup>a</sup>	Receive history list pointer match
0	The receive history list has at least one message buffer number that has not been read.
1	The receive history list has no message buffer numbers that have not been read.

a) The read value of FCNnCMRGSSPT[7:0] is invalid when FCNnCMRGSSPM = 1.

FCNnCMRGRVFF <sup>a</sup>	Receive history list overflow bit b
0	All the message buffer numbers that have not been read are preserved. All the numbers of the message buffers in which a new data frame or remote frame has been received and stored are recorded to the receive history list (the receive history list has a vacant element).
1	At least (i) entries have been stored since the host processor has serviced the RHL last time (i.e. read FCNnCMRGRX). The first (i-1) entries are sequentially stored while the last entry can have been overwritten whenever newly received message is stored, because all buffer numbers are stored at position (i), when FCNnCMRGRVFF is set. Thus the sequence of receptions can not be recovered completely now.

If FCNnCMRGRVFF is set, FCNnCMRGSSPM is no longer cleared on message storage, but FCNnCMRGSSPM is still set, if all entries of FCNnCMRGRX have been read by software.

#### (b) FCNnCMRGRX write

15	14	13	12	11	10	9	8
0	0	0	0	0	0	0	0
7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	FCNnCM RGCLRV

FCNnCMRGCLRV	Clearing of FCNnCMRGRVFF bit		
0	FCNnCMRGRVFF bit is not changed.		
1	FCNnCMRGRVFF bit is cleared to 0.		

b) On 64 message buffer CAN Controller.

i = 23 on 32 message buffer CAN Controller;

i = 47 on 64 message buffer CAN Controller;

i = 95 on 128 message buffer CAN Controller.

#### (12) FCNnCMLOSTR - FCNn channel last out-pointer register

This register indicates the number of the message buffer, from which a data frame or a remote frame was transmitted last.

Access This register is read-only in 8-bit units.

Address <FCNn\_base> + 0 0288<sub>H</sub>

Initial Value Undefined

7 6 5 4 3 2 1 0 FCNnCMLOSTR[7:0]

FCNnCMLOSTR[7:0]	Last out-pointer of transmit history list
0 to 31 <sup>a</sup> 0 to 63 <sup>b</sup> 0 to 127 <sup>c</sup>	When the FCNnCMLOSTR register is read, the contents of the element indexed by the last out-pointer (FCNnCMLOSTR[7:0]) of the receive history list are read. These contents indicate the number of the message buffer to which a data frame or a remote frame was transmitted last.

a) On 32 message buffer CAN Controller.

Note The value read from the FCNnCMLOSTR register is undefined if a data frame or remote frame has never been transmitted from a message buffer. If FCNnCMTGTX.FCNnCMTGSSPM is set to 1 after the CAN Controller has changed from the initialization mode to an operation mode, therefore, the read value of the FCNnCMLOSTR register is undefined.

b) On 64 message buffer CAN Controller.

c) On 128 message buffer CAN Controller.

#### (13) FCNnCMTGTX - FCNn channel transmit history list register

This register is used to read the transmit history list (THL).

Access This register can be read/written in 16-bit units.

Address <FCNn\_base> + 0 8290<sub>H</sub>

Initial Value xx02<sub>H</sub>

#### (a) FCNnCMTGTX read

15	14	13	12	11	10	9	8
		ı	-CNnCMT	GSSPT[7:0	]		
7	6	5	4	3	2	1	0
0	0	0	0	0	0	FCNnCM TGSSPM	FCNnCM TGTVFF

FCNnCMTGSSPT[7:0]	Transmit history list read pointer
0 to 31 <sup>a</sup> 0 to 63 <sup>b</sup> 0 to 127 <sup>c</sup>	When the FCNnCMTGTX register is read, the contents of the element indexed by the read pointer (FCNnCMTGSSPT[7:0]) of the transmit history list are read. These contents indicate the number of the message buffer to which a data frame or a remote frame was transmitted last.

a) On 32 message buffer CAN Controller.

c) On 128 message buffer CAN Controller.

FCNnCMTGSSPM <sup>a</sup>	Transmit history pointer match
0	The transmit history list has at least one message buffer number that has not been read.
1	The transmit history list has no message buffer numbers that have not been read.

a) The read value of FCNnCMTGSSPT[7:0] is invalid when the FCNnCMTGSSPM = 1.

b) On 64 message buffer CAN Controller.

FCNnCMTGTVFF <sup>a</sup>	Transmit history list overflow bit <sup>b</sup>
0	All the message buffer numbers that have not been read are preserved. All the numbers of the message buffers to which a new data frame or remote frame has been transmitted are recorded to the transmit history list (the transmit history list has a vacant element).
1	At least (i) entries have been stored since the host processor has serviced the THL last time (i.e. read FCNnCMTGTX). The first (i-1) entries are sequentially stored while the last entry can have been overwritten whenever newly received message is stored, because all buffer numbers are stored at position (i), when FCNnCMTGTVFF is set. Thus the sequence of receptions can not be recovered completely now.

If FCNnCMTGTVFF is set, FCNnCMTGSSPM is no longer cleared on message transmission, but FCNnCMTGSSPM is still set, if all entries of FCNnCMTGTX are read by software.

- b) i = 7 on 32 message buffer CAN Controller
  - i = 15 on 64 message buffer CAN Controller;
  - i = 31 on 128 message buffer CAN Controller.

#### Note Transmission from message buffers ...

- 0 to 8 (for 32 message buffer CAN Controller)
- 0 to 16 (for 64 message buffer CAN Controller)
- 0 to 32 (for 128 message buffer CAN Controller)
  - ... is not recorded to the transmit history list in the normal operation mode with ABT.

#### (b) FCNnCMTGTX write

15	14	13	12	11	10	9	8
0	0	0	0	0	0	0	0
7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	FCNnCM TGCLTV

FCNnCMTGCLTV	Setting of FCNnCMTGTVFF bit
0	FCNnCMTGTVFF bit is not changed
1	FCNnCMTGTVFF bit is cleared to 0

#### (14) FCNnCMTSCTL - FCNn channel time stamp register

This register is used to control the time stamp function.

Access This register can be read/written in 16-bit units.

Address <FCNn\_base> + 0 8298<sub>H</sub>

Initial Value 0000<sub>H</sub>

#### (a) FCNnCMTSCTL read

15	14	13	12	11	10	9	8
0	0	0	0	0	0	0	0
7	6	5	4	3	2	1	0
0	0	0	0	0	FCNnCM TSLOKE	FCNnCM TSSELE	FCNnCM TSTSGE

**Note** The lock function of the time stamp function must not be used when the CAN Controller is in the normal operation mode with ABT.

FCNnCMTSLOKE	Time stamp lock function enable bit
0	Time stamp lock function stopped. The TSOUT signal is toggled each time the selected time stamp capture event occurs.
1	Time stamp lock function enabled.  The TSOUT signal is toggled each time the selected time stamp capture event occurs.  However, the TSOUT output signal is locked when a data frame has been correctly received to message buffer 0 a.

a) FCNnCMTSTSGE is automatically cleared to 0.

FCNnCMTSSELE	Time stamp capture event selection bit
0	The time capture event is SOF.
1	The time stamp capture event is the last bit of EOF.

FCNnCMTSTSGE	TSOUT operation setting bit
0	TSOUT toggle operation is disabled.
1	TSOUT toggle operation is enabled.

# (b) FCNnCMTSCTL write

15	14	13	12	11	10	9	8
0	0	0	0	0	FCNnCM TSSELK	FCNnCM TSSES	FCNnCM TSSETS
7	6	5	4	3	2	1	0

FCNnCMTSSELK	FCNnCMTSCLLK	Setting of FCNnCMTSLOKE bit
0	1	FCNnCMTSLOKE is cleared to 0.
1	0	FCNnCMTSLOKE is set to 1.
Other tha	an above	FCNnCMTSLOKE is not changed.

FCNnCMTSSES	FCNnCMTSCLSL	Setting of FCNnCMTSSELE bit
0	1	FCNnCMTSSELE is cleared to 0.
1	0	FCNnCMTSSELE is set to 1.
Other that	an above	FCNnCMTSSELE is not changed.

FCNnCMTSSETS	FCNnCMTSCLTS	Setting of FCNnCMTSTSGE bit
0	1	FCNnCMTSTSGE is cleared to 0.
1	0	FCNnCMTSTSGE is set to 1.
Other tha	an above	FCNnCMTSTSGE is not changed.

### 18.7.3 Message buffer registers

#### (1) FCNnMmDATxB/H/W, FCNn message data byte registers

These registers are used to store the data of a transmit/receive message.

Access The FCNnMmDATxW registers can be read/written in 32-bit units.

The FCNnMmDATxH registers can be read/written in 16-bit units.

The FCNnMmDATxB registers can be read/written in 8-bit units.

Address FCNnMmDAT0B: <FCNn\_base> + 0 1000<sub>H</sub> + m x 40<sub>H</sub>

FCNnMmDAT1B: <FCNn\_base> + 0 1004<sub>H</sub> + m × 40<sub>H</sub>

FCNnMmDAT2B: <FCNn\_base> + 0 1008<sub>H</sub> + m × 40<sub>H</sub>

FCNnMmDAT3B: <FCNn\_base> + 0 100C<sub>H</sub> + m x 40<sub>H</sub>

FCNnMmDAT4B: <FCNn\_base> + 0 1010<sub>H</sub> + m × 40<sub>H</sub>

FCNnMmDAT5B: <FCNn\_base> + 0 1014<sub>H</sub> + m × 40<sub>H</sub>

FCNnMmDAT6B: <FCNn\_base> + 0 1018<sub>H</sub> + m × 40<sub>H</sub>

FCNnMmDAT7B: <FCNn\_base> + 0 101C<sub>H</sub> + m × 40<sub>H</sub>

FCNnMmDAT0H: <FCNn\_base> + 0 9000<sub>H</sub> + m x 40<sub>H</sub>

FCNnMmDAT2H:  $\langle$ FCNn\_base $\rangle$  + 0 9008<sub>H</sub> + m × 40<sub>H</sub>

FCNnMmDAT4H: <FCNn\_base> + 0 9010<sub>H</sub> + m × 40<sub>H</sub>

FCNnMmDAT6H: <FCNn\_base> + 0 9018<sub>H</sub> + m × 40<sub>H</sub>

FCNnMmDAT0W: <FCNn\_base> + 1 1000<sub>H</sub> + m × 40<sub>H</sub>

FCNnMmDAT4W: <FCNn\_base> + 1 1010<sub>H</sub> + m × 40<sub>H</sub>

Initial Value Undefined.

#### (a) FCNnCMmDATxB (x = 0 to 7)

7 6 5 4 3 2 1

FCNnMmSSD0[7:0], FCNnMmSSD1[7:0], FCNnMmSSD2[7:0], FCNnMmSSD3[7:0], FCNnMmSSD4[7:0], FCNnMmSSD5[7:0], FCNnMmSSD6[7:0], FCNnMmSSD7[7:0]

#### (b) FCNnCMmDATyH (y = 0, 2, 4, 6)

15 14 13 12 11 10 9 8

FCNnMmSSD0[7:0], FCNnMmSSD2[7:0], FCNnMmSSD4[7:0], FCNnMmSSD6[7:0]

7 6 5 4 3 2 1 0

FCNnMmSSD1[7:0], FCNnMmSSD3[7:0], FCNnMmSSD5[7:0], FCNnMmSSD7[7:0]

#### (c) FCNnCMmDATzW (z = 0, 4)

31 30 29 28 27 26 25 24 FCNnMmSSD0[7:0], FCNnMmSSD4[7:0]

23 22 21 20 19 18 17 16 FCNnMmSSD1[7:0], FCNnMmSSD5[7:0]

15 14 13 12 11 10 9 8
FCNnMmSSD2[7:0], FCNnMmSSD6[7:0]

7 6 5 4 3 2 1 0

FCNnMmSSD3[7:0], FCNnMmSSD7[7:0]

#### (2) FCNnMmDTLGB - FCNn message data length register m

This register is used to set the number of bytes of the data field of a message buffer.

**Access** This register can be read/written in 8-bit units.

<FCNn\_base> + 0 1020<sub>H</sub> + m × 40<sub>H</sub> **Address** 

**Initial Value** Undefined.

7	6	5	4	3	2	1	0
0	0	0	0		FCNnMm	DTLG[3:0]	

FCNnMmDTLG[3:0]	Data length of transmit/receive message
0000 <sub>B</sub>	0 bytes
0001 <sub>B</sub>	1 byte
0010 <sub>B</sub>	2 bytes
0001 <sub>B</sub>	3 bytes
0100 <sub>B</sub>	4 bytes
0101 <sub>B</sub>	5 bytes
0110 <sub>B</sub>	6 bytes
0111 <sub>B</sub>	7 bytes
1000 <sub>B</sub>	8 bytes
1001 <sub>B</sub>	Setting prohibited
1010 <sub>B</sub>	(If these bits are set during transmission, 8-byte data is transmitted regardless of the set DLC value when a data
1001 <sub>B</sub>	frame is transmitted. However, the DLC actually transmitted
1100 <sub>B</sub>	to the CAN bus is the DLC value set to this register.) <sup>Note</sup>
1101 <sub>B</sub>	
1110 <sub>B</sub>	
1111 <sub>B</sub>	

**Note** The data and DLC value actually transmitted to CAN bus are as follows.

Type of transmit frame	Length of transmit data	DLC transmitted
Data frame	Number of bytes specified by DLC (However, 8 bytes if DLC ≥ 8)	FCNnMmDTLGB.FC NnMmDTLG[3:0] bits
Remote frame	0 bytes	

- Cautions 1. Be sure to set bits 7 to 4 to 0000<sub>B</sub>.
  - 2. Receive data is stored in as many FCNnMmDATxB register as the number of bytes (however, the upper limit is 8) corresponding to DLC of the received frame. The FCNnMmDATxB register in which no data is stored is undefined.
  - 3. On reception, FCNnMmDTLGB is updated according to the received frame.

#### (3) FCNnMmSTRB - FCNn message configuration register m

This register is used to specify the type of the message buffer and to set a mask.

Access This register can be read/written in 8-bit units.

Address <FCNn\_base> + 0 1024<sub>H</sub> + m × 40<sub>H</sub>

Initial Value 00<sub>H</sub>

7	6	5	4	3	2	1	0
FCNnMm SSOW		-	nMm Γ[3:0]		FCNnMm SSRT	0	FCNnMm SSAM

FCNnMmSSOW	Overwrite control bit
0	The message buffer that has already received a data frame is not overwritten by a newly received data frame. The newly received data frame is discarded.
1	The message buffer that has already received a data frame is overwritten by a newly received data frame.

a) The "message buffer that has already received a data frame" is a receive message buffer whose FCNnMmCTL.FCNnMmDTNF bit has been set to 1.

**Note** A remote frame is received and stored, regardless of the setting of FCNnMmCTL.FCNnMmSSOW and FCNnMmCTL.FCNnMmDTNF. A remote frame that satisfies the other conditions

· either:

ID matches exactly, FCNnMmSTRB.FCNnMmSSRT = 0, FCNnMmCTL.FCNnMmTRQF = 0, FCNnMmSSMT = 0000<sub>B</sub>

• or:

ID matches with or without mask, FCNnMmSTRB.FCNnMmSSRT = 1, FCNnMmSSMT <>  $0000_B$ 

is always received and stored in the corresponding message buffer (interrupt generated, FCNnMmDTNF flag set,

FCNnMmDTLGB.FCNnMmDTLG[3:0] updated, and recorded to the receive history list).

FCNnMmSSRT	Remote frame request bit
0	Transmit / receive a data frame.
1	Transmit / receive a remote frame.

FCNnMmSTRB.FCNnMmSSRT specifies the type of message frame that is transmitted or received from/to a message buffer.

**Notes** 

- If the message buffer is defined as a transmit message buffer, and a remote frame shall be received into it, the FCNnMmSSRT bit must be cleared.
- 2. Even if a valid remote frame has been received in a transmit message buffer, the FCNnMmSSRT bit of the transmit message buffer that has received the frame remains cleared to 0.

3. Even if a remote frame whose ID matches has been received from the CAN bus, if the FCNnMmSSRT bit of a transmit message buffer is set to 1 (to transmit a remote frame), that remote frame is not stored in this transmit message buffer.

**4.** If the message buffer is defined as a receive message buffer, the FCNnMmSSRT bit must be set, in order to receive remote frames instead of data frames.

FCNnMmSSMT[3:0]	Message buffer type setting bit
0000 <sub>B</sub>	Transmit message buffer
0001 <sub>B</sub>	Receive message buffer (no mask setting)
0010 <sub>B</sub>	Receive message buffer (mask 1 set)
0011 <sub>B</sub>	Receive message buffer (mask 2 set)
0100 <sub>B</sub>	Receive message buffer (mask 3 set)
0101 <sub>B</sub>	Receive message buffer (mask 4 set)
0110 <sub>B</sub>	Receive message buffer (mask 5 set)
0111 <sub>B</sub>	Receive message buffer (mask 6 set)
1000 <sub>B</sub>	Receive message buffer (mask 7 set)
1001 <sub>B</sub>	Receive message buffer (mask 8 set)
Other than above	Setting prohibited

**Note** The setting of FCNnMmSSMT is also valid to select masks in conjunction with remote frame reception. To receive remote frames in receive message buffers, the flag FCNnMmSSRT of the message buffer must be set.

FCNnMmSSAM Message buffer assignment bit			
0	Message buffer not used.		
1	Message buffer used.		

Caution Be sure to write 0 to bits 2 and 1.

# (4) FCNnMmMID0H, FCNnMmMID1H, FCNnMmMID0W - FCNn message ID register m

These registers are used to set an identifier (ID).

Access FCNnMmMID0H, FCNnMmMID1H can be read/written in 16-bit units.

FCNnMmMID0W can be read/written in 32-bit units.

Address FCNnMmMID0H: <FCNn\_base> + 0 9028<sub>H</sub> + m × 40<sub>H</sub>

FCNnMmMID1H: <FCNn\_base> + 0 9030<sub>H</sub> + m × 40<sub>H</sub>

FCNnMmMID0W: <FCNn\_base> + 1 1028<sub>H</sub> + m × 40<sub>H</sub>

Initial Value Undefined.

#### (a) FCNnMmMID0H

15	14	13	12	11	10	9	8
			FCNnMm	SSID[15:8]			
7	6	5	4	3	2	1	0
			FCNnMm	SSID[7:0]			

#### (b) FCNnMmMID1H

15	14	13	12	11	10	9	8
FCNnMm SSIE	0	0		FCNr	nMmSSID[2	8:24]	
7	6	5	4	3	2	1	0
			FCNnMmS	SSID[23:16]			

#### (c) FCNnCMmMID0W

31	30	29	28	27	26	25	24
FCNnMm SSIE	0	0		FCNr	nMmSSID[2	28:24]	
23	22	21	20	19	18	17	16
			FCNnMm5	SSID[23:16]			
15	14	13	12	11	10	9	8
			FCNnMm	SSID[15:8]			
7	6	5	4	3	2	1	0
			FCNnMm	SSID[7:0]			

FCNnMmSSIE	Format mode specification bit
0	Standard format mode (FCNnMmSSID[28:18]: 11 bits, FCNnMmSSID[17:0] are not used)
1	Extended format mode (FCNnMmSSID[28:0]: 29 bits)

FCNnMmSSID[28:0]	Message ID
FCNnMmSSID[28:18]	Standard ID value of 11 bits (when FCNnMmSSIE = 0)
FCNnMmSSID[28:0]	Extended ID value of 29 bits (when FCNnMmSSIE = 1)

#### **Cautions**

- 1. Be sure to write 0 to bits 14 and 13 of FCNnMmMID1H, respectively bits 30 and 29 of FCNnMmMID0W register.
- 2. Be sure to align the ID value according to the given bit positions into this registers. Note that for standard ID, the ID value must be shifted to fit into FCNnMmSSID[28:18] bit positions.

# (5) FCNnMmCTL - FCNn message control register m

This register is used to control the operation of the message buffer.

Access This register can be read/written in 16-bit units.

Address <FCNn\_base> +  $0.9038_H$  + m ×  $40_H$ 

Initial Value 0000<sub>H</sub>

#### (a) FCNnMmCTL read

15	14	13	12	11	10	9	8
0	0	FCNnMm MUCF	0	0	0	FCNnMm TCPF	0
7	6	5	4	3	2	1	0
0	FCNnMm NHMF	0	FCNnMm MOWF	FCNnMm IENF	FCNnMm DTNF	FCNnMm TRQF	FCNnMm RDYF

FCNnMmNHMF	History Mask flag <sup>a</sup>	
0	Updates of receive/transmit history list registers FCNnCMRGRX/FCNnCMRGTX are not masked.	
1	Updates of receive/transmit history list registers FCNnCMRGRX/FCNnCMRGTX are masked.	

When masked, the history lists are not updated upon reception or transmission completion activity on this message buffer.

FCNnMmMUCF <sup>a</sup>	Bit indicating that message buffer data is being updated			
0	The CAN Controller is not updating the message buffer (reception and storage).			
1	The CAN Controller is updating the message buffer (reception and storage).			

a) FCNnMmMUCF is undefined until the first reception and storage is performed.

FCNnMmTCPF <sup>a</sup>	Transmission completely finished flag	
0	Transmission failed. <sup>b c</sup>	
1	Transmission (including ABT) completely finished.	

a) FCNnMmTCPF is cleared if FCNnMmRDYF is changed or FCNnMmTRQF is set.

c) FCNnMmTCPF is not cleared, if FCNnMmTRQF is set by the ABT operation.

FCNnMmMOWF	Message buffer overwrite status bit		
0	The message buffer is not overwritten by a newly received data or remote frame.		
1	The message buffer is overwritten by a newly received data or remote frame.		

b) This indicates a successful transmission abort, if this was requested by the application by clearing the FCNnMmTRQF flag.

FCNnMmIENF	Message buffer interrupt request enable bit			
0	Receive message buffer: Valid message reception completion interrupt disabled.  Transmit message buffer: Normal message transmission completion interrupt disabled.			
1	Receive message buffer: Valid message reception completion interrupt enabled.  Transmit message buffer: Normal message transmission completion interrupt enabled.			

FCNnMmDTNF	Message buffer data update bit			
0	No new data frame or remote frame has been stored in the message buffer.			
1	A new data frame or remote frame has been stored in the message buffer.			

FCNnMmTRQF	Message buffer transmission request bit	
0	No message frame transmitting request that is pending or being transmitted is in the message buffer.	
1	The message buffer is holding transmission of a message frame pending or is transmitting a message frame.	

FCNnMmRDYF	Message buffer ready bit
0	The message buffer can be written by software. The CAN Controller cannot write to the message buffer.
1	Writing the message buffer by software is ignored (except a write access to the FCNnMmRDYF, FCNnMmTRQF, FCNnMmDTNF, and FCNnMmMOWF). The CAN Controller can write to the message buffer.

## (b) FCNnMmCTL write

15	14	13	12	11	10	9	8
0	FCNnMm SENH	0	0	FCNnMm SEIE	FCNnMm SEDN	FCNnMm SETR	FCNnMm SERY
7	6	5	4	3	2	1	0

FCNnMmSENH	FCNnMmCLNH	Setting of FCNnMmNHMF bit
0	1	FCNnMmNHMF is cleared to 0.
1 0		FCNnMmNHMF is set to 1.
Other that	an above	FCNnMmNHMF is not changed.

FCNnMmCLMW	Setting of FCNnMmMOWF bit
0	FCNnMmMOWF is not changed.
1	FCNnMmMOWF is cleared to 0.

FCNnMmSEIE	FCNnMmCLIE	Setting of FCNnMmIENF bit
0	1	IE is cleared to 0.
1	0	IE is set to 1.
Other that	an above	IE is not changed.

FCNnMmSEDN	FCNnMmCLDN	Setting of FCNnMmDTNF bit					
0	1	FCNnMmDTNF is cleared to 0.					
1	0	FCNnMmDTNF is set to 1.					
Other tha	an above	FCNnMmDTNF is not changed.					

Note If FCNnMmDTNF is cleared by the finish of ID field receiving, the message buffer participates in the search to store the receiving frame.

FCNnMmSETR	FCNnMmCLTR	Setting of FCNnMmTRQF bit				
0	1	FCNnMmTRQF is cleared to 0.				
1 0		FCNnMmTRQF is set to 1.				
Other that	an above	FCNnMmTRQF is not changed.				

FCNnMmSERY	FCNnMmCLRY	Setting of FCNnMmRDYF bit					
0	1	FCNnMmRDYF is cleared to 0.					
1	0	FCNnMmRDYF is set to 1.					
Other that	an above	FCNnMmRDYF is not changed.					

- Cautions 1. Set FCNnMmIENF and FCNnMmRDYF always separately.
  - 2. Do not set FCNnMmDTNF to 1 by software. Be sure to write 0 to bit 10.
  - 3. Do not set FCNnMmTRQF and FCNnMmRDYF to 1 at the same time. Set FCNnMmRDYF = 1 before setting FCNnMmTRQF = 1.
  - 4. Do not clear FCNnMmRDYF to "0" during message transmission. Follow the transmission abort process about clearing FCNnMmRDYF for redefinition of the message buffer.
  - 5. Clearing of FCNnMmRDYF may take some time, depending on activity of the CAN Controller. Repeat the clearing access, until reading of FCNnMmRDYF confirms that the bit is cleared.
  - 6. Be sure that FCNnMmRDYF is cleared before writing to the other message buffer registers, by checking the status of FCNnMmRDYF.

#### 18.8 CAN Controller Initialization

#### 18.8.1 Initialization of CAN Controller

Controller operation is enabled.

Before the CAN Controller operation is enabled, the CAN channel clock  $T_{CANCH}$  needs to be determined by setting FCNnGMCSPRE.FCNnGMCSPRSC[3:0] by software. Do not change the setting of the CAN channel clock  $T_{CANCH}$  after CAN

The CAN Controller is enabled by setting FCNnGMCLCTL.FCNnGMCLPWOM.

For the procedure of initializing the CAN Controller, refer to 18.16 "Operation of the CAN Controller" on page 999.

#### 18.8.2 Initialization of message buffer

After the CAN Controller is enabled, the message buffers contain undefined values. A minimum initialization for all the message buffers, even for those not used in the application, is necessary before switching the CAN Controller from the initialization mode to one of the operation modes.

- Clear FCNnMmRDYF, FCNnMmTRQF, and FCNnMmDTNF of the FCNnMmCTL registers to 0.
- Clear all FCNnMmSTRB.FCNnMmSSAM to 0.

#### 18.8.3 Redefinition of message buffer

Redefining a message buffer means changing the ID and control information of the message buffer while a message is being received or transmitted, without affecting other transmission/reception operations.

#### (1) To redefine message buffer in initialization mode

Place the CAN Controller in the initialization mode once and then change the ID and control information of the message buffer in the initialization mode. After changing the ID and control information, set the CAN Controller to an operation mode.

#### (2) To redefine message buffer during reception

Perform redefinition as shown in *Figure 18-20 "Message buffer redefinition during reception"*.

#### (3) To redefine message buffer during transmission

To rewrite the contents of a transmit message buffer to which a transmission request has been set, perform transmission abort processing (see and 2 "Transmission abort process except for ABT transmission in normal operation mode with automatic block transmission (ABT)" on page 980). Confirm that transmission has been aborted or completed, and then redefine the message buffer. After redefining the transmit message buffer, set a transmission request using the procedure described below. When setting a transmission request to a message buffer that has been redefined without aborting the transmission in progress, however, the 1-bit wait time is not necessary.






Figure 18-6 Setting transmission request (FCNnMmCTL.FCNnMmTRQF) to transmit message buffer after redefinition

#### **Cautions**

- 1. When a message is received, reception filtering is performed in accordance with the ID and mask set to each receive message buffer. If the procedure in Figure 18-20 "Message buffer redefinition during reception" on page 1003 is not observed, the contents of the message buffer after it has been redefined may contradict the result of reception (result of reception filtering). If this happens, check that the ID and IDE received first and stored in the message buffer following redefinition are those stored after the message buffer has been redefined. If no ID and IDE are stored after redefinition, redefine the message buffer again.
- 2. When a message is transmitted, the transmission priority is checked in accordance with the ID, IDE, and FCNnMmSTRB.FCNnMmSSRT set to each transmit message buffer to which a transmission request was set. The transmit message buffer having the highest priority is selected for transmission. If the procedure in Figure 18-6 "Setting transmission request (FCNnMmCTL.FCNnMmTRQF) to transmit message buffer after redefinition" on page 963 is not observed, a message with an ID not having the highest priority may be transmitted after redefinition.

### 18.8.4 Transition from initialization mode to operation mode

The CAN Controller can be switched to the following operation modes.

- · Normal operation mode
- Normal operation mode with ABT
- · Receive-only mode
- Single-shot mode
- · Self-test mode




Figure 18-7 Transition to operation modes

**Note** In the figure above following abbreviations are used:

- MDOF = FCNnCMCLCTL.FCNnCMCLMDOF[2:0]
- PWOM = FCNnGMCLCTL.FCNnGMCLPWOM
- SESD = FCNnGMCLCTL.FCNnGMCLSESD

The transition from the initialization mode to an operation mode is controlled by the bit string FCNnCM.FCNnCMCLMDOF[2:0].

Changing from one operation mode into another requires shifting to the initialization mode in between. Do not change one operation mode to another directly; otherwise the operation will not be guaranteed.

Requests for transition from an operation mode to the initialization mode are held pending when the CAN bus is not in the interframe space (i.e., frame reception or transmission is in progress), and the CAN Controller enters the initialization mode at the first bit in the interframe space (the values of the FCNnCMCLCTL.FCNnCMCLMDOF[2:0] are changed to  $000_{\rm B}$ ). After issuing a request to change the mode to the initialization mode, read FCNnCMCLCTL.FCNnCMCLMDOF[2:0] until their value becomes  $000_{\rm B}$  to confirm that the channel has entered the initialization mode (see *Figure 18-17 "Re-initialization without Software Reset function" on page 1000*).

# 18.9 Message Reception

#### 18.9.1 Message reception

In all the operation modes, the complete message buffer area is analyzed to find a suitable buffer to store a newly received message. All message buffers satisfying the following conditions are included in that evaluation (RX-search process).

- Used as a message buffer (FCNnMmSTRB.FCNnMmSSAM = 1.)
- Set as a receive message buffer (FCNnMmSTRB.FCNnMmSSMT[3:0] = 0001<sub>B</sub> to 1001<sub>B</sub>.)
- Ready for reception (FCNnMmCTL.FCNnMmRDYF = 1.)

When two or more message buffers of the CAN Controller are found to be able to receive a message, the message is stored according to the priority explained below. The message is always stored in the message buffer with the highest priority, not in a message buffer with a low priority. For example, when an unmasked receive message buffer and a receive message buffer linked to mask 1 have the same ID, the received message is not stored in the message buffer linked to mask 1, even if that message buffer has not received a message and a message has already been received in the unmasked receive message buffer. In other words, when a condition has been set in two or more message buffers with different priorities, the message buffer with the highest priority always stores the message; the message is not stored in message buffers with a lower priority. This also applies when the message buffer with the highest priority is unable to store a message (i.e., when FCNnMmCTL.FCNnMmDTNF = 1 indicating that a message has already been received, but rewriting is disabled because FCNnMmSTRB.FCNnMmSSOW = 0). In this case, the message is not actually stored in the candidate message buffer with the highest priority, but neither is it stored in a message buffer with a lower priority.

Table 18-20 MBRB priorities

Priority	Storing condition if same ID is set							
1 (high)	Unmasked message buffer	FCNnMmDTNF = 0						
		FCNnMmDTNF = 1 and FCNnMmSSOW = 1						
2	Message buffer linked to mask 1	FCNnMmDTNF = 0						
		FCNnMmDTNF = 1 and FCNnMmSSOW = 1						
3	Message buffer linked to mask 2	FCNnMmDTNF = 0						
		FCNnMmDTNF = 1 and FCNnMmSSOW = 1						
9 (low)	Message buffer linked to mask 8	FCNnMmDTNF = 0						
		FCNnMmDTNF = 1 and FCNnMmSSOWt = 1						

#### 18.9.2 Receive data read

To keep data consistency when reading CAN Controller message buffers, perform the data reading according to Figure 18-34 "Reception via interrupt (using FCNnCMLISTR register)" on page 1019 to Figure 18-37 "Reception via software polling" on page 1023.

During message reception, the CAN Controller sets FCNnMmCTL.FCNnMmDTNF two times: at the beginning of the storage process of data to the message buffer, and again at the end of this storage process. During this storage process, FCNnMmCTL.FCNnMmMUCF of the message buffer is set (refer to Figure 18-8 "FCNnMmCTL.FCNnMmDTNF and FCNnMmCTL.FCNnMmMUCF bit setting period (for standard ID format)").

The receive history list is also updated just before the storage process. In addition, during storage process (FCNnMmCTL.FCNnMmMUCF = 1), FCNnMmCTL.FCNnMmRDYF of the message buffer is locked to avoid any coincidental data write by CPU. Note that the storage process may be disturbed (delayed) when the CPU accesses the message buffer.




Figure 18-8 FCNnMmCTL.FCNnMmDTNF and FCNnMmCTL.FCNnMmMUCF bit setting period (for standard ID format)

Note If a message shall be stored in a message buffer, the FCNnMmDTNF bit of this buffer must be cleared before the Message Search Process is started, i.e., right after the ID of the frame is on the bus. In worst case, this happens 15 CAN bits after EOF of the previous frame. Consider to use more than one Message Buffer for reception of a frame, if CAN frames are appearing back-to-back on the bus and none shall be lost.

CAN Controller (FCN)

### 18.9.3 Receive history list function

The receive history list (RHL) function records in the receive history list the number of the receive message buffer in which each data frame or remote frame was received and stored. The RHL consists of storage elements equivalent to up to 23 messages (on 32 message buffer CAN Controller), 47 messages (on 64 message buffer CAN Controller) or up to 95 messages (on 128 message buffer CAN Controller), the last in-message pointer FCNnCMLISSLR[7:0] with the corresponding FCNnCMLISTR register and the receive history list get pointer FCNnCMRGSSPT with the corresponding FCNnCMRGRX register.

The RHL is undefined immediately after the transition of the CAN Controller from the initialization mode to one of the operation modes.

The FCNnCMLISTR register holds the contents of the RHL element indicated by the value of the FCNnCMLISTR.FCNnCMLISSLR[7:0] pointer minus 1. By reading the FCNnCMLISTR register, therefore, the number of the message buffer that received and stored a data frame or remote frame first can be checked. The FCNnCMLISSLR[7:0] pointer is utilized as a write pointer that indicates to what part of the RHL a message buffer number is recorded. Any time a data frame or remote frame is received and stored, the corresponding message buffer number is recorded to the RHL element indicated by the FCNnCMLISSLR[7:0] pointer. Each time recording to the RHL has been completed, the FCNnCMLISSLR[7:0] pointer is automatically incremented. In this way, the number of the message buffer that has received and stored a frame will be recorded chronologically.

For message buffers, where the flag FCNnMmCTL.FCNnMmNHMF is set, no entry in the history lists is recorded.

The FCNnCMRGRX.FCNnCMRGSSPT pointer is utilized as a read pointer that reads a recorded message buffer number from the RHL. This pointer indicates the first RHL element that the CPU has not read yet. By reading the FCNnCMRGRX register by software, the number of a message buffer that has received and stored a data frame or remote frame can be read. Each time a message buffer number is read from the FCNnCMRGRX register, the FCNnCMRGSSPT pointer is automatically incremented.

If the value of the FCNnCMRGRX.FCNnCMRGSSPT pointer matches the value of the FCNnCMLISTR.FCNnCMLISSLR[7:0] pointer, FCNnCMRGRX.FCNnCMRGSSPM (receive history list pointer match) is set to 1. This indicates that no message buffer number that has not been read remains in the RHL. If a new message buffer number is recorded, the FCNnCMLISSLR[7:0] pointer is incremented and because its value no longer matches the value of the FCNnCMRGSSPT pointer, FCNnCMRGSSPM is cleared. In other words, the numbers of the unread message buffers exist in the RHL.

If the FCNnCMLISTR.FCNnCMLISSLR[7:0] pointer is incremented and matches the value of the FCNnCMRGRX.FCNnCMRGSSPT pointer minus 1, FCNnCMRGRX.FCNnCMRGRVFF (receive history list overflow) is set to 1. This indicates that the RHL is full of numbers of message buffers that have not been read. When further message reception and storing occur, the last recorded message buffer number is overwritten by the number of the message buffer that received and stored the newly received message. In this case, after FCNnCMRGRVFF has been set (1), the recorded message buffer numbers in the RHL do not completely reflect the chronological order. However messages itself are not lost and can be located by CPU search in message buffer memory with the help of FCNnMmCTL.FCNnMmDTNF, or by reading the global registers FCNnDNBMRX[3:0].

#### Caution

If the history list is in the overflow condition (FCNnCMRGRX.FCNnCMRGRVFF is set), reading the history list contents is still possible, until the history list is empty (indicated by FCNnCMRGRX.FCNnCMRGSSPM flag set). Nevertheless, the history list remains in the overflow condition, until FCNnCMRGRVFF is cleared by software. If FCNnCMRGRVFF is not cleared, the FCNnCMRGSSPM flag will also not be updated (cleared) upon a message storage of newly received frame. This may lead to the situation, that FCNnCMRGSSPM indicates an empty history list, although a reception has taken place, while the history list is in the overflow state (FCNnCMRGRVFF and FCNnCMRGSSPM are set).

As long as the RHL still has free entries, the sequence of occurrence is maintained. If more receptions occur without reading the RHL by the host processor, complete sequence of receptions can not be recovered.




Figure 18-9 Receive history list

#### 18.9.4 Mask function

For any message buffer, which is used for reception, the assignment to one of eight global reception masks (or no mask) can be selected.

By using the mask function, the message ID comparison can be reduced by masked bits, herewith allowing the reception of several different IDs into one buffer.

While the mask function is in effect, an identifier bit that is defined to be 1 by a mask in the received message is not compared with the corresponding identifier bit in the message buffer.

However, this comparison is performed for any bit whose value is defined as 0 by the mask.

For example, let us assume that all messages that have a standard-format ID, in which bits ID27 to ID25 are 0 and bits ID24 and ID22 are 1, are to be stored in message buffer 14. The procedure for this example is shown below.

#### (1) Identifier to be stored in message buffer

ID28	ID27	ID26	ID25	ID24	ID23	ID22	ID21	ID20	ID19	ID18
Х	0	0	0	1	Х	1	Х	Х	Х	Х
ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10	ID9	ID8	ID7
х	х	х	х	х	х	х	x	Х	х	х
ID6	X ID5	X ID4	X ID3	X ID2	X ID1	X ID0	х	х	х	х

#### (2) Identifier to be configured in message buffer 14 (example) (using FCNnCM14MID0W register)

ID28	ID27	ID26	ID25	ID24	ID23	ID22	ID21	ID20	ID19	ID18
Х	0	0	0	1	Х	1	Х	Х	Х	Х
ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10	ID9	ID8	ID7
Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х
ID6	ID5	ID4	ID3	ID2	ID1	ID0				
Х	Х	Х	Х	Х	Х	Х				

- Notes 1. ID with the ID27 to ID25 bits cleared to 0 and the ID24 and ID22 bits set to 1 is registered (initialized) to message buffer 14. Other bits of ID can be set to any value (x), because they are going to be masked.
  - 2. Message buffer 14 is set as a standard format identifier that is linked to mask 1 (FCNnMmSTRB.FCNnMmSSMT[3:0] =  $0010_{\text{R}}$ ).

# Mask setting for CAN Controller 1 (mask 1) (example) (using CAN1 address mask 1 register FCNnCMMKCTL01W)

#### FNCnCMMKSSID[..]

IE	28	ID27	ID26	ID25	ID24	ID23	ID22	ID21	ID20	ID19	ID18
	1	0	0	0	0	1	0	1	1	1	1
ID	)17	ID16	ID15	ID14	ID13	ID12	ID11	ID10	ID9	ID8	ID7
	1	1	1	1	1	1	1	1	1	1	1
II	D6	ID5	ID4	ID3	ID2	ID1	ID0				
	1	1	1	1	1	1	1				

1: Not compared (masked)

0: Compared

FCNnCMMKSSID[27:24] and FCNnCMMKSSID[22] are cleared to 0, and FCNnCMMKSSID[28], FCNnCMMKSSID[23], and FCNnCMMKSSID[21:0] are set to 1.

CAN Controller (FCN)

#### 18.9.5 Multi buffer receive block function

The multi buffer receive block (MBRB) function is used to store a block of data in two or more message buffers sequentially with no CPU interaction, by setting the same ID to two or more message buffers with the same message buffer type. These message buffers can be allocated anywhere in the message buffer memory, they do not even have to follow each other adjacently.

Suppose, for example, the same message buffer type is set to 10 message buffers, message buffers 10 to 19, and the same ID is set to each message buffer. If the first message whose ID matches an ID of the message buffers is received, it is stored in message buffer 10. At this point, FCNnMmCTL.FCNnMmDTNF of message buffer 10 is set, prohibiting overwriting the message buffer when subsequent messages are received.

When the next message with a matching ID is received, it is received and stored in message buffer 11. Each time a message with a matching ID is received, it is sequentially (in the ascending order) stored in message buffers 12, 13, and so on. Even when a data block consisting of multiple messages is received, the messages can be stored and received without overwriting the previously received matching-ID data.

Whether a data block has been received and stored can be checked by setting FCNnMmCTL.FCNnMmIENF of each message buffer. For example, if a data block consists of k messages, k message buffers are initialized for reception of the data block. FCNnMmIENF in message buffers 0 to (k-2) is cleared to 0 (interrupts disabled), and FCNnMmIENF in message buffer k-1 is set to 1 (interrupts enabled). In this case, a reception completion interrupt occurs when a message has been received and stored in message buffer k-1, indicating that MBRB has become full. Alternatively, by clearing FCNnMmIENF of message buffers 0 to (k-3) and setting FCNnMmIENF of message buffer k-2, a warning that MBRB is about to overflow can be issued.

The basic conditions of storing receive data in each message buffer for the MBRB are the same as the conditions of storing data in a single message buffer.

#### Cautions

Chapter 18

- MBRB can be configured for each of the same message buffer types.
   Therefore, even if a message buffer of another MBRB whose ID matches but whose message buffer type is different has a vacancy, the received message is not stored in that message buffer, but instead discarded.
- 2. MBRB does not have a ring buffer structure. Therefore, after a message is stored in the message buffer having the highest number in the MBRB configuration, a newly received message will not be stored in the message buffer having the lowest message buffer number.
- 3. MBRB operates based on the reception and storage conditions; there are no settings dedicated to MBRB, such as function enable bits. By setting the same message buffer type and ID to two or more message buffers, MBRB is automatically configured.
- 4. With MBRB, "matching ID" means "matching ID after mask". Even if the ID set to each message buffer is not the same, if the ID that is masked by the mask register matches, it is considered a matching ID and the buffer that has this ID is treated as the storage destination of a message.
- 5. The priority between MBRBs is mentioned in the table *Table 18-20 "MBRB priorities"*.

### 18.9.6 Remote frame reception

In all the operation modes, when a remote frame is received, the message buffer that is to store the remote frame is searched from all the message buffers satisfying the following conditions (1 and 2, condition 1 has priority on reception acceptance). If condition 1 is not fulfilled, the remaining message buffers are scanned, whether condition 2 could be fulfilled.

Condition 1:

Set as a transmit message buffer (FCNnMmSTRB.FCNnMmSSMT[3:0] = 0000<sub>B</sub>)

- Used as a message buffer (FCNnMmSTRB.FCNnMmSSAM = 1.)
- Ready for reception (FCNnMmCTL.FCNnMmRDYF = 1.)
- Set to data frame message type (FCNnMmSTRB.FCNnMmSSRT = 0.)
- Transmission request is not set.
   (FCNnMmCTL.FCNnMmTRQF = 0.)
- Condition 2:

Set as a receive message buffer (FCNnMmSTRB.FCNnMmSSMT[3:0] = 0001<sub>B</sub> ... 1001<sub>B</sub>)

- Used as a message buffer (FCNnMmSTRB.FCNnMmSSAM = 1.)
- Ready for reception (FCNnMmCTL.FCNnMmRDYF = 1.)
- Set to remote frame message type (FCNnMmSTRB.FCNnMmSSRT = 1.)
- Buffer is ready to store a message
   (FCNnMmCTL.FCNnMmDTNF = 0, or FCNnMmSTRB.FCNnMmSSOW
   = 1 with FCNnMmCTL.FCNnMmDTNF = 1).

Upon acceptance of a remote frame, the following actions are executed if the ID of the received remote frame matches the ID of a message buffer that satisfies the above conditions.

- The FCNnMmDTLG[3:0] bit string in the FCNnMmDTLGB register store the received DLC value.
- The FCNnMmDAT0B to FCNnMmDAT7B registers in the data area are not updated (data before reception is saved).
- FCNnMmCTL.FCNnMmDTNF is set to 1.
- FCNnCMISCTL.FCNnCMISITSF1 is set to 1 (if FCNnMmCTL.FCNnMmIENF of the message buffer that receives and stores the frame is set to 1).
- The receive completion interrupt (INTCnREC) is output (if FCNnMmCTL. FCNnMmIENF of the message buffer that receives and stores the frame is set to 1 and if FCNnCMIECTL.FCNnCMIESEIE1 is set to 1).
- The message buffer number is recorded in the receive history list, if the flag FCNnMmCTL.FCNnMmNHMF is not set.

#### Caution

When a transmit message buffer is found for receiving and storing a remote frame, overwrite control by FCNnMmSTRB.FCNnMmSSOW of the message buffer and FCNnMmCTL.FCNnMmDTNF are not checked. The setting of FCNnMmSSOW is ignored, and FCNnMmDTNF is set in any case.

- Notes 1. If more than one transmit message buffer has the same ID and the ID of the received remote frame matches that ID, the remote frame is stored in the transmit message buffer with the lowest message buffer number.
  - 2. If transmit and receive message buffers are found, which could receive a remote frame matching with its ID, either masked or unmasked, the remote frame is stored in the transmit message buffer.
  - 3. If several receive message buffers would match for reception for a remote frame, the reception priority is identical as for a data frame.
  - 4. If a receive message buffer is found to match for a remote frame reception, and selected for storage, but this receive message buffer does not allow the storage, because FCNnMmDTNF is set, and FCNnMmSSOW is not set, the remote frame is not stored at all.

# 18.10 Message Transmission

## 18.10.1 Message transmission

A message buffer with its FCNnMmCTL.FCNnMmTRQF bit set to 1 participates in the search for the most high-prioritized message when the following conditions are fulfilled. This behavior is valid for all operational modes.

- Used as a message buffer (FCNnMmSTRB.FCNnMmSSAM = 1.)
- Set as a transmit message buffer (FCNnMmSTRB.FCNnMmSSMT[3:0] = 0000<sub>B</sub>.)
- Ready for transmission (FCNnMmCTL.FCNnMmRDYF = 1.)

The CAN bus is a multi-master communication system. In a system like this, the priority of message transmission is determined based on message identifiers (IDs). To facilitate transmission processing by software when there are several messages awaiting transmission, the CAN Controller uses hardware to check the ID of the message with the highest priority and automatically identifies that message. This eliminates the need for software-based priority control.

Transmission priority is controlled by the identifier (ID).




Figure 18-10 Message processing example

After the transmit message search, the transmit message with the highest priority of the transmit message buffers that have a pending transmission request (message buffers with the FCNnMmCTL.FCNnMmTRQF bit set to 1 in advance) is transmitted.

If a new transmission request is set, the transmit message buffer with the new transmission request is compared with the transmit message buffer with a pending transmission request. If the new transmission request has a higher priority, it is transmitted, unless transmission of a message with a low priority has already started. If transmission of a message with a low priority has already started, however, the new transmission request is transmitted later. To solve this priority inversion effect, the software can perform a transmission abort request for the lower priority message. The highest priority is determined according to the following rules.

Priority	Conditions	Description
1 (high)	Value of first 11 bits of ID [ID28 to ID18]:	The message frame with the lowest value represented by the first 11 bits of the ID is transmitted first. If the value of an 11-bit standard ID is equal to or smaller than the first 11 bits of a 29-bit extended ID, the 11-bit standard ID has a higher priority than a message frame with a 29-bit extended ID.
2	Frame type	A data frame with an 11-bit standard ID (FCNnMmSTRB.FCNnMmSSRT cleared to 0) has a higher priority than a remote frame with a standard ID and a message frame with an extended ID.
3	ID type	A message frame with a standard ID (message buffer identifier register FCNnMmMID bit FCNnMmSSIE is cleared to 0) has a higher priority than a message frame with an extended ID.
4	Value of lower 18 bits of ID [ID17 to ID0]:	If one or more transmission-pending extended ID message frame has equal values in the first 11 bits of the ID and the same frame type (equal FCNnMmSTRB.FCNnMmSSRT bit values), the message frame with the lowest value in the lower 18 bits of its extended ID is transmitted first.
5 (low)	Message buffer number	If two or more message buffers request transmission of message frames with the same ID, the message from the message buffer with the lowest message buffer number is transmitted first.

 If the automatic block transmission request bit FCNnGMABCTL.FCNnGMABABTT is set to 1 in the normal operation mode with ABT, FCNnMmCTL.FCNnMmTRQF is set to 1 only for one message buffer in the ABT message buffer group.

If the ABT mode was triggered by FCNnGMABCTL.FCNnGMABSEAT = 1, one FCNnMmCTL.FCNnMmTRQF is set to 1 in the ABT area (buffer 0 through 7). Beyond this transmit request, the application can request transmissions (set FCNnMmTRQF to 1) for other TX-message buffers that do not belong to the ABT area. In that case an interval arbitration process (TX-search) evaluates all TX-message buffers with FCNnMmTRQF set to 1 and chooses the message buffer that contains the highest prioritized identifier for the next transmission. If there are 2 or more identifiers that have the highest priority (i.e. identical identifiers), the message located at the lowest message buffer number is transmitted at first.

Upon successful transmission of a message frame, the following operations are performed.

- The FCNnMmCTL.FCNnMmTRQF flag of the corresponding transmit message buffer is automatically cleared to 0.
- The transmission completion status bit FCNnCMISCTL.FCNnCMISITSF0 is set to 1 (if the interrupt enable bit FCNnMmIENF of the corresponding transmit message buffer is set to 1).
- An interrupt request signal INTCnTRX is output (if FCNnCMIECTL.FCNnCMIESEIE0 is set to 1 and if the interrupt enable bit FCNnMmIENF of the corresponding transmit message buffer is set to 1).
- 2. When changing the contents of a transmit buffer, the FCNnMmCTL.FCNnMmRDYF flag of this buffer must be cleared before updating the buffer contents. As during internal transfer actions, the FCNnMmRDYF flag may be locked temporarily, the status of FCNnMmRDYF must be checked by software, after changing it.

CAN Controller (FCN)

# 18.10.2 Transmit history list function

The transmit history list (THL) function records in the transmit history list the number of the transmit message buffer from which data or remote frames have been were sent. The THL consists of storage elements equivalent to up to 7 messages (on 32 message buffer CAN Controller), 15 messages (on 64 message buffer CAN Controller) or up to 31 messages (on 128 message buffer CAN Controller), the last out-message pointer FCNnCMLOSTR[7:0] with the corresponding FCNnCMLOSTR register, and the transmit history list get pointer FCNnCMTGSSPT[7:0] with the corresponding FCNnCMTGTX register.

The THL is undefined immediately after the transition of the CAN Controller from the initialization mode to one of the operation modes.

The FCNnCMLOSTR register holds the contents of the THL element indicated by the value of the FCNnCMLOSTR.FCNnCMLOSTR[7:0] pointer minus 1. By reading the FCNnCMLOSTR register, therefore, the number of the message buffer that transmitted a data frame or remote frame first can be checked. The FCNnCMLOSTR[7:0] pointer is utilized as a write pointer that indicates to what part of the THL a message buffer number is recorded. Any time a data frame or remote frame is transmitted, the corresponding message buffer number is recorded to the THL element indicated by the FCNnCMLOSTR[7:0] pointer. Each time recording to the THL has been completed, the FCNnCMLOSTR[7:0] pointer is automatically incremented. In this way, the number of the message buffer that has received and stored a frame will be recorded chronologically.

For message buffers, where the flag FCNnMmCTL.FCNnMmNHMF is set, no entry in the history lists is recorded.

The FCNnCMTGTX.FCNnCMTGSSPT[7:0] pointer is utilized as a read pointer that reads a recorded message buffer number from the THL. This pointer indicates the first THL element that the CPU has not yet read. By reading the FCNnCMTGTX register by software, the number of a message buffer that has completed transmission can be read. Each time a message buffer number is read from the FCNnCMTGTX register, the FCNnCMTGSSPT[7:0] pointer is automatically incremented.

If the value of the FCNnCMTGTX.FCNnCMTGSSPT[7:0] pointer matches the value of the FCNnCMLOSTR.FCNnCMLOSTR[7:0] pointer, FCNnCMTGTX.FCNnCMTGSSPM (transmit history list pointer match) is set to 1. This indicates that no message buffer numbers that have not been read remain in the THL. If a new message buffer number is recorded, the FCNnCMLOSTR[7:0] pointer is incremented and because its value no longer matches the value of the FCNnCMTGSSPT[7:0] pointer, FCNnCMTGSSPM is cleared. In other words, the numbers of the unread message buffers exist in the THL.

If the FCNnCMLOSTR.FCNnCMLOSTR[7:0] pointer is incremented and matches the value of the FCNnCMTGTX.FCNnCMTGSSPT[7:0] pointer minus 1, FCNnCMTGTX.FCNnCMTGTVFF (transmit history list overflow) is set to 1. This indicates that the THL is full of message buffer numbers that have not been read. If a new message is received and stored, the message buffer number recorded last is overwritten by the message buffer number that transmitted its message afterwards. In this case, after FCNnCMTGTVFF has been set (1), therefore, the recorded message buffer numbers in the THL do not completely reflect the chronological order. However the other transmitted messages can be found by a CPU search applied to all transmit message buffers unless the CPU has not overwritten a transmit object in one of these buffers beforehand. In total up to six transmission completions can occur without overflowing the THL.

Caution

If the history list is in the overflow condition (FCNnCMTGTX.FCNnCMTGTVFF is set), reading the history list contents is still possible, until the history list is empty (indicated by FCNnCMTGTX.FCNnCMTGSSPM flag set).

Nevertheless, the history list remains in the overflow condition, until FCNnCMTGTVFF is cleared by software. If FCNnCMTGTVFF is not cleared, the FCNnCMTGTX.FCNnCMTGSSPM flag will also not be updated (cleared) upon successful transmission of a new message. This may lead to the situation, that FCNnCMTGSSPM indicates an empty history list, although a successful transmission has taken place, while the history list is in the overflow state (FCNnCMTGTVFF and FCNnCMTGSSPM are set).




Figure 18-11 Transmit history list

# 18.10.3 Automatic block transmission (ABT)

The automatic block transmission (ABT) function is used to transmit two or more data frames successively with no CPU interaction. The maximum number of transmit message buffers assigned to the ABT function is 8 (for 32 message buffer CAN Controller), 16 (for 64 message buffer CAN Controller) or 32 (for 128 message buffer CAN Controller), always located in the lowest message buffers.

By setting FCNnCM.FCNnCMCLMDOF[2:0] to  $010_{\rm B}$ , "normal operation mode with automatic block transmission function" (hereafter referred to as ABT mode) can be selected.

To issue an ABT transmission request, define the message buffers by software first. Set FCNnMmSTRB.FCNnMmSSAM = 1 in all the message buffers used for ABT, and define all the buffers as transmit message buffers by setting the FCNnMmSTRB.FCNnMmSSMT[3:0] bits to  $0000_B$ . Be sure to set the same ID for the message buffers for ABT even when that ID is being used for all the message buffers. To use two or more IDs, set the ID of each message buffer by using the FCNnMmMID0H and FCNnMmMID1H or FCNnMmMID0W registers. Set the CAN Controller message buffer data bytes registers before issuing a transmission request for the ABT function.

After initialization of message buffers for ABT is finished, FCNnMmCTL.FCNnMmRDYF needs to be set to 1. In the ABT mode, FCNnMmCTL.FCNnMmTRQF does not have to be manipulated by software.

After the data for the ABT message buffers has been prepared, set FCNnGMABCTL.FCNnGMABSEAT = 1. Automatic block transmission is then started. When ABT is started, FCNnMmCTL.FCNnMmTRQF in the first message buffer (message buffer 0) is automatically set to 1. After transmission of the data of message buffer 0 is finished, the FCNnMmTRQF of the next message buffer, message buffer 1, is set automatically. In this way, transmission is executed successively.

A delay time can be inserted by program in the interval in which the transmission request FCNnMmCTL.FCNnMmTRQF is automatically set while successive transmission is being executed. The delay time to be inserted is defined by the FCNnGMADCTL register. The unit of the delay time is DBT (data bit time). DBT depends on the setting of the FCNnCMBRPRS and FCNnCMBTCTL registers.

Among transmit objects within the ABT-area, the priority of the transmission ID is not evaluated. The data of message buffers 0 to 7 are sequentially transmitted. When transmission of the data frame from message buffer 7 has been completed, FCNnGMABCTL.FCNnGMABABTT is automatically cleared to 0 and the ABT operation is finished.

If FCNnMmCTL.FCNnMmRDYF of an ABT message buffer is cleared during ABT, no data frame is transmitted from that buffer, ABT is stopped, and FCNnGMABCTL.FCNnGMABABTT is cleared. After that, transmission can be resumed from the message buffer where ABT stopped, by setting FCNnMmRDYF and FCNnGMABABTT to 1 by software. To not resume transmission from the message buffer where ABT stopped, the internal ABT engine can be reset by setting the FCNnGMABCTL.FCNnGMABCLRF bit to 1 while ABT mode is stopped and FCNnGMABABTT is cleared to 0. In this case, transmission is started from message buffer 0 if FCNnGMABCTL.FCNnGMABSEAC is cleared to 0 and then FFCNnGMABABTT is set to 1.

An interrupt can be used to check if data frames have been transmitted from all the message buffers for ABT. To do so, FCNnMmCTL.FCNnMmIENF of each message buffer except the last message buffer needs to be cleared (0).

If a transmit message buffer other than those used by the ABT function is assigned to a transmit message buffer, the message to be transmitted next is determined by the priority of the transmission ID of the ABT message buffer whose transmission is currently held pending and the transmission ID of the message buffers other than those used by the ABT function.

Transmission of a data frame from an ABT message buffer is not recorded in the transmit history list (THL).

#### Cautions

- Set FCNnGMABCTL.FCNnGMABSEAC = 1 while FCNnGMABCTL.FCNnGMABABTT is cleared to 0 in order to resume ABT operation at buffer No. 0. If FCNnGMABSEAC is set to 1 while FCNnGMABABTT is set to 1, the subsequent operation is not guaranteed.
- 2. If the automatic block transmission engine is cleared by setting FCNnGMABCTL.FCNnGMABSEAC = 1, FCNnGMABSEAC is automatically cleared immediately after the processing of the clearing request is completed.
- 3. Do not trigger automatic block transmission in the initialization mode. If FCNnGMABCTL.FCNnGMABSEAT is set in the initialization mode, the proper operation is not guaranteed after the mode is changed from the initialization mode to the ABT mode.
- 4. Do not set FCNnMmCTL.FCNnMmTRQF of the ABT message buffers to 1 by software in the normal operation mode with ABT. Otherwise, the operation is not guaranteed.
- 5. The FCNnGMADCTL register is used to set the delay time that is inserted in the period from completion of the preceding ABT message to setting of FCNnMmCTL.FCNnMmTRQF for the next ABT message when the transmission requests are set in the order of message numbers for each message for ABT that is successively transmitted in the ABT mode. The timing at which the messages are actually transmitted onto the CAN bus varies depending on the status of transmission from other stations and the status of the setting of the transmission request for messages other than the ABT messages.
- 6. If a transmission request is made for a message other than an ABT message and if no delay time is inserted in the interval in which transmission requests for ABT are automatically set (FCNnGMADCTL = 00<sub>H</sub>), messages other than ABT messages may be transmitted not depending on their priority compared to the priority of the ABT message.
- 7. Do not clear FCNnMmCTL.FCNnMmRDYF to 0 when FCNnGMABCTL.FCNnGMABABTT = 1.
- 8. If a message is received from another node while normal operation mode with ABT is active, the TX-message from the ABT-area may be transmitted with delay of one frame although FCNnGMADCTL register was set up with 00<sub>H</sub>.

CAN Controller (FCN)

# 18.10.4 Transmission abort process

# (1) Transmission abort process except for in normal operation mode with automatic block transmission (ABT)

The user can clear FCNnMmCTL.FCNnMmTRQF to 0 to abort a transmission request. FCNnMmTRQF will be cleared immediately if the abort was successful. Whether the transmission was successfully aborted or not can be checked using FCNnCMCLCTL.FCNnCMCLSSTS and the FCNnCMTGTX register, or the FCNnMmCTL.FCNnMmTCPF flag, which indicate the transmission status on the CAN bus (for details, refer to the processing in Figure 18-27 "Transmission abort processing (except normal operation mode with ABT)" on page 1011).

# (2) Transmission abort process except for ABT transmission in normal operation mode with automatic block transmission (ABT)

The user can clear FCNnGMABCTL.FCNnGMABABTT to 0 to abort a transmission request. After checking FCNnGMABABTT = 0, clear FCNnMmCTL.FCNnMmTRQF to 0. FCNnMmTRQF will be cleared immediately if the abort was successful. Whether the transmission was successfully aborted or not can be checked using FCNnCMCLCTL.FCNnCMCLSSTS and the FCNnCMTGTX register, or the FCNnMmCTL.FCNnMmTCPF flag, which indicate the transmission status on the CAN bus (for details, refer to the processing in Figure 18-28 "Transmission abort processing (normal operation mode with ABT) - Repeat option for aborted message" on page 1012).

# (3) Transmission abort process for ABT transmission in normal operation mode with automatic block transmission (ABT)

To abort ABT that is already started, clear FCNnGMABCTL.FCNnGMABCLAT to 0. In this case, FCNnGMABCTL.FCNnGMABABTT remains 1 if an ABT message is currently being transmitted and until the transmission is completed (successfully or not), and is cleared to 0 as soon as transmission is finished. This aborts ABT.

If the last transmission (before ABT) was successful, the normal operation mode with ABT is left with the internal ABT pointer pointing to the next message buffer to be transmitted.

In the case of an erroneous transmission, the position of the internal ABT pointer depends on the status of FCNnMmCTL.FCNnMmTRQF in the last transmitted message buffer. If FCNnMmTRQF is set to 1 when clearing FCNnGMABCTL.FCNnGMABABTT is requested, the internal ABT pointer points to the last transmitted message buffer (for details, refer to the process in Figure 18-29 "Transmission abort processing (normal operation mode with ABT) - No repetition option for aborted message" on page 1013). If FCNnMmTRQF is cleared to 0 when clearing FCNnGMABABTT is requested, the internal ABT pointer is incremented (+1) and points to the next message buffer in the ABT area (for details, refer to the process in Figure 18-30 "ABT transmission request abort processing (normal operation mode with ABT)" on page 1014).

Caution

Be sure to abort ABT by clearing FCNnGMABCTL.FCNnGMABCLAT to 0. The operation is not guaranteed if aborting transmission is requested by clearing FCNnMmCTL.FCNnMmRDYF.

When the normal operation mode with ABT is resumed after ABT has been aborted and FCNnGMABCTL.FCNnGMABSEAT is set to 1, the next ABT message buffer to be transmitted can be determined from the following table.

Status of FCNnMmCTL. FCNnMmTRQF of ABT message buffer	Abort after successful transmission	Abort after erroneous transmission
Set (1)	Next message buffer in the ABT area <sup>a</sup>	Same message buffer in the ABT area
Cleared (0)	Next message buffer in the ABT area <sup>a</sup>	Next message buffer in the ABT area <sup>a</sup>

The above resumption operation can be performed only if a message buffer ready for ABT exists in the ABT area. For example, an abort request that is issued while ABT of highest ABT message buffer is in progress is regarded as completion of ABT, rather than abort, if transmission of this message buffer has been successfully completed, even if FCNnGMABCTL.FCNnGMABABTT is cleared to 0. If FCNnMmCTL.FCNnMmRDYF in the next message buffer in the ABT area is cleared to 0, the internal ABT pointer is retained, but the resumption operation is not performed even if FCNnGMABABTT is set to 1, and ABT ends immediately.

### 18.10.5 Remote frame transmission

Remote frames can be transmitted only from transmit message buffers. Set whether a data frame or remote frame is transmitted via FCNnMmSTRB.FCNnMmSSRT. Setting FCNnMmSSRT = 1 sets remote frame transmission.

# 18.11 Power Saving Modes

## 18.11.1 CAN Controller sleep mode

The CAN Controller sleep mode can be used to set the CAN Controller to stand-by mode in order to reduce power consumption. The CAN Controller can enter the sleep mode from all operation modes. Release of the sleep mode returns the CAN Controller to exactly the same operation mode from which the sleep mode was entered.

In the sleep mode, the CAN Controller does not transmit messages, even when transmission requests are issued or pending.

## (1) Entering CAN Controller sleep mode

The CPU issues a CAN Controller sleep mode transition request by setting  $FCNnCMCLCTL.FCNnCMCLMDPF[1:0] = 01_B$ .

This transition request is acknowledged only under the following conditions.

- 1. The CAN Controller is already in one of the following operation modes
  - Normal operation mode
  - Normal operation mode with ABT
  - Receive-only mode
  - Single-shot mode
  - Self-test mode
  - CAN Controller stop mode in all the above operation modes
- 2. The CAN bus state is bus idle (the 4th bit in the interframe space is recessive).

If the CAN bus is fixed to dominant, the request for transition to the sleep mode is held pending. Also the transition from stop mode to sleep mode is independent of the CAN bus state.

3. No transmission request is pending.

If a sleep mode request is pending, and at the same time a message is received in a message box, the sleep mode request is not cancelled, but is executed right after message storage has been finished. This may result in CAN Controller being in sleep mode, while the CPU would execute the RX interrupt routine. Therefore, the interrupt routine must check the access to the message buffers as well as reception history list registers by using the FCNnGMCLSSMO flag, if sleep mode is used.

If any one of the conditions mentioned above is not met, the CAN Controller will operate as follows.

- If the sleep mode is requested from the initialization mode, the sleep mode transition request is ignored and the CAN Controller remains in the initialization mode.
- If the CAN bus state is not bus idle (i.e., the CAN bus state is either transmitting or receiving) when the sleep mode is requested in one of the operation modes, immediate transition to the sleep mode is not possible. In this case, the sleep mode transition request is held pending until the CAN bus state becomes bus idle (the 4th bit in the interframe space is recessive). In the time from the sleep mode request to successful transition, FCNnCMCLCTL.FCNnCMCLMDPF[1:0] remain 00<sub>B</sub>. When the channel has entered the sleep mode, the FCNnCMCLMDPF[1:0] bits are set to 01<sub>B</sub>.



 If a request for transition to the initialization mode and a request for transition to the sleep mode are made at the same time while the CAN Controller is in one of the operation modes, the request for the initialization mode is enabled. The CAN Controller enters the initialization mode at a predetermined timing. At this time, the sleep mode request is not held pending and is ignored.

 Even when initialization mode and sleep mode are not requested simultaneously (i.e the first request has not been granted while the second request is made), the request for initialization has priority over the sleep mode request. The sleep mode request is cancelled when the initialization mode is requested. When a pending request for initialization mode is present, a subsequent request for Sleep mode request is cancelled right at the point in time where it was submitted.

### (2) Status in CAN Controller sleep mode

The CAN Controller is in the following state after it enters the sleep mode:

- The CAN channel clock T<sub>CANCH</sub> is stopped and the power consumption is minimized.
- The function to detect the falling edge of the CAN Controller reception pin (CRXDn) remains in effect to wake up the CAN Controller from the CAN bus.
- To wake up the CAN Controller from the CPU, data can be set to FCNnCMCLCTL.FCNnCMCLMDPF[1:0], but nothing can be written to other CAN Controller registers or bits.
- The CAN Controller registers can be read, except for the FCNnCMLISTR, FCNnCMRGRX, FCNnCMLOSTR, and FCNnCMTGTX registers.
- The CAN Controller message buffer registers cannot be written or read.
- FCNnGMCLCTL.FCNnGMCLSSMO is cleared.
- · The registers FCNnDNBMRX cannot be read.
- A request for transition to the initialization mode is not acknowledged and is ignored.

### (3) Releasing CAN Controller sleep mode

The CAN Controller sleep mode is released by the following events:

- When the CPU sets 00<sub>B</sub> to FCNnCMCLCTL.FCNnCMCLMDPF[1:0]
- A falling edge at the CAN Controller reception pin CRXDn (i.e. the CAN bus level shifts from recessive to dominant)

#### Caution

Even if the falling edge belongs to the SOF of a receive message, this message will not be received and stored. If the CPU has turned off the clock supply to the CAN Controller while the CAN Controller was in sleep mode, even subsequently the sleep mode will not be released and FCNnCMCLMDPF[1:0] will remain 01<sub>B</sub> unless the clock to the CAN Controller is supplied again. In addition to this, the receive message will not be received after that.

After releasing the sleep mode, the CAN Controller returns to the operation mode from which the sleep mode was requested and FCNnCMCLCTL.FCNnCMCLCTL[1:0] must be reset by software to  $00_B$ . If the CAN Controller sleep mode is released by a change in the CAN bus state, FCNnCMISCTL.FCNnCMISITSF5 is set to 1, regardless of FCNnCMIECTL.FCNnCMIEINTF[6:0]. After the CAN Controller is released from the sleep mode, it participates in the CAN bus again by automatically detecting 11 consecutive recessive-level bits on the CAN bus. The user application has to wait until FCNnGMCLCTL.FCNnGMCLSSMO = 1, before accessing message buffers again.

When a request for transition to the initialization mode is made while the CAN Controller is in the sleep mode, that request is ignored; the CAN Controller has to be released from sleep mode by software first before entering the initialization mode.

#### Cautions

- Be aware that the release of sleep mode by CAN bus event, and thus the wake up interrupt may happen at any time, even right after requesting sleep mode, if a CAN bus event occurs.
- Always reset the FCNnCMCLCTL.FCNnCMCLMDPF[1:0] bits to 00<sub>B</sub>, when waking up from sleep mode, before accessing any other registers of the CAN Controller.
- **3.** Always clear the interrupt flag FCNnCMISCTL.FCNnCMISITSF5, when waking up from sleep mode.

# 18.11.2 CAN Controller stop mode

The CAN Controller stop mode can be used to set the CAN Controller to standby mode to reduce power consumption. The CAN Controller can enter the stop mode only from the sleep mode. Release of the stop mode puts the CAN Controller in the sleep mode.

The stop mode can only be released (entering sleep mode) by setting  $01_B$  to FCNnCMCLCTL.FCNnCMCLMDPF[1:0] and not by a change in the CAN bus state. No message is transmitted even when transmission requests are issued or pending.

### (1) Entering CAN Controller stop mode

A stop mode transition request is issued by setting 11<sub>B</sub> to FCNnCMCLCTL.FCNnCMCLMDPF[1:0].

A stop mode request is only acknowledged when the CAN Controller is in the sleep mode. In all other modes, the request is ignored.

#### Caution

To set the CAN Controller to the stop mode, it must be in the sleep mode first. To confirm that the CAN Controller is in the sleep mode, check that the FCNnCMCLCTL.FCNnCMCLMDPF[1:0] =  $01_B$ , and then request the stop mode. If a bus change occurs at the CAN Controller reception pin CRXDn while this process is being performed, the sleep mode is automatically released. In this case, the stop mode transition request cannot be acknowledged.

### (2) Status in CAN Controller stop mode

The CAN Controller is in the following state after it enters the stop mode.

- The CAN channel clock T<sub>CANCH</sub> is stopped and the power consumption is minimized.
- To wake up the CAN Controller from the CPU, data can be set to FCNnCMCLCTL.FCNnCMCLMDPF[1:0], but nothing can be written to other CAN Controller registers or bits.
- The CAN Controller registers can be read, except for the FCNnCMLISTR, FCNnCMRGRX, FCNnCMLOSTR, and FCNnCMTGTX registers.
- The CAN Controller message buffer registers cannot be written or read.
- FCNnGMCLCTL.FCNnGMCLSSMO is cleared.
- The registers FCNnDNBMRX cannot be read.
- An initialization mode transition request is not acknowledged and is ignored.

### (3) Releasing CAN Controller stop mode

The stop mode can only be released by writing  $01_B$  to FCNnCMCLCTL.FCNnCMCLMDPF[1:0]. After releasing the stop mode, the CAN Controller enters the sleep mode.

When the initialization mode is requested while the CAN Controller is in the stop mode, that request is ignored; the CPU has to release the stop mode and subsequently sleep mode before entering the initialization mode. It is impossible to enter the other operation mode directly from the stop mode not entering the sleep mode, that request is ignored.

CAN Controller (FCN)

## 18.11.3 Example of using power saving modes

In some application systems, it may be necessary to place the CPU in a power saving mode to reduce the power consumption. By using the power saving mode specific to the CAN Controller and the power saving mode specific to the CPU in combination, the CPU can be woken up from the power saving status by the CAN bus.

Here is an example for using the power saving modes.

- First, put the CAN Controller in the sleep mode (FCNnCMCLCTL.FCNnCMCLMDPF[1:0] = 01<sub>B</sub>).
  - After successfully confirming this state by reading back the sleep mode status, put the CPU in the power saving mode. Disable interrupts for the CPU, while processing additional tasks after the CAN Controller is in sleep mode, to avoid that the CAN Controller wakeup interrupt is acknowledged. If an edge transition from recessive to dominant is detected at the CAN Controller reception pin CRXDn in this status,
  - FCNnCMISCTL.FCNnCMISITSF5 in the CAN Controller is set to 1. If FCNnCNIECTL.FCNnCMIEINT5 is set to 1, a wakeup interrupt (INTCnWUP) is generated.
  - The CAN Controller is automatically released from sleep mode  $(FCNnCMCLMDPF[1:0] = 00_B)$  and returns to normal operation mode.
- The CPU, in response to INTCnWUP, can release its own power saving mode and return to normal operation mode.
  - To further reduce the power consumption of the CPU, the internal clock including that of the CAN Controller may be stopped. In this case, the operating clock supplied to the CAN Controller is stopped after the CAN Controller has been put in sleep mode. Then the CPU enters a power saving mode in which the clock supplied to the CPU is stopped.
- If an edge transition from recessive to dominant is detected at the CAN
  Controller reception pin CRXDn in this status, the CAN Controller can set
  FCNnCMISCTL.FCNnCMISITSF5 to 1 and generate the wakeup interrupt
  INTCnWUP even if it is not supplied with the clock.
- The other functions, however, do not operate, because clock supply to the CAN Controller is stopped, which remains in sleep mode.
- The CPU, in response to INTCnWUP,
  - releases its power saving mode,
  - resumes supply of the internal clocks including the clock to the CAN Controller - after the oscillation stabilization time has elapsed, and
  - starts instruction execution.
- The CAN Controller is immediately released from the sleep mode when clock supply is resumed, and returns to the normal operation mode (FCNnCMCLCTL.FCNnCMCLMDPF[1:0] = 00<sub>B</sub>).

# **18.12 Interrupt Function**

The CAN Controller provides 6 different interrupt sources.

The occurrence of these interrupt sources is stored in interrupt status registers. Four separate interrupt request signals are generated from the six interrupt sources. When an interrupt request signal that corresponds to two or more interrupt sources is generated, the interrupt sources can be identified by using an interrupt status register. After an interrupt source has occurred, the corresponding interrupt status bit must be cleared to 0 by software.

Table 18-21 List of CAN Controller interrupt sources

No.	Interrupt status bit FCNnCMISCTL.	Interrupt enable bit FCNnCMIECTL. a	Interrupt request signal	Interrupt source description
1	FCNnCMISITSF0	FCNnCMIESEIE0	INTCnTRX	Message frame successfully transmitted from message buffer m
2	FCNnCMISITSF1	FCNnCMIESEIE1	INTCnREC	Valid message frame reception in message buffer m
3	FCNnCMISITSF2	FCNnCMIESEIE2	INTCnERR	CAN Controller error state interrupt     This interrupt is generated when the transmission/reception error counter is at the warning level, or in the error passive or bus-off state.
4	FCNnCMISITSF3	FCNnCMIESEIE3		CAN Controller protocol error interrupt  This interrupt is generated when a stuff error, form error, ACK error, bit error, or CRC error occurs.
5	FCNnCMISITSF4	FCNnCMIESEIE4		CAN Controller arbitration loss interrupt
6	FCNnCMISITSF5	FCNnCMIESEIE5	INTCnWUP	CAN Controller wakeup interrupt from CAN Controller sleep mode  This interrupt is generated when the CAN Controller is woken up from the sleep mode because a falling edge is detected at the CAN Controller reception pin (CAN bus transition from recessive to dominant).
7	FCNnCMISITSF6	FCNnCMIESEIE6		CAN Controller transmit abort interrupt status  This interrupt is generated when the abortion of a transmission was successful (aborted message was not sent).

The message buffer interrupt enable bit FCNnMmCTL.FCNnMmIENF of the corresponding message buffer has to be set to 1 for that message buffer to participate in the interrupt generation process.

# 18.13 Diagnosis Functions and Special Operational Modes

The CAN Controller provides a receive-only mode, single-shot mode, and selftest mode to support CAN bus diagnosis functions or the operation of special CAN communication methods.

# 18.13.1 Receive-only mode

The receive-only mode is used to monitor receive messages without causing any interference on the CAN bus and can be used for CAN bus analysis nodes.

For example, this mode can be used for automatic baud-rate detection. The baudrate in the CAN Controller is changed until "valid reception" is detected, so that the baudrates are matching ("valid reception" means a message frame has been received in the CAN protocol layer without occurrence of an error and with an appropriate ACK between nodes connected to the CAN bus). A valid reception does not require message frames to be stored in a receive message buffer (data frames) or transmit message buffer (remote frames). The event of valid reception is indicated by setting FCNnCMCLCTL.FCNnCMCLVALF = 1.




Figure 18-12 CAN Controller terminal connection in receive-only mode

In the receive-only mode, no message frames can be transmitted from the CAN Controller to the CAN bus. Transmit requests issued for message buffers defined as transmit message buffers are held pending.

In the receive-only mode, the CAN Controller transmission pin CTXDn in the CAN Controller is fixed to the recessive level. Therefore, no active error flag can be transmitted from the CAN Controller to the CAN bus even when a CAN bus error is detected while receiving a message frame. Since no transmission can be issued from the CAN Controller, the transmission error counter the FCNnCMERCNT.TEC7 to FCNnCMERCNT.TEC0 bits are never updated. Therefore, a CAN Controller in the receive-only mode does not enter the bus-off state.

Furthermore, in the receive-only mode ACK is not returned to the CAN bus in this mode upon the valid reception of a message frame. Internally, the local node recognizes that it has transmitted ACK. An overload frame cannot be transmitted to the CAN bus.

#### Caution

If only two CAN nodes are connected to the CAN bus and one of them is operating in the receive-only mode, there is no ACK on the CAN bus. Due to the missing ACK, the transmitting node will transmit an active error flag, and repeat transmitting a message frame. The transmitting node becomes error passive after transmitting the message frame 16 times (assuming that the error counter was 0 in the beginning and no other errors have occurred). After the message frame for the 17th time is transmitted, the transmitting node generates a passive error flag. The receiving node in the receive-only mode detects the first valid message frame at this point, and the FCNnCMCLCTL.FCNnCMCLVALF bit is set to 1 for the first time.

## 18.13.2 Single-shot mode

In the single-shot mode, automatic re-transmission as defined in the CAN protocol is switched off. (According to the CAN protocol, a message frame transmission that has been aborted by either arbitration loss or error occurrence has to be repeated without control by software.) All other behavior of single shot mode is identical to normal operation mode. Features of single shot mode can not be used in combination with normal mode with ABT.

The single-shot mode disables the re-transmission of an aborted message frame transmission according to the setting of FCNnCMCLCTL.FCNnCMCLALBF. When FCNnCMCLALBF is cleared to 0, re-transmission upon arbitration loss and upon error occurrence is disabled. If FCNnCMCLALBF is set to 1, re-transmission upon error occurrence is disabled, but re-transmission upon arbitration loss is enabled. As a consequence, FCNnMmCTL.FCNnMmTRQF in a message buffer defined as a transmit message buffer is cleared to 0 by the following events:

- · Successful transmission of the message frame
- · Arbitration loss while sending the message frame
- Error occurrence while sending the message frame

The events arbitration loss and error occurrence can be distinguished by checking FCNnCMISCTL.FCNnCMISITSF4 and FCNnCMISCTL.FCNnCMISITSF3 respectively, and the type of the error can be identified by reading FCNnCMLCSTR.FCN0CMLCSSLC[2:0].

Upon successful transmission of the message frame, the transmit completion interrupt bit FCNnCMISCTL.FCNnCMISITSF0 is set to 1. If FCNnCMIECTL.FCNnCMIEINTF0 is set to 1 at this time, an interrupt request signal is output.

The single-shot mode can be used when emulating time-triggered communication methods (e.g., TTCAN level 1).

Caution

FCNnCMCLCTL.FCNnCMCLALBF is only valid in single-shot mode. It does not influence the operation of re-transmission upon arbitration loss in the other operation modes.

### 18.13.3 Self-test mode

In the self-test mode, message frame transmission and message frame reception can be tested without connecting the CAN node to the CAN bus or without affecting the CAN bus.

In the self-test mode, the CAN Controller is completely disconnected from the CAN bus, but transmission and reception are internally looped back. The CAN Controller transmission pin CTXDn is fixed to the recessive level.

If the falling edge on the CAN Controller reception pin CRXDn is detected after the CAN Controller has entered the CAN Controller sleep mode from the self-test mode, however, the CAN Controller is released from sleep mode in the same manner as the other operation modes. To keep the CAN Controller in the sleep mode, use the CAN Controller reception pin CRXDn as a port pin.




Figure 18-13 CAN Controller terminal connection in self-test mode

# 18.13.4 Receive/transmit operation in each operation mode

The following table shows outline of the receive/transmit operation in each operation mode.

Table 18-22 Outline of the receive/transmit in each operation mode

Operation mode	Transmissi on of data/ remote frame	Transmiss ion of ACK	Transmiss ion of error/ overload frame	Transmissi on retry	Automatic block transmissi on (ABT)	Set of FCNnCM CLVALF bit	Store data to message buffer
Initialization mode	No	No	No	No	No	No	No
Normal operation mode	Yes	Yes	Yes	Yes	No	Yes	Yes
Normal operation mode with ABT	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Receive only mode	No	No	No	No	No	Yes	Yes
Single-shot mode	Yes	Yes	Yes	No <sup>a</sup>	No	Yes	Yes
Self-test mode	Yes <sup>b</sup>	Yes <sup>b</sup>	Yes <sup>b</sup>	Yes <sup>b</sup>	No	Yes <sup>b</sup>	Yes <sup>b</sup>

a) When the arbitration lost occurs, control of re-transmission is possible by FCNnCMCLCTL.FCNnCMCLALBF.

b) Each signals are not generated to outside, but generated into the CAN Controller.

# 18.14 Time Stamp Function

CAN is an asynchronous, serial protocol. All nodes connected to the CAN bus have a local, autonomous clock. As a consequence, the clocks of the nodes have no relation (i.e., the clocks are asynchronous and may have different frequencies).

In some applications, however, a common time base over the network (= global time base) is needed. In order to build up a global time base, a time stamp function is used. The essential mechanism of a time stamp function is the capture of timer values triggered by signals on the CAN bus.

## 18.14.1 Time stamp function

The CAN Controller supports the capturing of timer values triggered by a specific frame. An on-chip 16-bit capture timer unit of the microcontroller is used in addition to the CAN Controller. The 16-bit capture timer unit captures the timer value according to a trigger signal (TSOUT) for capturing that is output when a data frame is received from the CAN Controller. The CPU can retrieve the time of occurrence of the capture event, i.e., the time stamp of the message received from the CAN bus, by reading the captured value. The TSOUT signal can be selected from the following two event sources and is specified by FCNnCMTSCTL.FCNnCMTSSELE.

- SOF event (start of frame) (FCNnCMTSCTL.FCNnCMTSSELE = 0)
- EOF event (last bit of end of frame) (FCNnCMTSCTL.FCNnCMTSSELE = 1)

The TSOUT signal is enabled by setting FCNnCMTSCTL.FCNnCMTSTSGE = 1.




Figure 18-14 Timing diagram of capture signal TSOUT

The TSOUT signal toggles its level upon occurrence of the selected event during data frame reception (in *Figure 18-14 "Timing diagram of capture signal TSOUT"*, the SOF is used as the trigger event source). To capture a timer value by using the TSOUT signal, the capture timer unit must detect the capture signal at both the rising edge and falling edge.

This time stamp function is controlled by the FCNnCMTSLOKE bit of the FCNnCMTSCTL register. When FCNnCMTSLOKE is cleared to 0, the TSOUT signal toggles upon occurrence of the selected event. If FCNnCMTSLOKE is set to 1, the TSOUT signal toggles upon occurrence of the selected event, but the toggle is stopped as FCNnCMTSCTL.FCNnCMTSTSGE is automatically cleared to 0 as soon as the message storing to the message buffer 0 starts. This suppresses the subsequent toggle occurrence by the TSOUT signal, so

that the time stamp value toggled last (= captured last) can be saved as the time stamp value of the time at which the data frame was received in message buffer 0.

#### Caution

The time stamp function using the FCNnCMTSLOKE bit stops toggle of the TSOUT signal by receiving a data frame in message buffer 0. Toggle of the TSOUT signal does not stop when a data frame is received in a message buffer other than message buffer 0.

A data frame cannot be received in message buffer 0 when the CAN Controller is in the normal operation mode with ABT, because message buffer 0 must be set as a transmit message buffer.

In this operation mode, therefore, the function to stop toggle of the TSOUT signal by the FCNnCMTSLOKE bit cannot be used.

# 18.15 Baudrate Settings

# 18.15.1 Baudrate setting conditions

Make sure that the settings are within the range of limit values for ensuring correct operation of the CAN Controller, as follows.

5 TQ ≤ SPT (sampling point) ≤ 17 TQ

SPT = TSEG1 + 1

• 8 TQ ≤ DBT (data bit time) ≤ 25 TQ

DBT = TSEG1 + TSEG2 + 1 TQ = TSEG2 + SPT

• 1 TQ ≤ SJW (synchronization jump width) ≤ 4 TQ

 $\mathsf{SJW} \leq \mathsf{DBT} - \mathsf{SPT}$ 

- 4 ≤ TSEG1 ≤ 16
- $1 \le TSEG2 \le 8$

**Notes** 1.  $TQ = 1/f_{TQ}$  ( $f_{TQ}$ : CAN protocol layer clock)

2. The values TSEG1, TSEG2 and SJW are defined by following register bits: TSEG1 = FCNnCMBTCTL.FCNnCMBTS1LG[3:0] + 1

TSEG2 = FCNnCMBTCTL.FCNnCMBTS2LG[2:0] + 1

SJW = FCNnCMBTCTL.FCNnCMBTJWLG[1:0] + 1

CAN Controller (FCN)

*Table 18-23 "Settable bit rate combinations"* shows the combinations of bit rates that satisfy the above conditions.

Table 18-23 Settable bit rate combinations (1/3)

	٧	/alid bit rate se	FCNnCMBTCTL register setting value		Sampling point		
DBT length	SYNC SEGMENT	PROP SEGMENT	PHASE SEGMENT1	PHASE SEGMENT2	FCNnCMBT S1LG[3:0]	FCNnCMBT S2LG[2:0]	(unit %)
25	1	8	8	8	1111	111	68.0
24	1	7	8	8	1110	111	66.7
24	1	9	7	7	1111	110	70.8
23	1	6	8	8	1101	111	65.2
23	1	8	7	7	1110	110	69.6
23	1	10	6	6	1111	101	73.9
22	1	5	8	8	1100	111	63.6
22	1	7	7	7	1101	110	68.2
22	1	9	6	6	1110	101	72.7
22	1	11	5	5	1111	100	77.3
21	1	4	8	8	1011	111	61.9
21	1	6	7	7	1100	110	66.7
21	1	8	6	6	1101	101	71.4
21	1	10	5	5	1110	100	76.2
21	1	12	4	4	1111	011	81.0
20	1	3	8	8	1010	111	60.0
20	1	5	7	7	1011	110	65.0
20	1	7	6	6	1100	101	70.0
20	1	9	5	5	1101	100	75.0
20	1	11	4	4	1110	011	80.0
20	1	13	3	3	1111	010	85.0
19	1	2	8	8	1001	111	57.9
19	1	4	7	7	1010	110	63.2
19	1	6	6	6	1011	101	68.4
19	1	8	5	5	1100	100	73.7
19	1	10	4	4	1101	011	78.9
19	1	12	3	3	1110	010	84.2
19	1	14	2	2	1111	001	89.5
18	1	1	8	8	1000	111	55.6
18	1	3	7	7	1001	110	61.1
18	1	5	6	6	1010	101	66.7
18	1	7	5	5	1011	100	72.2
18	1	9	4	4	1100	011	77.8
18	1	11	3	3	1101	010	83.3
18	1	13	2	2	1110	001	88.9
18	1	15	1	1	1111	000	94.4
17	1	2	7	7	1000	110	58.8

Table 18-23 Settable bit rate combinations (2/3)

	V	/alid bit rate se	FCNnCMBT setting	Sampling point			
DBT length	SYNC SEGMENT	PROP SEGMENT	PHASE SEGMENT1	PHASE SEGMENT2	FCNnCMBT S1LG[3:0]	FCNnCMBT S2LG[2:0]	(unit %)
17	1	4	6	6	1001	101	64.7
17	1	6	5	5	1010	100	70.6
17	1	8	4	4	1011	011	76.5
17	1	10	3	3	1100	010	82.4
17	1	12	2	2	1101	001	88.2
17	1	14	1	1	1110	000	94.1
16	1	1	7	7	0111	110	56.3
16	1	3	6	6	1000	101	62.5
16	1	5	5	5	1001	100	68.8
16	1	7	4	4	1010	011	75.0
16	1	9	3	3	1011	010	81.3
16	1	11	2	2	1100	001	87.5
16	1	13	1	1	1101	000	93.8
15	1	2	6	6	0111	101	60.0
15	1	4	5	5	1000	100	66.7
15	1	6	4	4	1001	011	73.3
15	1	8	3	3	1010	010	80.0
15	1	10	2	2	1011	001	86.7
15	1	12	1	1	1100	000	93.3
14	1	1	6	6	0110	101	57.1
14	1	3	5	5	0111	100	64.3
14	1	5	4	4	1000	011	71.4
14	1	7	3	3	1001	010	78.6
14	1	9	2	2	1010	001	85.7
14	1	11	1	1	1011	000	92.9
13	1	2	5	5	0110	100	61.5
13	1	4	4	4	0111	011	69.2
13	1	6	3	3	1000	010	76.9
13	1	8	2	2	1001	001	84.6
13	1	10	1	1	1010	000	92.3
12	1	1	5	5	0101	100	58.3
12	1	3	4	4	0110	011	66.7
12	1	5	3	3	0111	010	75.0

Table 18-23 Settable bit rate combinations (3/3)

	V	/alid bit rate se	FCNnCMBT setting	Sampling point			
DBT length	SYNC SEGMENT	PROP SEGMENT	PHASE SEGMENT1	PHASE SEGMENT2	FCNnCMBT S1LG[3:0]	FCNnCMBT S2LG[2:0]	(unit %)
12	1	7	2	2	1000	001	83.3
12	1	9	1	1	1001	000	91.7
11	1	2	4	4	0101	011	63.6
11	1	4	3	3	0110	010	72.7
11	1	6	2	2	0111	001	81.8
11	1	8	1	1	1000	000	90.9
10	1	1	4	4	0100	011	60.0
10	1	3	3	3	0101	010	70.0
10	1	5	2	2	0110	001	80.0
10	1	7	1	1	0111	000	90.0
9	1	2	3	3	0100	010	66.7
9	1	4	2	2	0101	001	77.8
9	1	6	1	1	0110	000	88.9
8	1	1	3	3	0011	010	62.5
8	1	3	2	2	0100	001	75.0
8	1	5	1	1	0101	000	87.5
7 <sup>a</sup>	1	2	2	2	0011	001	71.4
7 <sup>a</sup>	1	4	1	1	0100	000	85.7
6 <sup>a</sup>	1	1	2	2	0010	001	66.7
6 <sup>a</sup>	1	3	1	1	0011	000	83.3
5 <sup>a</sup>	1	2	1	1	0010	000	80.0
4 <sup>a</sup>	1	1	1	1	0001	000	75.0

Setting with a DBT value of 7 or less is valid only when the value of the FCNnCMBRPRS register is other than 00<sub>H</sub>.

Caution

The values in *Table 18-23 "Settable bit rate combinations"* do not guarantee the operation of the network. Thoroughly check the effect on the network, taking into consideration oscillation errors and delays of the CAN bus and CAN transceiver.

# 18.15.2 Clock prescaler and baudrate generator settings

In order to achieve the desired baudrate, time quanta, respectively data bit rate, combinations, described in the section above, the clock prescaler and the baudrate generator must be set up properly.

The diagram belows shows the clocks and how they are generated.




Figure 18-15 CAN Controller clocks

The setting of the global clock selection register bits FCNnGMCSPRE.FCNnCSPRSC[3:0] for the desired CAN channel clock  $f_{CANCHN}$  is calculated as follows:

$$FCNnGMCSPRSC = \frac{f_{CAN}}{f_{CANCHN}} - 1$$

f<sub>CAN</sub>: clock supplied to CAN Controller (unit: Hz)

f<sub>CANCHN</sub>: CAN channel clock (unit: Hz)

Following conditions must be met:

• 0 ≤ FCNnCSPRSC ≤ 15

• FCNnCSPRSC defines an integer value with no remainder.

The setting of the channel bit rate prescaler register FCNnCMBRPRS for the desired data bit time DBT and the baudrate is calculated as follows:

$$FCNnCMBRPRS = \frac{f_{CANCHN}}{DBT \bullet BRT} - 1$$

f<sub>CANCHN</sub>: CAN channel clock (unit: Hz)

DBT: Data bit time (unit: 1/bit)
BRT: Baudrate (unit: bit/s)

If the baudrate is given,  $f_{CANCHN}$  and DBT must be selected such, that following conditions are met:

- $0 \le FCNnCMBRPRS \le 15$
- FCNnCMBRPRS defines an integer value with no remainder.
- 8 ≤ DBT ≤ 25
- The restrictions in *Table 18-23 "Settable bit rate combinations"* on page 994 have to be obeyed.
- Restrictions of DBT selection and baudrate depending on clock f<sub>CAN</sub> have to be obeyed. Refer to the section "CAN baudrate and time quanta" above in this chapter.

# 18.16 Operation of the CAN Controller

The processing procedure for showing in this chapter is recommended processing procedure to operate CAN Controller.

Develop the program referring to recommended processing procedure in this chapter.

### 18.16.1 Initialization




Figure 18-16 Initialization




Figure 18-17 Re-initialization without Software Reset function

**Caution** When clearing the error counter in Re-initialization, set FCNnCMCLERCF bit only following conditions:

- After starting the CAN Controller (FCNnGMCLPWOM is set at FCNnGMCLPWOM=0), while in initialization mode.
- After aborting all transmit request according to Figure 18-27 "Transmission abort processing (except normal operation mode with ABT)" on page 1011 or Figure 18-28 "Transmission abort processing (normal operation mode with ABT) - Repeat option for aborted message" on page 1012, while in initialization mode.




Figure 18-18 Re-initialization with Software Reset function




Figure 18-19 Message buffer initialization

### **Cautions**

- 1. Before a message buffer is initialized, FCNnMmCTL.FCNnMmRDYF must be cleared.
- 2. Make the following settings for message buffers not used by the application.
  - Clear FCNnMmRDYF, FCNnMmTRQF, and FCNnMmDTNF bits of the FCNnMmCTL register to 0.
  - Clear FCNnMmSTRB.FCNnMmSSAM to 0.

Figure 18-20 "Message buffer redefinition during reception" shows the processing for a receive message buffer (FCNnMmSTRB.FCNnMmSSMT[3:0] =  $0001_B$  to  $1000_B$ ).




Figure 18-20 Message buffer redefinition during reception

Figure 18-21 "Message buffer redefinition during transmission" shows the processing for a transmit message buffer during transmission (FCNnMmSTRB.FCNnMmSSMT[3:0] =  $0000_B$ ).




Figure 18-21 Message buffer redefinition during transmission

# 18.16.2 Message transmission

Figure 18-22 "Message transmit processing" shows the processing for a transmit message buffer (FCNnMmSTRB.FCNnMmSSMT[3:0] =  $0000_B$ ).




Figure 18-22 Message transmit processing

### Cautions

- 1. FCNnMmCTL.FCNnMmTRQF should be set after FCNnMmCTL.FCNnMmRDYF is set.
- 2. FCNnMmCTL.FCNnMmRDYF and FCNnMmCTL.FCNnMmTRQF should not be set at the same time.

Figure 18-23 "ABT message transmit processing" shows the processing for a transmit message buffer (FCNnMmSTRB.FCNnMmSSMT[3:0] = 0000<sub>B</sub>)




Figure 18-23 ABT message transmit processing

Note This processing (normal operation mode with ABT) can only be applied to message buffers usable with ABT mode. For message buffers other than the ABT message buffers, see *Figure 18-22 "Message transmit processing" on page 1005*.

Caution FCNnGMABCTL.FCNnGMABSEAT should be set to 1 after FCNnCMCLCTL.FCNnCMCLSSTS is cleared to 0. Checking FCNnCMCLCTL.FCNnCMCLSSTS and setting

FCNnGMABCTL.FCNnGMABSEAT = 1 must be processed consecutively.




Figure 18-24 Transmission via interrupt (using FCNnCMLOSTR register)

### **Cautions**

- 1. FCNnMmCTL.FCNnMmTRQF should be set after FCNnMmCTL.FCNnMmRDYF is set.
- 2. FCNnMmCTL.FCNnMmRDYF and FCNnMmCTL.FCNnMmTRQF should not be set at the same time.

Note Also check the FCNnGMCLSSMO flag at the beginning and at the end of the interrupt routine, in order to check the access to the message buffers as well as TX history list registers, in case a pending sleep mode had been executed. If FCNnGMCLSSMO is detected to be cleared at any check, the actions and results of the processing have to be discarded and processed again, after FCNnGMCLSSMO is set again.

It is recommended to cancel any sleep mode requests, before processing TX interrupts.




Figure 18-25 Transmission via interrupt (using FCNnCMTGTX register)

Cautions 1. FCNnMmCTL.FCNnMmTRQF should be set after

FCNnMmCTL.FCNnMmRDYF is set.

2. FCNnMmCTL.FCNnMmRDYF and FCNnMmCTL.FCNnMmTRQF should not be set at the same time.

- 1. Also check the FCNnGMCLSSMO flag at the beginning and at the end of the interrupt routine, in order to check the access to the message buffers as well as TX history list registers, in case a pending sleep mode had been executed. If FCNnGMCLSSMO is detected to be cleared at any check, the actions and results of the processing have to be discarded and processed again, after FCNnGMCLSSMO is set again. It is recommended to cancel any sleep mode requests, before processing
  - TX interrupts.
- 2. If FCNnCMTGTX.FCNnCMTGTVFF was set once, the transmit history list is inconsistent. Consider to scan all configured transmit buffers for completed transmissions.

CAN Controller (FCN)





Figure 18-26 Transmission via software polling

- FCNnMmCTL.FCNnMmTRQF should be set after FCNnMmCTL.FCNnMmRDYF is set.
- 2. FCNnMmCTL.FCNnMmRDYF and FCNnMmCTL.FCNnMmTRQF should not be set at the same time.

Notes 1. Also check the FCNnGMCLSSMO flag at the beginning and at the end of the polling routine, in order to check the access to the message buffers as well as TX history list registers, in case a pending sleep mode had been executed. If FCNnGMCLSSMO is detected to be cleared at any check, the actions and results of the processing have to be discarded and processed again, after FCNnGMCLSSMO is set again.

> 2. If FCNnCMTGTX.FCNnCMTGTVFF was set once, the transmit history list is inconsistent. Consider to scan all configured transmit buffers for completed transmissions.



Transmission abort processing (except normal operation mode with **Figure 18-27** ABT)

Note There is a possibility of starting the transmission without being aborted even if FCNnMmCTL.FCNnMmTRQF is cleared, because the transmission request to protocol layer might already been accepted between 11 bits, total of interframe space (3 bits) and suspend transmission (8 bits).

- 1. Clear FCNnMmCTL.FCNnMmTRQF for aborting transmission request, not FCNnMmCTL.FCNnMmRDYF.
- 2. Before making a sleep mode transition request, confirm that there is no transmission request left using this processing.
- 3. FCNnCMCLCTL.FCNnCMCLSSTS can be periodically checked by a user application or can be checked after the transmit completion interrupt.

**4.** Do not execute any new transmission request including in the other message buffers while transmission abort processing is in progress.




Figure 18-28 Transmission abort processing (normal operation mode with ABT) - Repeat option for aborted message

- 1. Clear FCNnMmCTL.FCNnMmTRQF for aborting transmission request, not FCNnMmCTL.FCNnMmRDYF.
- **2.** Before making a sleep mode transition request, confirm that there is no transmission request left using this processing.
- **3.** FCNnCMCLCTL.FCNnCMCLSSTS can be periodically checked by a user application or can be checked after the transmit completion interrupt.
- **4.** Do not execute any new transmission request including in the other message buffers while transmission abort processing is in progress.

Figure 18-29 "Transmission abort processing (normal operation mode with ABT) - No repetition option for aborted message" shows the processing to skip resumption of transmitting a message that was stopped when transmission of an ABT message buffer was aborted.




Figure 18-29 Transmission abort processing (normal operation mode with ABT) - No repetition option for aborted message

- 1. Do not set any transmission requests while ABT transmission abort processing is in progress.
- 2. Make a CAN Controller sleep/stop mode transition request after FCNnGMABCTL.FCNnGMABABTT is cleared (after ABT mode is aborted) following the procedure shown in Figure 18-29 "Transmission abort processing (normal operation mode with ABT) No repetition option for aborted message" or Figure 18-30 "ABT transmission request abort processing (normal operation mode with ABT)". When clearing a transmission request in an area other than the ABT area, follow the procedure shown in Figure 18-27 "Transmission abort processing (except normal operation mode with ABT)" on page 1011.

Figure 18-30 "ABT transmission request abort processing (normal operation mode with ABT)" shows the processing to not skip resumption of transmitting a message that was stopped when transmission of an ABT message buffer was aborted.




Figure 18-30 ABT transmission request abort processing (normal operation mode with ABT)

- 1. Do not set any transmission requests while ABT transmission abort processing is in progress.
- 2. Make a CAN Controller sleep/stop mode request after FCNnGMABCTL.FCNnGMABABTT is cleared (after ABT mode is stopped) following the procedure shown in Figure 18-29 "Transmission abort processing (normal operation mode with ABT) No repetition option for aborted message" or Figure 18-30 "ABT transmission request abort processing (normal operation mode with ABT)". When clearing a transmission request in an area other than the ABT area, follow the procedure shown in Figure 18-27 "Transmission abort processing (except normal operation mode with ABT)" on page 1011.

Figure 18-31 "ABT transmission request abort processing (normal operation mode with ABT) with transmit abort interrupt flag" shows the processing on ABT mode, when using the Transmit Abort functionality (Transmit Abort Flag). The box "Transmission Abort Success" represents the checking of the transmission abort success by checking the FCNnMmTCPF flag within the ABT message buffers.




Figure 18-31 ABT transmission request abort processing (normal operation mode with ABT) with transmit abort interrupt flag

## Cautions

- 1. Do not set any transmission requests while ABT transmission abort processing is in progress.
- 2. Issue a CAN sleep mode/CAN stop mode request only, after ABTTRG is cleared (and after ABT mode has stopped) following the procedure shown above. When clearing a transmission request in an area other than the ABT area, follow the procedures shown in flowcharts of aborting transmit requests in operation modes except ABT mode.

**Note** There is the case that all ABT is transmitted completely even if transmission abort interrupt is occurred. Then it is possible to know which message is finished transmission.

Figure 18-32 "Transmission request abort processing (except normal operation mode with ABT) with transmit abort interrupt and transmission completely finished flag" shows the processing when using the Transmit Abort functionality (Transmit Abort Interrupt).




Figure 18-32 Transmission request abort processing (except normal operation mode with ABT) with transmit abort interrupt and transmission completely finished flag

**Note** Check FCNnMmCTL.FCNnMmMUCF and FCNnMmCTL.FCNnMmDTNF bits using one read access.

- 1. Execute transmission request abort processing by clearing the TRQ bit, not the RDY bit.
- **2.** Before making a sleep mode transition request, confirm that there is no transmission request left using this processing.
- 3. Do not execute another new transmission request in this or the other message buffers, while transmission abort processing is in progress.

**4.** It is prohibited to clear the transmit request flags of other messages, while transmission abort is in progress.

5. If a new transmission request is executed for a message buffer within 400 clocks of the CAN Controller, after transmission abort process and before IFS (Inter-Frame Space), that message might be transmitted in the next following transmission, although its ID priority was low.

Note Even if the TRQ bit is cleared, there is the possibility that the transmission still starts in the following 11 bits of interframe space (3bit) and suspend transmission (8bit), because the transmission request has already been received by protocol layer.

Figure 18-33 "Transmission request abort processing (except normal operation mode with ABT) with transmission completely finished flag" shows the processing when using the Transmit Abort functionality (Transmission Completely Finished Flag FCNnMmTCPF).




Figure 18-33 Transmission request abort processing (except normal operation mode with ABT) with transmission completely finished flag

#### **Cautions**

- 1. Execute transmission request abort processing by clearing the TRQ bit, not the RDY bit.
- 2. Before making a sleep mode transition request, confirm that there is no transmission request left using this processing.
- 3. Do not execute another new transmission request in this or the other message buffers, while transmission abort processing is in progress.
- **4.** It is prohibited to clear the transmit request flags of other messages, while transmission abort is in progress.
- 5. If a new transmission request is executed for a message buffer within 400 T<sub>CANCH</sub> of the CAN Controller, after transmission abort process and before IFS (Inter-Frame Space), that message might be transmitted in the next following transmission, although its ID priority was low.

Note Even if the TRQ bit is cleared, there is the possibility that the transmission still starts in the following 11 bits of interframe space (3bit) and suspend transmission (8bit), because the transmission request has already been received by protocol layer.

## 18.16.3 Message reception




Figure 18-34 Reception via interrupt (using FCNnCMLISTR register)

Notes 1. Check FCNnMmCTL.FCNnMmMUCF and FCNnMmCTL.FCNnMmDTNF bits using one read access.

2. Also check the FCNnGMCLSSMO flag at the beginning and at the end of the interrupt routine, in order to check the access to the message buffers as well as reception history list registers, in case a pending sleep mode had been executed. If FCNnGMCLSSMO is detected to be cleared at any check, the actions and results of the processing have to be discarded and processed again, after FCNnGMCLSSMO is set again. It is recommended to cancel any sleep mode requests, before processing RX interrupts.

CAN Controller (FCN)




Figure 18-35 Reception via interrupt (using FCNnCMRGRX register)

Notes 1. Check FCNnMmCTL.FCNnMmMUCF and FCNnMmCTL.FCNnMmDTNF bits using one read access.

- 2. Depending of the processing target of the application, two ways are possible:
  - Way A: The message is not processed within this pass, but with the next pass, depending on the timing this can happen latest with the next Receive Interrupt.

Other messages will be processed earlier.

– Way B: The message is processed within this pass, the loop waits on this message.

Other messages will be processed later.

3. Also check the FCNnGMCLSSMO flag at the beginning and at the end of the interrupt routine, in order to check the access to the message buffers as well as reception history list registers, in case a pending sleep mode had been executed. If FCNnGMCLSSMO is detected to be cleared at any check, the actions and results of the processing have to be discarded and processed again, after FCNnGMCLSSMO is set again. It is recommended to cancel any sleep mode requests, before processing RX interrupts.

4. If FCNnCMRGRX.FCNnCMRGRVFF was set once, the receive history list is inconsistent. Consider to scan all configured receive buffers for receptions.

CAN Controller (FCN)




Figure 18-36 Reception via interrupt (using FCNnCMRGRX register), alternative way

Notes

- 1. Also check the FCNnGMCLSSMO flag at the beginning and at the end of the interrupt routine, in order to check the access to the message buffers as well as reception history list registers, in case a pending sleep mode had been executed. If FCNnGMCLSSMO is detected to be cleared at any check, the actions and results of the processing have to be discarded and processed again, after FCNnGMCLSSMO is set again. It is recommended to cancel any sleep mode requests, before processing RX interrupts.
- If FCNnCMRGRX.FCNnCMRGRVFF was set once, the receive history list is inconsistent. Consider to scan all configured receive buffers for receptions.
- 3. This flow will not provide most recently received data for the application. However, due to less effort on processing, it reduces interrupt load.
- **4.** The overwrite function (FCNnMmSTRB.FCNnMmSSOW=1) must not be used with this flow data inconsistency could occur.
- **5.** It can be used alternatively to Figure 18-35 "Reception via interrupt (using FCNnCMRGRX register)" on page 1020.

CAN Controller (FCN)




Figure 18-37 Reception via software polling

Notes 1. Check FCNnMmCTL.FCNnMmMUCF and FCNnMmCTL.FCNnMmDTNF bits using one read access.

- 2. Also check the FCNnGMCLSSMO flag at the beginning and at the end of the polling routine, in order to check the access to the message buffers as well as reception history list registers, in case a pending sleep mode had been executed. If FCNnGMCLSSMO is detected to be cleared at any check, the actions and results of the processing have to be discarded and processed again, after FCNnGMCLSSMO is set again.
- If FCNnCMRGRX.FCNnCMRGRVFF was set once, the receive history list is inconsistent. Consider to scan all configured receive buffers for receptions.

## 18.16.4 Power save modes




Figure 18-38 Setting CAN Controller sleep mode/stop mode

**Caution** To abort transmission before making a request for the CAN Controller sleep mode, perform processing according to previously given flowcharts.




Figure 18-39 Clear CAN Controller sleep/stop mode

CAN Controller (FCN)




Figure 18-40 Bus-off recovery (except normal operation mode with ABT)

#### Caution

When the transmission from the initialization mode to any operation modes is requested to execute bus-off recovery sequence again in the bus-off recovery sequence, reception error counter is cleared.

Therefore it is necessary to detect 11 consecutive recessive-level bits 128 times on the bus again.

**Note** Operation mode: Normal operation mode, normal operation mode with ABT, receive-only mode, singleshot mode, self-test mode.




Figure 18-41 Normal shutdown process




Figure 18-42 Forced shutdown process

**Caution** Do not read- or write-access any registers by software between setting the FCNnGMCLESDE bit and clearing the FCNnGMCLPWOM bit.




Figure 18-43 Error handling




Figure 18-44 Setting CPU stand-by (from CAN Controller sleep mode)

Notes 1. Before the CPU is set in the CPU standby mode, please check if the CAN Controller sleep mode has been reached.

However, after check of the sleep mode, until the CPU is set in the CPU standby mode, the sleep mode may be cancelled by wakeup from CAN

2. There is a possibility, that between the check of FCNnGMCLSSMO = 0 and setting of the CPU standby mode a wake up condition on the CAN bus occurs. In that case the CAN Controller releases the SLEEP mode, the FCNnCMISITSF5 bit is set and if enabled the wake up interrupt will be generated.




Figure 18-45 Setting CPU stand-by (from CAN Controller stop mode)

\_\_\_\_

The CAN Controller stop mode can only be released by setting  $01_{\rm B}$  to FCNnCMCLCTL.FCNnCMCLMDPF[1:0] and not by a change in the CAN Controller bus state.

# **Chapter 19 Clocked Serial Interface G (CSIG)**

This chapter contains a generic description of the Clocked Serial Interface G (CSIG).

The first section describes all V850E2/Fx4-G specific properties, such as instances, register base addresses, input/output signal names, etc. The subsequent sections describe the features that apply to all implementations.

## 19.1 V850E2/Fx4-G CSIG Features

This microcontroller has following number of instances of the Clocked Serial Instances Interface G.

Table 19-1 Instances of CSIG

Clocked Serial Interface G	V850E2/FF4-G	V850E2/FG4-G
Instance	2	3
Name	CSIG0, CSIG4	CSIG0, CSIG4, CSIG7

Instances index n Throughout this chapter, the individual instances of a Clocked Serial Interface G is identified by the index "n" (n = 0, 4, 7), for example, CSIGnCTL0 for the CSIGn control register 0.

Register addresses

All CSIGn register addresses are given as address offsets to the individual base address <CSIGn\_base>.

The base address <CSIGn base> of each CSIGn is listed in the following table:

Table 19-2 Register base addresses <CSIGn\_base>

CSIGn instance	<csign_base> address</csign_base>	
CSIG0	FF70 0000 <sub>H</sub>	
CSIG4	FF74 0000 <sub>H</sub>	
CSIG7	FF69 0000 <sub>H</sub>	

Clock supply All Clocked Serial Interface G provide one clock input:

Table 19-3 CSIGn clock supply

CSIGn instance	CSIGn clock	Connected to
CSIG0	PCLK	Clock Controller CKSCLK_028
CSIG4	PCLK	Clock Controller CKSCLK_011
CSIG7	PCLK	Clock Controller CKSCLK_029




Figure 19-1 CSIG clock supply

Interrupts and DMA

The Clocked Serial Interface G can generate the following interrupt and DMA requests:

Table 19-4 CSIGn interrupt and DMA requests

CSIGn signals	Function	Connected to
CSIG0:		
CSIGTIC	Communication status interrupt	Interrupt Controller INTCSIG0IC DMA Controller trigger 35
CSIGTIR	Reception status interrupt	Interrupt Controller INTCSIG0IR DMA Controller trigger 34
CSIGTIRE	Reception error interrupt	Interrupt Controller INTCSIG0IRE
CSIG4:		
CSIGTIC	Communication status interrupt	Interrupt Controller INTCSIG4IC <sup>a</sup> DMA Controller trigger 49
CSIGTIR	Reception status interrupt	Interrupt Controller INTCSIG4IR <sup>a</sup> DMA Controller trigger 48
CSIGTIRE	Reception error interrupt	Interrupt Controller INTCSIG4IRE <sup>a</sup>
CSIG7:		
CSIGTIC	Communication status interrupt	Interrupt Controller INTCSIG7IC DMA Controller trigger 57
CSIGTIR	Reception status interrupt	Interrupt Controller INTCSIG7IR DMA Controller trigger 56
CSIGTIRE	Reception error interrupt	Interrupt Controller INTCSIG7IRE

a) These interrupts can be used as a wake-up source from any stand-by mode. Refer to the chapter "Stand-by Controller (STBC)" for details.

## CSIG H/W reset

The Clocked Serial Interfaces G and their registers are initialized by the following reset signal:

Table 19-5 CSIGn reset signal

CSIGn	Reset signal
CSIGn	<ul> <li>Reset Controller SYSRES</li> <li>Stand-by Controller DPSTPWU (wake-up from DEEPSTOP mode)</li> </ul>
	(wake-up from DEEFSTOF Mode)

**Internal signals** 

The internal signal connections of the Clocked Serial Interface G are listed in the following table.

Table 19-6 CSIGn internal signal connections

CSIGn signal	Function	Connected to
CSIG0:		
CSIGTSSO	CSIGTSO output buffer control	Port CSIG0SO output buffer control
CSIG4:		
CSIGTSSO	CSIGTSO output buffer control	Port CSIG4SO output buffer control
CSIG7:		
CSIGTSSO	CSIGTSO output buffer control	Port CSIG7SO output buffer control

#### Handshake function

The CSIGn handshake function uses the CSIGn module's handshake signal CSITSHSG, which is connected to the port signals CSIGnRY.

If the CSIGn module operates in master mode, CSIGnRY is an input and in slave mode an output signal.

The same CSIGnRY can not be used as alternative input and output port function. The following table summarizes the usage options of the different CSIGnRY signals.

Table 19-7 CSIGn handshake signal ports

CSIGn I/O port signal	Port	Alternative function	CSIGnRY usage
CSIG0:			
CSIG0RY	P3_4	ALT_IN4 ALT_OUT4	in CSIG0 master or slave mode
	P4_9	ALT_OUT2	only in CSIG0 slave mode
CSIG4:			
CSIG4RY	P4_10	ALT_IN2	only in CSIG4 master mode
CSIG7:			
CSIG7RY	P1_5	ALT_IN4 ALT_OUT4	in CSIG7 master or slave mode

## 19.1.1 Data consistency check

The following table shows the CSIGnSO ports and their capability to use them for data consistency checks. Refer to "Error detection" in the section "Functional Description" below for details about data consistency checks.

Table 19-8 CSIGn data consistency check ports

CSIGn I/O port signal	Port	Alternative function	Data consistency check
CSIG0:			
CSIG0SO	P0_14	ALT_OUT4	possible
	P3_6	ALT_OUT4	possible
	P4_4	ALT_OUT2	not possible
CSIG4:			
CSIG4SO	P0_1	ALT_OUT2	possible
	P4_7	ALT_OUT2	not possible
CSIG7:			
CSIG7SO	P1_3	ALT_OUT4	possible

Port configuration Input/output control of the CSIGnSO port is done by the CSIGn module, thus set PIPCn.PIPCn m = 1.

> All other necessary configuration is done automatically, when the data consistency check is enabled.

## 19.2 Functional Overview

- Features summary Three-wire serial synchronous data transfer
  - · Master mode and slave mode
  - Slave select input signal (CSIGTSSI)
  - · Built-in baud rate generator
  - · Adjustable baud rate; in slave mode it is determined by the input clock
  - · Maximum transmission speed:
    - in master mode: PCLK/4
    - in slave mode: PCLK/6
  - · Adjustable clock phase and data phase
  - · Data transfer with MSB or LSB first
  - Transfer data length selectable from 7 to 16 bits in 1-bit units
  - EDL (Extended Data Length) function for transferring data with more than 16 bits
  - Three selectable transfer modes:
    - transmit-only mode
    - receive-only mode
    - transmit/receive mode
  - · Built-in handshake function
  - Separate transmit and receive buffers (two 16-bit registers)
  - Error detection (data consistency check, parity, overrun)
  - Three different interrupt request signals (CSIGTIC, CSIGTIR, CSIGTIRE)
  - · Various conditions for interrupt generation
  - LBM (Loop Back Mode) function for self test

## The block diagram shows the main components of the CSIG.




Figure 19-2 CSIG block diagram

In master mode, the transmission clock CSIGTSCK is generated by the built-in baud rate generator (BRG). In slave mode, the transmission clock is received from an external source.

## 19.3 Functional Description

The Clocked Serial Interface G uses three signals for communication:

- Transmission clock CSIGTSCK (output in master mode, in slave mode input)
- Data output signal CSIGTSO
- · Data input signal CSIGTSI

If the CSIGn is operated in slave mode, the additional input signal CSIGTSSI acts as a chip select signal, that selects the CSIG to take part in data transfers.

Data transmission is bit-wise and serial and synchronous to the transmission clock.

The most important registers for setting up the CSIG are:

Register	Function
CSIGnCTL0	Enables/disables transmission clock, data transmission, and data reception
CSIGnCTL1	Controls options like interrupt timing, extended data length, data consistency check, loop-back mode, handshake, etc.
CSIGnCTL2	Selects master/slave mode and – effective in master mode – the baud rate of the internal generator
CSIGnCFG0	Configures the communication protocol

## 19.3.1 Master/slave mode

The master or slave mode primarily determines the source of the transmission clock.

#### (1) Master mode

In master mode, the serial communication clock is generated by the internal baud rate generator (BRG) and provided by signal CSIGTSCK.

Master mode is enabled by setting CSIGnCTL2.CSIGnPRS[2:0] to anything but 111<sub>B</sub>. In master mode, the frequency setting of the BRG becomes effective.

The initial level of CSIGTSCK depends on the clock phase selection bit: it is high when CSIGnCTL1.CSIGnCKR = 0, and is low when CSIGnCTL1.CSIGnCKR = 1.

The example below shows the communication in master mode for 8 data bits, CSIGnCTL1.CSIGnCKR = 0, CSIGnCFG0.CSIGnDAP = 0, and MSB first:




Figure 19-3 Transmit/receive in master mode

## (2) Slave mode

In slave mode, another device is the communication master. The external clock is received by signal CSIGTSCK. Send/receive operation starts as soon as a clock signal is detected.

Slave mode is selected by setting CSIGnCTL2.CSIGnPRS[2:0] to 111<sub>B</sub>.

**Note** When using slave mode, disable the baud rate generator (BRG) by clearing bits CSIGnCTL2.CSIGnBRS[11:0]. When the BRG is disabled, CSIGTSCK stays on the level specified by CSIGnCTL1.CSIGnCKR.

The example below shows the communication in slave mode for 8 data bits, CSIGnCTL1.CSIGnCKR = 0, CSIGnCFG0.CSIGnDAP = 0, and MSB first:




Figure 19-4 Transmit/receive in slave mode

## 19.3.2 Master/slave connections

## (1) One master and one slave

The following figure illustrates the connections between one master and one slave.




Figure 19-5 Simple master/slave connection

## (2) One master and multiple slaves

The following figure illustrates the connections between one master and multiple slaves. In this case, the master must provide one slave select (SS) signal to each of the slaves. This signal is connected to the slave select input CSIGTSSI of the slave.

The recognition of the CSIGTSSI signal can be enabled/disabled by bit CSIGnCTL1.CSIGnSSE.




Figure 19-6 Master to multiple slaves connection

A slave is selected (enabled) when its CSIGTSSI signal is low.

If it is not selected, the slave will neither receive nor transmit data. In addition, the CSIGTSO output buffer is disabled order to avoid interference with the output of another slave which was selected.

# CSIGTSO buffer control

The CSIG provides the signal CSIGTSSO to control the port output buffer of the serial output signal CSIGTSO. By use of this signal the CSIGTSO output buffer can be disabled under following conditions:

- The CSIG is enabled (CSIGnCTL0.CSIGnPWR = 1)
- The CSIG is operated in transmit-only or transmit/receive mode (CSIGnCTL0.CSIGnTXE = 1)
- The CSIG is operated with slave select enabled (CSIGnCTL1.CSIGnSSE = 1).
- The slave mode selection signal CSIGTSSI is inactive, i.e. on high level.

By this signal congestions on the external CSIGTSO signal line are avoided.

## 19.3.3 Transmission clock selection

In master mode, the transmission baud rate is selectable using the CSIGnPRS[2:0] and CSIGnBRS[11:0] bits in the CSIGnCTL2 register. The baud rate generator (BRG) counts up at every rising edge of PCLK.

The following figure shows a block diagram of the BRG.




Figure 19-7 BRG block diagram

Clearing CSIGnCTL2.CSIGnBRS[11:0] disables the BRG.

Baud rate calculation

The baud rate is calculated as: PCLK / (2 $^{m}$  x k x 2), where

m = CSIGnCTL2.CSIGnPRS[2:0] = 0 to 6

k = CSIGnCTL2.CSIGnBRS[11:0] = 1 to 4095

**Baud rate limits** When setting the baud rate, please note:

- Maximum acceptable baud rate in master mode is PCLK / 4.
- Maximum acceptable baud rate in slave mode is PCLK / 6 and must be ensured by the external master.
- Minimum baud rate in both modes is PCLK / 524160.

### 19.3.4 Data transfer modes

#### (1) Transmit-only mode

Setting CSIGnCTL0.CSIGnTXE = 1 and CSIGnCTL0.CSIGnRXE = 0 puts the CSIG in transmit-only mode. Transmission starts when transmit data is written in the CSIGnTX0W or CSIGnTX0H register.

Caution In case transmit-only mode has been entered after any reception mode, the data in the CSIGnRX0 buffer becomes undefined after completion of the first transmission.

> Consequently the reception register CSIDnRX0 has to be read before changing to transmit-only mode.

### (2) Receive-only mode

Setting CSIGnCTL0.CSIGnTXE = 0 and CSIGnCTL0.CSIGnRXE = 1 puts the CSIG in receive-only mode.

In master mode, reception starts when dummy data is written to the CSIGnTX0W or CSIGnTX0H register.

All following receptions are triggered by a read from the receive data register CSIGnRX0, as long as CSIGnBCTL0.CSIGnSCE = 1.

In slave mode, reception starts when the communication clock CSIGTSCK from the master is received. In this case, it is not necessary to write data to the CSIGnTX0W or CSIGnTX0H register of the slave.

Note In receive-only mode, any previously received data must be read from the reception register CSIGnRX0 in order to avoid any overwrite situation.

Moreover the communication start bit CSIGnBCTL0.CSIGnSCE has to be set to 1 and has to set back to 0 before reading the last received data from CSIGnRX0.

The recommended procedure is:

- 1. Set CSIGnBCTL0.CSIGnSCE = 1.
- 2. Before starting the first receive operation, read CSIGnRX0 (dummy data).
- Wait for the reception interrupt CSIGTIR.
- 4. Read CSIGnRX0 (received data). In case of further data receptions continue at 4. until all data has been received.

Before reading the last received data from CSIGnRX0, set CSIGnBCTL0.CSIGnSCE = 0.

## (3) Transmit / receive mode

Setting CSIGnCTL0.CSIGnTXE = 1 and CSIGnCTL0.CSIGnRXE = 1 puts the CSIG in transmit/receive mode.

Data transfer (transmission and reception) starts when transmit data is written to the CSIGnTX0W or CSIGnTX0H register.

## 19.3.5 Data length selection

## (1) Data length selection without extended length

Transmission data length is selectable from 7 to 16 bits using the CSIGnDLS[3:0] bits in the CSIGnCFG0 register. The examples below show the communication with MSB first (CSIGnCFG0.CSIGnDIR = 0):




Figure 19-8 Data length select function

## (2) Data length selection with extended data length

If the data to be sent/received exceeds 16 bits, the extended data length (EDL) feature can be used.

The EDL function is enabled by setting bit CSIGnCTL1.CSIGnEDLE to 1.

The EDL function works as follows:

- The data has to be broken into 16-bit blocks plus remainder. For example, a string of 42 bits would be broken into two 16-bit blocks plus 10 bits.
- The remainder defines the "data length" that has to be specified in CSIGnCFG0.CSIGnDLS[3:0].
- CSIGnTX0W.CSIGNEDL must be set to 1. In this case, the data writen to CSIGnTX0W is sent as a 16-bit data length regardless of the CSIGnCFG0.CSIGnDLS[3:0] bits.
- The transfer is complete after the data with the specified data length (the remainder with CSIGnTX0W.CSIGNEDL = 0) has been sent.

**Example** Example for sending 40-bit data, for example the string 123456789A<sub>H</sub>:

40 bits are split into  $2 \times 16$  bits plus 8 bits.

- Initialize CSIGnCFG0.CSIGnDLS[3:0] = 8.
- To send the string 123456789A<sub>H</sub> with MSB first, write the following sequence to CSIGnTX0W:
  - $-2000\ 1234_{H}$  (CSIGnTX0W.CSIGnEDL = 1)
  - $-20005678_{H}$  (CSIGnTX0W.CSIGnEDL = 1)
  - 0000 009A<sub>H</sub> (CSIGnTX0W.CSIGnEDL = 0)

The following figure illustrates the timing.




Figure 19-9 EDL timing diagram

**Notes** 

- 1. It is not possible to send two consecutive data with a data length of less than 7 bits.
- 2. If parity is enabled, the parity bit is added after the last bit.
- 3. To consider the data direction, pay attention to the following example: (example data to be sent 123456<sub>H</sub>)
  - CSIGnCFG0.CSIGnDIR = 1: LSB first
    - CSIGnTX0 = 2000 3456<sub>H</sub> (EDL bit = 1)
    - $CSIGnTX0 = 0000 0012_{H} (EDL bit = 0)$
  - CSIGnCFG0.CSIGnDIR = 0: MSB first
    - CSIGnTX0 = 2000 1234<sub>H</sub> (EDL bit = 1)
    - $CSIGnTX0 = 0000 0056_{H} (EDL bit = 0)$

#### 19.3.6 Serial data direction select function

The serial data direction is selectable using the CSIGnDIR bit in the CSIGnCFG0 register. The examples below show the communication for 8-bit data (CSIGnCFG0.CSIGnDLS[3:0] =  $1000_B$ ):




Figure 19-10 Serial data direction select function - MSB first (CSIGnDIR = 0)




Figure 19-11 Serial data direction select function - LSB first (CSIGnDIR = 1)

#### 19.3.7 Communication in slave mode

The following figure illustrates the communication signals and timings in slave mode.




Figure 19-12 Rx/Tx communication timing in slave mode

- 1. CSIG is put into slave mode by setting CSIGnCTL2.CSIGnPRS[2:0] = 111<sub>B</sub>. CSIGnCTL1.CSIGnCKR and CSIGnCFG0.CSIGnDAP are 0.
- 2. Data length is 8 bits (CSIGnCFG0.CSIGnDLS[3:0] = 1000<sub>B</sub>). Data direction is MSB first (CSIGnCFG0.CSIGnDIR = 0).
- 3. CSIG is set to transmit/receive operation (CSIGnCTL0.CSIGnTXE = 1, CSIGnCTL0.CSIGnRXE = 1). Communication start is enabled.
- The "transmission in progress" flag CSIGnSTR0.CSIGnTSF is automatically set when transfer data is written to the transmission register CSIGnTX0H.
- 5. As long as signal CSIGTSSI is high, transmission/reception is not started, even if an external transmission clock is applied to clock input signal CSIGTSCI. Input at CSIGTSI is ignored.
- 6. As soon as CSIGTSSI falls to low level, signal CSIGTSSO goes high, indicating that CSIGTSO is enabled and ready for transmission.
- Now, as soon as the external clock signal appears at CSIGTSCK, the slave transmits data to CSIGTSO and simultaneously captures data from CSIGTSI.
- 8. Interrupt CSIGTIR indicates when the reception is complete. The register CSIGnRX0 can be read.

# 19.3.8 CSIG interrupts

CSIG can generate the following interrupts:

- CSIGTIC
- CSIGTIR
- CSIGTIRE

#### Interrupt delay

In master mode, all interrupts generated by the master can be delayed by one half period of the transmission clock CSIGTSCK. This is not possible in slave mode.

The delay is specified by setting bit CSIGnCTL1.CSIGnSIT = 1.

The following example illustrates the interrupt delay function, assuming a setting of CSIGnCTL1.CSIGnSIT = 1 (interrupt delay enabled), CSIGnCTL1.CSIGnCKR = 0, CSIGnCFG0.CSIGnDAP = 0 (normal clock and data phase), and CSIGnCFG0.CSIGnDLS[3:0] =  $1000_B$  (data length 8 bits).




Figure 19-13 Interrupt delay function (CSIGnCTL1.CSIGnSIT = 1)

# (1) CSIGTIC communication interrupt

This interrupt is normally generated after every data transfer. It can be used to trigger a DMA for writing new transmission data to register CSIGnTX0W or CSIGnTX0H.

The following example assumes master mode and a setting of CSIGnCTL1.CSIGnSIT = 0 (no interrupt delay), CSIGnCTL1.CSIGnCKR = 0, CSIGnCFG0.CSIGnDAP = 0 (normal clock and data phase), CSIGnCFG0.CSIGnDLS[3:0] = 1000<sub>B</sub> (data length 8 bits), and CSIGnCTL1.CSIGnSLIT = 0 (normal interrupt timing).




Figure 19-14 Generation of CSIGTIC after communication (CSIGnCTL1.CSIGnSLIT = 0)

However, CSIGTIC can also be set up to occur when the CSIGnTX0 register is free for the next data. This is specified by setting CSIGnCTL1.CSIGnSLIT = 1.

This mode allows more efficient data transfers.

The effect is illustrated in the figure below.




Figure 19-15 Generation of CSIGTIC at the beginning of communication

#### (2) CSIGTIR reception interrupt

This interrupt is generated in receive-only and transmit/receive mode after data has been received and is available in the reception register. It can be used to trigger a DMA for reading the received data from register CSIGnRX0.

The following example assumes master mode and a setting of CSIGnCTL1.CSIGnSIT = 0 (no interrupt delay), CSIGnCTL1.CSIGnCKR = 0, CSIGnCFG0.CSIGnDAP = 0 (normal clock and data phase), and CSIGnCFG0.CSIGnDLS[3:0] =  $1000_B$  (data length 8 bits).




Figure 19-16 Generation of CSIGTIR

#### (3) CSIGTIRE reception error interrupt

This interrupt is generated whenever an error is detected.

Table 19-9 Data error types

Error type	Communication status after error interrupt
Parity error	Interrupt is generated and communication continues
Data consistency error	Interrupt is generated and communication continues
Overrun error	Interrupt is generated and communication is stopped

The type of error that caused the generation of CSIGTIRE is indicated in register CSIGnSTR0.

For details about the various error types refer to 19.3.11 "Error detection" on page 1053.

#### 19.3.9 Handshake function

CSIG features a handshake function to synchronize the master and the slave devices. This function can be enabled/disabled by bit CSIGnCTL1.CSIGnHSE. For handshake, the signal CSIGTSHSG is used.

The timing depends on the data phase selection bit CSIGnCFG0.CSIGnDAP.

#### (1) Slave mode

When CSIGnCTL1.CSIGnHSE = 1, the slave outputs CSITSHSG = 0 when it is busy. This happens when previous receive data is still in the CSIGnRX0 register, and new data cannot be copied from the shift register to CSIGnRX0 (CSIGnRX0 full condition).

The following examples assume a data length of 8 bits.




Figure 19-17 Ready/busy signal from slave (CSIGnCFG0.CSIGnDAP = 0)

As long as the slave is busy, the master has to wait (i.e. suspend the transmission clock). The slave sets CSIGTSHSG to high ("ready") as soon as the reception register CSIGnRX0 has been read.




Figure 19-18 Ready/busy signal from slave (CSIGnCFG0.CSIGnDAP = 1)

#### (2) Master mode

When the master detects CSIGTSHSG = 0, the following transfer is put on hold, and the master goes into wait status. It suspends the clock at CSIGTSCK

The CSIGTSHSG level is checked at each half clock cycle of CSIGTSCK.




Figure 19-19 Master's reaction to CSIGTSHSG (CSIGnCFG0.CSIGnDAP = 0)

If the CSIGTSHSG low signal comes from the slave while data transfer is in progress, the serial clock is suspended after the transfer is complete.

The master resumes the communication as soon as CSIGTSHSG becomes high (slave is "ready").




Figure 19-20 Master's reaction to CSIGTSHSG (CSIGnCFG0.CSIGnDAP = 1)

#### Caution

If multiple slaves are connected, the master must only detect the CSIGTSHSG signal of the slave it has selected for communication.

CSIGTSHSG must be pulled down by the external slave before the next transfer starts. Even if the signal is pulled down by the slave during the transfer, the transfer will be finished.

# 19.3.10 Loop-back mode

Loop-back mode is a special mode for self-test. This feature is only available in master mode.

When this mode is active, the transmit and receive signals are internally connected, as shown in the figures below. The signals CSIGTSCK, CSIGTSO, and CSIGTSI are disconnected from the ports. In addition, the CSIGTSO output level is fixed to low, and CSIGTSCK is set to the inactive state, as defined by CSIGnCTL1.CSIGnCKR. The rest of CSIG works as in normal operation.

In order to test the CSIG, enable loop-back mode and carry out normal transfer operations. Then check that the received data is the same as the transmitted data.




Figure 19-21 Normal operation




Figure 19-22 Operation in loop-back mode

#### 19.3.11 Error detection

CSIG can detect three error types:

- Data consistency error (transmission data)
- Parity error (received data)
- Overrun error

Error check can be individually enabled/disabled for each type.

If one of these errors is detected, the interrupt CSIGTIRE is generated.

# (1) Data consistency check

The purpose of the data consistency check is to ensure that the data physically sent to the output pin is identical to the original data that was copied to the shift register.

The data consistency check can be enabled/disabled by bit CSIGnCTL1.CSIGnDCS. It is not active if data transmission is disabled (CSIGnCTL0.CSIGnTXE = 0).

When the data consistency check is active, the data transferred from CSIGnTX0 to the shift register is copied to a separate register. In addition, the physical levels at CSIGTSO is read back via the CSIGTDCS signal into an own shift register.

After completion of the transmission, the data sent is compared with the original transmission data.

Mismatch is considered as a data consistency error:

- Interrupt CSIGTIRE is generated.
- Bit CSIGnSTR0.CSIGnDCE is set.

The function is illustrated in the following block diagram.




Figure 19-23 Functional block diagram of the data consistency check

#### (2) Parity check

Parity is a common mean to detect a single bit failure during data transmission. CSIG can append a parity bit to the last data bit (even if extended data length is used).

The use and type of parity is specified in CSIGnCFG0.CSIGnPS[1:0].

Parity check is enabled if CSIGnCFG0.CSIGnPS[1] = 1.

The parity bit is checked after reception is complete. If a parity error occurs:

- Interrupt CSIGTIRE is generated
- Bit CSIGnSTR0.CSIGnPE is set

The following figure shows an example.

Data length is 8 bits. The data transmitted is 05<sub>H</sub> and 35<sub>H</sub>. Parity type is odd.




Figure 19-24 Parity check example

For the first 8 bits, the parity bit is 1. There is no parity error, because the total number of ones (including the parity bit) is odd.

For the second 8 bits, the parity bit is 0. This is detected as a parity error, because the total number of ones (including the parity bit) is even.

#### (3) Overrun error

This error occurs when previously received data still resides in the reception register CSIGnRX0, because it wasn't read, and new data is received.

The overrun error is not generated if data reception is disabled (CSIGnCTL0.CSIGnRXE = 0).

If overrun occurs:

- Interrupt CSIGTIRE is generated
- Bit CSIGnSTR0.CSIGnOVE is set
- · Communication is stopped

The following figure illustrates the function.




Figure 19-25 Overrun error detection

The following figure illustrates an example where:

- · Rx data 3 was not read
- · Rx data 4 was received, but cannot be stored

Thus an overrun error occurs.




Figure 19-26 Overrun error detection - example

**Notes** 1. An Rx data overrun error can be avoided in slave mode by using the handshake.

When handshake is used in slave mode, the receiver (slave) signals to the transmitter (master) that it is busy. The transmitter then waits until the receiver has read its reception register and is ready again. For details see 19.3.9 "Handshake function" on page 1049.

2. In master mode no overrun error can occur, since the data clock CSIGTSCK is stopped, until the data in the CSIGnRX0 register is read.

# 19.4 CSIG Control Registers

The CSIGn is controlled and operated by means of the following registers:

Table 19-10 CSIGn register overview

Register name	Shortcut	Address		
Control register 0	CSIGnCTL0	<csign_base></csign_base>		
Control register 1	CSIGnCTL1	<csign_base> + 10<sub>H</sub></csign_base>		
Control register 2	CSIGnCTL2	<csign_base> + 14<sub>H</sub></csign_base>		
Status register 0	CSIGnSTR0	<csign_base> + 04<sub>H</sub></csign_base>		
Status clear register 0	CSIGnSTCR0	<csign_base> + 08<sub>H</sub></csign_base>		
Rx-only mode control register 0	CSIGnBCTL0	<csign_base> + 1000<sub>H</sub></csign_base>		
Configuration register 0	CSIGnCFG0	<csign_base> + 1010<sub>H</sub></csign_base>		
Transmit data register 0 for word access	CSIGnTX0W	<csign_base> + 1004<sub>H</sub></csign_base>		
Transmit data register 0 for half word access	CSIGnTX0H	<csign_base> + 1008<sub>H</sub></csign_base>		
Receive data register 0	CSIGnRX0	<csign_base> + 100C<sub>H</sub></csign_base>		
Emulation register	CSIGnEMU	<csign_base> + 0018<sub>H</sub></csign_base>		

<CSIGn\_base>

The base addresses <CSIGn\_base> of the CSIGn is defined in the first section of this chapter under the key word "Register addresses".

#### (1) CSIGnCTL0 - CSIG control register 0

This register controls the operation clock and enables/disables transmission/reception.

Access This register can be read/written in 8-bit units.

Address <CSIGn\_base> + 00<sub>H</sub>

Initial Value 00<sub>H</sub>

	7	6	5	4	3	2	1	0
•	CSIGn PWR	CSIGn TXE	CSIGn RXE	0	0	0	0	0 <sup>a</sup>
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

a) The default value "0" of bit 0 of CSIGnCTL0 must be changed to "1" before the CSIGn is used.

Caution

The default value "0" of bit 0 of CSIGnCTL0 must be changed to "1" before the CSIGn is used.

Table 19-11 CSIGnCTL0 register contents

Bit position	Bit name	Function
7	CSIGnPWR	Controls operation clock:  0: Stop operation clock  1: Provide operation clock  Clearing CSIGnPWR to 0 resets the internal circuits, stops operation, and sets the CSIG to standby state. No clock is provided to internal circuits.  If CSIGnPWR is cleared during communication, ongoing communication is aborted. A restart of the communication is then required.
6	CSIGnTXE	Enables/disables transmission: 0: Transmission disabled 1: Transmission enabled
5	CSIGnRXE	Enables/disables reception: 0: Receive disabled 1: Receive enabled
0	Bit 0	Caution The default value "0" of this must be changed to "1" before the CSIGn is used.

#### Cautions

- Do not modify CSIGnRXE or CSIGnTXE while CSIGnPWR = 0.
   However both bits can be modified in the same write operation when setting CSIGnPWR = 1.
- 2. Do not modify CSIGnRXE or CSIGnTXE while a data transmission is pending or ongoing, i.e. if CSIGnSTR0.CSIGnTSF = 1.


### (2) CSIGnCTL1 - CSIG control register 1

This register specifies the interrupt timing and the interrupt delay mode. It enables/disables extended data length control, data consistency check, loop-back mode, handshake function, and slave select function.

**Access** This register can be read/written in 32-bit units.

Address <CSIGn\_base> + 10<sub>H</sub>

Initial Value 0000 0000H



Caution

Changing the contents of this register is only permitted when CSIGnCTL0.CSIGnPWR = 0.

Table 19-12 CSIGnCTL1 register contents (1/2)

Bit position	Bit name	Function
17	CSIGnCKR	Selects the initial level of the data clock CSIGTSCK  0: Initial level of CSIGTSCK is high  1: Initial level of CSIGTSCK is low For the relation between CSIGTSCK, CSIGTSO and the sample point, refer to the description of the CSIGnCFG0.CSIGnDAP bit.
16	CSIGnSLIT	Selects the timing of interrupt CSIGTIC:  0: Normal interrupt timing (interrupt is generated after the transfer)  1: Interrupt generation when CSIGnTX0 is free for next data.  For details refer to 1 "CSIGTIC communication interrupt" on page 1047.
7	CSIGnEDLE	Enables/disables extended data length (EDL) mode:  0: Extended data length mode disabled  1: Extended data length mode enabled For details refer to 2 "Data length selection with extended data length" on page 1043.
5	CSIGnDCS	Enables/disables data consistency check:  0: Data consistency check disabled  1: Data consistency check enabled For details refer to 1 "Data consistency check" on page 1053.
3	CSIGnLBM	Controls loop-back mode (LBM): 0: Loop-back mode deactivated 1: Loop-back mode activated For details refer to 19.3.10 "Loop-back mode" on page 1052.

Table 19-12 CSIGnCTL1 register contents (2/2)

Bit position	Bit name	Function
2	CSIGnSIT	Selects interrupt delay mode:  0: No delay  1: Half clock delay for all interrupts  This bit is only valid in master mode. In slave mode, no delay is generated.  For details refer to 19.3.8 "CSIG interrupts" on page 1047.
1	CSIGnHSE	Enables/disables handshake mode: 0: Handshake function disabled 1: Handshake function enabled For details refer to 19.3.9 "Handshake function" on page 1049.
0	CSIGnSSE	Enables/disables slave select function:  0: Input signal CSIGTSSI is ignored  1: Input signal CSIGTSSI is enabled  If the slave select function is not used, this bit must be set to 0 (see also 19.3.2 "Master/slave connections" on page 1039).

Details about CSIGnCTL1.CSIGnSSE:

Table 19-13 Operation of the slave select function during reception

CSIGnCTL0. CSIGnRXE	CSIGnCTL1. CSIGnSSE	CSIGTSSI	Receive operation
0	-	-	Reception disabled
1	0	-	Possible
1	1	0	Possible
1	1	1	Impossible

Table 19-14 Operation of the slave select function during transmission

CSIGnCTL0. CSIGnTXE	CSIGnCTL1. CSIGnSSE	CSIGTSSI	Transmit operation
0	-	-	Transmission disabled
1	0	-	Possible
1	1	0	Possible
1	1	1	Impossible

# (3) CSIGnCTL2 - CSIG control register 2

This register selects the communication clock.

Access This register can be read/written in 16-bit units.

Address <CSIGn\_base> + 14<sub>H</sub>

Initial Value E000<sub>H</sub>

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

CSIGn
PRS[2:0]

BRS[11:0]

Caution

Changing the contents of this register is only permitted when CSIGnCTL0.CSIGnPWR = 0.

Table 19-15 CSIGnCTL2 register contents

Bit position	Bit name	Fur	ection								
15 to 13	CSIGnPRS	Sele	ects the v	alue m of	the preso	caler:					
	[2:0]		CSIGn PRS2	CSIGn PRS1	CSIGn PRS0	Prescaler output (PRSOUT)					
			0	0	0	PCLK (master mode)					
			0	0	1	PCLK / 2 (master mode)					
			0	1	0	PCLK / 4 (master mode)					
			0	1	1	PCLK / 8 (master mode)					
			1	0	0	PCLK / 16 (master mode)					
			1	0	1	PCLK / 32 (master mode)					
			1	1	0	PCLK / 64 (master mode)					
			1	1	1	External clock via CSIGTSCI (slave mode)					
11 to 0	CSIGnBRS	Sel	Selects the baud rate (m = CSIGnPRS[2:0]):								
	[11:0]		CSI	GnBRS[1	1:0]	Baud rate at CSIGTSCK					
				0		BRG is stopped					
				1		PCLK / (2 <sup>m</sup> × 1 × 2)					
				2		PCLK / (2 <sup>m</sup> × 2 × 2)					
				3		PCLK / (2 <sup>m</sup> × 3 × 2)					
				4		$PCLK / (2^m \times 4 \times 2)$					
				4095		PCLK / (2 <sup>m</sup> × 4095 × 2)					

# (4) CSIGnSTR0 - CSIG status register 0

This register indicates the status of the CSIG.

Access This register can be read in 32-bit units.

Address <CSIGn\_base> + 04<sub>H</sub>

Initial Value 0000 0010<sub>H</sub>

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
٠	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	0	0	0	0	0	0	0	CSIGn TSF	0	0	1	CSIGn DCE	0	CSIGn PE	CSIGn OVE
	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Table 19-16 CSIGnSTR0 register contents

D''												
Bit position	Bit name	Function										
7	CSIGnTSF	Transfer status flag: 0: Idle state 1: Transmission is in progress or being prepared Setting and clearing of this bit is as follows:										
		Master mode	Set by	Cleared by								
		Tx only mode	Writing to transmit	Rising edge of CSIGTIC								
		Tx / Rx mode	register									
		Rx only mode										
		Slave mode	Set by	Cleared by								
		Tx only mode	Writing to transmit	Rising edge of CSIGTIC								
		Tx / Rx mode register Rising edge of CSIGTI										
		Rx only mode	CSIGTSCK									
3	CSIGnDCE	Data consistency check erro 0: No data consistency erro 1: Data consistency error d This bit is cleared by writing This bit is initialized when CS to 0.	or detected etected 1 to CSIGnSTCR0.CSIG									
1	CSIGnPE	Parity error flag: 0: No parity error detected 1: Parity error detected This bit is cleared by writing This bit is initialized when CS to 0.										
0	CSIGnOVE	Overrun error flag: 0: No overrun error detecte 1: Overrun error detected This bit is cleared by writing This bit is initialized when CS to 0.	1 to CSIGnSTCR0.CSIG									

# (5) CSIGnSTCR0 - CSIG status clear register 0

This register clears the status flags of the CSIGnSTR0 status register.

Access This register can be read/written in 16-bit units.

Address <CSIGn\_base> + 08<sub>H</sub>

Initial Value Reading this register returns always 0000<sub>H</sub>

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	0	0	0	0	0	0	0	0	0	0	0	CSIGn DCEC	0	CSIGn PEC	CSIGn OVEC
,	R/W	R/W	R/W	R/W												

Table 19-17 CSIGnSTCR0 register contents

Bit position	Bit name	Function
3	CSIGnDCEC	0: No operation. Read value is always 0.     1: Clear data consistency error flag (CSIGnSTR0.CSIGnDCE)
1	CSIGnPEC	0: No operation. Read value is always 0. 1: Clear parity error flag (CSIGnSTR0.CSIGnPE)
0	CSIGnOVEC	0: No operation. Read value is always 0. 1: Clear overrun error flag (CSIGnSTR0.CSIGnOVE)

# (6) CSIGnBCTL0 - CSIG Rx-only mode control register 0

This register enables/disables the data transfer in Rx-only mode.

Access This register can be read/written in 8-bit units.

Address < CSIGn\_base> + 1000<sub>H</sub>

Initial Value 01<sub>H</sub>




Table 19-18 CSIGnBCTL0 register contents

Bit position	Bit name	Function
0	CSIGnSCE	Disables/enables next data reception start by reading CSIGnRX0:  0: Next reception disabled  1: Next reception enabled For details refer to 2 "Receive-only mode" on page 1042 and 19.3.7  "Communication in slave mode" on page 1046.

Caution CSIGnSCE must be set to 0 if transmit mode is enabled (CSIGnCTL0.CSIGnTXE = 1).

# (7) CSIGnCFG0 - CSIG configuration register 0

This register configures the communication protocol – data length, parity, transfer direction, clock phase, and data phase.

Access This register can be read/written in 32-bit units.

**Address** <CSIGn\_base> + 1010<sub>H</sub>

Initial Value 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0		lGn			lGn		0	0	0	0	0	CSIGn	0	CSIGn
		PS[	1:0]		DLS	[3:0]							DIR		DAP
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Caution** Changing the contents of this register is only permitted when CSIGnCTL0.CSIGnPWR = 0.

Table 19-19 CSIGnCFG0 register contents (1/2)

Bit position	Bit name	Fun	Function								
29 to 28	CSIGnPS	Spe	cifies parity:								
	[1:0]		CSIGn PS1	CSIGn PS0	Transmission	Reception					
			0	0	No parity transmitted	No parity expected					
			0	1	Add parity bit fixed at 0	Parity bit is expected but not judged					
			1	0	Add odd parity	Odd parity bit is expected					
			1	1	Add even parity	Even parity bit is expected					
27 to 24	CSIGnDLS [3:0]	0: 1: 2:  15	exter It is fo	is 16 bits is 1 bit is 2 bits in is 15 bits lengths of leaded data ler	ss than 7 bits is only allowe agth function. ransmit two consecutive dat						
18	CSIGnDIR	0:	Selects the serial data direction: 0: Data is sent/received with MSB first 1: Data is sent/received with LSB first								

Table 19-19 CSIGnCFG0 register contents (2/2)

Bit position	Bit name	Fun	Function								
16	CSIGnDAP	The CSI • to The	to office office and out via octorios								
			CSIGN CSIGN Clock and data phase selection								
			CSIGTSI capture	CSIGTSO							
				CSIGTSO D7 \ D6 \ D5 \ D4 \ D3 \ D2 \ D1 \ D0							
			1	0	CSIGTSCK CSIGTSO  D7 D6 D5 D4 D3 D2 D1 D0  CSIGTSI capture						
			1	CSIGTSCK CSIGTSO D7 D6 D5 D4 D3 D2 D1 D0  CSIGTSI capture							

#### (8) CSIGnTX0W - CSIG transmission register 0 for word access

This register stores the transmission data. It has to be used when the extended data length function is enabled (CSIGnCTL1.SCIGnEDLE = 1).

Access This register can be read/written in 32-bit units.

Address <CSIGn\_base> + 1004<sub>H</sub>

Initial Value 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	CSIGn EDL	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	CSIGnTX[15:0]														
D/M	D/M	DΛΛ	D/\/	D/M	D/\/	D/M	D/M	D/M	D/\/	DΛΛ	D/M	D/M	D/\/	D/M	DAM

Table 19-20 CSIGnTX0W register contents

Bit position	Bit name	Function
29	CSIGnEDL	Specifies the extended data length configuration:  0: Normal operation  1: Extended data length activated     The associated data is transmitted as 16-bit data.  This bit can only be set if CSIGnCTL1.CSIGnEDLE = 1. It is automatically cleared if CSIGnCTL1.CSIGnEDLE is cleared.
15 to 0	CSIGn TX[15:0]	Data to be transmitted

#### (9) CSIGnTX0H - CSIG transmission register 0 for half word access

This register stores the transmission data. It can be used when the Extended Data Length function is disabled (CSIGnCTL1.CSIGnEDLE = 0).

Access This register can be read/written in 16-bit units.

Address < CSIGn\_base> + 1008<sub>H</sub>

Initial Value 0000<sub>H</sub>

15 14 13 12 11 10 5 0 CSIGnTX[15:0] R/W 
Table 19-21 CSIGnTX0H register contents

Bit position	Bit name	Function
15 to 0	CSIGn TX[15:0]	Data to be transmitted

# (10) CSIGnRX0 - CSIG reception register 0

This register stores the received data.

Access This register can be read in 16-bit units.

Address <CSIGn\_base> + 100C<sub>H</sub>

Initial Value 0000<sub>H</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							CS	lGn							,
							RX[	15:0]							
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Table 19-22 CSIGnRX0 register contents

Bit position	Bit name	Function
15 to 0	CSIGn RX[15:0]	Received data This register is initialized when CSIGnCTL0.CSIGnPWR changes from 0 to 1 or from 1 to 0.

# (11) CSIGnEMU - CSIG emulation register

This register controls whether the CSIGn can be stopped during emulation, for instance upon a breakpoint hit.

Access This register can be read/written in 8-bit units.

Address <CSIGn\_base> + 18<sub>H</sub>

Initial Value 00<sub>H</sub>

7	6	5	4	3	2	1	0
CSIGn SVSDIS	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 19-23 CSIGnEMU register contents

Bit position	Bit name	Function
7	CSIGn SVSDIS	Emulation control 0: CSIGn can be stopped during emulation 1: CSIGn continuous operating during emulation

# 19.5 Operating Procedure Example

In the following a transmit/receive example in master mode in combination with a DMA is described.

The following instructions are based on the assumption that:

- Transmission data length is 8 bits (CSIGnCFG0.CSIGnDLS[3:0] = 1000<sub>B</sub>)
- MSB is transmitted first (CSIGnCFG0.CSIGnDIR = 0)
- CSIGTIC interrupt at the end of the transfer (CSIGnCTL1.CSIGnSLIT = 0)
- Normal clock and data phase (CSIGnCTL1.CSIGnCKR = 0, CSIGnCFG0.CSIGnDAP = 0)
- The number of data packets is 10 (0 to 9)




Figure 19-27 Communication in master mode

#### Procedure:

- 1. Configure the communication protocol in register CSIGnCFG0.
- In the CSIGnCTL0 register, set bits CSIGnPWR = 1 (enable the clock), CSIGnTXE = 1 (enable transmission), CSIGnRXE = 1 (enable reception). The data output CSIGTSO is enabled.
- Write the first data packet to be sent to the transmission register CSIGnTX0H. Transmission starts automatically when the first data is available.
- Write the second data to CSIGnTX0H. Writing the second packet immediately after the first one avoids unnecessary delays between the packets.
- 5. After every packet that has been transmitted, the interrupts CSIGTIC and CSIGTIR are generated. CSIGTIC indicates that the next packet can be

written to CSIGnTX0H. CSIGTIR indicates that the reception register CSIGnRX0 must be read.

In this example, CPU write and DMA write are equivalent.

- No more write action is required after completion of packet 8. Packet 9 (the last packet) has been written in advance.
   However, the reception register CSIGnRX0 must be read after completion of packets 8 and 9.
- 7. To finally disable the transmit/receive operation, clear CSIGnCTL0.CSIGnTXE and CSIGnCTL0.CSIGnRXE.

This chapter contains a generic description of the I<sup>2</sup>C Interface (IICB).

The first section describes all properties specific to the V850E2/Fx4-G, such as instances, register base addresses, input/output signal names, etc. The subsequent sections describe the features that apply to all implementations.

# 20.1 V850E2/Fx4-G IICB Features

**Instances** This microcontroller has following number of instances of the I<sup>2</sup>C Interface.

#### Table 20-1 Instances of IICB

I <sup>2</sup> C Interface		
Instances	1	
Names	IICB0	

Instances index n

Throughout this chapter, the individual instances of a I<sup>2</sup>C Interface are identified by the index "n" (n = 0), for example, IICBnCTL0 for the IICBn control register 0.

Register addresses All IICBn register addresses are given as address offsets from the individual base address <IICBn base>.

The base address <IICBn\_base> of each IICBn is listed in the following table:

Table 20-2 Register base addresses <IICBn\_base>

IICBn instance	<iicbn_base> address</iicbn_base>	
IICB0	FF82 0000 <sub>H</sub>	

Clock supply All I<sup>2</sup>C Interfaces provide one clock input:

Table 20-3 IICB clock supply

IICBn instance	Clock	Connected to
IICB0	PCLK	Clock Controller CKSCLK_028




Figure 20-1 IICB clock supply

Interrupts and DMA requests: DMA

The I<sup>2</sup>C Interfaces can generate following interrupt and DMA requests:

Table 20-4 IICB interrupt and DMA requests

IICBn signals	Function	Connected to	
IICB0:			
IICBTIA	Data transmission/reception interrupt	Interrupt Controller INTIICB0IA DMA Controller trigger 43	

IICB H/W reset The I<sup>2</sup>C Interfaces and their registers are initialized by the following reset signal:

Table 20-5 IICBn reset signal

IICBn	Reset signal	
IICBn	Reset Controller SYSRES	
	Stand-by Controller DPSTPWU     (wake-up from DEEPSTOP mode)	

I/O signals The I/O signals of the I<sup>2</sup>C Interfaces are listed in the following table:

Table 20-6 IICB I/O signals

IICBn signals Function		Connected to
IICB0:		
SCL IICB0 clock signal		Port IICB0SCL
SDA	IICB0 data/address signal	Port IICB0SDA

# 20.2 I<sup>2</sup>C Interface Port Settings

The I<sup>2</sup>C interface function requires to define the ports for the IICBnSCL and IICBnSDA signals as input and open drain output pins simultaneously.

In the following table the port configuration register bits are listed to be set up properly for port m of the port group n, if it shall be used for  $I^2C$  interface signals IICBnSCL or IICBnSDA.

The bold printed values in grey cells differ from the initial register values after reset release and thus have to be changed.

Table 20-7 I<sup>2</sup>C Interface port settings

Register	Value to set	Initial value	Function	
Port function configuration registers:				
PMCn_m =	1	0	alternative mode	
PIPCn_m =	0	0	S/W I/O control	
PMn_m =	0	1	output mode	
PIBCn_m =	х	0	overruled by PMCn_m = 1	
PFCn_m, PFCEn_m =	1 or 0	0	select correct alternative function	
Port data input/output registers:	Port data input/output registers:			
PBDCn_m =	1	0	bi-directional I/O	
Configuration of electrical characteristics registers:				
PUn_m =	х	0	no pull-up resistor, overruled by PMn_m = 0	
PDn_m =	х	0	no pull-down resistor, overruled by PMn_m = 0	
PODCn_m =	1	0	open drain output	
PISn_m, PISEn_m =	1 or 0	0	input characteristic can be selected based on application signal quality	

# 20.3 Functional Overview

Operating mode Standard mode (SCL clock frequency: 100 kHz max.)

Fast mode (SCL clock frequency: 400 kHz max.)

Transfer mode Single transfer mode

Pin configuration SCLn: Serial clock pin

SDAn: Serial transmit/receive data pin

Interrupt request Data transmit/receive interrupt request signal (IICBTIAn)

signal

Communication 8 bits

data length

**Multimaster support** Multiple masters can control the bus simultaneously.

SCLn level width The high-level width and low-level width of the serial clock signal (SCLn) can

be changed.

Automatic detection 
The start and stop conditions can be detected automatically.




Figure 20-2 Block diagram of IICBn

# 20.4 I<sup>2</sup>C Bus Mode Functions

# 20.4.1 Pin configuration

The serial clock pin (SCLn) and serial data bus pin (SDAn) are configured as follows.

SCLn... This pin is used for serial clock input and output.

This pin is an N-ch open-drain output for both master and slave devices. Input is Schmitt input.

SDAn... This pin is used for serial data input and output.

This pin is an N-ch open-drain output for both master and slave devices. Input is Schmitt input.

Because the outputs of the serial clock line and serial data bus line are N-ch open-drain outputs, an external pull-up resistor must be connected to these lines.




Figure 20-3 Pin configuration diagram

# 20.5 I<sup>2</sup>C Bus Definition

This section describes the  $I^2C$  bus's serial data communication format and the signals used by the  $I^2C$  bus.

Figure 20-4 " $I^2C$  bus serial data transfer timing" shows the transfer timing for the "start condition", "address", "transfer direction specification", "data", and "stop condition", which are output onto the  $I^2C$  bus's serial data bus.




Figure 20-4 I<sup>2</sup>C bus serial data transfer timing

The start condition, slave address, and stop condition are output by the master device.

ACK can be output by either the master or slave device. (Normally, it is output by the device that receives 8-bit data.)

The serial clock signal (SCLn) is continuously output by the master device. In the slave device, the low-level period of the SCLn signal can be extended to insert a wait.

#### 20.5.1 Start Condition

The start condition is met if the SDAn signal level changes from high to low while the SCLn signal is high. The start condition is output when the master device starts serial data transfer to a slave device. When the IICBn is in the slave mode, it detects the start condition.




Figure 20-5 Start condition

#### 20.5.2 Addresses

The 7 bits of data following the start condition are defined as an address.

An address is a 7-bit data segment that is output in order to select one of the slave devices that are connected to the master device via the bus lines. Therefore, each slave device connected via the bus lines must have a unique address.

The slave device checks whether the 7-bit data matches its own address. If they match, that slave device is selected as the communication destination and communicates with the master device until the master device outputs another start condition or a stop condition.




Figure 20-6 Addresses

#### 20.5.3 Extension code

When the higher 4 bits of the address are 0000 or 1111, these bits are called extension code. *Table 20-8 "Extension code bit definitions"* lists the bit definitions of extension code.

Table 20-8 Extension code bit definitions

Slave address	R/W bit	Description
0000 000	0	General call address
0000 000	1	Start byte
0000 001	×	CBUS address
0000 010	×	Address reserved for different bus format
0000 011	×	Reserved for future use
0000 1xx	×	HS mode master code <sup>a</sup>
1111 0xx	×	10-bit slave address specification
1111 1xx	×	Reserved for future use

a) The HS mode cannot be used with this IICB module.

# 20.5.4 Transfer direction specification

After the 7-bit address data, the master device transmits 1 bit that specifies the transfer direction.

If this transfer direction specification bit is 0, it indicates that the master device transmits data to a slave device. If this bit is 1, it indicates that the master device receives data from a slave device.




Figure 20-7 Transfer direction specification

# 20.5.5 Acknowledge (ACK)

The 1-bit data after the transfer direction bit  $(R/\overline{W})$  and the 1-bit data after the 8-bit data during address transfer are defined as an acknowledge signal (ACK). ACK is used to check the serial data status of the transmitting and receiving devices.

The receiving device returns ACK after receiving 8-bit data.

The transmitting device normally receives  $\overline{ACK}$  after transmitting 8-bit data. If the transmitting device receives  $\overline{ACK}$  from the receiving device, it continues processing assuming that the transmitted data is normally received.

If the master device is the receiving device and receives the final data, it does not return ACK and outputs a stop condition. If the slave device is the receiving device and does not return ACK, the master device outputs either a stop condition or a restart condition and then stops the current transmission. Failure to return ACK may be caused by the following factors:

- The transmitted data has not been received normally.
- · The final data has been received.
- The receiving device (slave) does not exist for the specified address.

ACK is output when the SDAn line of the receiving device changes to low level at the 9th clock (normal reception).




Figure 20-8 Acknowledge (ACK)

#### 20.5.6 Data

Except for a 9-bit data string (consisting of a 7-bit address, 1-bit  $\overline{ACK}$ ) transferred after the start condition, the bits other than  $\overline{ACK}$  are defined as data.

If a 10-bit address is specified using an extension code, the 8-bit data that is transferred after the address is used as the second address.

# 20.5.7 Stop condition

A stop condition is met if the SDAn signal level changes from low to high while the SCLn signal is high.

The stop condition is output when serial data transfer from the master device to the slave device has been completed.




Figure 20-9 Stop condition

### 20.5.8 Wait state

A wait state is used to report to the communication destination that the IICBn (master or slave) is preparing to transmit or receive data.

The wait state is reported to the communication destination by setting the SCLn signal to low. The next data transfer cannot start until both the master and slave devices exit the wait state.




Figure 20-10 Wait state (1/2)




Figure 20-10 Wait state (2/2)

#### 20.5.9 Arbitration

When several master devices simultaneously output a start condition, communication with the master devices continues until the data differs, while adjusting the clocks. An example where two masters simultaneously output a start condition and arbitration is conducted is described below.

This example assumes that one master outputs the SDAn line high (master 1) and the other master outputs the SDAn line low (master 2) while the SCLn line is low.

In this case, the communication with master 2 is prioritized, and communication is not authorized for master 1.

This kind of operation is called arbitration, and the state in which communication is not authorized is called arbitration loss. The master that lost arbitration releases the bus by setting both the SCLn and SDAn line to high impedance.




Figure 20-11 Arbitration timing example

# 20.6 Registers

#### Caution

In this section, the operation when an extension code is received is omitted. For details about the extension code, refer to 20.7.4 "Extension code".

#### (1) IICBnDAT – IICBn data register

This register is used to transmit and receive transfer data.

Access This register can be read/written in 8-bit units.

Address <IICBn\_base> + 0000<sub>H</sub>

Initial Value 0000<sub>H</sub>. This register is also initialized by changing the value of the

IICBnCTL0.IICBnIICE bit from 1 to 0 or from 0 to 1.

#### **Cautions**

- 1. When the IICBn becomes a master in the single transfer mode, after the IICBnTRG.IICBnSTT bit has been set to 1, writing to the IICBnDAT register is allowed only once to transfer the address and communication direction.
- 2. When transferring data in the single transfer mode, writing to the IICBnDAT register in communication state other than the wait state is prohibited.
- 3. When transferring data in the continuous transfer mode, writing to the IICBnDAT register in response to an INTIICBTIAn interrupt request signal is only allowed once.
- 4. When executing transmission operations in the continuous transfer mode, do not read the IICBnDAT register. Similarly, when performing reception operations in the continuous transfer mode, do not write to the IICBnDAT register.




Table 20-9 IICBnDAT register contents

Bit position	Bit name	Function	
7 to 0	IICBnDAT[7:0]	During reception, these bits hold the received data.  During transmission, these bits write the transmit data.  The prescribed procedure must be followed during access (read, write) to the IICBnDAT register. For the setting sequence, refer to 20.10 "Setting Sequence". The IICBn exits the wait state by performing access to the IICBnDAT register.	
		In single transfer mode     When write access to the IICBnDAT register is performed	
		In continuous transfer mode     When write access to the IICBnDAT register is performed     When read access to the IICBnDAT register is performed during a wait state for data transfer that is not triggered by NACK signal reception	

# (2) IICBnSVA – IICBn slave address register

This register stores the slave address of the I<sup>2</sup>C bus.

Access This register can be read/written in 8-bit units.

Address <IICBn\_base> + 0004<sub>H</sub>

Initial Value 0000<sub>H</sub>

**Caution** Write access to the IICBnSVA register is prohibited when the value of the IICBnCTL0.IICBnIICE bit is 1.

7 6 5 4 3 2 1 0

||IICBnSVA7||IICBnSVA6||IICBnSVA5||IICBnSVA4||IICBnSVA3||IICBnSVA2||IICBnSVA1|| 0

||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||R/W ||

Table 20-10 IICBnSVA register contents

Bit position	Bit name	Function
7 to 1	IICBnSVA[7:1]	Store the slave address of the I <sup>2</sup> C bus.  Address match/address mismatch is judged by comparing the received address and the IICBnSVA register.
		If the received address matches the IICBnSVA register, the IICBnSTR0.IICBnSSCO bit is set to 1.

# (3) IICBnCTL0 - IICBn control register 0

This register is used to control the operations of the IICBn.

Access This register can be read/written in 8-bit units.

Address <IICBn\_base> + 0008<sub>H</sub>




Table 20-11 IICBnCTL0 register contents (1/2)

Bit position	Bit name	Function
7	IICBnIICE	Enables/disables operation of the IICBn.  0: Disables operation of IICBn.  1: Enables operation of IICBn.  Synchronous reset of the following registers is executed when the value of the IICBnIICE bit changes from 1 to 0, or the value of the IICBnIICE bit changes from 0 to 1.  IICBnDAT and IICBnSTR0 registers  When IICBnIICE is 0, the SCLn and SDAn pins go into the high impedance state.
1	IICBnSLWT	Controls a wait and interrupt request output timing.  0: The IICBn enters the wait state and an interrupt request is output at the falling edge of the 8th clock during single transfer.  1: The IICBn enters the wait state and an interrupt request is output at the falling edge of the 9th clock during single transfer.  The IICBnSLWT bit controls wait state transition and interrupt request output at the following timing.  - 8th and 9th clocks during data transfer  For the conditions for transition to the wait state, refer to 20.7.3 "Entering and exiting wait state".  During address transfer, the conditions for transiting to the wait state and for interrupt request output are as follows, regardless of the setting of the IICBnSLWT bit.  • Master mode:  A data transmit/receive interrupt request signal (INTIICBTIAn) is output and the IICBn enters the wait state upon detection of the falling edge of the 9th clock.  • Slave mode:  During an address match, the INTIICBTIAn signal is output and the IICBn enters the wait state upon detection of the falling edge of the 9th clock.  During address mis-match, the INTIICBTIAn signal is not output and the IICBn does not enter the wait state.  Caution  During data transmission, rewriting the IICBnSLWT bit is prohibited.

Table 20-11 IICBnCTL0 register contents (2/2)

Bit position	Bit name	Function
0	IICBnSLAC	Controls acknowledge signal output.
		0: Disables acknowledge signal output.
		Master:The acknowledge signal is not output during data reception (SDAn = "H").
		Slave:The acknowledge signal is not output during data transfer when an address match occurs (SDAn = "H").
		Enables acknowledge signal output.
		Master:The acknowledge signal is output during data reception (SDAn = "L").
		Slave:The acknowledge signal is output during data transfer when an address match occurs (SDAn ="L").
		When the IICBn is operating as a slave, in the case of an address match, an acknowledge signal is output during address transfer regardless of the value of the IICBnSLAC bit (SDAn = "L"). also, no acknowledge signal is output (SDAn = "H") while the IICBn is transmitting data or when it does not participate in communications.

I<sup>2</sup>C Interface (IICB) Chapter 20

# (4) IICBnCTL1 – IICBn control register 1

This register controls the operation of the IICBn.

This register can be read/written in 8-bit units. Access

<IICBn\_base> + 0020<sub>H</sub> Address

Initial Value 0000<sub>H</sub>

Caution Write access to the IICBnCTL1 register is prohibited when the value of the IICBnCTL0.IICBnIICE is 1.

7	6	5	4	3	2	1	0
IICBn	IICBn	IICBn	IICBn	0	0	IICBn	0
MDSC	LGDF2	LGDF1	LGDF0			SLSE	
R/W	R/W	R/W	R/W	R	R	R/W	R

Table 20-12 IICBnCTL1 register contents (1/2)

Bit position	Bit name	Function			
7	IICBnMDSC	Specifies the operation mode for the IICBn.  0: Standard mode (SCL clock frequency: 100 kbps max.)  1: Fast mode (SCL clock frequency: 400 kbps max.)			
6 to 4	IICBnLGDF[2:0]	Specify the digital filter sampling frequency.  Note that the digital filter can be used only in the fast mode.  000:Does not use digital filter.  SCLn and SDAn are used without passing through the digital filter in the IICBn.  The digital filter circuit operations are stopped.  Other than above:Uses digital filter.  SCLn and SDAn are used passing through the digital filter in the IICBn.  When using a digital filter, set bits IICBnLGDF2 to IICBnLGDF0 as follows.			
		IICBnLGDF2 to IICBnLGDF0 bits Frequency			
		001 Minimum frequency <sup>a</sup> ≤ PCLK ≤ 20 MHz			
		010 20 MHz < PCLK ≤ 40 MHz			
		011 40 MHz < PCLK ≤ 60 MHz			
		100		60 MHz < P0	CLK ≤ 80 MHz
		101 80 MHz < PCLK ≤ 100 MHz			CLK ≤ 100 MHz
		110, 111 Setting prohibited			
		a) A list of the minimum frequencies by setting is shown below.			
		Operation mode (IICBnMDSC) When digital filte (IICBnLGDF bits			When digital filter used (IICBnLGDF bits ≠ 000)
		Standard mode (0)	1.0	MHz	Use prohibited
		Fast mode (1)	3.5	MHz	4.0 MHz

Table 20-12 IICBnCTL1 register contents (2/2)

Bit position	Bit name	Function
1	IICBnSLSE	Enables/disables start condition output in the initial communication state.  0: Disables start condition output in the initial communication state.  1: Enables start condition output in the initial communication state.
		If the IICBnSLSE bit is set to 1, a start condition can be output by setting the IICBnTRG.IICBnSTT bit to 1 in the initial communication state (from when the IICBnCTL0.IICBnIICE bit is set to 1 until detection of a stop condition). The IICBnSLSE bit is automatically cleared to 0 upon detection of a start condition (even without a 0 write operation).
		Caution Clear the IICBnSLSE bit to 0 when participating in communications after other communications have started.  When other communications are being performed, if the IICBnSTT has been set to 1 with the IICBnSLSE bit set to 1, the other communications may be damaged.

# (5) IICBnWL - IICBn low level width setting register

This register is used to set the low level width of the serial clock register (SCLn).

Access This register can be read/written in 16-bit units.

Address <IICBn\_base> + 0024<sub>H</sub>

Initial Value 03FF<sub>H</sub>

**Caution** Write access to the IICBnWL register is prohibited when the value of the IICBnCTL0.IICBnIICE bit is 1.

15 14 13 12 11 10 9 8 0 0 0 0 0 0 IICBnWL9 IICBnWL8 R R R R R R R/W R/W 6 0 5 4 3 2 1 IICBnWL7 IICBnWL6 | IICBnWL5 | IICBnWL4 | IICBnWL3 | IICBnWL2 IICBnWL1 IICBnWL0 R/W R/W R/W R/W R/W R/W R/W R/W

Table 20-13 IICBnWL register contents

Bit position	Bit name	Function
9 to 0	IICBnWL[9:0]	Specify the $t_{LOW}$ period (low level width of the SCLn clock) of the $I^2C$ bus specification. The value of the IICBnWL register is used to determine the serial output timing of other $I^2C$ bus specifications. For the serial output timing setting conditions, refer to a "Setting transfer clock by using IICBnWL and IICBnWH registers" on page 1091.

### (a) Setting transfer clock by using IICBnWL and IICBnWH registers

The various timings in compliance with the I<sup>2</sup>C bus specifications can be set by setting the IICBnWL register and IICBnWH register.

· Setting transfer clock on master side

Transfer clock (Hz) = 
$$\frac{PCLK}{IICBnWL + IICBnWH + PCLK (t_R + t_F)}$$

At this time, the optimal setting values of IICBnWL and IICBnWH are as follows.

(The fractional parts of all setting values are rounded up.)

- When the fast mode

$$IICBnWL = \frac{0.52}{Transfer clock} \times PCLK$$

IICBnWH = 
$$(\frac{0.48}{\text{Transfer clock}} - t_{R} - t_{F}) \times \text{PCLK}$$

- When the normal mode

$$IICBnWL = \frac{0.47}{Transfer clock} \times PCLK$$

IICBnWH = 
$$(\frac{0.53}{\text{Transfer clock}} - t_{R} - t_{F}) \times \text{PCLK}$$

**Caution** The data hold time must be 0.9 μs or less in the fast mode and 3.45 μs or less in the standard mode.

Note The data hold time is determined by the IICBWL register setting as follows:

Data hold time = IICBnWL.IICBnWL[9:2] / PCLK

 Setting IICBnWL and IICBnWH on slave side (The fractional parts of all setting values are rounded up.)

- When the fast mode

IICBnWL =  $1.3 \mu s \times PCLK$ 

IICBnWH =  $(1.2 \mu s - t_R - t_F) \times PCLK$ 

- When the normal mode

IICBnWL =  $4.7 \mu s \times PCLK$ 

IICBnWH =  $(5.3 \mu s - t_R - t_F) \times PCLK$ 

Note IICBnWL: IICBn low-level width setting register

IICBnWH: IICBn high-level width setting register  $t_F$ : SDAn and SCLn signal falling times  $t_R$ : SDAn and SCLn signal rising times

PCLK: Frequency of the clock supplied to the IICBn

f<sub>CLK</sub>: SCL clock frequency

# (6) IICBnWH - IICBn high-level width setting register

This register is used to set the high level width of the serial clock signal (SCLn).

Access This register can be read/written in 16-bit units.

Address <IICBn\_base> + 0028<sub>H</sub>

Initial Value 03FF<sub>H</sub>

**Caution** Write access to the IICBnWH register is prohibited when the value of the IICBnCTL0.IICBnIICE bit is 1.




Table 20-14 IICBnWH register contents

Bit position	Bit name	Function
9 to 0	IICBnWH[9:0]	Specify the $t_{HIGH}$ period (high level width of the SCLn clock) of the $I^2C$ bus specification. The value of the IICBnWH register is used to determine the serial output timing of other $I^2C$ bus specifications. For the serial output timing setting conditions, refer to a "Setting transfer clock by using IICBnWL and IICBnWH registers" on page 1091.

# (7) IICBnTRG – IICBn trigger register

This register is used to set the IICBn trigger.

Access This register can be read/written in 8-bit units.

Address <IICBn\_base> + 000C<sub>H</sub>




Table 20-15 IICBnTRG register contents (1/3)

Bit position	Bit name	Function
3	IICBnLRET	Communication exit trigger bit  0: Normal operation  1: The IICBn exits the current communication and enters the wait state.  This bit is automatically cleared to 0 following execution.
		<ul> <li>The following occurs when IICBnLRET is 1.</li> <li>SCLn and SDAn each go into high impedance (communication wait state).</li> <li>Bits IICBnSSMS, IICBnSSDR, IICBnSSWT, IICBnSSEX, IICBnSSCO, IICBnSSTR, IICBnSSAC, and IICBnSSST of the IICBnSTR0 register are cleared to 0.</li> <li>When IICBnSTT = 1 (start condition output preparation) or IICBnSPT =1 (stop condition output preparation) has been set, output of a start condition or stop condition is stopped.</li> </ul>
		Caution If IICBnLRET is set to 1 during master operation (IICBnSTR0.IICBnSSMS = 1), the bus is released. Since serial clock output stops, problems occur during communication on the slave side.
2	IICBnWRET	This is the trigger bit for exiting the wait state.  0: Does not exit the wait state.  1: Exits the wait state and resumes communication. This bit is automatically cleared following execution.
		If the IICBn have exited the wait state by setting the IICBnWRET bit to 1 during the wait state triggered by the falling edge of the 9th clock, the IICBnSTR0.IICBnSSTR bit is cleared to 0 and SDAn goes into high impedance (this enables the external master to output a stop condition or start condition.)  If the IICBn is not in the wait state (IICBnSTR0.IICBnSSWT = 0), setting this bit to 1 has no meaning.  There are other conditions for exiting the wait state in addition to the setting of this bit. For details, refer to 20.7.3 "Entering and exiting wait state".

Table 20-15 IICBnTRG register contents (2/3)

Bit position	Bit name	Function
1	IICBnSTT	Start condition trigger bit 0: Does not output a start condition. 1: Outputs a start condition (This bit is automatically cleared to 0 after it has been set to 1.
		The IICBnSTT bit can be set to 1 under the following conditions: [1] IICBnSTR0.IICBnSSMS bit = Master state (1)
		During wait state triggered by the falling edge of the 9th clock (both address transfer and data transfer)
		During data reception, only after clearing the ACKEn bit to 0 to report the end of reception to the slave
		After exiting the wait state that was triggered by the falling edge of the 9th clock, and upon detection of the falling edge of the 9th clock in all other cases, SDAn and SCLn are set to high level after the t <sub>LOW</sub> (low-level width of SCLn clock) period, and when SDAn is set to the low level after waiting for t <sub>SU:STA</sub> of the I <sup>2</sup> C bus specification (setup time of start/restart condition), a start condition is output.  Then, SCLn is set to low level after the t <sub>HD:STA</sub> time (hold time) of the I <sup>2</sup> C bus specification has elapsed.
		[2] Slave state or communication wait state (IICBnSTR0.IICBnSSMS = 0)
		IICBnSTR0.IICBnSSBS bit = 0 (bus release state)     Outputs a start condition.
		Following verification of the t <sub>BUF</sub> (bus free time (between stop/start conditions) of the I <sup>2</sup> C specification (if this time has not elapsed, following lapse, and if this time has elapsed, immediately), a start condition is output when SDAn is changed from high level to low level while SCLn is high level. (At this time, SCLn outputs a high level.) Then, SCLn is set to low level after the t <sub>HD: STA</sub> time of the I <sup>2</sup> C bus specification has elapsed.
		IICBnSSBS bit = 1 (bus communication state)     This status indicates that communication is performed on the bus while the IICBn is not operating as a master.     The IICBnSTR0.IICBnSTCF bit is set to 1 and a start condition is not output.
		Caution [2] shows the operations according to the value of the IICBnSSBS bit when the IICBnSTT bit is 0.  Even if the IICBnSTT bit is set to 1 after checking the value of the IICBnSSBS bit through register read, the value of IICBnSSBS may differ from its value when it was checked.

Table 20-15 IICBnTRG register contents (3/3)

Bit position	Bit name	Function
1	IICBnSTT	The output processing of the start condition is started by setting the IICBnSTT bit to 1, but upon detection of the following states, output processing of the start condition is stopped and the start condition is not output.  - When 0 is written to the IICBnCTL0.IICBnIICE bit - When 1 is written to the IICBnLRET bit - Upon detection of arbitration loss  Caution When start in the initial communication state is enabled (IICBnCTL1.IICB0SLSE bit = 1), the start condition is output regardless of the bus status when the IICBnSTT bit is set to 1. If other communications are performed at that time, they may be damaged.  Note Setting the IICBnSTT bit at the same time as the IICBnSPT bit is
		prohibited.
0	IICBnSPT	Stop condition trigger bit  0: Does not output a stop condition.  1: Outputs a stop condition (This bit is automatically cleared after it has been set to 1).  The IICBnSPT bit can be set to 1 under the following conditions while the IICBn is performing communication as a master.  • Wait state triggered by the falling edge of the 9th clock (both address transfer and data transfer)  • During data reception, only after clearing the ACKEn bit to 0 to report the end of reception to the slave  A stop condition can be output with the following procedure.  (If the IICBn is in the wait state, after exiting the wait state) SCLn is released when SDAn has output a low level, and SCLn = high level, SDAn is low level are waited for. Then, following the lapse of the t <sub>SU: STO</sub> time, a stop condition is output by setting SDAn to high level.  The output processing of the stop condition is started by setting the
		IICBnSPT bit to 1, but upon detection of the following states, output processing of the stop condition is stopped and the stop condition is not output.  - When 0 is written to the IICBnIICE bit - When 1 is written to the IICBnLRET bit - Upon detection of a stop condition - Upon detection of arbitration loss  Caution Setting the IICBnSPT bit to 1 is prohibited during slave operation (IICBnSTR0.IICBnSSMS bit = 0)  Note Setting the IICBnSPT bit to 1 at the same time as the IICBnSTT bit is
		prohibited.

RENESAS

# (8) IICBnSTR0 – IICBn status register 0

This register indicates the statuses of the IICBn and the bus.

Access This register can be read only in 16-bit units. However, when IICBnIICE is 0,

this register can also be write accessed.

Address <IICBn\_base> + 0010<sub>H</sub>

Initial Value 0000<sub>H</sub>. This register is also initialized by changing the value of the

IICBnCTL0.IICBnIICE bit from 1 to 0 or from 0 to 1.

	15	14	13	12	11	10	9	8
	IICBn SSMS	0	IICBn SSDR	IICBn SSWT	IICBn SSEX	IICBn SSCO	IICBn SSTR	IICBn SSAC
٠	R	R	R	R	R	R	R	R
	7	6	5	4	3	2	1	0
	0 <sup>a</sup>	IICBn SSBS	IICBn SSST	IICBn SSSP	0	0	IICBn STCF	IICBn ALDF
•	R	R	R	R	R	R	R	R

a) Bit 7 may change to 1, but has no particular meaning.

Table 20-16 IICBnSTR0 register contents (1/5)

Bit position	Bit name	Function		
15	IICBnSSMS	Master state check flag: Indicates that the IICBn is operating as a master.  1: Indicates that the IICBn is operating as a master.		
		Setting condition: Upon detection of a start condition after 1 is written to the IICBnTRG.IICBnSTT bit Clearing conditions: • When 1 is written to the IICBnTRG.IICBnLRET bit		
		Upon detection of a stop condition     Upon detection of arbitration loss  If a setting condition coincides with a clearing condition, the clearing		
		condition takes priority.		
13	IICBnSSDR	IICBnDAT register status flag  1: Indicates that data in the IICBnDAT register remains unprocessed.  During reception operation:Received data remains unread in the  IICBnDAT register.  During transmission operation:Data written to the IICBnDAT register has  not been transferred to the IICBnDAT register.		
		Setting condition:		
		When the IICBnDAT register is written during address transfer and data transfer while the IICBnSSWT bit is 0 (Note that the IICBnSSDR bit is not set to 1 if address data is written to the IICBnDAT register while the IICBn is operating as a master, because the address data is directly transferred to the IICBnDAT register in this		
		event.)		
		<ul> <li>At the falling edge of the 9th clock after an address match with a slave</li> <li>When IICBnCTL0.IICBnSLWT = 0, at the falling edge of the 8th clock during data reception</li> </ul>		
		When IICBnCTL0.IICBnSLWT = 1, at the falling edge of the 9th clock during data reception		

Table 20-16 IICBnSTR0 register contents (2/5)

Bit position	Bit name	Function	
13	IICBnSSDR	<ul> <li>Clearing conditions:</li> <li>Clearing conditions given priority over setting conditions         <ul> <li>When 1 is written to the IICBnLRET bit</li> <li>Upon detection of arbitration loss</li> <li>At the falling edge of the 9th clock during address transfer while the IICBn is operating as a master</li> <li>When IICBnCTL0.IICBnSLWT = 0, at the falling edge of the 8th clock during data transmission</li> <li>When IICBnCTL0.IICBnSLWT = 1, at the falling edge of the 9th clock during data transmission</li> </ul> </li> <li>Clearing condition for which setting conditions are given priority         <ul> <li>When the IICBnDAT register is read while the IICBnDAT register does not have any received data that must be transferred to the IICBnDAT</li> </ul> </li> </ul>	
12	IICBnSSWT	register  Wait state flag  1: Indicates that the IICBn is in the wait state.  Setting condition: <common master="" slave="" to="">  • During data transfer, upon detection of the falling edge of the 8th clock with IICBnSLWT = 0  • During data transfer, upon detection of the falling edge of the 9th clock with IICBnSLWT = 1  <master>  • When the IICBn becomes a master (IICBnSSMS = 1) after 1 is written to the IICBnSTT bit, and the falling edge of the first SCLn is detected without the IICBnDAT register being written  • Upon detection of the falling edge of the 9th clock during address transfer <slave>  • Upon detection of the falling edge of the 9th clock during address transfer when an address match occurred  During address transfer period, operating as master&gt;  - When the IICBn becomes a master (IICBnSSMS = 1) after 1 is written to the IICBnSTT bit, and the first falling edge is detected without the IICBnDAT register being written  - Upon NACK detection (However, only if 1 has not been written to IICBnTRG.IICBnSTT or IICBnTRG.IICBnSPT)  <during address="" as="" operating="" period,="" slave="" transfer="">  - Upon detection of the falling edge of the 9th clock while IICBnSSTR bit is 0 during address transfer when an address match occurred  - Upon NACK detection</during></slave></master></common>	

Table 20-16 IICBnSTR0 register contents (3/5)

Bit position	Bit name	Function	
12	IICBnSSWT	<ul> <li>Clearing conditions:</li> <li>Clearing conditions given priority over setting conditions</li> <li>When 1 is written to the IICBnLRET bit</li> <li>When 1 is written to the IICBnSPT bit while the IICBn is operating as a master in the continuous transfer mode</li> <li>When the IICBnDAT register is written while the IICBn is performing transmission in the continuous transfer mode</li> <li>During the wait state triggered by the falling edge of the 8th clock, when the IICBnDAT register is read while reception is performed in the continuous transfer mode</li> <li>During the wait state triggered by the falling edge of the 9th clock, when the IICBnDAT register is read while the IICBn is performing reception in the continuous transfer mode and an acknowledge signal (ACK) has been received</li> <li>Clearing condition for which setting conditions are given priority</li> <li>When 1 is written to the IICBnTRG.IICBnWRET bit</li> <li>When 1 is written to the IICBnSTT bit while the IICBn is operating as a master in the single transfer mode</li> <li>When 1 is written to the IICBnSPT bit while the IICBn is operating as a master in the single transfer mode</li> <li>When the IICBnDAT register is written while the IICBn is performing reception in the single transfer mode</li> <li>When the IICBn exits the wait state that was triggered by the falling edge of the 9th clock by writing 1 to the IICBnWRET bit, the IICBnSSTR bit is cleared to 0 and the bus is released (both SCLn and SDAn go into high impedance).</li> </ul>	
11	IICBnSSEX	Expansion code reception detection flag  1: Indicates that an expansion code has been received.  Setting condition:  Upon detection of the falling edge of the 8th clock while transferring received address data whose higher 4 bits are either 0000 or 1111  Clearing conditions:  • When 1 is written to the IICBnLRET bit • Upon detection of a stop condition • Upon detection of a start condition  Caution  When the expansion codes match, the processing after the interrupt differs according to the ensuing data, and therefore is dependent on software processing.	
10	IICBnSSCO	Address match detection flag  1: Indicates that an address that matches the IICBnSVA register has been detected.  Setting condition:  Upon detection of the falling edge of the 8th clock while transferring a received address that matches the IICBnSVA register  Clearing conditions:  • When 1 is written to the IICBnLRET bit • Upon detection of a stop condition • Upon detection of a start condition	

Table 20-16 IICBnSTR0 register contents (4/5)

Bit position	Bit name	Function
9	IICBnSSTR	Transmission status detection flag  1: Indicates that data is being transmitted to the serial data bus.
		Setting condition: <master>  - Upon detection of a start condition after 1 is written to the IICBnSTT bit  <slave>  - Upon detection of the falling edge of the 8th clock following reception  of 1 to R/W bit during address transfer when an address match  occurred  Clearing conditions:  <common master="" slave="" to=""></common></slave></master>
		<ul> <li>When 1 is written to the IICBnLRET bit</li> <li>Upon detection of a stop condition</li> <li>When 1 is written to the IICBnWRET bit during the wait state triggered by the falling edge of the 9th clock</li> <li>Master&gt;</li> </ul>
		<ul> <li>Upon detection of the falling edge of the 8th clock following reception of 1 to R/W bit during address transfer</li> <li>Upon detection of arbitration loss</li> <li>Slave&gt;</li> <li>Upon detection of a start condition</li> </ul>
8	IICBnSSAC	Acknowledge (ACK) detection flag  1:Indicates that an acknowledge signal has been detected.
		Setting condition:  Upon detection of the falling edge of SCLn when a low level has been received at the ACK bit during participation in communications  Clearing conditions:  • When 1 is written to the IICBnLRET bit  • Upon detection of the rising edge of SCLn
		Caution The value of the IICBnSSAC bit changes regardless of whether or not an interrupt has occurred.
6	IICBnSSBS	IICBn bus status flag  0: Bus released state (initial communication state when IICBnCTL1.IICBnSLSE = 1)  1: Bus communication state (initial communication state when IICBnCTL1.IICBnSLSE = 0)
		Setting condition:  • Upon detection of a start condition  • When 1 is written to the IICBnCTL0.IICBnIICE bit when IICBnSLSE = 0  Clearing conditions: Upon detection of a stop condition
		Note The IICBnSSBS bit operates whether or not the IICBn is participating in communications.
5	IICBnSSST	Start condition detection flag  1: Indicates that a start condition has been detected.
		Setting condition: Clearing conditions:  • When 1 is written to the IICBnLRET bit  • Upon detection of a stop condition  • Upon detection of the rising edge of SCLn following the end of address transfer
		Note The IICBnSSST bit operates whether or not the IICBn is participating in communications.

Table 20-16 IICBnSTR0 register contents (5/5)

Bit position	Bit name	Function
4	IICBnSSSP	Stop condition detection flag  1: Indicates that a stop condition has been detected.  Setting condition: Upon detection of a stop condition  Clearing conditions: Upon detection of the falling edge of the first SCLn following start condition detection
		Note The IICBnSSSP bit operates whether or not the IICBn is participating in communications.
1	IICBnSTCF	IICBnSTT bit clear flag  1: Indicates that the IICBnSTT bit has been cleared because start condition output failed.
		Setting condition: When 1 is written to the IICBnSTT bit during bus communication when the IICBn is not operating as a master
		Caution Even if the bus is released in the external bus state, this bit is set to 1 when 1 is written to the IICBnSTT bit, unless the IICBn recognizes the bus release state (IICBnSSBS = 1).
		Clearing condition: When 1 is written to the IICBnSTRC.IICBnCLSF bit
0	IICBnALDF	Arbitration loss detection flag  1: Indicates that an arbitration loss has been detected.  Setting condition: Upon detection of arbitration loss Clearing condition: When 1 is written to the IICBnSTRC.IICBnCLAF bit  If a setting condition coincides with a clearing condition, the setting condition takes priority.  Upon detection of arbitration loss, the IICBnSSMS and IICBnSSTR bits are cleared to 0. (SCLn and SDAn become high level and the bus is released.)  Caution When the IICBnALDF bit is set to 1 due to arbitration loss, the INTIICBTIA interrupt request signal may be output.  After confirming that the IICBnALDF bit has been set to 1 with an interrupt request signal, clear the IICBnALDF bit with the

# (9) IICBnSTR1 - IICBn status register 1

This register indicates the status of the serial bus.

Access This register is read-only, in 8-bit units.

Address <IICBn\_base> + 0014<sub>H</sub>




Table 20-17 IICBnSTR1 register contents

Bit position	Bit name	Function	
1	IICBnSSCL	Indicates the level of the SCLn pin (input).  0: Low level  1: High level	
0	IICBnSSDA	Indicates the level of the SDAn pin (input).  0: Low level  1: High level	

# (10) IICBnSTRC - IICBn status clear register

This register clears the IICBnSTCF and IICBnALDF bits of the IICBnSTR0 register.

Access This register can be read/written in 8-bit units.

Address <IICBn\_base> + 0018<sub>H</sub>

7	6	5	4	3	2	1	0
0	0	0	0	0	0	IICBnCLSF	IICBnCLAF
R	R	R	R	R	R	R/W	R/W

Table 20-18 IICBnSTRC register contents

Bit position	Bit name	Function			
1	IICBnCLSF	Clears the IICBnSTCF bit.  1: Clears the IICBnSTCF bit.			
		Note If the IICBnCLSF bit is read after setting data, 0 is returned.			
0	IICBnCLAF	Clears the IICBnSTR0.IICBnALDF bit.  1: Clears the IICBnALDF bit.			
		Caution If writing 1 to the IICBnCLAF bit and the setting condition of the IICBnALDF bit occur at the same time, the setting condition of the IICBnALDF takes priority.			
		Note If the IICBnCLAF bit is read after data setting, 0 is returned.			

# (11) IICBnEMU - IICBn emulation register

This register controls whether the IICBn can be stopped during emulation, for instance upon a breakpoint hit.

Access This register can be read/written in 8-bit units.

Address <IICBn\_base> + 34<sub>H</sub>




Table 20-19 IICBnEMU register contents

Bit position	Bit name	Function	
7	IICBn SVSDIS	Emulation control 0: IICBn can be stopped during emulation 1: IICBn continuous operating during emulation	


# 20.7 Operation

#### Single transfer mode 20.7.1

In the single transfer mode, a data transmit/receive interrupt request signal is output at the timing specified using the IICBnCTL0.IICBnSLW bit to make the IICBn enter the wait state, and transmit/receive data processing is performed during this wait state.

The various processing operations are described below.

# (1) Example of communication in single transfer mode (master reception)



#### <1> Start condition output

Set the IICBnTRG.IICBnSTT bit (to 1).

<2> Address and transfer direction specification output Set the address of the slave device and the transfer direction as 8 bits into the IICBnDAT register.

#### <3> Acknowledge result check

Check the acknowledge result by reading the IICBnSTR0.IICBnSSAC bit using the IICBTIAn interrupt.

#### <4> Wait timing setting

During data reception, clear the IICBnCTL0.IICBnSLWT bit (to 0) so that the IICBn enters the wait state at the falling edge of the 8th clock.

#### <5> Data reception

Exit the wait state by setting the IICBnTRG.IICBnWRET bit (to 1) to start reception.

#### <6> Receive data load

Read the receive data from the IICBnDAT register using the IICBTIAn interrupt.


#### <7> Data reception completion processing

- •Set the IICBnCTL0.IICBnSLWT bit to 1 and the IICBnSLAC bit to 0.
- •Next, exit the wait state by setting the IICBnTRG.IICBnWRET bit (to 1). The end of the data is notified to the transmitting device without outputting ACK.

#### <8> Stop condition output

Set the IICBnTRG.IICBnSPT bit (to 1).


# (2) Example of communication in single transfer mode (master transmission)



**Note** During data transmission, set the IICBnCTL0.IICBnSLWT bit (to 1) so that the IICBn enters the wait state at the falling edge of the 9th clock.

- <1> Start condition output Set the IICBnTRG.IICBnSTT bit (to 1).
- <2> Address and transfer direction specification output Set the address of the slave device and the transfer direction as 8 bits into the IICBnDAT register.
- <3> Acknowledge result check Check the acknowledge result by reading the IICBnSTR0.IICBnSSAC bit using the IICBTIAn interrupt.
- <4> Data transmission
  Exit the wait state by setting the transmit data into the IICBnDAT register to start transmission.
- <5> Stop condition output Set the IICBnTRG.IICBnSPT bit (to 1).

#### (3) Example of communication in single transfer mode (slave reception)



#### <1> Operation mode check in slave mode

- •Check the operation mode using the IICBTIAn interrupt.
- •Check the address transfer, address match, and reception operation with the IICBnSTR0.IICBnSSST, IICBnSSCO, and IICBnSSTR bits.
- •Read the IICBnDAT register (empty read).
- <2> Wait timing setting

During data reception, clear the IICBnCTL0.IICBnSLWT bit (to 0) so that the IICBn enters the wait state at the falling edge of the 8th clock.

<3> Data reception


Exit the wait state by setting the IICBnTRG.IICBnWRET bit (to 1) to start reception.

<4> Receive data load

Read the receive data from the IICBnDAT register using the IICBTIAn interrupt.

- <5> Data reception completion processing
  - •Set the IICBnCTL0.IICBnSLWT bit to 1 and the IICBnSLAC bit to 0.
  - •Next, exit the wait state by setting the IICBnTRG.IICBnWRET bit (to 1). The end of the data is notified to the transmitting device without outputting ACK.
- <6> Stop condition detection.

#### (4) Example of communication in single transfer mode (slave transmission)



**Note** During data transmission, set the IICBnCTL0.IICBnSLWT bit (to 1) so that the IICBn enters the wait state at the falling edge of the 9th clock.

- <1> Operation mode check in slave mode
  - •Check the operation mode using the IICBTIAn interrupt.
  - •Check the address transfer, address match, and reception operation with the IICBnSTR0.IICBnSSST, IICBnSSCO, and IICBnSSTR bits.
  - •Read the IICBnDAT register (empty read).
- <2> Data transmission

Exit the wait state by setting the transmit data into the IICBnDAT register to start transmission.

- <3> Acknowledge result check
  - Check the acknowledge result by reading the IICBnSTR0.IICBnSSAC bit using the IICBTIAn interrupt.
  - If ACK is not output, the transmission is judged to have been completed, and the IICBn exits the wait state by setting the IICBnTRG.IICBnWRET bit (to 1).
- <4> Stop condition detection.

#### 20.7.2 Arbitration

When the IICBn operates as the master device and loses arbitration, it enters the slave standby state by setting both SCLn and SDAn to high level upon detection of the arbitration loss, and then the IICBnSTR0.IICBnALDF bit is set (to 1).

#### (1) Status upon occurrence of arbitration

The statuses upon occurrence of arbitration during master device operation (IICBnSTR0.IICBnSSMS bit = 1) are listed below.

- [8] Address transmission
- [9] R/W bit transmission of address transfer
- [10]Extension code transmission
- [11] R/W bit transmission of extension code transfer
- [12]Data transmission
- [13] ACK bit transmission after data reception
- [14] Start condition detection during address transfer or data transfer
- [15]Stop condition detection during address transfer or data transfer
- [16]The SDAn signal is low when the IICBn is attempting to output a restart condition
- [17]The SDAn signal is low when the IICBn is attempting to output a stop condition
- [18]The falling edge of the SCLn signal is detected when the IICBn is attempting to output a restart condition

# 20.7.3 Entering and exiting wait state

The IICBn enters the wait state at the following timings.

Table 20-20 Wait state transit timings



Timing	Description	Refer to:
Δ0	Upon detection of the first falling edge of the SCLn, following detection of start condition as the master device	1 "Wait state at falling edge of first SCLn after IICBn became master" on page 1112
Δ1	Upon detection of the falling edge of the 9th SCLn during address transfer after the start condition	2 "Wait state upon detection of the falling edge of the 9th SCLn during address transfer after the start condition" on page 1113
Δ2	Upon detection of the falling edge of the 8th SCLn during data transfer	3 "Wait state upon detection of the falling edge of the 8th SCLn during data transfer" on page 1113
Δ3	Upon detection of the falling edge of the 9th SCLn during data transfer	4 "Wait state upon detection of the falling edge of the 9th SCLn during data transfer" on page 1114

Note ST: Start condition

AD6 to AD0: Address

 $R/\overline{W}$ : Transfer direction specification

ACK: Acknowledge

D7 to D0: Data

SP: Stop condition

The method to exit the wait state differs according to the wait state.

Exit the wait state by applying the appropriate method for each of the four wait states as described below.

#### (1) Wait state at falling edge of first SCLn after IICBn became master

Δ0 indicates the wait state when the data to be transferred has not been written (to the IICBnDAT register) when the falling edge of the first SCLn after the IICBn became the master is detected, after 1 was written to the IICBnTRG.IICBnSTT bit.

#### (a) Wait state transit condition

The IICBn enters the wait state if data is not written to the IICBnDAT register in the period from when the IICBnSTT bit becomes 1 until the  $\Delta 0$  timing, upon detection of the first falling edge of SCLn after the IICBn became master, after 1 was written to the IICBnSTT bit.

The valid times to write to the IICBnDAT register for each of these cases are shown in *Figure 20-12 "Valid times to write to IICBnDAT register"*.




Figure 20-12 Valid times to write to IICBnDAT register

Caution

The communication reservation function is disabled (<2> in the above figure) while the IICBnSTR0.IICBnSTCF bit is 0.

When the IICBnSTCF bit becomes 1, setting from IICBnSTCF bit = 1 write is required again.

#### (b) Wait state exit conditions

Exit the wait state by writing to the IICBnDAT register.

# (2) Wait state upon detection of the falling edge of the 9th SCLn during address transfer after the start condition

 $\Delta 1$  indicates the wait state entered upon completion of address transfer.

#### (a) Wait state transit condition

In the single transfer mode, the IICBn always enters the wait state while it operates as the master.

While the IICBn operates as a slave, it enters the wait state upon an address match, or upon extension code detection while the IICBnSLWT bit is 1.

#### (b) Wait state exit conditions

Exit the wait state by writing to the IICBnDAT register during transmission, or by writing 1 to the IICBnWRET bit during reception. When the IICBn operates as the master and the IICBnSTR0.IICBnSSAC bit is 0 or the IICBn is at the transmission side, the wait state can be exited by writing 1 to the IICBnTRG.IICBnSTT or the IICBnTRG.IICBnSPT bit.

# (3) Wait state upon detection of the falling edge of the 8th SCLn during data transfer

 $\Delta 2$  indicates the wait state entered upon detection of the falling edge of the 8th SCLn during data transfer.

#### (a) Wait state transit condition

When the IICBn participates in communications and the IICBnCTL0.IICBnSLWT bit is 0, the IICBn enters the wait state if the falling edge of the 8th SCLn is detected.

### (b) Wait state exit conditions

Exit the wait state by writing to the IICBnDAT register during transmission, or by writing 1 to the IICBnTRG.IICBnWRET bit during reception.

# (4) Wait state upon detection of the falling edge of the 9th SCLn during data transfer

 $\Delta 3$  indicates the wait state entered upon detection of the falling edge of the 9th SCLn during data transfer.

### (a) Wait state transit condition

When the IICBn participates in communications and the IICBnCTL0.IICBnSLWT bit is 1, the IICBn enters the wait state if the falling edge of the 9th SCLn is detected.

#### (b) Wait state exit conditions

The wait state exit conditions are listed for each transfer mode in *Table 20-21 "Wait state exit conditions"*.

Table 20-21 Wait state exit conditions

Master/ slave	Transfer mode	Transfer direction	IICBnSTR0. IICBnSSAC bit	Exit conditions
Master	Single transfer mode	Reception	0	IICBnTRG.IICBnSTT bit = 1 or IICBnTRG.IICBnSPT bit = 1
			1	IICBnTRG.IICBnLRET bit = 1
		Transmission	0	IICBnSTT bit = 1 or IICBnSPT bit = 1
			1	Write to IICBnDAT register or IICBnSTT bit = 1 or IICBnSPT bit = 1
Slave	Single transfer	Reception	-	IICBnWRET bit = 1
	mode	node Transmission	0	IICBnWRET bit = 1
			1	Write to IICBnDAT register <sup>a</sup>

a) Condition for exiting the wait state that was entered when no transmit data has been written to the data register.

#### 20.7.4 Extension code

The processing when the extension code is received differs according to the data after the extension code and thus must be executed through the user's software.

Therefore, the operation differs from that during normal slave address reception. These differences are described below.

- (1) When the upper 4 bits of the received address are 0000 or 1111, the extension code reception flag (IICBnSTR0.IICBnSSEX bit) is set to 1 to indicate that an extension code has been received. The IICBn enters the wait state (IICBnTRG.IICBnSSWT = 1). The IICBnSTR0.IICBnSSDR bit is then set (to 1).
- (2) During address transfer, the acknowledge output can be controlled by setting the IICBnCTL0.IICBnLAC bit. (Note that an acknowledge is always output upon an address match, regardless of the setting of this bit, during address transfer for normal slave address reception.)
- (3) During transmission while the IICBnCTL0.IICBnSLWT bit is 0, exit the wait state by writing to the IICBnDAT register. During transmission while the IICBnSLWT bit is 1, or during reception, exit the wait state by writing 1 to the IICBnTRG.IICBnWRET bit.
- (4) At the falling edge of the 9th clock, if the IICBnSLWT bit is 1, the interrupt request signal (IICBTIAn) is output and the IICBn enters the wait state (IICBnTRG.IICBnSSWT = 1). If the IICBnCTL0.IICBnSLWT bit is 0, the interrupt request signal (IICBTIAn) is not output and the IICBn does not enter the wait state.
- (5) If the IICBn receives an extension code, it participates in communications even if the addresses do not match.

For example, to avoid operating the IICBn as a slave device after receiving an extension code, set the IICBnTRG.IICBnLRET bit to 1. The IICBn enters the standby state for the next communication.

# 20.8 Interrupt Request Signals

#### Caution

In this section, the operation when an extension code is received is omitted. For details about the extension code, refer to 20.7.4 "Extension code".

The IICBn has the data transmit/receive interrupt request signal (IICBTIAn), which is a pulse of one PCLK clock width. The interrupt request signal is explained below.

## 20.8.1 Single transfer mode

The interrupt request signal timing in the single transfer mode is described below.

During the single transfer mode, for the IICBTIAn interrupt request signal, whether to output an interrupt is judged based on the IICBn state when the falling edge of SCLn is detected during the bus cycle. Note, however, that whether to output an interrupt is judged based on the IICBn state when a stop condition is detected at the  $\Delta 4$  timing.

Table 20-22 Interrupt request signal output timing (single transfer mode)



Output timing	Description	Refer to:
Δ1	Upon detection of the falling edge of the 9th SCLn during address transfer	"Interrupt request signal output conditions and output interrupt request signal during address transfer" on page 1118
Δ2	Upon detection of the falling edge of the 8th SCLn during data transfer	2 "Interrupt request signal output conditions and interrupt request signals output during data transfer" on page 1119
Δ3	Upon detection of the falling edge of the 9th SCLn during data transfer	2 "Interrupt request signal output conditions and interrupt request signals output during data transfer" on page 1119

Note ST: Start condition

AD6 to AD0: Address

R/W: Transfer direction specification

ACK: Acknowledge

D7 to D0: Data

SP: Stop condition

# (1) Interrupt request signal output conditions and output interrupt request signal during address transfer

 $\Delta 1$  in Table 20-22 "Interrupt request signal output timing (single transfer mode)" indicates the interrupt request signal output timing during address transfer. Table 20-23 "Interrupt request signal output conditions and interrupt request signal output during address transfer (single transfer mode)" lists the interrupt request signal output conditions and the interrupt request signal output (IICBTIAn) at the  $\Delta 1$  timing.

Table 20-23 Interrupt request signal output conditions and interrupt request signal output during address transfer (single transfer mode)

IICBn	IICBn	IICBn	IICBn	Δ1		Remark
SSMS	ALDF	SLWT	ssco	Interrupt	Wait	Kemark
1	0	×	×	IICBTIAn Wait		-
1	1	×	×	This state does not exist.		-
0	0	×	1	IICBTIAn	Wait	-
0	1	×	0			After arbitration loss, non-participation in communications
0	1	×	1	IICBTIAn	Wait	-

Note x: don't care

# (2) Interrupt request signal output conditions and interrupt request signals output during data transfer

 $\Delta 2$  and  $\Delta 3$  in Table 20-22 "Interrupt request signal output timing (single transfer mode)" indicate the interrupt request signal output timings during data transfer. The interrupt request signal output timing at  $\Delta 2$  or  $\Delta 3$  is determined by the setting of the IICBnCTL0.IICBnSLWT bit. Table 20-24 "Interrupt request signal output conditions and interrupt request signals output during address transfer (single transfer mode)" lists the interrupt request signal output conditions and the interrupt request signal (IICBTIAn) output at the  $\Delta 2$  and  $\Delta 3$  timings.

Table 20-24 Interrupt request signal output conditions and interrupt request signals output during address transfer (single transfer mode)

IICBn	IICBn	IICBn	IICBn	Δ	2	Δ	3	Remark	
SSMS	ALDF	SLWT	ssco	Interrupt	Wait	Interrupt	Wait	Kemark	
1	0	0	×	IICBTIAn	Wait	-	-	-	
1	0	1	×	-	-	IICBTIAn	Wait	-	
1	1	×	×	Т	his state do	es not exist	t.	-	
0	0	×	0	-	-	-	-	Non-participation in communications	
0	0	0	1	IICBTIAn	Wait	-	-	-	
0	0	1	1	-	-	IICBTIAn	Wait	-	
0	1	0	0	-	-	-	-	Non-participation in communications after arbitration loss	
0	1	1	0	-	-	-	-	Non-participation in communications after arbitration loss	
0	1	0	1	IICBTIAn	Wait	-	-	-	
0	1	1	1	-	-	IICBTIAn	Wait	-	

Note x: don't care

# 20.9 Interrupt Outputs and Statuses

This section describes the statuses of the IICBnSTR0 register during interrupt output by communication flow.

The meanings of the symbols used in the figures are as follows.

ST: Start condition

AD6-AD0: Address

R,  $\overline{W}$ , R/ $\overline{W}$ : Transfer direction specification

ACK: Acknowledge NACK: Not acknowledge


D7-D0: Data

SP: Stop condition

## 20.9.1 Single transfer mode (master device operation)

(1) Start ~ Address ~ Data ~ Data ~ Stop (normal transmission/reception)

<1> When IICBnCTL0.IICBnSLWT bit is 0



▲1: IICBnSTR0 register = 1-0100X1 0110--00B

▲2: IICBnSTR0 register = 1-0100X0 0100--00B

▲3: IICBnSTR0 register = 1-0100X0 0100--00B (IICBnSLWT bit = 1)

▲4: IICBnSTR0 register = 1-0100XX 0100--00B (IICBnTRG.IICBnSPT bit = 1)

△5: IICBnSTR0 register = 0-000000 0001--00B

Note ▲ Always output

Undefined

X don't care

<2> When IICBnSLWT bit is 1



▲1: IICBnSTR0 register = 1-0100X1 0110--00B

▲2: IICBnSTR0 register = 1-0100X0 0100--00B

▲3: IICBnSTR0 register = 1-0100XX 0100--00B (IICBnSPT bit = 1)

 $\triangle$ 4: IICBnSTR0 register = 0-000000 0001--00B

Note ▲ Always output

- Undefined

#### (2) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop (restart)

#### <1> When IICBnSLWT bit is 0

ST AD6-AD0 R/W ACK D7-D0 ACK ST AD6-AD0 R/W ACK D7-D0 ACK SP

▲1 ▲2 ▲3 ▲4 ▲5 ▲6 △7

IICBTIAn

▲1: IICBnSTR0 register = 1-0100X1 0110--00B

▲2: IICBnSTR0 register = 1-0100X0 0100--00B (IICBnSLWT bit = 1)

▲3: IICBnSTR0 register = 1-0100XX 0100--00B (IICBnTRG.IICBnSTT bit = 1, IICBnSLWT bit = 0)

▲4: IICBnSTR0 register = 1-0100X1 0110--00B

**▲**5: IICBnSTR0 register = 1-0100X0 0100--00B (IICBnSLWT bit = 1)

▲6: IICBnSTR0 register = 1-0100XX 0100--00B (IICBnSPT bit = 1)

△7: IICBnSTR0 register = 0-000000 0001--00B

Note ▲ Always output

Undefined

X don't care

#### <2> When IICBnSLWT bit is 1



▲1: IICBnSTR0 register = 1-0100X1 0110--00B

▲2: IICBnSTR0 register = 1-0100XX 0100--00B (IICBnSTT bit = 1)

▲3: IICBnSTR0 register = 1-0100X1 0110--00B

▲4: IICBnSTR0 register = 1-0100XX 0100--00B (IICBnSPT bit = 1)

△5: IICBnSTR0 register = 0-000000 0001--00B

**Note** ▲ Always output

- Undefined

#### (3) Start ~ ExCode ~ Data ~ Data ~ Stop (extension code transmission)

#### <1> When IICBnSLWT bit is 0

▲1: IICBnSTR0 register = 1-0110X1 0110--00B

▲2: IICBnSTR0 register = 1-0110X0 0100--00B

▲3: IICBnSTR0 register = 1-0110X0 0100--00B (IICBnSLWT bit = 1)

▲4: IICBnSTR0 register = 1-0110XX 0100--00B (IICBnSPT bit = 1)


△5: IICBnSTR0 register = 0-000000 0001--00B

**Note** ▲ Always output

- Undefined

X don't care

#### <2> When IICBnSLWT bit is 1



▲1: IICBnSTR0 register = 1-0110X1 0110--00B

▲2: IICBnSTR0 register = 1-0110X1 0100--00B

▲3: IICBnSTR0 register = 1-0110XX 0100--00B (IICBnSPT bit = 1)

 $\triangle$ 4: IICBnSTR0 register = 0-000000 0001--00B


Note ▲ Always output

Undefined

# 20.9.2 Single transfer mode (slave device operation: during slave address reception (IICBnSTR0.IICBnSSC0 bit = 1))

(1) Start ~ Address ~ Data ~ Data ~ Stop

<1> When IICBnCTL0.IICBnSLWT bit is 0



▲1: IICBnSTR0 register = 0-0101X1 0110--00B

▲2: IICBnSTR0 register = 0-0101X0 0100--00B

▲3: IICBnSTR0 register = 0-0101X0 0100--00B


△4: IICBnSTR0 register = 0-000000 0001--00B

Note ▲ Always output

- Undefined

X don't care

<2> When IICBnSLWT bit is 1



▲1: IICBnSTR0 register = 0-0101X1 0110--00B

▲2: IICBnSTR0 register = 0-0101X1 0100--00B

▲3: IICBnSTR0 register = 0-0101XX 0100--00B

△4: IICBnSTR0 register = 0-000000 0001--00B

Note ▲ Always output


Undefined

# 20.9.3 Single transfer mode (slave device operation: during extension code reception (IICBnSTR0.IICBnSSEX bit = 1))

The IICBn always participates in communications when it receives an extension code.

(1) Start ~ Code ~ Data ~ Data ~ Stop

#### <1> When IICBnCTL0.IICBnSLWT bit is 0



▲1: IICBnSTR0 register = 0-0110X0 0110--00B

▲2: IICBnSTR0 register = 0-0110X0 0100--00B

▲3: IICBnSTR0 register = 0-0110X0 0100--00B


△4: IICBnSTR0 register = 0-000000 0001--00B

Note ▲ Always output

Undefined

X don't care

<2> When IICBnSLWT bit is 1



▲1: IICBnSTR0 register = 0-0110X0 0110--00B

▲2: IICBnSTR0 register = 0-0110X1 0110--00B

▲3: IICBnSTR0 register = 0-0110X0 0100--00B

▲4: IICBnSTR0 register = 0-0110XX 0100--00B


△5: IICBnSTR0 register = 0-000000 0001--00B

Note ▲ Always output

Undefined

# 20.9.4 Single transfer mode (non-participation in communications)

(1) Start ~ Code ~ Data ~ Data ~ Stop




# 20.9.5 Single transfer mode (arbitration loss operation (IICBnSTR0.IICBnALDF bit = 1): operation as slave after arbitration loss)

When the IICBn operates as a master in a multi-master system, read the IICSn.MSTSn bit to check the arbitration result each time the INTIICn interrupt is output.

### (1) Address match after arbitration loss

<1> When IICBnCTL0.IICBnSLWT bit is 0



▲1: IICBnSTR0 register = 0-0101X1 0110--01B (IICBnSTRC.IICBnCLAF bit = 1)

▲2: IICBnSTR0 register = 0-0101X0 0100--00B

▲3: IICBnSTR0 register = 0-0101X0 0100--00B


△4: IICBnSTR0 register = 0-000000 0001--00B

Note ▲ Always output

Undefined

X don't care

<2> When IICBnSLWT bit is 1



▲1: IICBnSTR0 register = 0-0101X1 0110--01B (IICBnCLAF bit = 1)

▲2: IICBnSTR0 register = 0-0101X1 0100--00B

▲3: IICBnSTR0 register = 0-0101XX 0100--00B


△4: IICBnSTR0 register = 0-000000 0001--00B

**Note** ▲ Always output

Undefined

#### (2) Upon extension code detection after arbitration loss

#### <1> When IICBnCTL0.IICBnSLWT bit is 0



▲1: IICBnSTR0 register = 0-0110X0 0110--01B (IICBnCLAF bit = 1)

▲2: IICBnSTR0 register = 0-0110X0 0100--00B

▲3: IICBnSTR0 register = 0-0110X0 0100--00B

△4: IICBnSTR0 register = 0-000000 0001--00B


Notes 1. ▲ Always output

- Undefined

X don't care

2.n = 0 to 5

<2> When IICBnSLWT bit is 1



▲1: IICBnSTR0 register = 0-0110X0 0110--01B (IICBnCLAF bit = 1)

▲2: IICBnSTR0 register = 0-0110X1 0110--00B

▲3: IICBnSTR0 register = 0-0110X0 0100--00B

▲4: IICBnSTR0 register = 0-0110XX 0100--00B

△5: IICBnSTR0 register = 0-000000 0001--00B


Note ▲ Always output

Undefined

# 20.9.6 Single transfer mode (arbitration loss operation (IICBnSTR0.IICBnALDF bit = 1): non-participation in communications after arbitration loss)

When the IICBn is used as a master in a multi-master system, read the IICSn.MSTSn bit to check the arbitration result each time the INTIICn interrupt is output.

(1) Arbitration loss during transmission of slave address



## (2) Arbitration loss during data transfer

<1> When IICBnSLWT bit is 0



▲1: IICBnSTR0 register = 1-1000X1 0110--00B

▲2: IICBnSTR0 register = 0-0000X0 0100--01B (IICBnCLAF bit = 1)

△3: IICBnSTR0 register = 0-000000 0001--00B

**Note** ▲ Always output

- Undefined

X don't care

<2> When IICBnSLWT bit is 1



▲1: IICBnSTR0 register = 1-1000X1 0110--00B


▲2: IICBnSTR0 register = 0-0000X0 0100--01B (IICBnCLAF bit = 1)

△3: IICBnSTR0 register = 0-000000 0001--00B


**Note** ▲ Always output

- Undefined

## (3) Arbitration loss for the restart condition during data transfer



### (4) Arbitration loss for the stop condition during data transfer



# (5) Arbitration loss because the SDAn signal is low level when attempting to output restart condition

<1> When IICBnSLWT bit is 0

	ST	AD6-AD0	R/W	ACK	D7-D0	ACK	D7-D0	ACK	D7-D0	ACK	SP	
•				<b>A</b>	.1	<b>A</b> 2	3	<b>▲</b> 4			Z	_ 25
IICBTIAn				<b>A</b>		1	1					

▲1: IICBnSTR0 register = 1-1000X1 0110--00B

▲2: IICBnSTR0 register = 1-1000X0 0100--00B (IICBnSLWT bit = 1)

▲3: IICBnSTR0 register = 1-1000XX 0100--00B (IICBnSLWT bit = 0, IICBnTRG.IICBnSTT bit = 1)

▲4: IICBnSTR0 register = 0-0000X0 0100--01B (IICBnCLAF bit = 1)


 $\triangle$ 5: IICBnSTR0 register = 0-000000 0001--00B

Note ▲ Always output

- Undefined

X don't care

<2> When IICBnSLWT bit is 1



▲1: IICBnSTR0 register = 1-1000X1 0110--00B

▲2: IICBnSTR0 register = 1-1000XX 0100--00B (IICBnSLWT bit = 0, IICBnSTT bit = 1)

▲3: IICBnSTR0 register = 0-0000X0 0100--01B (IICBnCLAF bit = 1)


 $\triangle$ 4: IICBnSTR0 register = 0-000000 0001--00B

Note ▲ Always output

Undefined

# (6) Arbitration loss for the stop condition when attempting to output restart condition

<1> When IICBnSLWT bit is 0



▲1: IICBnSTR0 register = 1-1000X1 0110--00B

▲2: IICBnSTR0 register = 1-1000X0 0100--00B (IICBnSLWT bit = 0)

▲3: IICBnSTR0 register = 1-0000XX 0100--00B (IICBnSTT bit = 1)


△4: IICBnSTR0 register = 0-000000 0001--01B

Note ▲ Always output

- Undefined

X don't care

<2> When IICBnSLWT bit is 1



▲1: IICBnSTR0 register = 1-1000X1 0110--00B

▲2: IICBnSTR0 register = 1-0000XX 0100--00B (IICBnSTT bit = 1)

△3: IICBnSTR0 register = 0-000000 0001--01B

Note ▲ Always output

Undefined

# (7) Arbitration loss because the SDAn signal is low level when attempting to output stop condition

<1> When IICBnSLWT bit is 0

▲1: IICBnSTR0 register = 1-1000X1 0110--00B

▲2: IICBnSTR0 register = 1-1000X0 0100--00B (IICBnSLWT bit = 1)

▲3: IICBnSTR0 register = 1-1000XX 0100--00B (IICBnSLWT bit = 0, ICBnTRG.IICBnSPT bit = 1)

▲4: IICBnSTR0 register = 0-0000XX 0100--01B (IICBnCLAF bit = 1)


 $\triangle$ 5: IICBnSTR0 register = 0-000000 0001--01B

Note ▲ Always output

- Undefined

X don't care

<2> When IICBnSLWT bit is 1



▲1: IICBnSTR0 register = 1-1000X1 0110--00B

▲2: IICBnSTR0 register = 1-1000XX 0100--00B (IICBnSPT bit = 1)

▲3: IICBnSTR0 register = 0-0000XX 0100--01B (IICBnCLAF bit = 1)

△4: IICBnSTR0 register = 0-000000 0001--01B


Note ▲ Always output

- Undefined


# 20.9.7 Single transfer mode (arbitration loss operation (IICBnSTR0.IICBnALDF bit = 1): non-participation in communications after arbitration loss (during extension code transfer))

When the IICBn is used as a master in a multi-master system, read the IICSn.MSTSn bit to check the arbitration result each time the INTIICn interrupt is output.

(1) Arbitration loss during extension code transfer



# (2) Arbitration loss for the restart condition during data transfer (extension code match)



# 20.10 Setting Sequence

## 20.10.1 Single master environment

(1) Master operate setting sequence during single transfer mode




Figure 20-13 Master operate setting sequence during single transfer mode (single master environment)

## (2) Slave operate setting sequence during single transfer mode




Figure 20-14 Slave operate setting sequence during single transfer mode (single master environment)

# **Chapter 21 Key Return Function (KR)**

This chapter contains a generic description of the Key Return Function.

The first section describes all properties specific to the V850E2/Fx4-G, such as instances, register base addresses, input/output signal names, etc. The subsequent sections describe the features that apply to all implementations.

# 21.1 V850E2/Fx4-G KR Features

Instances This microcontroller has following number of instances of the Key Return Function.

Table 21-1 Instances of KR

Key Return Function					
Instance	1				
Name	KR0				

Instances index n

Throughout this chapter, the individual instances of a Key Return Function is identified by the index "n" (n = 0), for example KRnM for the Key Return mode register.

Register addresses All KRn register addresses are given as address offsets to the individual base address <KRn base>.

The base address <KRn\_base> of each KRn is listed in the following table:

Table 21-2 Register base addresses <KRn\_base>

KRn instance	<krn_base> address</krn_base>
KR0	FF82 B000 <sub>H</sub>

Clock supply All Key Return Functions provide one clock input:

Table 21-3 KRn clock supply

KRn instance	KRn clock	Connected to
KR0	PCLK	Clock Controller CKSCLK_A02




Figure 21-1 KR clock supply

**Interrupts** The Key Return Function can generate the following interrupt requests:

Table 21-4 KRn interrupt requests

KRn signals	Function	Connected to
KR0TIKR	Communication status interrupt	Interrupt Controller INTKR0 <sup>a</sup>

a) This interrupt can be used as a wake-up source from any stand-by mode. Refer to the chapter "Stand-by Controller (STBC)" for details.

**KRH/W reset** The Key Return Function and their registers are initialized by the following reset signal:

Table 21-5 KRn reset signal

KRn	Reset signal
KR0	Reset Controller SYSRES

I/O signals The I/O signals of the Key Return Function are listed in the following table.

Table 21-6 KRn I/O signals

KRn signal	Function	Connected to
KR0TPKR7 to KR0TPKR0	Key input signals	Ports KR0 <sup>a</sup> to KR7 <sup>a</sup>

a) These input signals are passed through a noise filter, refer to the section "Port Filters" in the chapter "Port Functions".

## 21.2 Functional Overview

**Features summary** The Key Return Function has the following feature:

A key interrupt request signal (KRnTIKR) can be generated by inputting a low level to any of the eight key input pins (KRnTPKR0 to KRnTPKR7).




Figure 21-2 Block diagram of the Key Return Function

# 21.3 Functional Description

## 21.3.1 Interrupt request KRnTIKR

The interrupt request KRnTIKR is generated when a low level is input to key input pin KRnTPKR[7:0] while input to pin KRnTPKR[7:0] is enabled (KR08nM.KR08nKRM[7:0] = 1).

The following figure shows the interrupt request generation:




Figure 21-3 Interrupt request generation

#### **Cautions**

- 1. If a low level is input to any key input KRnTPKR[7:0], KRnTIKR is not generated again, even if another key input changes from high to low level.
- 2. An unintended key interrupt request KRnTIKR may occur under the following conditions:
  - KR08nM.KR08nKRM[7:0] = 1 and the key input KRnTPKR[7:0] level changes from high to low.
  - The key input KRnTPKR[7:0] level is low and KR08nM.KR08nKRM[7:0] is changed from 0 to 1.

Thus mask (i.e. disable) KRnTIKR in the Interrupt Controller before changing KR08nM.KR08nKRM[7:0] from 0 to 1 or vice versa.

# 21.4 Registers

This section contains a description of all registers of the Key Return Function.

## 21.4.1 Key Return Function registers overview

The Key Return Function is controlled and operated by the following registers:

Table 21-7 Key Return Function registers overview

Register name	Shortcut	Address
Key return mode register	KR08nM	<krn_base></krn_base>

<KRn\_base> <KRn\_base> of the KRn are defined in the first section of this chapter under the key word "Register addresses".

# 21.4.2 Key Return Function registers details

### (1) KR08nM - Key return mode register

This register enables/disables the key input signal detection.

Access This register can be read/written in 8-bit units.

Address <KRn\_base>

**Initial Value** 00<sub>H</sub>. This register is cleared by any reset.

7	6	5	4	3	2	1	0
KR08n	KR08n	KR08n	KR08n	KR08n	KR08n	KR08n	KR08n
KRM7	KRM6	KRM5	KRM4	KRM3	KRM2	KRM1	KRM0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 21-8 KR08nM register contents

Bit position	Bit name	Function
7 to 0	KR08n KRMm	Enables/disables the key input signal detection 0: Disabled 1: Enabled

# **Chapter 22 A/D Converter (ADAA)**

This chapter contains a generic description of the A/D Converter.

The first section describes all properties specific to the V850E2/Fx4-G, such as instances, register base addresses, input/output signal names, etc. The subsequent sections describe the features that apply to all implementations.

### 22.1 V850E2/Fx4-G ADAA Features

Instances This microcontroller has following number of instances of the A/D Converter.

#### Table 22-1 Instances of ADAA

A/D Converter			
Instance	1		
Name	ADAA0		

Instances index n Throughout this chapter, the individual instances of the ADAA are identified by "n" (n = 0), for example ADAAn, or ADAAnCTL0 for the control register 0 of ADAAn.

# index i

Channel group The A/D Converter has 3 A/D conversion channel groups, abbreviated with CG. Throughout this chapter, the individual channel group is identified by the index "i" (i = 0 to 2), for example, ADAAnIOCi for the CGi interrupt controller register.

Channel index m Each A/D Converter has several A/D conversion channels. Throughout this chapter, the individual channels of each ADAA are identified by the index "m", for example, ADAAnCmCR for the channel m conversion result register.

Table 22-2 ADAAn channel select indices m

ADAAn instance	V850E2/FF4-G	V850E2/FG4-G
ADAA0	m = 3 to 13	m = 0 to 15

Register addresses All ADAA register addresses are given as address offsets to the individual base address <ADAAn\_base>.

> The base address <ADAAn\_base> of each ADAAn is listed in the following table:

Table 22-3 Register base addresses <ADAAn\_base>

ADAAn instance	<adaan_base> address</adaan_base>
ADAA0	FF81 D000 <sub>H</sub>

Clock supply All A/D Converters provide one clock input:

Table 22-4 ADAAn clock supply

	ADAAn instance	ADAAn clock	Connected to
,	ADAA0	PCLK	Clock Controller CKSCLK_012

# Interrupts and DMA

The A/D Converters can generate the following interrupt and DMA requests:

Table 22-5 ADAAn interrupt and DMA requests

ADAAn signals	Function	Connected to
ADAA0:		·
INTADAA0T0	End of conversion CG0	Interrupt Controller INTADAA0I0 DMA Controller trigger 30
INTADAA0T1	End of conversion CG1	Interrupt Controller INTADAA0I1 DMA Controller trigger 31
INTADAA0T2	End of conversion CG2	Interrupt Controller INTADAA0I2 DMA Controller trigger 32
INTADAAOLLT	Last conversion	Interrupt Controller INTADAA0LLT <sup>a</sup> DMA Controller trigger 33
INTADAA0ERR	Error interrupt	Interrupt Controller INTADAA0ERR <sup>a</sup>

a) These interrupts can be used as a wake-up source from any stand-by mode. Refer to the chapter "Stand-by Controller (STBC)" for details.

#### ADAA H/W reset

The A/D Converters and their registers are initialized by the following reset signal:

Table 22-6 ADAAn reset signal

ADAAn	Reset signal
ADAA0	<ul> <li>Reset Controller SYSRES</li> <li>Stand-by Controller DPSTPWU (wake-up from DEEPSTOP mode)</li> </ul>

Chapter 22 A/D Converter (ADAA)

I/O signals The I/O signals of the A/D Converters are listed in the following table.

Table 22-7 ADAAn I/O signals

ADAAn signal	Function	Connected to
ADAA0:		
ADAA0I0 to ADAA0I15	Analog input channels 0 to 15	Pins ADAA0I0 to ADAA0I15
ADAA0TTRGi	H/W trigger for CGi	H/W trigger expansion i, refer to the section "H/W Trigger Expansion" below
AVREFP	Positive reference voltage	Power supply A0VDD
AVREFM	Negative reference voltage	Power supply A0VSS

• ADAA0CTL1.ADAA0GPS = 1 to use port groups P10 in port mode



A/D Converter (ADAA)

# 22.2 H/W Trigger Expansion

All A/D Converter H/W trigger inputs ADAAnTTRGi are equipped with a H/W trigger expansion module that enables up to 16 signals ADAAnTTINi[15:00] to trigger an A/D conversion process.




Figure 22-1 H/W trigger expansion module

## 22.2.1 ADAAn H/W trigger selection

The selection of active H/W triggers is made via the ADAAn register ADAAnTSELi.ADAAnTiSEL[15:0] bits.

Caution

Chapter 22

It is only allowed to select a single H/W trigger for each ADAAn H/W trigger input ADAAnTTRGi.

Thus do not set more than one bit of each ADAAnTSELi register to "1" at the same time.

## 22.2.2 ADAAn H/W trigger edge selection

The A/D conversion process of channel group i is started with the rising edge of the H/W triggers ADAAnTTRGi.

The rising edge has to be selection via the ADAAnCTL1 register:

- ADAAnCTL1.ADAAnTiETS0 = 0: no edge is selected, thus ADAAnTTRGi does not trigger an A/D conversion
- ADAAnCTL1.ADAAnTiETS0 = 1: rising edge is selected, thus rising edge of ADAAnTTRGi triggers an A/D conversion

#### (1) External A/D converter H/W triggers

ADAAnTRG[2:0]

The rising edge of the external ADAAn H/W trigger signals ADAAnTRG[2:0] can start and A/D conversion, provided ADAAnCTL1.ADAAnTiETS0 = 1.

INTPx In case an external interrupt signal INTPx is used to start an A/D conversion, the edge of INTPx to trigger A/D conversion can be selected by the port filters:

Table 22-8 ADAAn H/W trigger edge selection for external interrupts INTPx

Control setup	Rising edge	Falling edge	Both edges
ADAAnCTL1.ADAAnTiETS0 =		1	
FCLAnCTLm.FCLAnINTLm =	0		
FCLAnCTLm.FCLAnINTFm =	0	1	1
FCLAnCTLm.FCLAnINTRm =	1	0	1

Note The index "x" stands for the number of the external interrupt signal.

The index "m" denotes the number of the port control register, assigned to INTPx.

For further details about the port filters refer to the "Port filters" section in the chapter "Port Functions".

# 22.2.3 ADAAn H/W trigger tables

The available ADAAn H/W triggers comprises

- external H/W triggers
- · external interupts
- output signals of Timer Array Units B
- output signals of Timer Array Units J

Table 22-9 ADAA0 H/W trigger signals (1/2)

ADAA0	Trigger input signals			ADAA0 trigger
channel group	Name	Control bit	Connected to	signal
CG0	ADAA0TTIN000	ADAA0TSEL0.ADAA0T0SEL[00]	Port ADAA0TRG0 <sup>a</sup>	ADAA0TTRG0
	ADAA0TTIN001	ADAA0TSEL0.ADAA0T0SEL[01]	Port INTP2	
	ADAA0TTIN002	ADAA0TSEL0.ADAA0T0SEL[02]	Port INTP5	
	ADAA0TTIN003	ADAA0TSEL0.ADAA0T0SEL[03]	TAUB0 INTTAUB0I15	
	ADAA0TTIN004	ADAA0TSEL0.ADAA0T0SEL[04]	not connected	
	ADAA0TTIN005	ADAA0TSEL0.ADAA0T0SEL[05]	not connected	
	ADAA0TTIN006	ADAA0TSEL0.ADAA0T0SEL[06]	not connected	
	ADAA0TTIN007	ADAA0TSEL0.ADAA0T0SEL[07]	not connected	
	ADAA0TTIN008	ADAA0TSEL0.ADAA0T0SEL[08]	TAUJ0 INTTAUJ0I3	
	ADAA0TTIN009	ADAA0TSEL0.ADAA0T0SEL[09]	not connected	
	ADAA0TTIN010	ADAA0TSEL0.ADAA0T0SEL[10]	not connected	
	ADAA0TTIN011	ADAA0TSEL0.ADAA0T0SEL[11]	not connected	
	ADAA0TTIN012	ADAA0TSEL0.ADAA0T0SEL[12]	not connected	
	ADAA0TTIN013	ADAA0TSEL0.ADAA0T0SEL[13]	not connected	
	ADAA0TTIN014	ADAA0TSEL0.ADAA0T0SEL[14]	not connected	
	ADAA0TTIN015	ADAA0TSEL0.ADAA0T0SEL[15]	not connected	
CG1	ADAA0TTIN100	ADAA0TSEL1.ADAA0T1SEL[00]	Port ADAA0TRG1 <sup>a</sup>	ADAA0TTRG1
	ADAA0TTIN101	ADAA0TSEL1.ADAA0T1SEL[01]	Port INTP1	
	ADAA0TTIN102	ADAA0TSEL1.ADAA0T1SEL[02]	Port INTP4	
	ADAA0TTIN103	ADAA0TSEL1.ADAA0T1SEL[03]	TAUB0 INTTAUB0I15	
	ADAA0TTIN104	ADAA0TSEL1.ADAA0T1SEL[04]	not connected	
	ADAA0TTIN105	ADAA0TSEL1.ADAA0T1SEL[05]	not connected	
	ADAA0TTIN106	ADAA0TSEL1.ADAA0T1SEL[06]	not connected	
	ADAA0TTIN107	ADAA0TSEL1.ADAA0T1SEL[07]	not connected	
	ADAA0TTIN108	ADAA0TSEL1.ADAA0T1SEL[08]	TAUJ0 INTTAUJ0I3	
	ADAA0TTIN109	ADAA0TSEL1.ADAA0T1SEL[09]	not connected	
	ADAA0TTIN110	ADAA0TSEL1.ADAA0T1SEL[10]	not connected	
	ADAA0TTIN111	ADAA0TSEL1.ADAA0T1SEL[11]	not connected	
	ADAA0TTIN112	ADAA0TSEL1.ADAA0T1SEL[12]	not connected	
	ADAA0TTIN113	ADAA0TSEL1.ADAA0T1SEL[13]	not connected	
	ADAA0TTIN114	ADAA0TSEL1.ADAA0T1SEL[14]	not connected	
	ADAA0TTIN115	ADAA0TSEL1.ADAA0T1SEL[15]	not connected	

Table 22-9 ADAA0 H/W trigger signals (2/2)

ADAA0	Trigger input signals			ADAA0 trigger
channel group	Name	Control bit	Connected to	signal
CG2	ADAA0TTIN200	ADAA0TSEL2.ADAA0T2SEL[00]	Port ADAA0TRG2 <sup>a</sup>	ADAA0TTRG2
	ADAA0TTIN201	ADAA0TSEL2.ADAA0T2SEL[01]	Port INTP0	
	ADAA0TTIN202	ADAA0TSEL2.ADAA0T2SEL[02]	Port INTP3	
	ADAA0TTIN203	ADAA0TSEL2.ADAA0T2SEL[03]	TAUB0 INTTAUB0I15	
	ADAA0TTIN204	ADAA0TSEL2.ADAA0T2SEL[04]	not connected	
	ADAA0TTIN205	ADAA0TSEL2.ADAA0T2SEL[05]	not connected	
	ADAA0TTIN206	ADAA0TSEL2.ADAA0T2SEL[06]	not connected	
	ADAA0TTIN207	ADAA0TSEL2.ADAA0T2SEL[07]	not connected	
	ADAA0TTIN208	ADAA0TSEL2.ADAA0T2SEL[08]	TAUJ0 INTTAUJ0I3	
	ADAA0TTIN209	ADAA0TSEL2.ADAA0T2SEL[09]	not connected	
	ADAA0TTIN210	ADAA0TSEL2.ADAA0T2SEL[10]	not connected	
	ADAA0TTIN211	ADAA0TSEL2.ADAA0T2SEL[11]	not connected	
	ADAA0TTIN212	ADAA0TSEL2.ADAA0T2SEL[12]	not connected	
	ADAA0TTIN213	ADAA0TSEL2.ADAA0T2SEL[13]	not connected	
	ADAA0TTIN214	ADAA0TSEL2.ADAA0T2SEL[14]	not connected	
	ADAA0TTIN215	ADAA0TSEL2.ADAA0T2SEL[15]	not connected	

a) These input signals are passed through a noise filter, refer to the section "Port Filters" in the chapter "Port Functions".

## 22.3 Functional Overview

The A/D Converter (ADAA) converts analog input signals into digital values.

#### **Features summary**

The ADAA has the following features:

- A/D conversion with 10-bit resolution
- A/D conversion based on successive approximation method
- A/D conversion of up to 16 analog input signals
   The number of channels supported by this microcontroller is specified in the first section of this chapter under the key word "Channel index m".
- · A/D conversion of up to 3 differently-prioritized groups of channels
- one-shot and continuous A/D conversion modes (continuous conversion mode for channel group CG0 only)
- channel repeat function (repeats conversion of each channel in a channel group 1 to 4 times)
- software and hardware start trigger modes
   The hardware trigger source can be selected from multiple input signals.
- configurable terms for generation of end interrupts
- three types of result check functions
- discharge function for discharging the capacitor prior to executing conversion with a new sampling value
- self-diagnosis function to check correct ADAA operation

The following figure shows the main components of the ADAA.




Figure 22-2 Block diagram of the ADAA

## 22.4 Cautions

#### Caution

Make sure that the voltages input to ADAAnIm do not exceed the rated values. If a voltage higher than AVDD or lower than AVSS is input to a channel, the conversion value of the channel is saturated, and the electrical characteristics of the other channels may also be affected.

For further information concerning the electrical characteristics refer to the Data Sheet.

# 22.5 Functional Description

#### A/D Converter resolution

The A/D Converter A (ADAA) converts up to 16 analog input signals into digital values with a resolution of 10-bit.

### Channels and channel groups

Each of the input channels can be assigned to one of three channel groups CGi (i = 0 to 2). The list of the input channels assigned to each CG is called a scan list (including diagnostic A/D conversion of CG0). The scan lists can be set up easily with one register. The scan lists can also be changed during operation. All the A/D conversions for a scan list are called scan list conversion.

The ADAA supports up to 3 differently-prioritized channel groups and 2 conversion modes:

- Continuous conversion mode: repeats conversion of all input channels of the channel group 0 (CG0) scan list.
- One-shot conversion: executes conversion of all input channels of the channel group i (CGi) scan list conversion only once. In one-shot conversion mode, conversion of each channel in the scan list is repeated a selectable number of times (1 to 4 times).

#### A/D conversion

The A/D conversion can be started using either software or hardware as the start trigger.

A multiplexer selects the channel to be converted and the Sample & Hold circuit holds the voltage input.

The A/D Converter uses the successive approximation method. The successive approximation register (SAR) stores the D/A converter output voltage to be compared with the analog input voltage as a 10-bit digital value.

After each successful conversion the INTADAAnLLT signal is generated.

result registers

A/D conversion When the A/D conversion is complete, the contents of the SAR register is stored in three registers allowing the conversion result

- · of all channels
- · of the last converted channel
- of the last of a certain channel group

to be read continuously.

Depending on the configuration, the ADAA generates a conversion end interrupt after the A/D conversion of certain channels and/or at the end of the A/D conversion of all channels of a channel group.

# check

Optional result The results of A/D conversions can be checked with the following functions:

- · conversion result overwrite check function
- conversion result upper/lower limit compare function

#### Optional discharge function

If required, the internal capacitor of the Sample & Hold circuit can be discharged prior to every conversion.

# Self-diagnosis

By means of the A/D conversion circuit self-diagnosis function correct function function of the ADAA can be checked.

# Configurable

By setting an arbitrary value to the stabilization counter, the optimum stabilization time stabilization time can be secured after the power is switched on.

#### 22.5.1 **Basic Operation**

This section describes the basic procedure for an analog to digital conversion. More detailed descriptions are given in the following sections.

- 1. To optimize the startup time after power on and after standby mode is released, adjust the stabilization time by specifying the stabilization counter ADAAnCNT register.
- 2. Switch the power of the ADAA on by setting ADAAnCTL1.ADAAnGPS
- 3. Before you enable the A/D converter (ADAA must be disabled by ADAAnCTL0.ADAAnCE = 0), configure the ADAA clock, trigger mode, conversion mode, interrupt generation, channel groups, etc. in the following registers:
  - ADAAnCTL1
  - ADAAnCGi
  - ADAAnIOCi
  - ADAAnTSELi
- 4. If you want to check that the A/D conversion results are within a certain value range, enable the conversion result upper/lower limit compare function for the desired channels (ADAAnCTL2.ADAAnRCKm) and specify the lower and upper limits for the ADAAnLL and ADAAnUL registers.
- 5. If you want the capacitor of the Sample & Hold circuit to be discharged before sampling a new value, enable the discharge function by writing ADAAnCTL1.ADAAnDISC = 1.
- 6. Enable the A/D converter by setting ADAAnCTL0.ADAAnCE to 1. The A/D converter is ready for A/D conversion after the stabilization time has elapsed after power on or stand-by mode release.
- 7. Depending on the configured trigger mode, A/D conversion is started by a channel group related start trigger:
  - by a software trigger (ADAAnTRGi.ADAAnSTTi = 1), or
  - by a hardware trigger (input signal ADAAnTTRGi)

If the A/D conversion starts for multiple CGs, the order of A/D conversion depends on the priority of the CGs.

- 8. The A/D conversion end interrupt INTADAAnTi is generated when the conversion of the channel set in the ADAAnIOCi register ends.
- Read the results from the A/D conversion result registers ADAAnLCR. ADAAnDBiCR, and ADAAnCmCR.
- 10. Monitor the following registers:
  - ADAAnSTR1: To check whether the A/D conversion results have been overwritten before being read.
  - ADAAnSTR0: To check whether the A/D conversion results are within the configured range (only if the conversion result upper/ lower limit compare function is enabled).
- 11. Disable the A/D converter if you want to reconfigure it. To do so, set ADAAnCTL0.ADAAnCE to 0.

# 22.5.2 Clock usage

The ADAA system clock ADAATCLK is the PCLK clock. Sampling and conversion times are selected via ADAAnCTL1.ADAAnFR[3:0].

## 22.5.3 Channels and channel groups

The input channels are configured as channel groups (CG). A scan list can be created for each CG through register settings, and also can be changed during operation. The conversion settings for a CG are applied to all the channels within that group.

The ADAA supports up to three channel groups (CGi, where i = 0 to 2). The channels, i.e. the scan list, of each CGi are specified with the ADAAnCGi register.

**Note** The conversion of a single channel can be performed by assigning only one input channel to a CG.

#### (1) Order of A/D conversion

Upon occurrence of the start trigger for a CG, the channels set to its scan list are converted in ascending order, starting from CH00.

If A/D conversion requests for multiple CGs are pending, the CGs are converted in the following hierarchical order:

CG2 (highest priority) > CG1 > CG0 (lowest priority)

If the start trigger for a CG with a higher priority, or the trigger for ADCHALT mode is set, the current A/D conversion is halted.

One of the following two methods can be selected for halting A/D conversion, according to the setting of ADAAnCTL1.ADAAnTRMi.

ADAAnCTL1.ADAAnTRMi = 0:
 The A/D conversion of CG is interrupted immediately.

The A/D conversion of the interrupted channel is repeated after all pending A/D conversions of higher priority CGs have been finished.

ADAAnCTL1.ADAAnTRMi = 1

The A/D conversion of the current channel is completed before the higher priority CG is converted.

When the A/D conversions of *all* higher priority CGs have been finished, the interrupted A/D conversion is continued from the next channel.

ADAAnSTR2.ADAAnST[2:0] indicates the current conversion status.

A/D Converter (ADAA)

Examples The following figures illustrate the different types of conversion interruption; CH3, CH9, and CH12 are assigned to CG0, CH5 and CH9 are assigned to CG2.




Figure 22-3 Immediate interruption of A/D conversion of CG0 (ADAAnCTL1.ADAAnTRM0 = 0)




Figure 22-4 Wait until A/D conversion of current channel has been completed (ADAAnCTL1.ADAAnTRM0 = 1)

## 22.5.4 A/D conversion modes

The A/D converter provides the following A/D conversion modes.

Mode	Operation	Channel group
One-shot conversion mode (ADAAnCTL1.ADAAnMD0 = 0)	Executes CGi scan list conversion only once. The channel of a scan list can be repeatedly converted a specified number of times (1 to 4 times, according to the setting of ADAAnCTL0.SCTi[1:0]).	CG0, CG1, CG2
Continuous conversion mode (ADAAnCTL1.ADAAnMD0 = 1)	Executes scan list conversion repeatedly.	CG0

Notes

- A running A/D conversion is interrupted by an A/D conversion request for a higher priority CG and then is automatically continued when all requests of higher priority CGs have been finished (see 1 "Order of A/D conversion" on page 1155).
- 2. CG1 and CG2 operate in one-shot conversion mode regardless of the conversion mode setting in ADAAnCTL1.ADAAnMD0.

## (1) One-shot conversion mode

In one-shot conversion mode, CGi scan list conversion is executed upon a start trigger. The number of times each channel of a scan list is repeatedly converted, can be specified for each CG from 1 to 4, by specifying ADAAnCTL0.ADAAnSCTi[1:0].




Figure 22-5 2 times repetition of channel conversion in one-shot conversion mode

Chapter 22 A/D Converter (ADAA)

#### (a) Start Trigger for the same CG before end of conversion

The A/D converter can hold one trigger for starting another conversion prior to the end of conversion of the same CG. Therefore, A/D conversion is performed continuously if one or more subsequent start triggers are input (the second and subsequent start triggers are ignored) before the A/D conversion for the CGi started by the first start trigger ends.




Figure 22-6 Start Trigger for the same CG before end of conversion

### (b) Start Trigger for a different CG before end of conversion

Start triggers for lower priority CGs during conversion of a higher priority CG are ignored, i.e.

- CG0 start trigger is ignored during CG1 or CG2 conversion
- CG1 start trigger is ignored during CG2 conversion

Reversely, a start trigger for a higher priority CG during conversion of a lower priority CG is held.

A start trigger for a lower priority CG that was input before the start of conversion of a high priority CG is held. When no start trigger is generated, a start-before-conversion-end trigger is accepted even during the conversion of a high priority CG.

- CG2 start trigger is held during CG0 or CG1 conversion
- CG1 start trigger is held during CG0 conversion

During conversion, start triggers before end of conversion for a lower priority CG are ignored.

Reversely, a start trigger before end of conversion for a lower priority CG that was input before the start of conversion of a high priority CG is held. When no start trigger is generated, a start-before-conversion-end trigger is accepted even during the conversion of a high priority CG.

Depending on the ADAAnCTL1.ADAAnTRM0 setting, conversion of the higher priority CG is launched immediately ((ADAAnTRM0 = 0) or after completion of the lower priority CG conversion (ADAAnTRM0 = 1).

Refer also to 22.5.3 "Channels and channel groups" on page 1155.




Figure 22-7 Start Trigger for a different CG before end of conversion (ADAAnCTL1.ADAAnTRM0 = 0)

#### (2) Continuous conversion mode

Continuous conversion mode can be used only for CG0 (ADAAnCTL1.ADAAnMD0 = 1).

In continuous conversion mode, a start trigger causes the channels of CG0 to be sampled and converted repeatedly until a stop trigger is generated or another stop condition occurs (refer to 22.5.6 "Stopping A/D conversion" on page 1162).




Figure 22-8 Continuous conversion mode

**Caution** After a stop trigger, the state becomes idle and sampling/conversion cannot be performed.

**Note** Additional start triggers for CG0 are ignored in continuous conversion mode.

Chapter 22 A/D Converter (ADAA)

# 22.5.5 Starting A/D conversion (start trigger modes)

A/D conversion can be started by a software or a hardware trigger, as specified by ADAAnCTL1.ADAAnMD1.

If A/D conversion is started for multiple CGs, the conversion order depends on the priority of the CGs (refer to 1 "Order of A/D conversion" on page 1155).

Notes

- 1. If no channels are assigned to the CGi scan list (ADAAnCGi = 0000 0000<sub>H</sub>), start triggers for that CGi are ignored.
- 2. In one-shot conversion mode, the A/D converter can hold only one start trigger. Additional start triggers are ignored (refer to *Figure 22-6 "Start Trigger for the same CG before end of conversion" on page 1158*).
- 3. In continuous conversion mode, additional start triggers before a stop trigger has been generated, are ignored.

#### (1) Software start trigger

The A/D conversion of CGi is started by setting ADAAnTRGi.ADAAnSTTi = 1, provided that the A/D converter is enabled (ADAAnCTL0.ADAAnCE = 1).

Timing example of software start trigger

The following figure shows the timing of a software start trigger.




Figure 22-9 Software start trigger timing example

- 1. Software trigger for CGi is written.
- A/D conversion starts at the next falling edge of ADAATCLK.
   The status bit ADAAnSTR2.ADAAnSTi is set, indicating that A/D conversion of CGi is running.

Chapter 22 A/D Converter (ADAA)

### (2) Hardware start trigger

The A/D conversion of CGi is started upon detection of the valid edge of the ADAAnTTRGi signal, provided that the A/D converter is enabled (ADAAnCTL0.ADAAnCE = 1) and hardware trigger mode is set (ADAAnCTL1.ADAAnMD1 = 1).

The valid edge is specified in ADAAnCTL1.ADAAnTiETS[1:0] for every CG individually.

# H/W trigger expansion

If this microcontroller supports a hardware trigger expansion, up to 16 hardware trigger sources can be specified for each ADAAnTTRGi signal input. ADAAnTSELi specifies the input signals to be used as the ADAAnTTRGi signal.

**Note** For details about the hardware start trigger function expansion refer to "H/W trigger expansion" in the second section of this chapter.

# Timing of hardware start trigger

The A/D converter starts A/D conversion upon detection of the valid edge of the ADAAnTTRGi signal.

The following figure shows the timing of a hardware start trigger with the following condition:

 Valid edge of ADAAnTTRGi is rising edge (ADAAnCTL1.ADAAnTiETS[1:0] = 01<sub>B</sub>)




Figure 22-10 Hardware start trigger timing

- 1. Input signal ADAAnTTRGi rises.
- 2. A/D conversion starts at the next falling edge of ADAATCLK.

# 22.5.6 Stopping A/D conversion

#### (1) Stop trigger

Setting the stop trigger bit for CGi to 1 (ADAAnTRG4+i.ADAAnSPi = 1) stops the A/D conversion for the CGi.

If the stop trigger is generated before the A/D conversion ends, the A/D conversion end interrupt signal INTADAAnTi is not generated and the A/D conversion result register is not updated.

If the start trigger is generated again after the A/D conversion is stopped by a stop trigger, scan list conversion is executed from the beginning.

Follow the stop trigger procedure below when using the hardware start trigger.

- 1. Stop hardware start trigger generation.
- Set the stop trigger bit (ADAAnTRG4+i.ADAAnSPi = 1).
- 3. Check the status of ADAAnSTR2.ADAAnSTi.

If the above procedure is not followed, the hardware start trigger and the stop trigger may conflict with each other and A/D conversion may not stop.

# Timing of stop trigger

- 1. Stop trigger for CGi is written.
- A/D conversion of CGi stops at the next falling edge of ADAATCLK.
   The status bit ADAAnSTR2.ADAAnSTi is cleared, indicating that A/D conversion of CGi is stopped.


If the digital value of ADAAnIm is already available, the operation is as follows:

- All A/D conversion result registers are updated.
- The conversion end interrupt INTADAAnTi is generated as configured in ADAAnIOCi (refer to 22.5.10 "Interrupt generation" on page 1166).
- If configured in ADAAnCTL2, the A/D conversion result is checked to see whether it is in the specified value range (refer to 22.5.12 "Result check functions" on page 1169).

The A/D converter proceeds with pending A/D conversion requests of other CGs - if there are any.

The following figures show the timing of a stop trigger with the following condition:

 The A/D conversion end interrupt INTADAAnTi is generated at the end of the A/D conversion of CGi (ADAAnIOCi = 0000 0000<sub>H</sub>)



**Figure 22-11** Stop trigger timing, if generated before A/D conversion end

- 1. The stop trigger (ADAAnTRG4+i.ADAAnSPi) is set to 1.
- The status bit (ADAAnSTR2.ADAAnSTi) is cleared. The A/D conversion end interrupt INTADAAnTi is not generated and the A/ D conversion result register is not updated.




Figure 22-12 Stop trigger timing, if generated after A/D conversion end

- 1. The stop trigger (ADAAnTRG4+i.ADAAnSPi) is set to 1.
- The status bit (ADAAnSTR2.ADAAnSTi) is cleared. The A/D conversion end interrupt (INTADAAnTi) is generated and the A/D conversion result register is updated.

### (2) Other stop conditions

In addition to the software stop trigger, A/D conversion is stopped when the A/D converter is disabled (ADAAnCTL0.ADAAnCE = 0).

With ADAAnCTL0.ADAAnCE = 0 conversions are stopped immediately and no A/D conversion results are stored in the conversion result registers.

# 22.5.7 Stand-by mode

Stand-by mode is entered, when the related system stand-by mode becomes active.

The A/D converter is automatically disabled (ADAAnCTL1.ADAAnCE = 0).

To leave stand-by mode:

- 1. Release related system stand-by mode.
- 2. Enable the A/D converter by setting ADAAnCTL1.ADAAnCE to 1.

Note After stand-by mode is released, a start trigger is accepted but conversion does not start until the stabilization time elapses (stabilization counter ADAAnCNT =  $00_H$ ).

Refer to 22.5.15 "Stabilization control" on page 1173 for details.

# 22.5.8 Pausing and resuming A/D conversion (ADCHALT mode)

The A/D Converter allows the A/D conversion (of all CGs) to be paused/halted. The halted A/D conversion can be continued with a resume trigger.

#### Procedure:

- 1. Set ADAAnTRG3 = 1 to go into ADCHALT mode (refer to 1 "Order of A/D conversion" on page 1155 for details about the halt operation).
  - Start triggers are ignored in ADCHALT mode.
  - The internal circuits are stopped and the power consumption is reduced.
  - The analog input pins ADAAnIm can be used for other functions in ADCHALT mode.
- 2. Set ADAAnTRG7.ADAAnSP3 = 1 to release ADCHALT mode and start A/D conversion.

**Note** ADCHALT has the highest priority and overrules all CGi conversions.

#### Resolution, sampling and conversion times 22.5.9

The total conversion time comprises sampling time and A/D conversion time.




Figure 22-13 Total conversion time

The sampling time is the time of connecting an analog input voltage to the Sample & Hold circuit. The A/D conversion time is the time required to obtain one digital value out of an analog input voltage.

While the A/D conversion time takes 25 PCLK clock cycles, the sampling time - and thus the total conversion time - depends on the setting of ADAAnCTL1.ADAAnFR[3:0]:

Table 22-10 Sampling and conversion times (discharge function disabled)

ADAAnCTL1. ADAAnFR[3:0]	A/D conversion time [PCLK clocks]	Sampling time [PCLK clocks]	Total conversion time [PCLK clocks]
0000 <sub>B</sub>	25	13	38
0001 <sub>B</sub>	25	20	45
0020 <sub>B</sub>	25	26	51
0011 <sub>B</sub>	25	33	58
0100 <sub>B</sub>	25	39	64
0110 <sub>B</sub>	25	52	77
1000 <sub>B</sub>	25	65	90
1010 <sub>B</sub>	25	78	103
1100 <sub>B</sub>	25	91	116
1110 <sub>B</sub>	25	104	129

Discharge function Using the discharge function (ADAAnCTL1.ADAAnDISC = 1) increases the total conversion time by 7 PCLK cycle.

Refer to 22.5.14 "Discharge function" on page 1173 for details.

# 22.5.10 Interrupt generation

#### (1) A/D conversion end interrupt INTADAAnTi

The INTADAAnTi interrupt indicates that the new A/D conversion result is saved to the conversion result register.

An A/D conversion end interrupt is generated upon completion of the A/D conversion for any channel of CGi specified in the ADAAnIOCi register.

If nothing else is configured (ADAAnIOCi =  $0000\ 0000_H$ ), INTADAAnTi is generated at the end of the A/D conversion of CGi.




Figure 22-14 Generation of A/D conversion end interrupt INTADAAnTi

Notes

- ADAAnIOCi can be written at any time even when the A/D converter is enabled (ADAAnCTL0.ADAAnCE = 1). The new value takes effect after the current A/D conversion of CGi has been completed.
- ADAAnIOCi is associated with ADAAnCGi and their buffer registers should be updated simultaneously. As the update time depends on writing ADAAnCGi, always write ADAAnIOCi before ADAAnCGi if you want to change the interrupt generation for a CG.

#### (2) Error interrupt INTADAAnERR

The interrupt INTADAAnERR is generated in the following cases:

- The result of the A/D conversion of a specified channel is out of the specified range, when the conversion result upper/lower limit compare function is enabled.
- An A/D conversion result in ADAAnLCR, ADAAnDBiCR, or ADAAnCmCR has been overwritten before it was read.
   The generation of the INTADAAnERR error interrupt upon register overwrite can be controlled for each register by setting ADAAnCTL0.ADAAnOEM[4:0].

Refer to 22.5.12 "Result check functions" on page 1169 for details.

#### (3) Last conversion interrupt INTADAAnLLT

The interrupt INTADAAnLLT is generated after each successful conversion.

# 22.5.11 Storage of A/D conversion result

## (1) A/D conversion result registers

The A/D conversion result is stored in the following registers:

- ADAAnLCR register
   This register stores the latest A/D conversion result.
- ADAAnDBiCR register
   This register stores the latest A/D conversion result for CGi.
- ADAAnCmCR register
   This register stores the latest A/D conversion results for channel m.

Each register also stores status flags of the A/D conversion result (see 22.5.12 "Result check functions" on page 1169).




Figure 22-15 Storage of A/D conversion result

#### (2) Configuration related to A/D conversion result storage

Bit position ADAAnCTL1.ADAAnCRAC specifies whether the 10-bit A/D conversion result

is right aligned (ADAAnCRAC = 0) or left aligned (ADAAnCRAC = 1).

Read & clear ADAAnCTL1.ADAAnRCL specifies whether the A/D conversion result function ADAAnCmCR is retained after reading it or cleared by reading it.

#### (3) Relationship between analog input voltage and A/D conversion result

The relationship between the analog input voltage input to the analog input pin (ADAAnIm) and the A/D conversion results (the values ADAAnLCR[15:00], ADAAnCmCR[15:00], and ADAAnDBiCR[15:00]) is expressed as follows:

A/D conversion result value = INT( 
$$\frac{V_{IAN} - AV_{REFM}}{AV_{REFP} - AV_{REFM}} \times 2^k + 0.5$$
)

or

$$(A/D \text{ conversion result } -0.5) \times \frac{AV_{REFP} - AV_{REFM}}{2^k} \leq V_{IAN} - AV_{REFMn} < (A/D \text{ conversion result } +0.5) \times \frac{AV_{REFP} - AV_{REFM}}{2^k}$$

INT(): Function that returns the integer part of the value in

parentheses

 $\begin{array}{ll} {\rm V_{IAN}:} & {\rm Analog\; input\; voltage} \\ {\rm AV_{REFP}:} & {\rm AVREFP\; pin\; voltage} \\ {\rm AV_{REFM}:} & {\rm AVREFM\; pin\; voltage} \end{array}$ 

A/D conversion result: Values of the ADAAnLCR[15:00],

ADAAnCmCR[15:00], and ADAAnDBiCR[15:00]

bits

k = 10: Resolution: 10 bit

The figure below shows the relationship between the analog input voltage and A/D conversion result.




Figure 22-16 Conversion characteristics of 10-bit A/D converter (ADAAnCTL1.ADAAnCTYP = 1)

#### 22.5.12 Result check functions

ADAA allows checking of the A/D conversion result with the following functions:

- Conversion result overwrite check function
- Conversion result read flag function
- Conversion result upper/lower limit compare function

# (1) Conversion result overwrite check function

The ADAA allows to check if an A/D conversion result has been overwritten before it was read.

Error flags The A/D conversion result registers have the following overwrite error flags:

- ADAAnLCR.ADAAnLER1
- ADAAnDBiCR.ADAAnDBiER1
- ADAAnCmCR.ADAAnCmER1

Setting of the overwrite error flag indicates, that the conversion result stored in the respective register was overwritten before it is read.

The overwrite flag ADAAnCmCR.ADAAnCmER1 is reflected in ADAAnSTR1.ADAAnOWEm, which holds overwrite flags for all channels.

Error interrupt If the A/D conversion results in the ADAAnLCR, ADAAnDBiCR, and ADAAnCmCR registers are overwritten before they were read, an error interrupt INTADAAnERR is generated.

> Generation of an INTADAAnERR interrupt can be masked separately for each for each conversion result register type, so that the interrupt does not become effective:

Table 22-11 Overwrite error interrupt masking

Result register	Mask bit in ADAAnCTL0
ADAAnLCR	ADAAnOEM4
ADAAnDB2CR	ADAAnOME3
ADAAnDB1CR	ADAAnOEM2
ADAAnDB0CR	ADAAnOEM1
ADAAnCmCR	ADAAnOEM0

If a mask bit is set to 1, the interrupt is not effective.

Note Interrupt generation for conversion result registers that are not to be read shall be masked by setting the appropriate ADAAnCTL0.ADAAnOEM[4:0] = 1.

#### (2) Conversion result read flag function

An update status flag indicates whether the A/D conversion result in the conversion result register has already been read or is a new one.

Status flags

The update status flags are provided in the A/D conversion result registers:

- ADAAnLCR.ADAAnLUR
- ADAAnDBiCR.ADAAnDBiUR
- ADAAnCmCR.ADAAnCmUR

If an update status flag is set to 1, the A/D conversion result is new.

The update status flags are cleared after they are read.

## (3) Conversion result upper/lower limit compare function

The ADAA can check whether an A/D conversion results lies within a configurable value range.

The result check function can be enabled for every channel individually in ADAAnCTL2.

When enabled, the A/D conversion result ADAAnCmCR is compared with the specified lower limit (ADAAnLL) and upper limit (ADAAnUL), each time the channel results is converted respectively updated.

#### **Error flags**

If the A/D conversion result of a specified channel is either lower than the lower limit value ADAAnLL or higher than the upper limit value ADAAnUL, the ADAAnSTR0.ADAAnRCE[15:00] error flag corresponding to that channel is

ADAAnSTR0 indicates the error status of the latest A/D conversion upper/ lower limit check for every channel. By use of this register it is possible to evaluating which A/D conversion results are outside the specified range.

The result check error flag is also mirrored by the A/D conversion result registers ADAAnLCR, ADAAnDBiCR, and ADAAnCmCR.

The result check error flags ADAAnSTR0.ADAAnRCE[15:00] are reflected in ADAAnCmCR.ADAAnCmER0 of the respective channel.

Error interrupt If the A/D conversion result for the specified channel is out of the setting range, the INTADAAnERR error interrupt is generated.

# 22.5.13 Self-diagnosis function

The self-diagnosis function can be used to verify that the ADAA works properly.

The diagnosis of the A/D conversion circuit can be performed during normal A/D conversion. Following the end of A/D conversion of CG0, the reference voltage signal ADDIAGOUT is converted. If this diagnosis A/D conversion result differs greatly from the expected value, a hardware anomaly or a malfunction may occur.

The diagnostic A/D conversion is enabled by ADAAnCG0.ADAAnDIAG = 1.

**Note** The A/D conversion circuit diagnosis is available for CG0 only.

The diagnostic A/D conversion is started after the A/D conversion of the last channel of CG0 has been completed:

- The A/D conversion results of CG0 are stored in the "normal" A/D conversion result registers (refer to 1 "A/D conversion result registers" on page 1167).
- The result of the diagnostic A/D conversion is stored in ADAAnDGCR.

# Diagnosis procedure

- 1. Switch the power of the ADAA on by setting ADAAnCTL1.ADAAnGPS = 1.
- 2. Configure CG0 and the A/D conversion as follows:
  - Ensure that ADAAnCG0.ADAAnDIAG is set to 1 to enable the diagnostic A/D conversion of the reference voltage.
     For example, write 8000 0007<sub>H</sub> to first convert the analog input voltages of CH0, CH1, and CH2, and than the reference voltage ADDIAGOUT for diagnostic purposes.
  - Set ADAAnI0C0.ADAAnCG0IDG = 1 to generate the A/D conversion end interrupt INTADAAnT0 on finishing the diagnostic A/D conversion.
- Specify the reference voltage signal ADDIAGOUT via ADAAnDGCTL0.ADAAnPSEL.
   For example, set ADAAnDGCTL0.ADAAnPSEL = 1 to apply AVDD as the reference voltage ADDIAGOUT.
- 4. Enable the ADAA by setting ADAAnCTL0.ADAAnCE = 1.
- 5. Generate software or hardware start triggers to start the A/D conversion.
- 6. When the A/D conversion end interrupt INTADAAnT0 is generated, read the A/D conversion results of the diagnostic A/D conversion in ADAAnDGCR.

**ADDIAGOUT** ADAAnDGCTL0.ADAAnPSEL can be written - and thus the reference voltage can be changed - even during A/D conversion, as shown in the diagram below.




Figure 22-17 ADDIAGOUT change during A/D conversion

The value set with ADAAnDGCTL0.ADAAnPSEL is applied upon completion of the conversion of the current channel. Therefore, set the reference voltage of the next diagnosis A/D conversion before that diagnosis A/D conversion starts.

# 22.5.14 Discharge function

If required, the internal capacitor of the common Sample & Hold circuit can be discharged prior to every conversion. This ensures that the capacitor is always empty before the new sample value is stored.

**Note** Using the discharge function increases the total conversion time by 7 PCLK clock cycles (see 22.5.9 "Resolution, sampling and conversion times" on page 1165).

**Configuration** The discharge function is enabled by setting ADAAnCTL1.ADAAnDISC to 1.




Figure 22-18 Timing when discharge function is enabled

#### 22.5.15 Stabilization control

The A/D converter needs time for stabilization purposes in the following cases:

- The A/D converter has been switched on (ADAAnCTL1.ADAAnGPS = 1)
- The stand-by mode has been terminated.

A start trigger is accepted during the stabilization time, but the conversion does not start before the stabilization time has elapsed.

In order to secure the minimum stabilization time, the stabilization time counter ADAAnCNT must be set (refer to the Data Sheet).

# 22.6 Registers

This section contains a description of all the registers of the ADAA.

# 22.6.1 ADAA registers overview

The ADAA is controlled and operated by the registers in the following table.

- Where there is one register per channel, this is indicated by an "m". The number "m" of available channels are specified in the first section of this chapter under the key word "Channel index m".
- Where there is one register per CG, this is indicated by an "i" (i = 0 to 2).

Table 22-12 ADAA registers overview (1/2)

Register name	Shortcut	Address
Control registers		
A/D converter mode control register 0	ADAAnCTL0	<adaan_base> + 100<sub>H</sub></adaan_base>
A/D converter mode control register 1	ADAAnCTL1	<adaan_base> + 104<sub>H</sub></adaan_base>
A/D converter CG register i	ADAAnCGi	<adaan_base> + i x 4<sub>H</sub></adaan_base>
A/D converter interrupt control register i	ADAAnIOCi	<adaan_base> + C<sub>H</sub> + i × 4<sub>H</sub></adaan_base>
A/D converter trigger select control register i	ADAAnTSELi	<adaan_base> + 108<sub>H</sub> + i × 4<sub>H</sub></adaan_base>
A/D converter stabilization counter	ADAAnCNT	<adaan_base> + 114<sub>H</sub></adaan_base>
Conversion status registers	•	
A/D converter overwrite error flag register	ADAAnSTR1	<adaan_base> + 28<sub>H</sub></adaan_base>
ADAAnSTR1 flag clear register	ADAAnSTC1	<adaan_base> + 34<sub>H</sub></adaan_base>
A/D converter status flag register 2	ADAAnSTR2	<adaan_base> + 2C<sub>H</sub></adaan_base>
ADAAnSTR2 flag clear register	ADAAnSTC2	<adaan_base> + 38<sub>H</sub></adaan_base>
S/W trigger registers	•	
A/D converter S/W trigger register i	ADAAnTRGi	<adaan_base> + A4<sub>H</sub> + i × 4<sub>H</sub></adaan_base>
A/D converter S/W trigger register 3	ADAAnTRG3	<adaan_base> + B0<sub>H</sub></adaan_base>
A/D converter S/W trigger register 4+i	ADAAnTRG4 + i	<adaan_base> + B4<sub>H</sub> + i × 4<sub>H</sub></adaan_base>
A/D converter S/W trigger register 7	ADAAnTRG7	<adaan_base> + C0<sub>H</sub></adaan_base>
A/D conversion result registers	•	•
A/D converter latest conversion result register	ADAAnLCR	<adaan_base> + A0<sub>H</sub></adaan_base>
A/D converter conversion result register m	ADAAnCmCR	<adaan_base> + 3C<sub>H</sub> + m × 4<sub>H</sub></adaan_base>
A/D converter CGi buffer register i	ADAAnDBiCR	<adaan_base> + C4<sub>H</sub> + i × 4<sub>H</sub></adaan_base>
A/D converter CGi buffer result register i	ADAAnDBiCRL	<adaan_base> + D0<sub>H</sub> + i × 4<sub>H</sub></adaan_base>
Diagnostic conversion result register	ADAAnDGCR	<adaan_base> + 9C<sub>H</sub></adaan_base>
A/D conversion result upper/lower limit comparis	son registers	•
A/D converter result check register	ADAAnCTL2	<adaan_base> + 18<sub>H</sub></adaan_base>
A/D converter result check (upper limit)	ADAAnUL	<adaan_base> + 1C<sub>H</sub></adaan_base>
A/D converter result check (lower limit)	ADAAnLL	<adaan_base> + 20<sub>H</sub></adaan_base>
A/D converter result check error flag	ADAAnSTR0	<adaan_base> + 24<sub>H</sub></adaan_base>
ADAAnSTR0 flag clear register	ADAAnSTC0	<adaan_base> + 30<sub>H</sub></adaan_base>

Table 22-12 ADAA registers overview (2/2)

Register name	Shortcut	Address		
Diagnose functions control registers				
Self-diagnosis function control register 0	ADAAnDGCTL0	<adaan_base> + DC<sub>H</sub></adaan_base>		
Emulation register				
Emulation register	ADAAnEMU	<adaan_base> + 128<sub>H</sub></adaan_base>		

**<ADAAn\_base>** The base addresses **<ADAAn\_base>** of the ADAAn is defined in the first section of this chapter under the key word "Register addresses".

# 22.6.2 Control registers details

# (1) ADAAnCTL0 - A/D converter mode control register 0

This register enables/disables the A/D converter. Additionally, it specifies the number of repetitions for one-shot conversion mode, and also whether to generate an error interrupt request if the A/D conversion result is overwritten before it is read.

This register can be read/written in16-bit units. Access

<ADAAn\_base> + 100<sub>H</sub> **Address** 

Initial Value 0000<sub>H</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	ADAAn	ADAAn	ADAAn	ADAAn	ADAAn	ADAAn	0	AD	٩An	AD	AAn	ADA	٩An
			OEM4	OEM3	OEM2	OEM1	OEM0	CE		SCT2	2[1:0]	SCT	1[1:0]	SCT	0[1:0]
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 22-13 ADAAnCTL0 register contents (1/2)

Bit position	Bit name	Function
12	ADAAn OEM4	Specifies whether to generate the INTADAAnERR error interrupt when an A/D conversion result is overwritten in ADAAnLCR before it was read.  0: generate INTADAAnERR if the A/D conversion result is overwritten  1: do not generate INTADAAnERR Refer to 22.5.12 "Result check functions" on page 1169 for details.
11	ADAAn OEM3	Specifies whether to generate the INTADAAnERR error interrupt when an A/D conversion result is overwritten in ADAAnDB2CR before it was read.  0: generate INTADAAnERR if the A/D conversion result is overwritten  1: do not generate INTADAAnERR Refer to 22.5.12 "Result check functions" on page 1169 for details.
10	ADAAn OEM2	Specifies whether to generate the INTADAAnERR error interrupt when an A/D conversion result is overwritten in ADAAnDB1CR before it was read.  0: generate INTADAAnERR if the A/D conversion result is overwritten  1: do not generate INTADAAnERR Refer to 22.5.12 "Result check functions" on page 1169 for details.
9	ADAAn OEM1	Specifies whether to generate the INTADAAnERR error interrupt when an A/D conversion result is overwritten in ADAAnDB0CR before it was read.  0: generate INTADAAnERR if the A/D conversion result is overwritten  1: do not generate INTADAAnERR Refer to 22.5.12 "Result check functions" on page 1169 for details.
8	ADAAn OEM0	Specifies whether to generate the INTADAAnERR error interrupt when an A/D conversion result is overwritten in ADAAnCmCR before it was read.  0: generate INTADAAnERR if the A/D conversion result is overwritten  1: do not generate INTADAAnERR Refer to 22.5.12 "Result check functions" on page 1169 for details.
7	ADAAn CE	This bit enables/disables the A/D converter.  0: disable A/D converter  1: enable A/D converter  Note that A/D conversion only starts on hardware trigger or software trigger, when ADAAnCTL0.ADAAnCE = 1.  Note also that the A/D converter needs time to stabilize after it has been enabled. A start trigger is accepted even immediately after power-on. After the values of the stabilization counter ADAAnCNT changes to 00 <sub>H</sub> , the A/D conversion starts.

Table 22-13 ADAAnCTL0 register contents (2/2)

Bit position	Bit name	Fund	ction				
5 to 4	ADAAn SCT2[1:0]	Number of conversion repetitions of each channel of CG2 in one-shot convende.					
			ADAAn SCT21	ADAAn SCT20	Number of conversion repetitions of each channel of CG2		
			0	0	1		
			0	1	2		
			1	0	3		
			1	1	4		
3 to 2	ADAAn SCT1[1:0]	Num mode		version repe	titions of each channel of CG1 in one-shot conversion		
			ADAAn SCT11	ADAAn SCT10	Number of conversion repetitions of each channel of CG1		
			0	0	1		
			0	1	2		
			1	0	3		
			1	1	4		
1 to 0	ADAAn SCT0[1:0]	Num mode		version repe	titions of each channel of CG0 in one-shot conversion		
			ADAAn SCT01	ADAAn SCT00	Number of conversion repetitions of each channel of CG0		
			0	0	1		
			0	1	2		
			1	0	3		
			1	1	4		

# (2) ADAAnCTL1 - A/D converter mode control register 1

This register specifies the conversion mode and controls the conversion operations.

Access This register can be read/written in 32-bit units.

Address <ADAAn\_base> + 104<sub>H</sub>

Initial Value 0100 0000<sub>H</sub>

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	0	ADAAn T2ETS0	0	ADAAn T1ETS0	0	ADAAn TOETSO	0	ADAAn CRAC	0	0	ADAAn MD1	ADAAn MD0	0	0	ADAAn DISC	ADAAn RCL
•	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	0	0	0		ADA FR[3			0	ADAAn TRM2	ADAAn TRM1	ADAAn TRM0	0	0	0	ADAAn GPS
,	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 22-14 ADAAnCTL1 register contents (1/3)

Bit position	Bit name	Function
31	ADAAn T2ETS0	Specifies the valid edge of the H/W trigger ADAAnTTRGi. 0: no edge selected (no trigger accepted)
29	ADAAn T1ETS0	1: rising edge selected For further information refer to the section "H/W trigger expansion" in this chapter.
27	ADAAn T0ETS0	
24	ADAAn CRAC	Specifies the alignment of the A/D and diagnosis conversion result: 0: right-aligned 1: left-aligned
21	ADAAn MD1	Specifies the A/D conversion start trigger for all CGs.  0: software trigger  1: hardware trigger and software trigger This configuration is valid for all CGs. The A/D converter only detects triggers when the A/D converter is enabled. Refer to 22.5.5 "Starting A/D conversion (start trigger modes)" on page 1160 for details.
20	ADAAn MD0	Specifies the A/D conversion mode for CG0:  0: one-shot conversion mode     Number of repetitions of scan list conversion is configured in     ADAAnCTL0.ADAAnSCTi[1:0] for each CG individually.  1: continuous conversion mode This configuration applies to the A/D conversion of CG0 only. CG1 and CG2 are always operated in one-shot conversion mode. Refer to 22.5.4 "A/D conversion modes" on page 1157 for details.
17	ADAAn DISC	Enables/disables the discharge function:  0: disable 1: enable Refer to 22.5.14 "Discharge function" on page 1173 for details.
16	ADAAn RCL	Specifies whether the A/D conversion results ADAAnCmCR and ADAAnDBiCR are retained after they are read.  0: A/D conversion results are retained until they are overwritten by the next A/D conversion results  1: A/D conversion results are cleared after they are read

Table 22-14 ADAAnCTL1 register contents (2/3)

Bit position	Bit name	Function						
11 to 8	ADAAn FR[3:0]	Specifies the ADAA total conversion time. Refer to the section 22.5.9 "Resolution, sampling and conversion times" for details.						
		ADAAnFR[3:0]	Total conversion time [PCLK clocks] (discharge disabled)					
		0000 <sub>B</sub>	38					
		0001 <sub>B</sub>	45					
		0010 <sub>B</sub>	51					
		0011 <sub>B</sub>	58					
		0100 <sub>B</sub>	64					
		0110 <sub>B</sub>	77					
		1000 <sub>B</sub>	90					
		1010 <sub>B</sub>	103					
		1100 <sub>B</sub>	116					
		1110 <sub>B</sub>	129					
		all others	setting prohibited					
		Note: Enabling the discharge fun time.	ction adds 7 PCLK clock cycles to the total conversion					
6	ADAAn TRM2	requested. <sup>a</sup> 0: Halt the current A/D comode.  1: Finish conversion of the conversion of CG2, and	CG2 conversion when transition to ADCHALT mode is enversion of CG2 immediately, and enter ADCHALT be currently converted channel of CG2, halt A/D d enter ADCHALT mode. Continued as soon as ADCHALT mode has been					

Table 22-14 ADAAnCTL1 register contents (3/3)

Bit position	Bit name	Function
5	ADAAn TRM1	Specifies the behaviour of CG1 conversion when a start trigger for a CG2 A/D conversion occurs or when transition to ADCHALT mode is requested. <sup>a</sup> 0: Halt the current A/D conversion of CG1 immediately, and start the A/D conversion of CG2 or enter ADCHALT mode respectively.  1: Finish conversion of the currently converted channel of CG1, halt A/D conversion of CG1, and start the A/D conversion of CG2 or enter ADCHALT mode respectively.  A/D conversion of CG1 is continued as soon as all pending A/D conversions of CG2 have been completed or the ADCHALT mode has been terminated.
4	ADAAn TRM0	Specifies the behaviour of CG0 conversion when a start trigger for a CG1 or CG2 A/D conversion occurs or when transition to ADCHALT mode is requested. <sup>a</sup> 0: Halt the current A/D conversion of CG0 immediately, and start the A/D conversion of CG2 or CG1 or enter ADCHALT mode respectively.  1: Finish conversion of the currently converted channel of CG0, halt A/D conversion of CG0, and start the A/D conversion of CG2 or CG1 or enter ADCHALT mode respectively.  A/D conversion of CG0 is continued as soon as all pending A/D conversions of CG2 or CG1 have been completed or the ADCHALT mode has been terminated.
0	ADAAn GPS	Switches the power of the ADAA off/on: 0: power off 1: power on The A/D converter needs a stabilization time after A/D power on (see 22.5.15 "Stabilization control" on page 1173).

a) The behaviour follows the priority scheme: ADCHALT > CG2 > CG1 > CG0. Refer to 1 "Order of A/D conversion" on page 7 for details.

A/D Converter (ADAA)

### (3) ADAAnCGi – A/D converter channel group register i

This register creates the scan list for each CG. The channels set to the scan list of CGi are converted in ascending order, i.e. starting from the lowest channel number.

For details, refer to 22.5.3 "Channels and channel groups" on page 1155.

### **Diagnosis** conversion

Chapter 22

Additionally the diagnosis A/D conversion channel can be added to the CG0 scan list via the ADAAnCG0 register.

For details, refer to 22.5.13 "Self-diagnosis function" on page 1171.

#### Access

This register can be read/written in 32-bit units. It can be written at any time even when the A/D converter is enabled (ADAAnCTL0.ADAAnCE = 1). The new value takes effect after the current A/D conversion of CGi has been completed.

- When CGi is not currently undergoing A/D conversion, the new value becomes effective immediately.
- When CGi is currently undergoing A/D conversion, the new value becomes effective upon completion of the scan list conversion of CGi currently being executed.
- When the stop trigger bit (ADAAnTRG4+i.ADAAnSPi) of CGi is set, the new value becomes effective when A/D conversion is stopped.

**Address** <ADAAn base> + i x 4<sub>H</sub>

**Initial Value** 0000 0000<sub>H</sub>

#### ADAAnCG0:

ADAAII	iCG0.														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ADAAn DIAG	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						AD	AAnCo	90S[15:	00]						
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
ADAAn	CG1:														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16

0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						AD	AAnCG	31S[15:	00]						
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

ADAAr	nCG2:														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						AD	AAnCo	32S[15:	00]						
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 22-15 ADAAnCGi register contents

Bit position	Bit name	Function
31	ADAAn DIAG	Enables/disables the diagnostic A/D conversion of the reference voltage ADDIAGOUT at the end of the A/D conversion of CG0:  0: disable A/D conversion of ADDIAGOUT  1: convert ADDIAGOUT  This bit is only available in ADAAnCG0.  Refer to 22.5.13 "Self-diagnosis function" on page 1171 for details.
15 to 00	ADAAn CGiS[15:00]	Specifies the analog inputs to be converted for CGi: 0: do not convert analog input ADAAnIm 1: convert analog input ADAAnIm

**Note** It is possible to assign a channel to multiple channel groups.

## (4) ADAAnIOCi – A/D converter interrupt control register i

The A/D conversion end interrupt INTADAAnTi can be generated when the A/D conversion of a certain channel has been completed.

This register specifies the channel in each CGi scan list, for which INTADAAnTi is generated on A/D conversion completion.

If ADAAnIOCi = 0000 0000<sub>H</sub>, INTADAAnTi is automatically generated at the completion of A/D conversion of CGi scan list.

Access This register can be read/written in 32-bit units.

The new value takes effect after the current A/D conversion of CGi has been

completed.

<ADAAn\_base> + 0C<sub>H</sub> + i × 4<sub>H</sub> **Address** 

**Initial Value** 0000 0000<sub>H</sub>

#### ADAAnIOC0:

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ADAAn CG0 IDG	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						ΑD	)AAnC(	G0I[15:	00]						
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

# ADAAnIOC1:

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						ΑĽ	)AAnC(	G1I[15:	00]						
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

#### ADAAnIOC2:

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						ΑD	AAnC(	32I[15:0	00]						

R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W

Table 22-16 ADAAnIOCi register contents

Bit position	Bit name	Function
31	ADAAn CGOIDG	Specifies whether INTADAAnT0 is generated on completion of the A/D conversion of the reference voltage when the diagnostic mode is enabled for CG0 (ADAAnCG0.ADAAnDIAG = 1):  0: do not generate INTADAAnT0  1: generate INTADAAnT0  This bit is only available in ADAAnIOC0.  Refer to 22.5.13 "Self-diagnosis function" on page 1171 for details.
15 to 00	ADAAn CGil[15:00]	Specifies whether the interrupt INTADAAnTi is generated on A/D conversion completion of channel m:  0: Do not generate INTADAAnTi  1: Generate INTADAAnTi  Note:  ADAAnCGil bits, which are assigned to not available channels, must be set to 0.

Note As the ADAAnIOCi register is associated with the ADAAnCGi register, their buffer registers must be updated simultaneously. As the update time depends on writing ADAAnCGi, always write ADAAnIOCi before ADAAnCGi if you want to change the interrupt generation for a CG.

# (5) ADAAnCNT - A/D converter stabilization counter

This register specifies the stabilization time.

Access This register can be read/written in 8-bit units.

Address <ADAAn\_base> + 114<sub>H</sub>

Initial Value 00<sub>H</sub>




Table 22-17 ADAAnCNT register contents

Bit position	Bit name	Function
7 to 0	ADAAn CNT[7:0]	Specifies the stabilization counter: Stabilization time = ADAAnCNT[7:0] * PCLK clock cycles

Chapter 22 A/D Converter (ADAA)

# (6) ADAAnTSELi - A/D converter trigger select control register i

This register specifies the input signals to be used in combination with hardware start trigger signals ADAAnTTRGi.

Access This register can be read/written in 16-bit units.

It can only be written when the A/D converter is disabled

(ADAAnCTL0.ADAAnCE = 0).

Address <ADAAn\_base> + 108<sub>H</sub> + i x 4<sub>H</sub>

Initial Value 0000<sub>H</sub>

15 14 13 12 11 10 5 ADAAnTiSEL[15:00] R/W 
Table 22-18 ADAAnTSELi register contents

Bit position	Bit name	Function
15 to 0	ADAAn TiSEL[15:00]	Specifies whether the corresponding input signal is to be used as hardware start trigger  0: do not use as hardware start trigger  1: use as hardware start trigger

**Note** For details about the hardware start trigger function expansion refer to "H/W trigger expansion" in the first section of this chapter.

# 22.6.3 Conversion status registers

# (1) ADAAnSTR1 - A/D converter overwrite error flag register

This register indicates for every channel whether the latest A/D conversion result has been overwritten before it was read.

Access This register can be read in 32-bit units.

Address <ADAAn\_base> + 28<sub>H</sub>

Initial Value 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							ADAAr	nOWE[	15:00]						
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Table 22-19 ADAAnSTR1 register contents

Bit position	Bit name	Function
15 to 0	ADAAn OWE[15:00]	Indicates whether the A/D conversion result of channel m has been overwritten before it was read:  0: not overwritten  1: overwritten  This error flag is cleared by setting ADAAnSTR1.ADAAnOWECm to 1.  All flags are also cleared by enabling and disabling the ADAA  (ADAAn.ADAAnCE= 0 and then ADAAn.ADAAnCE= 1).

**Note** ADAAnSTR1.ADAAnOWEm is mirrored by the following overwrite error flags:

 Error flag in register with the latest A/D conversion result of CHm (ADAAnCmCR.ADAAnCmER1)

# (2) ADAAnSTC1 – ADAAnSTR1 flag clear register

This register is the clear control register of ADAAnSTR1.

Access This register can be written in 32-bit units.

Address <ADAAn\_base> + 34<sub>H</sub>

Initial Value Reading this register returns always 0000 0000<sub>H</sub>.




Table 22-20 ADAAnSTC1 register contents

Bit position	Bit name	Function
15 to 0	ADAAn OWEC[15:00]	Clear overwrite error flags in ADAAnSTR1: 0: no function 1: clears the corresponding ADAAnSTR1.ADAAnOWEm

# (3) ADAAnSTR2 – A/D converter status flag register 2

This register indicates the current conversion status.

Access This register can be read in 16-bit units.

Address <ADAAn\_base> + 2C<sub>H</sub>

Initial Value 0000<sub>H</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	ADAAn	ADAAn	ADAAn	ADAAn	0	0	0	0	ADAAn	ADAAn	ADAAn	ADAAn
				RQT3	RQ2	RQ1	RQ0					ST3	ST2	ST1	ST0
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Table 22-21 ADAAnSTR2 register contents

Bit position	Bit name	Function					
11	ADAAn RQ3	Indicates whether a ADCHALT request is pending:  0: ADCHALT request is not pending  1: ADCHALT request is pending					
10	ADAAn RQ2	Indicates whether A/D conversion request for CG2 is pending:  0: A/D conversion request for CG2 is not pending  1: A/D conversion request for CG2 is pending					
9 ADAAn RQ1		Indicates whether A/D conversion request for CG1 is pending:  0: A/D conversion request for CG1 is not pending  1: A/D conversion request for CG1 is pending					
8	ADAAn RQ0	Indicates whether A/D conversion request for CG0 is pending: 0: A/D conversion request for CG0 is not pending 1: A/D conversion request for CG0 is pending					
3	ADAAn ST3	Indicates whether the A/D conversion is currently in the ADCHALT state due to a software trigger (ADAAnTRG3.ADAAnSTT3).  0: not in ADCHALT state  1: in ADCHALT state This bit is cleared when the A/D converter is disabled (ADAAnCTL0.ADAAnCE = 0).					
2	ADAAn ST2	Indicates whether A/D conversion of CG2 is currently performed:  0: A/D conversion is not currently performed  1: A/D conversion is currently performed  This bit is cleared when the A/D converter is disabled  (ADAAnCTL0.ADAAnCE = 0).					
1	ADAAn ST1	Indicates whether A/D conversion of CG1 is currently performed:  0: A/D conversion is not currently performed (including halt caused by A/D conversion of CG with higher priority)  1: A/D conversion is currently performed  This bit is cleared when the A/D converter is disabled (ADAAnCTL0.ADAAnCE = 0).					
0	ADAAn ST0	Indicates whether A/D conversion of CG0 is currently performed:  0: A/D conversion is not currently performed (including halt caused by A/D conversion of CG with higher priority)  1: A/D conversion is currently performed  This bit is cleared when the A/D converter is disabled (ADAAnCTL0.ADAAnCE = 0).					

### (4) ADAAnSTC2 – A/D converter status flag clear register 2

This register is used to clear the overwrite and result check status flags of ADAAnLCR and ADAAnDBiCR.

Access This register can be written in 8-bit units.

Address <ADAAn\_base> + 38<sub>H</sub>

Initial Value Reading this register returns always 00<sub>H</sub>.

	7	6	5	4	3	2	1	0
	ADAAn	ADAAn	ADAAn	ADAAn	ADAAn	ADAAn	ADAAn	ADAAn
	LERC1	LERC0	DB2ERC1	DB2ERC0	DB1ERC1	DB1ERC0	DB0ERC1	DB0ERC0
,	W	W	W	W	W	W	W	W

Table 22-22 ADAAnSTC2 register contents

Bit position	Bit name	Function
7	ADAAn LERC1	Clears the overwrite flag ADAAnLCR.ADAAnLER1: 0: no function 1: ADAAnLCR.ADAAnLER1 is cleared
6	ADAAn LERC0	Clears the result check error flag ADAAnLCR.ADAAnLER0: 0: no function 1: ADAAnLCR.ADAAnLER0 is cleared
5, 3, 1	ADAAn DBiERC1	Clears the overwrite flag ADAAnDBiCR.ADAAnDBiER1: 0: no function 1: ADAAnDBiCR.ADAAnDBiER1 is cleared
4, 2, 0	ADAAn DBiERC0	Clears the result check error flag ADAAnDBiCR.ADAAnDBiER0: 0: no function 1: ADAAnDBiCR.ADAAnDBiER0 is cleared

## 22.6.4 S/W trigger registers details

#### (1) ADAAnTRGi – A/D converter software trigger register i

This register is the trigger register to start the A/D conversion of CGi.

Access This register can be written in 8-bit units.

Address <ADAAn\_base> + A4<sub>H</sub> + i × 4<sub>H</sub>

Initial Value Reading this register returns always 00<sub>H</sub>.




Table 22-23 ADAAnTRGi register contents

Bit position	Bit name	Function
0	ADAAn STTi	Starts the A/D conversion of CGi: 0: no function 1: starts A/D conversion of CGi

Refer to 22.5.5 "Starting A/D conversion (start trigger modes)" on page 1160 for details.

#### (2) ADAAnTRG3 – A/D converter software trigger register 3

This register is the trigger register for transition to ADCHALT mode.

Access This register can be written in 8-bit units.

Address <ADAAn\_base> + B0<sub>H</sub>

Initial Value Reading this register returns always 00<sub>H</sub>.




Table 22-24 ADAAnTRG3 register contents

Bit position	Bit name	Function
0	ADAAn	0: no function
	STT3	1: transition to ADCHALT mode

Refer to 22.5.8 "Pausing and resuming A/D conversion (ADCHALT mode)" on page 1164 for details.

Chapter 22 A/D Converter (ADAA)

#### (3) ADAAnTRG4+i – A/D converter S/W trigger register 4+i

This register is the software trigger register to stop the A/D conversion of CGi.

Access This register can be written in 8-bit units.

Address <ADAAn\_base> + B4<sub>H</sub> + i × 4<sub>H</sub>

Initial Value Reading this register returns always 00<sub>H</sub>.

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	ADAAn SPi
W	W	W	W	W	W	W	W

Table 22-25 ADAAnTRG4 + i register contents

Bit position	Bit name	Function
0	ADAAn SPi	0: no function 1: stops the A/D conversion of CGi

Refer to 22.5.6 "Stopping A/D conversion" on page 1162 for details.

**Note** If a H/W start trigger for CGi occurs simultaneously with a CGI A/D conversion stop by ADAAnTRG4+i, the H/W start trigger has higher priority.

#### (4) ADAAnTRG7 - A/D converter S/W trigger register 7

This register is the S/W trigger register to resume the A/D conversion after a ADCHALT.

**Access** This register can be written in 8-bit units.

Address <ADAAn\_base> + C0<sub>H</sub>

Initial Value Reading this register returns always 00<sub>H</sub>.

7	6	5	4	3	2	1	0	
0	0	0	0	0	0	0	ADAAn SP3	
W	W	W	W	W	W	W	W	

Table 22-26 ADAAnTRG7 register contents

Bit position	Bit name	Function
0	ADAAn SP3	0: no function 1: resume A/D conversion

Refer to 22.5.8 "Pausing and resuming A/D conversion (ADCHALT mode)" on page 1164 for details.

### 22.6.5 ADAA conversion result registers details

### (1) ADAAnLCR - A/D converter latest conversion result register

This register stores the result and the status of the latest A/D conversion.

**Access** This register can be read in 32-bit units.

- The upper 16 bits store the A/D conversion result status.
- The lower 16 bits store the A/D conversion result.

Address <ADAAn\_base> + A0<sub>H</sub>

Initial Value 0000 0000<sub>H</sub>

31	J 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
0	0	0	0	0	0		ADAAn LCG[1:0]		ADAAn LER0	ADAAn LUR		ADAAn LCN[4:0]				
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	
15	5 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	ADAAnLCR[15:00]															
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	

Table 22-27 ADAAnLCR register contents (1/2)

Bit position	Bit name	Function									
25 to 24	ADAAn	Indicates the	CG to which t	the result in ADAAnLCR[15:00] belongs.							
	LCG[1:0]	ADAAn LCG1	Channel group								
		0	0	CG0							
		0	1	CG1							
		1	0	CG2							
		1	1	None							
23	ADAAn LER1	Indicates the overwrite error status.  0: not overwritten 1: overwritten This error flag is cleared when ADAAnSTC2.ADAAnLERC1 is set to 1.									
22	ADAAn LER0	0: The conv	version result i version result i	on result upper/lower limit comparison status. is within the setting range. is out of the setting range. hen ADAAnSTC2.ADAAnLERC0 is set to 1.							
21	ADAAn LUR	0: The A/D 1: 1: The A yet.	conversion re /D conversion	of the A/D conversion result. sult has been read from the ADAAnLCR register. result is new and has not been read from ADAAnLCR read operation.							
20 to 16	ADAAn LCN[4:0]	Indicates the channel number corresponding to the conversion result stored in the ADAAnLCR[15:00].  00000 = CH0  00001 = CH1  =  01111 = CH15									

Table 22-27 ADAAnLCR register contents (2/2)

Bit position	Bit name	Function											
15 to 0	ADAAn LCR[15:00]	Result of the A/D conversion.  The alignment is determined by ADAAnCTL1.ADAAnCRAC, as follows:											
		ADAAn CRAC	Alignment	Bit positions of A/D conversion result									
		0	right-aligned	ADAAnLCR[09:00]									
		1	left-aligned	ADAAnLCR[15:06]									
				<u>.                                      </u>									

**Note** If A/D conversion is performed using the internal reference voltage, the A/D conversion result is stored in ADAAnDGCR, not in the ADAAnLCR, ADAAnCmCR, and ADAAnDBiCR.

#### (2) ADAAnCmCR - A/D converter conversion result register for channel m

This register stores the result and the status of the latest A/D conversion of channel m.

Access This register can be read in 32-bit units.

- The upper 16 bits store the A/D conversion result status.
- The lower 16 bits store the A/D conversion result.

Address <ADAAn\_base> + 3C<sub>H</sub> + m × 4<sub>H</sub>

Initial Value  $0300\ 0000_{H} + m \times 0001\ 0000_{H}$ 

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0				ADAAn	1	ADAAn				
						CmC	CmCG[1:0]		CmER0	CmUR		CmCN[4:0]			
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ADAAnCmCR[15:00]														
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

- Notes 1. The functions of the individual bits are identical to those of the ADAAnLCR register, except that each of the m registers hold the latest result for the specific channel m rather than the latest A/D conversion result for any channel.
  - If ADAAnCTL1.ADAAnRCL = 0, the A/D conversion result in ADAAnCmCR[15:00] is kept until it is overwritten by the next A/D conversion result.

If ADAAnCTL1.ADAAnRCL = 1, ADAAnCmCR[15:00] is cleared by reading it.

Table 22-28 ADAAnCmCR register contents (1/2)

Bit position	Bit name	Function		
25 to 24	ADAAn	Indicates the C	G to which t	he result in ADAAnCmCR[15:00] belongs.
	CmCG[1:0]	ADAAn CmCG1	ADAAn CmCG0	Channel group
		0	0	CG0
		0	1	CG1
		1	0	CG2
		1	1	None
23	ADAAn CmER1	_	ritten n reflects the v	or status.  value of ADAAnSTR1.ADAAnOWEm. It is cleared in the company of the com
22	ADAAn CmER0	0: The conve	ersion result i ersion result i reflects the v	on result upper/lower limit comparison status. s within the setting range. s out of the setting range. alue of ADAAnSTR0.ADAAnRCEm. It is cleared when cm is set to 1.

Table 22-28 ADAAnCmCR register contents (2/2)

Bit position	Bit name	Function									
21	ADAAn CmUR	0: The A/D conversion re	s of the A/D conversion resesult has been read from the result is new and has not read operation.	e ADAAnCmCR register.							
20 to 16	ADAAn CmCN[4:0]	Indicates the channel number ADAAnCmCR[15:00].  00000 = CH0  00001 = CH1  =  01111 = CH15	ber corresponding to the co	nversion result stored in the							
15 to 0	ADAAn CmCR[15:00]	Result of the A/D conversion The alignment is determined	on. ed by ADAAnCTL1.ADAAn	CRAC, as follows.							
		ADAAn CRAC	Alignment								
		0	right-aligned	ADAAnCmCR[09:00]							
		1	left-aligned	ADAAnCmCR[15:06]							

Note If A/D conversion is performed using the internal reference voltage, the A/D conversion result is stored in ADAAnDGCR, not in the ADAAnLCR, ADAAnCmCR, and ADAAnDBiCR.

#### (3) ADAAnDBiCR - A/D converter CGI buffer register

This register stores the result and the status of the latest A/D conversion of CGi. It allows the A/D conversion results for all channels of CGi to be read continuously.

Access This register can be read in 32-bit units.

- The upper 16 bits store the A/D conversion result status.
- The lower 16 bits store the A/D conversion result.
   The conversion result can also be read via the ADAAnDBiCRL register.

Address <ADAAn\_base> + C4<sub>H</sub> + i × 4<sub>H</sub>
Initial Value  $0000\ 0000_H$  + i ×  $0100\ 0000_H$ 

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0		AAn G[1:0]	ADAAn DBiER1		ADAAn DBiUR			ADAAn BiCN[4:		
LR	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						AD	AAnDE	BiCR[15	:00]						
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

**Note** The functions of the individual bits are identical to those of the ADAAnLCR register, except that each of the i registers hold the latest result for the specific channel group i rather than the latest A/D conversion result for any channel.

Table 22-29 ADAAnDBiCR register contents (1/2)

Bit position	Bit name	Fu	ınction							
25 to 24	ADAAn	Ind	dicates the C	G to which t	he result in ADAAnDBiCR[15:00] belongs.					
	DBiCG[1:0]		ADAAn DBiCG1	ADAAn DBiCG0	Channel group					
			0	0	CG0					
			0	1	CG1					
			1	0	CG2					
			1	1	None					
23	ADAAn DBiER1	0	Indicates the overwrite error status.  0: not overwritten 1: overwritten This error flag is cleared when ADAAnSTC2.ADAAnDBiERC1 is set to 1.							
22	ADAAn DBiER0	0	ndicates the A/D conversion result upper/lower limit comparison status.  0: The conversion result is within the setting range.  1: The conversion result is out of the setting range.  This error flag is cleared when ADAAnSTC2.ADAAnDBiERC0 is set to 1.							
21	ADAAn DBiUR	1	The A/D constitution: 1: The A/D ADAAnDB	onversion re O conversion BiCR yet.	of the A/D conversion result. sult has been read from the ADAAnDBiCR register. result is new and has not been read from read operation.					

Table 22-29 ADAAnDBiCR register contents (2/2)

Bit position	Bit name	Function									
20 to 16	ADAAn DBiCN[4:0]	Indicates the channel numb ADAAnDBiCR[15:00]. 00000 = CH0 00001 = CH1 = 01111 = CH15	er corresponding to the co	enversion result stored in the							
15 to 0	ADAAn DBiCR[15:00]		Result of the A/D conversion. The alignment is determined by ADAAnCTL1.ADAAnCRAC, as follows.								
		ADAAn CRAC	Alignment	Bit positions of A/D conversion result							
		0	right-aligned	ADAAnDBiCR[09:00]							
		1	left-aligned	ADAAnDBiCR[15:06]							
			1	,							

**Note** If A/D conversion is performed using the internal reference voltage, the A/D conversion result is stored in ADAAnDGCR, not in the ADAAnLCR, ADAAnCmCR, and ADAAnDBiCR.

#### (4) ADAAnDBiCRL - A/D converter CGI buffer result register

This register stores the result of the latest A/D conversion of CGi.

The content of this register is identical to the lower 16 bit of the ADAAnDBiCR register (ADAAnDBiCR[15:00]).

Access This register can be read in 16-bit units.

Address <ADAAn\_base> + D0<sub>H</sub> + i × 4<sub>H</sub>

Initial Value 0000<sub>H</sub>

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							AD	AAnDB	iCR[15	:00]						
,	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Chapter 22 A/D Converter (ADAA)

### (5) ADAAnDGCR - Diagnostic conversion result register

This register stores the A/D conversion result of the reference voltage ADDIAGOUT signal (when ADAAnCG0.ADAAnDIAG = 1).

The diagnosis conversion starts after the A/D conversion of the last channel of CG0 has been completed.

Access This register can be read in 16-bit units.

Address <ADAAn\_base> + 9C<sub>H</sub>

Initial Value 0000<sub>H</sub>

15 14 13 12 11 10 9 8 5 4 3 0 ADAAnDGCR[15:00] R R R R R R R R R R R R R R R

Table 22-30 ADAAnDGCR register contents

Bit position	Bit name	Function		
15 to 0	ADAAn DGCR[15:00]	Result of the diagnostic A/I The alignment is determine		CRAC, as follows.
		ADAAn CRAC	Alignment	Bit positions of A/D conversion result
		0	right-aligned	ADAAnDBiCR[09:00]
		1	left-aligned	ADAAnDBiCR[15:06]

# 22.6.6 A/D conversion result upper/lower limit comparison registers details

### (1) ADAAnCTL2 - A/D converter result check register

This register can enable/disable the conversion result upper/lower limit comparison function for each channel.

Refer to 22.5.12 "Result check functions" on page 1169 for details.

Access This register can be read/written in 32-bit units.

It can only be written when the A/D converter is disabled

(ADAAnCTL0.ADAAnCE = 0).

Address <ADAAn\_base> + 18<sub>H</sub>

Initial Value 0000 0000<sub>H</sub>




Table 22-31 ADAAnCTL2 register contents

Bit position	Bit name	Function
15 to 00	ADAAn RCK[15:00]	Enables/disables result upper/lower limit comparison for CHm.  0: do not perform upper/lower limit comparison for A/D conversion of CHm  1: perform upper/lower limit comparison for A/D conversion of CHm

Note The settings are valid for A/D conversions of every CG.

Chapter 22 A/D Converter (ADAA)

#### (2) ADAAnUL – A/D converter result check upper limit register

This register specifies the upper limit of the A/D conversion result.

Refer to 22.5.12 "Result check functions" on page 1169 for details.

**Access** This register can be read/written in 16-bit units.

It can only be written when the A/D converter is disabled

(ADAAnCTL0.ADAAnCE = 0).

Address <ADAAn\_base> + 1C<sub>H</sub>

Initial Value 0000<sub>H</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ADAAnUL[09:00]								0	0	0	0	0	0	
R/M	R/M	R/M	R/M	R/M	R/M	R/M	R/M	R/M	R/M	R/M	R/M	R/M	R/M	R/M	R/W

Table 22-32 ADAAnUL register contents

Bit position	Bit name	Function
15 to	ADAAn UL[09:00]	Specifies the upper limit of the A/D conversion result.

#### (3) ADAAnLL - A/D converter result lower limit register

This register specifies the lower limit of the A/D conversion result.

Refer to 22.5.12 "Result check functions" on page 1169 for details.

**Access** This register can be read/written in 16-bit units.

It can only be written when the A/D converter is disabled

(ADAAnCTL0.ADAAnCE = 0).

Address <ADAAn\_base> + 20<sub>H</sub>

Initial Value 0000<sub>H</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ADAAnLL[09:00]							0	0	0	0	0	0		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 22-33 ADAAnLL register contents

Bit position	Bit name	Function
15 to 6	ADAAn LL[09:00]	Specifies the lower limit of the A/D conversion result.

#### (4) ADAAnSTR0 - A/D converter result check error flag register

This register indicates the error status of the latest A/D conversion result upper/lower limit comparison for the channel set in the ADAAnCTL2 register. By evaluating this register it is possible to deduce which A/D conversion results are outside the specified range.

Refer to 22.5.12 "Result check functions" on page 1169 for details.

Access This register can be read in 32-bit units.

Address <ADAAn\_base> + 24<sub>H</sub>

Initial Value 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ADAAnRCE[15:00]														
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Table 22-34 ADAAnSTR0 register contents

Bit position	Bit name	Function
15 to 0	ADAAn RCE[15:00]	Indicates whether the A/D conversion result is within the specified value range: 0: conversion results within the specified range 1: at least one Conversion result out of the specified range This error flag is cleared by setting ADAAnSTC0.ADAAnRCECm to 1. All flags are also cleared by enabling and disabling the ADAA (ADAAn.ADAAnCE= 0 and then ADAAn.ADAAnCE= 1).

**Note** ADAAnSTR0.ADAAnRCEm is mirrored by the following A/D conversion result error flag:

 Error flag in A/D converter conversion result register for channel m (ADAAnCmCR.ADAAnCmER0)

### (5) ADAAnSTC0 – ADAAnSTR0 flag clear register

This register is the clear control register of ADAAnSTR0.

Access This register can be written in 32-bit units.

Address <ADAAn\_base> + 30<sub>H</sub>

Initial Value Reading this register always returns 0000 0000<sub>H</sub>.




Table 22-35 ADAAnSTC0 register contents

Bit position	Bit name	Function
15 to 0	ADAAn RCEC[15:00]	0: no function 1: clears the corresponding ADAAnSTR0.ADAAnRCEm

## 22.6.7 Diagnose functions registers

### (1) ADAAnDGCTL0 - Self-diagnosis function control register 0

This register specifies the reference voltage to be applied to diagnose the A/D conversion circuit operation.

Access This register can be read/written in 16-bit units.

Address <ADAAn\_base> + DC<sub>H</sub>

Initial Value 0000<sub>H</sub>




Table 22-36 ADAAnDGCTL0 register contents

Bit position	Bit name	Function
2	ADAAn PSEL	Specifies the reference voltage ADDIAGOUT:  0: ADDIAGOUT = AVSS  1: ADDIAGOUT = AVDD

Refer to 22.5.13 "Self-diagnosis function" on page 1171 for details.

## 22.6.8 Emulation register

### (1) ADAAnEMU - Emulation register

This register controls whether the A/D Converter can be stopped during emulation, for instance upon a breakpoint hit.

Access This register can be read/written in 8-bit units.

Address <ADAAn\_base> + 128<sub>H</sub>

Initial Value 00<sub>H</sub>




Table 22-37 ADAAnEMU register contents

Bit position	Bit name	Function
0	ADAAn SVSDIS	Emulation control 0: ADAAn can be stopped during emulation 1: ADAAn continuous operating during emulation

# **Chapter 23 On-chip Debug Unit (OCD)**

This microcontroller has a debug function on-chip. By using the on-chip debug emulator, programs can be debugged with the microcontroller mounted in the target system.

The debug functions incorporated in this microcontroller conform to IEEE-ISTO 5001<sup>TM</sup>-2003 Class 1, a Nexus debug interface standard.

#### Caution

The debug functions described in this chapter are supported by the microcontroller but whether they are usable depends on the debugger. For details of debugging, see the user's manual of the debugger.

# 23.1 V850E2/Fx4-G On-chip Debug Features

### 23.1.1 Modules behaviour during emulation break

This section specifies, which modules

- are always stopped (unconditional emulation break)
- can optionally be stopped (emulation break function)
- · continue operation,

if the debugger stops the microcontroller's operation in case of an emulation break.

Emulation break An emulation break refers to a

- · breakpoint hit
- manual break

during a debug session.

#### (1) Modules with unconditional emulation break

Following list shows all modules which are always stopped upon a emulation break:

#### Modules with unconditional emulation break Table 23-1

	Module
Window Watchdog Timer A (WDTA)	

#### (2) Modules with optional emulation break

Modules with optional emulation break provide a control bit, that allows the application software to make the module stop or continue upon emulation break.

These modules support the emulation stop function.

Following list shows all modules which can optionally be stopped or continue upon an emulation break:

Table 23-2 Modules with optional emulation break

Module	Control register bit
OS Timer (OSTM)	OSTMnEMU.OSTMnSVSDIS: 0: stop during break 1: continue during break
Timer Array Unit B (TAUB)	TAUBnEMU.TAUBnSVSDIS: 0: stop during break 1: continue during break
Timer Array Unit J (TAUJ)	TAUJnEMU.TAUJnSVSDIS: 0: stop during break 1: continue during break
Clocked Serial Interface G (CSIG)	CSIGnEMU.CSIGnSVSDIS: 0: stop during break 1: continue during break
Asynchronous Serial Interface E (URTE)	URTEnEMU.URTEnSVSDIS: 0: stop during break 1: continue during break
I <sup>2</sup> C Interface (IICB)	IICBnEMU.IICBnSVSDIS: 0: stop during break 1: continue during break
A/D Converter (ADAA)	ADAAnEMU.ADAAnSVSDIS: 0: stop during break 1: continue during break

#### (3) Modules continuing operation at emulation break

Following list shows all modules continuing operation upon an emulation break:

Table 23-3 Modules continuing operation at emulation break

Module
CAN Controller (FCN)
Key Return Function (KR)

### 23.1.2 Signal masking

Following V850E2/Fx4-G external signals can be masked, so that they don't have any effect, while the microcontroller is controlled by the On-chip Debug Unit:

- RESET
- NMI

### 23.2 Functional Overview

The On-Chip Debug functions are outlined below.

#### (1) Debug interface

This interface is used to communicate with the host by using the DCUTRST, DCUTCK, DCUTMS, DCUTDI, DCUTDO, and DCUTRDY signals via the on-chip debug emulator.

#### (2) Debug monitoring function

The basic debug functions below can be used by running a monitoring program in a memory space for debugging while execution of the user-created program is paused.

- · downloading the user-created program
- · reading and writing the memory and registers
- · running the user-created program starting at any address

### (3) Hardware break function

Up to four breakpoints can be specified for instructions and data. If a breakpoint is specified for an instruction, execution can be interrupted at the specified address. If a breakpoint is specified for an address, execution can be interrupted when data at the specified address is accessed.

In addition, break conditions can be combined by using a sequence of up to two levels.

#### (4) Software break function

Execution of the user-created program stored in the RAM can be interrupted at the specified address.

#### (5) Forced break function

Execution of the user-created program can be interrupted forcibly.

#### (6) Forced reset function

The microcontroller can be reset forcibly.

#### (7) Real-time RAM monitoring (RRM)

The memory can be read during program execution. Because this read access uses debug-dedicated DMA, it has minimal effect on program execution.

#### (8) Dynamic memory modification (DMM)

The memory can be written during program execution. Because this write access uses debug-dedicated DMA, it has minimal effect on program execution.

#### (9) Timer function

Using a 32-bit counter, the time for running the user-created program can be measured based on the clock obtained by dividing the DCUTCK signal frequency by 2.

#### (10) Mask function

Some dedicated external signals can be masked, so that they don't have any effect, while the microcontroller is controlled by the On-Chip Debug Unit.

These signals are listed in the section "Signal masking" above in this chapter.

#### (11) Modules run/stop selection during a break

Upon a breakpoint hit the microcontroller's modules behave as follows:

- module always stops operation during break
- behaviour of the module during break is an user's option and can be specified by use of the module's emulation register.

  This emulation break function needs to be generally enabled, refer to 23.3 "Emulation Break Control" on page 1209 for details.
- · module always stays in operation during break

The bahaviour of the modules of this microcontroller is described in the section "Modules behaviour during emulation break" above in this chapter.

#### (12) Hot attach function

The On-Chip Debug emulator can be connected and start debugging without resetting the CPU while it is running.

#### (13) Security function

To prevent the contents of the flash memory from being read by an unauthorized person, a 96-bit ID code can be written to the microcontroller. If the code the user inputs when starting a debugger does not match the ID code written to the microcontroller, the flash memory cannot be accessed. If the OCDID[95] bit of the On-Chip Debug ID register OCDIDH is set to 0, the flash memory cannot be accessed even if the ID code matches.

For details of how to set the ID code, see the user's manual of the used software tools and refer to section "On-Chip Debug Interface Protection" in the chapter "Code Protection and Security" in this manual.

#### (14) On-Chip Debug and Stand-by modes

Setting the device in STOP or DEEPSTOP mode is not possible, if the microcontroller is operated under control of an On-Chip Debugger.

### 23.3 Emulation Break Control

The emulation break function generates a stop request to the modules of the microcontroller, if the debugger is taking over the control of the microcontroller, for instance upon a breakpoint hit.

Those modules stop their operation during emulation break, if

- the module supports the emulation break function (for a list of these modules refer to "Modules behaviour during emulation break" in the first section of this chapter)
- emulation break is enabled in the module (by setting the module's emulation register).

#### **Debugger support**

In general the debugger provides an option to enable the emulation break function. In this case the application program does not need to take care for that.

# 23.4 Connection with On-Chip Debug Emulator

Following signals are used to connect the debugger with the microcontroller:

Table 23-4 Signals used to connect On-Chip Debug emulator

Pin name	Description
VDD	Signal used to detect power supply to the target system, or the power supply for the buffers in the On-Chip Debug emulator
DCUTRST	Signal to asynchronously reset the debug functions of the microcontroller
DCUTCK	Clock signal used for debugging
DCUTMS	Signal to select the transfer mode for data communication
DCUTDI	Data signal input to the microcontroller
DCUTDO	Data signal output from the microcontroller
DCUTRDY	Synchronization signal for data communication
FLMD0	Mode signal used to rewrite the flash memory in the microcontroller

Refer to the section "Operation Modes" in chapter "CPU System Functions" for details.

# 23.5 Cautions on using On-Chip Debugging

#### (1) Handling of device that was used for debugging

Do not mount a device that was used for debugging on a mass-produced product, because the flash memory was rewritten during debugging and thus the number of flash memory rewrites cannot be guaranteed.

The V850E2/Fx4-G devices provide separate power supply pins for the digital and analog circuits of the functional modules on the different power domains and for several groups of port I/O buffers.

# 24.1 Power supply pins naming

In this section some general information is given about the naming of the power supply pins.

In general the name of a power supply pin is composed of up to four fields with the following meaning:

Supply type	Prefix	Kind of supply	Suffix
Symbol, representing the purpose of the supply	Consecutive number for separate supplies <sup>a</sup>	VDD or VSS	Consecutive number for different pins for same supply <sup>a</sup>

a) Prefix and suffix number may be omitted, if only a single supply pin is used.

The different supply types are defined in the following table.

Table 24-1 Supply types symbols

Symbol	Explanation
Α	Analog circuits supply (e.g. analog parts of the A/D Converter)
В	Standard I/O buffer supply
Е	Standard I/O buffer supply
OSC	Oscillator supply
REG	Internal voltage regulator input voltage

#### Examples:

- E0VDD: supply for standard I/O buffers group "0" via single pin
- B1VDD2: supply for standard I/O buffers group "1" via several pins (this is the second pin)

- REG0VSS: input voltage for on-chip voltage regulator REG0

# 24.2 Power supply schemes

The following sections show the power supply schemes, i.e. the power supply pins and the modules they supply.

Information about the voltage ranges of the power supply pins and all conditions related to them are provided in the Data Sheet. The Data Sheet provides also details about the electrical properties of the port pins.

# 24.2.1 V850E2/FF4-G power supply scheme

The following table and diagram shows the power supply scheme of the V850E2/FF4-G devices.

Table 24-2 V850E2/FF4-G power supply pins

Pin	Modules	Ports buffers
REG0VDD/REG0VSS/ REG0C	Internal voltage regulator REG0 V <sub>REG0</sub> supplies digital circuits of Always-On-Area modules	_
REG1VDD/REG1VSS/ REG1C	Internal voltage regulator REG1 V <sub>REG1</sub> supplies digital circuits of Isolated-Area-0 modules	_
E0VDD/E0VSS	_	JP0, P0
E1VDD/E1VSS	_	P1, P3, P4
OSCVDD/OSCVSS	MainOsc supply	_
A0VDD/A0VSS	Analog circuits of A/D Converter ADAA0	P10
I0VDD/VSS	Flash memory	_




Figure 24-1 V850E2/FF4-G power supply scheme

**Note** Refer to the Data Sheet for information about the capacitance to be connected to REG0C and REG1C.

# 24.2.2 V850E2/FG4-G power supply scheme

The following table and diagram shows the power supply scheme of the V850E2/FG4-G devices.

Table 24-3 V850E2/FG4-G power supply pins

Pin	Modules	Ports buffers
REG0VDD/REG0VSS/ REG0C	Internal voltage regulator REG0 V <sub>REG0</sub> supplies digital circuits of Always-On-Area modules	-
REG1VDD/REG1VSS/ REG1C	Internal voltage regulator REG1 V <sub>REG1</sub> supplies digital circuits of Isolated-Area-0 modules	-
E0VDD/E0VSS	_	JP0, P0
E1VDD/E1VSS	-	P1, P3, P4, P27
OSCVDD/OSCVSS	MainOsc supply	_
A0VDD/A0VSS	Analog circuits of A/D Converter ADAA0	P10
I0VDD/VSS	Flash memory	_




Figure 24-2 V850E2/FG4-G power supply scheme

**Note** Refer to the Data Sheet for information about the capacitance to be connected to REG0C and REG1C.

# 24.3 Power supply control

This section describes the power supply control.

Caution

All figures are only for explanatory purposes without any relevance to the real hardware implementation.

For detailed information about voltage levels, time and frequency values refer to the Data Sheet.

The following figure outlines the power supply control.




Figure 24-3 Power supply control scheme

**AWO supply** 

The supply voltage  $V_{REG0}$  of the Always-On-Area is generated by the on-chip voltage regulator REG0 from the input voltage REG0VDD. REG0VDD is observed by the Power-On-Clear circuit POC, that keeps the Always-On-Area in reset state (POCRES) as long as REG0VDD voltage is below the POC level  $V_{POC}$ .

Isolated-Area-0 supply

The Isolated-Area-0 supply is generated by the on-chip voltage regulator REG1 from its input voltage REG1VDD.

Power-up and -down of the Isolated-Area-0 is necessary in two situations:

initial power-up and final power-down
 The entire microcontroller is powered up respectively down, including the Always-On-Area.

DEEPSTOP mode entry and wake-up
In DEEPSTOP mode only the supply of the Isolated-Area-0 ISO0VDD is
switched off, while the power supply of the Always-On-Area remains active.
DEEPSTOP mode entry and wake-up is signalled via the DPSTPREQ
signal, which are asserted by the Stand-by Controller.

# Isolated-Area-0 supply during reset

Any reset switches off the power supply of the Isolated-Area-0. Thus after a reset the Isolated-Area-0 has the same status as after initial power-up or after wake-up from DEEPSTOP mode, i.e. it has to be completely re-initialized.

**Note** Be aware that also after any reset the internal CPU RAM content is undefined.

#### **Power Sequencer**

The Power Sequencer controls the correct power-up and -down of the Isolated-Area-0.

For that purpose it is located on the Always-On-Area and starts operation if the AWO power supply  $V_{REG0}$  is stable and AWO reset AWORES is released.

For controlling the Isolated-Area-0 the Power Sequencer

- switches on the Isolated-Area-0 power supply ISO0VDD if the Isolated-Area-0 supplies V<sub>REG1</sub> are stable, respectively switches off ISO0VDD when V<sub>REG1</sub> are not stable
- controls the Isolated-Area-0 reset ISOORES in order to avoid operation of the Isolated-Area-0, if its power supply is not stable

The Power Sequencer ensures that the Isolated-Area-0 voltage supply ISO0VDD is switched on and ISO0RES is released when  $V_{REG1}$  is stable.

# **Revision History**

The table below gives an overview about the revision history of this document.

Revison history overview

Rev.	Date	Summary
1.00	Feb 28, 2013	1st edition

# Index

Numerics	(ADAAnCTL1) 1178
75% interrupt output (WDTA) 447	One-shot conversion mode 1157
	Overwrite check function 1169
A	Overwrite error flag register
A/D Converter	(ADAAnSTR1) 1186
see A/D Converter (ADAA)	Registers 1174
A/D Converter (ADAA) 1143	Reset 1144
<adaan_base> 1143</adaan_base>	Resolution 1165
ADAAnSTR0 flag clear register (ADAAnSTC0) 1202	Result check error flag register (ADAAnSTR0) 1201
ADAAnSTR1 flag clear register	Result check functions 1169
(ADAAnSTC1) 1187	Result check register
ADCHALT mode 1164	(ADAAnCTL2) 1199
Base addresses 1143 CGi buffer register (ADAAnDBiCR) 1196	Result lower limit register (ADAAnLL) 1200
CGi buffer result register	Result read flag function 1170
(ADAAnDBiCRL) 1197	Result registers 1167
Channel and channel groups (CG) 1155 Channel group index i 1143	Result upper limit register (ADAAnUL) 1200
Channel group register i (ADAAnAGi ) 1181	Result upper/lower limit compare function 1170
Channel index m 1143	Sampling time 1165
Clock supply 1144 Continuous conversion mode 1159	Self-diagnosis function control register 0 (ADAAnDGCTL0) 1203
Conversion end interrupt	Self-diagnosis functions 1171
INTADAAnTi 1166	Stabilization control 1173
Conversion modes 1157	Stabilization counter (ADAAnANT) 1184
Conversion result register for channel m	Stand-by mode 1164
(ADAAnCmCR) 1194	Start triggers 1160
Conversion time 1165  Diagnostic conversion result register	Status flag clear register 2 (ADAAnSTC2) 1189
(ADAAnDGCR) 1198	Status flag register 2 (ADAAnSTR2) 1188
Discharge function 1173	Stop triggers 1162
Emulation register (ADAAnEMU) 1204	SW trigger register 3
Error interrupt INTADAAnERR 1166	(ADAAnTRG3) 1190
Functional Description 1152 I/O signals 1145	SW trigger register 4+i (ADAAnTRG4+i ) 1191
Instances 1143	SW trigger register 7
Instances index n 1143	(ADAAnTRG7) 1191
Interrupt control register i (ADAAnIOCi ) 1183	SW trigger register i (ADAAnTRGi) 1190 Trigger select control register i
Interrupts 1166	(ADAAnTSELI) 1185
Interrupts and DMA 1144	A/D Converter (ADC) 398
Last conversion interrupt	ADAA
INTADAAnLLT 1166	see A/D Converter (ADAA)
Latest conversion result register	ADAAnCGi 1181
(ADAAnLCR) 1192	ADAAnCmCR 1194
Mode control register 0	ADAAnCNT 1184
(ADAAnCTL0) 1176	ADAAnCTL0 1176
Mode control register 1	ADAAnCTL1 1178

ADAAnCTL2 1199	Data formats 832
ADAAnDBiCR 1196	Emulation register(URTEnEMU) 829
ADAAnDBiCRL 1197	Functional Overview 812
ADAAnDGCR 1198	I/O signals 811
ADAAnDGCTL0 1203	Instances 809
ADAAnEMU 1204	Instances index n 809
ADAAnIOCi 1183	Interrupt requests 830
ADAAnLCR 1192	Interrupts 810
ADAAnLL 1200	Operation 832
ADAAnSTC0 1202	Parity types and operations 846
ADAAnSTC1 1187	Receive data noise filter 847
ADAAnSTC2 1189	Receive data register(URTEnRX) 827
ADAAnSTR0 1201	Reception 843
ADAAnSTR1 1186	Reception errors 845
ADAAnSTR2 1188	Reception interrupt (INTUAEnTIR) 831
ADAAnTRG3 1190	Registers 814
ADAAnTRG4+i 1191	Reset 811
ADAAnTRG7 1191	Status clear register(URTEnSTC) 826
ADAAnTRGi 1190	Status interrupt (INTUAEnTIS) 832
ADAAnTSELi 1185	Status register 0(URTEnSTR0) 823
ADAAnUL 1200	Status register 1(URTEnSTR1) 824
ADC 398	Transmission 840
ADDIAGOUT 1171	Transmission interrupt (INTUAEnTIT) 830
Address maps 129	Transmit data register(URTEnTX) 828
Address space 127	Trigger register(URTEnTRG) 821
CPU 127	_
Physical 127	В
Alphabetic pin function list 82	Back-up RAM (BURAM) 132
Analog filter type A 89	Access 132
Analog filter type B 90	Access error clear register
Analog filter type C 90	(BURAEC) 134
Analog filters 95	Access error register (BURAE) 134
Control registers 95	Address 132
Filter characteristic 95	Clock supply 132
Stand-by mode 96	Control register (BURC) 133
Туре А 96	Write permission 132
Туре В 97	Write protection 133 BURAE 134
Asynchronous Serial Interface E (URTE) 809	BURAEC 134
<urten_base> 809</urten_base>	
Baud rate generator 848	BURAM see Back-up RAM (BURAM)
Baudrate measurement 811	BURC 133
BF reception 837	BORC 133
BF transmission 836	С
BF transmission/reception format 834	CAN (Controller area network) 899
Clock supply 810	CAN Controller (FCN) 899
Configuration 813	<fcnn_base> 900</fcnn_base>
Continuous transmission procedure 841	Base addresses 900
Control register 0 (URTEnCTL0) 815	Baudrate settings 993
Control register 1 (URTEnCTL1) 817	Bit set/clear function 920
Control register 2 (URTEnCTL2) 820	CAN RAM 910

Internal registers 911 Channel bit rate prescaler register (FCNnCMBRPRS) 943 Interrupt function 987 Channel bit rate register Interrupts and DMA 901 (FCNnCMBTCTL 944 Message buffers index m 899 Channel control register Message configuration register m (FCNnCMCLCTL) 933 (FCNnMmSTRB) 955 Channel data byte register (FCNnMm-Message control register m DATxB/H/W) 953 (FCNnMmCTL) 959 Channel data length register m Message ID register m (FCNnMmMIDxH/ (FCNnMmDTLGB) 954 W) 957 Channel error counter register Message reception 965 (FCNnCMERCNT) 940 Message transmission 974 Channel information register Operation 999 (FCNnCMINSTR) 939 Overview of functions 908 Channel interrupt enable register Power saving modes 982 (FCNnCMIECTL) 941 Register bit configuration 915 Channel interrupt status register Reset 902 (FCNnCMISCTL) 942 Special operational modes 988 Channel last error information register (FCNnCMLCSTR) 938 Time stamp 904 Time stamp function 992 Channel last- in-pointer register (FCNnCMLISTR) 946 Transition from initialization mode to opera-Channel last out-pointer register tion mode 964 (FCNnCMLOSTR) 948 CDEDADR 157 Channel mask control register CECCER 155 (FCNnCMMKCTLaH) 931 CECCERC 155 Channel receive history list register CG (ADAA) 1155 (FCNnCMRGRX) 946 CKSC mn 319 Channel time stamp register **CLMA 289** (FCNnCMTSCTL) 951 Start-up options 292 Channel transmit history list register CLMAn protection command register (FCNnCMTGTX) 949 (CLMAnPCMD) 143 Clock supply 900 CLMAn protection status register Configuration 910 (CLMAnPS) 143 Control registers 922 CLMAnCMPH 303 Data new bit monitor registers CLMAnCMPL 302 (FCNnDNBMRXk) 930 CLMAnCTL0 300 Diagnosis functions 988 CLMAnCTL1 301 FCN0 signal connection selection register CLMAnEMU0 304 (ITGSLFC0) 906 **CLMAnPCMD 143, 304** FCN0/FCN1 connection 905 CLMAnPS 143 Global automatic block transmission con-CLMAnRES) 410 trol register (FCNnGMABCTL) 927 Clock Controller 254 Global automatic block transmission delay Clock selector control registers register (FCNnGMADCTL) 929 (CKSC\_mn) 319 Global clock selection register (FCNnGMCSPRE) 926 Clock selector status registers (CSCSTAT\_mn) 320 Global control register Clock switching 274 (FCNnGMCLCTL) 922 I/O signals 903 High Speed Internal Oscillator (High Speed IntOsc) 267 Initialization 962 High Speed IntOsc enable register Instances 899

Instances index n 899

(ROSCE) 312

High Speed IntOsc status register	<csign_base> 1031</csign_base>
(ROSCS) 314	Base addresses 1031
Illegal ID 274	Clock supply 1032
Low Speed Internal Oscillator (Low Speed IntOsc) 266	Communication in slave mode 1046 Configuration register 0 (CSIGnCFG0
Main Oscillator (MainOsc) 263	) 1064
MainOsc control register (MOSC) 309	Control register 0 (CSIGnCTL0) 1057
MainOsc enable register (MOSCE) 307	Control register 1 (CSIGnCTL1) 1058
MainOsc stabilization time register	Control register 2 (CSIGnCTL2) 1060
(MOSCST) 310	Data consistency check 1035, 1053
MainOsc status register (MOSCS) 308	Data length select function 1043
Phase-Locked Loop generators (PLL) 270	Data transfer modes 1042
PLL0 control registers (PLLC0) 317	Emulation register (CSIGnEMU) 1067
PLL0 enable register (PLLE0) 315	Error detection 1053
PLL0 stabilization time register	Extended data length 1043
(PLLSTO) 318	Functional description 1038
PLL0 status registers (PLLS0) 316	Functional overview 1036
Register write protection 305	Hand-shake function 1049
Registers 305	Instances 1031
Clock Domain Figures 284	Instances index n 1031
Clock domain index n 254	Internal signals 1034
Clock Monitor A	Interrupts 1047
<clman_base> 289</clman_base>	Interrupts and DMA 1033
Base addresses 289	Loop-back mode 1052
Clock supply 290	Master/slave connections 1039
Instances 289	Master/slave mode 1038
Instances index n 289	Overrun error 1055
Interrupts and reset outputs 291	Parity check 1054
Clock Monitor A (CLMA) 289	Reception register 0 (CSIGnRX0) 1067
CLMAnPCMD 143	Registers 1056 Reset 1033
CLMAnPS 143	Rx-only mode control register 0
Comparison register H (CLMAnCMPH) 303	(CSIGnBCTL0) 1063
Comparison register L	Serial data direction select function 1045
(CLMAnCMPL) 302 Control register 0 (CLMAnCTL0) 300	Status clear register 0 (CSIGnSTCR0) 1062
Control register 1(CLMAnCTL1) 301	Status register 0 (CSIGnSTR0) 1061
Emulation register 0 (CLMAnEMU0) 304	Transmission clock selection 1041
Enable/disable 297	Transmission register 0 for half word ac-
Protection command register	cess (CSIGnTX0H) 1066
(CLMAnPCMD) 304	Transmission register 0 for word access (CSIGnTX0W) 1066
Register write protection 299	CNTAm 853, 854
Registers 299 Reset 291	Configuration register (CNTAm) 854
	Control register (CNTAm) 854
Suspend/resume 298	Registers 853
Clock Monitors reset (CLMAnRES) 410	Code flash error correction 154
Clock switching 274 Clocked Serial Interface (CSIG)	Double-bit error detection address register
EDL 1043	(CDEDADR) 157
Clocked Serial Interface G (CSIG) 1031	Error flag clear register (CECCERC) 155
Sissing Schai michace o (OSIG) 1001	Error flag register (CECCER) 155

Single-bit error correction address register	Channel index n 196
(CSECADR) 156	Clock supply 196
Code Protection and Security 391 CPU	Destination address register H (DDAnH) 210
Address space 127 CPU Access Bus Structures and Latencies 108	Destination address register L (DDAnL) 208
CPU Subsystem	DMA address map 196
Reset 115	DMA channels 196
CPU Subsystem modules access 108 CPU System Function 106	DMA request check register (DRQSTR) 226
CSCSTAT_mn 320	DMA request clear register (DRQCLR) 225
CSECADR 156	Reset 196
CSIG	Source address register H (DSAnH) 207
see Clocked Serial Interface (CSIG)	Source address register L (DSAnL) 205
CSIGnBCTL0 1063	Transfer control register (DTCTn) 212
CSIGnCFG0 1064	Transfer request control register
CSIGnCTL0 1057	(DTRC) 204
CSIGnCTL1 1058	Transfer status register (DTSn) 214
CSIGnCTL2 1060	Trigger factor register (DTFRn) 224
CSIGnEMU 1067	DMA data transfer unit (DMAT) 198
CSIGnRX0 1067	DMA trigger factors 197
CSIGnSTCR0 1062	DMAC (DMA Controller)
CSIGnSTR0 1061	see DMA Controller (DMAC)
CSIGnTX0H 1066	DMAT 198
CSIGnTX0W 1066	DNFAnCTL 104
D	DNFAnEN 105
Data consistency check (CSIG) 1035	DPSTPREQ 326
Data flash wait cycles 120	DPSTPWU 326
Data space 127	DRQCLR 225
DBRES 410	DRQSTR 226
DDAnH 210	DSAnH 207
DDAnL 208	DSAnL 205
DDMA Controller (DMAC)	DTCn 211
Transfer count register (DTCn) 211	DTCTn 212
Debug interface 65	DTFRn 224
Debugger reset (DBRES) 410	DTRC 204
Digital filter type D 91	DTSn 214
Digital filters 98	E
Control registers 100	E
Filter characteristic 98	Edge detection configuration 169
Filter groups 99	Emulation break 1205
Stand-by mode 100	Emulation break control 1209
Type D 101	Error detection (WDTA) 445
DMA	Exception handler address switching function 195
see DMA Controller (DMAC)	Exceptions 149
DMA address map 129	Exceptions 170
DMA Controller	F
DMA trigger factors 197	FCLAnCTLm 103
DMA Controller (DMAC) 196	FCN

see CAN Controller (FCN)	FLMDPS 145
FCNnCMBRPRS 943	FNC 179
FCNnCMBTCTL 944	
FCNnCMCLCTL 933	Н
FCNnCMERCNT 940	High Speed IntOsc 267
FCNnCMIECTL 941	1
FCNnCMINSTR 939	I <sup>2</sup> C Interface (IICB) 1070
FCNnCMISCTL 942	<pre></pre> <pre>&lt;</pre>
FCNnCMLCSTR 938	Base addresses 1070
FCNnCMLISTR 946	Clock supply 1071
FCNnCMLOSTR 948	Control register 0 (IICBnCTL0) 1086
FCNnCMMKCTLaH 931	Control register 1 (IICBnCTL1) 1088
FCNnCMRGRX 946	Data register (IICBnDAT) 1084
FCNnCMTGTX 949	Emulation register (IICBnEMU) 1104
FCNnCMTSCTL 951	High-level width setting register
FCNnDNBMRXk 930	(IICBnWH) 1093
FCNnGMABCTL 927	I/O signals 1071
FCNnGMADCTL 929	Instances 1070
FCNnGMCLCTL 922	Instances index n 1070
FCNnGMCSPRE 926	Interrupts and DMA 1071
FCNnMmCTL 959	Low level width setting register
FCNnMmDATxB/H/W 953	(IICBnWL) 1090
FCNnMmDTLGB 954	Port Settings 1072
FCNnMmMIDxH/W 957	Reset 1071
FCNnMmSTRB 955	Slave address register (IICBnSVA) 1085
FENMIF 167	Status clear register (IICBnSTRC) 1103
FENMIFC 168	Status register 0 (IICBnSTR0) 1097
FIC 180	Status register 1 (IICBnSTR1) 1102
Flash configuration options 252	Trigger register (IICBnTRG) 1094
Flash configuration option register 0	ICn 171
(OPBT0) 253 Flash Memory 227	ICSR 178
•	IDMODI 397
FLMD protection command register (FLMDPCMD) 145	IICB see I <sup>2</sup> C Interface (IICB)
FLMD protection error status register (FLMDPS) 145	IICBnCTL0 1086
Flash memory	IICBnCTL1 1088
Configuration area 230	IICBnDAT 1084
Self-Programming 230, 244	IICBnEMU 1104 IICBnSTR0 1097
Serial-Programming 230	IICBNSTR0 1097 IICBNSTR1 1102
Flash programmer	IICBNSTRC 1102
Communication mode 235	IICBnSVA 1085
Pin connection 236	IICBnTRG 1094
Flash Programmer and Self-Programming Protection 392	IICBnWH 1093
Flash programmer interface 65	IICBnWL 1090
Flash programming	Illegal ID 274
Mode 121	IMRm 173
FLMD control register (FLMDCNT) 245	INTADAAnERR 1166
FLMDCNT 245	INTADAAnLLT 1166
FLMDPCMD 145	INTADAAnTi 1166

Interrupt Controller	INTUAEnTIR (URTE) 831
Control registers 171	INTUAEnTIS (URTE) 832
Interrupt functions 147	INTUAEnTIT (URTE) 830
Acknowledgement 148	ISPC 176
Acknowledgement condition 148	ITGSLFC0 906
Edge detection configuration 169	_
El level interrupt control registers	J
(ICn) 171	JP0 56
El level interrupt mask registers	JPBDC0 54
(IMRm) 173	JPD0 60
El level maskable interrupts 159	JPFC0 52
Exception handler address switching function 195	JPIBC0 51
Exceptions 149	JPISO 62
Exceptions and Interrupts 147	JPISE0 63 JPM0 49
FE level INT status register (FIC) 180	
FE level NMI status register (FNC) 179	JPMC0 46 JPMCSR0 47
FE level non-maskable interrupt	JPMSR0 50
sharing 167	JPNOTO 57
FE level non-maskable interrupts 158	JPODC0 61
FENMI factor clear register	JPPR0 55
(FENMIFC) 168	JPSR0 58
FENMI factor register (FENMIF) 167	JPU0 59
In-service priority clear function 195	JTAG ports 38
In-service priority clear register (ISPC) 176	<b>K</b>
Interrupt acknowledgment and restoring 181	Key Interrupt Function 1140
Interrupt controller status register	Key Return Function
(ICSR) 178	Functional Description 1141
Interrupt operation 188	Key Return Function (KR) 1138
Interrupt priority level judgment 188	<krn_base> 1138</krn_base>
Interrupt Request Sources 158	Base addresses 1138
Interrupt types 158	Clock supply 1139
Mask function of EI level maskable	I/O signals 1139 Instances 1138
interrupt 188	Instances 1136 Instances index n 1138
Memory error exceptions MEP 149	Interrupts 1139
Pending interrupt report function 194	Reset 1139
Priority mask function 194	Key Return Function (KR08) 1140
Priority mask register (PMR) 175	Key return mode register
Priority order 148	KR08nKRM 1142
Request 148	Key return mode register (KR08nKRM) 1142
Restore 148	KR
Resume 148	see Key Return Function (KR)
Select channel hold register (SCR) 177	KR08nKRM 1142
System error control register (SEG_CONT) 152	THOUSE THE
System error exceptions SYSERR 150	L
System error flag register	LIN Master Controller (LMA) 849
(SEG_FLAG) 153	<lman_base> 850</lman_base>
Interrupt operation 188	Base addresses 850
Interrupt Request Sources 158	Clock supply 851

CNTA instances 849	MOSCS 308
CNTA instances index m 849	MOSCST 310
CNTAm base addresses	MPU
<cntam_base> 850</cntam_base>	see Memory Protection Unit (MPU)
Compare register H (LMAnCMPH) 893	••
Compare register L (LMAnCMPL) 893	N
Control register H (LMAnCTLH) 886	Noise elimination 89
Control register L (LMAnCTLL) 884	Normal operation mode 121
Instances 849	0
Instances index n 849	OCD 1205
Interrupts and DMA 852	
Registers 882	OCD protection command register (PROT0PCMD) 146
Reset 852	OCD protection error status register
Rx control register H (LMAnRCTLH) 898	(PROTOPS) 146
Rx control register L (LMAnRCTLL) 897	OCDIDL/M/H 396
Status clear register H (LMAnSTCH) 892	On-Chip Debug Interface Protection 393
Status clear register L (LMAnSTCL) 891	Control register (IDMODI) 397
Status register H (LMAnSTRH) 888	Control registers 395
Status register L (LMAnSTRL) 887	Enable flag 393
Tx control register H (LMAnTCTLH) 896	ID code 394
Tx control register L (LMAnTCTLL) 894	ID registers (OCDIDL/M/H) 396
LIN Master Scheduler Counter (CNTA) 853	Protection levels summary 394
LMA	On-Chip Debug Unit (OCD) 1205
see LIN Master Controller (LMA)	Debug interface 1207
LMAn	Debug monitoring function 1207
Control register L (LMAnCTLL) 854	Debugger connection 1210
LMAnCMPH 893	Dynamic memory modification
LMAnCMPL 893	(DMM) 1207
LMAnCTLH 886	Emulation break control 1209
LMAnCTLL 854, 884	Forced break function 1207
LMAnRCTLH 898	Forced reset function 1207
LMAnRCTLL 897	Hardware break function 1207
LMAnSTCH 892	Hot attach function 1208
LMAnSTCL 891	Mask function 1208
LMAnSTRH 888	Modules run/stop selection during a
LMAnSTRL 887	break 1208
LMAnTCTLH 896	Real-time RAM monitoring (RRM) 1207
LMAnTCTLL 894	Security function 1208
Low Speed IntOsc 266	Software break function 1207
Low-Voltage Indicator (LVI) 404	Timer function 1207
LVI 404	OPBT0 253
LVICNT 416	Operation modes 121
M	Normal operation mode 121
MainOsc 263	Serial flash programming mode 121
	Ordering information 35
Memory Protection Unit (MPU) 107 MEP (Memory error exceptions) 149	OS Timer (OSTM) 418
Mode pins 65	<ostmn_base> 418</ostmn_base>
MOSC 309	Base addresses 418
MOSC 309 MOSCE 307	Clock supply 419
IVIOSOL SUI	Compare register (OSTMnCMP) 429

Control register (OSTMnCTL) 432	PODCn 61
Count enable status register	Port bi-direction control register (PBDCn,
(OSTMnTE) 431	JPBDC0) 54
Count start trigger register	Port filters 89
(OSTMnTS) 431	Analog filter type A 89
Count stop trigger register	Analog filter type B 90
(OSTMnTT) 432	Analog filter type C 90
Counter register (OSTMnCNT) 430	Analog filters 95
Emulation register (OSTMnEMU) 433	Clock supply 93
Functional Description 420	Control registers 102
Instances 418	Digital filter type D 91
Instances index n 418	Digital filters 98
Interrupts 419	Digital noise elimination control register
Registers 428 Reset 419	(DNFAnCTL) 104
OSCWUFMSK 332, 354	Digital noise elimination enable register (DNFAnEN) 105
OSTM	Filter control register (FCLAnCTLm) 103
see OS Timer (OSTM)	Filters assignment 89
OSTMnCMP 429	Reset 94
OSTMnCNT 430	Port filters assignment 89
OSTMnCTL 432	Port function
OSTMnEMU 433	PBDCn, JPBDC0 54
OSTMnTE 431	PDn, JPD0 60
OSTMnTS 431	PFCEn 53
OSTMnTT 432	PFCn, JPFC0 52
_	PIBCn, JPIBC0 51
P	PIPCn 48
PBDCn 54	PISEn, JPISE0 63
PBUS modules access 109	PISn, JPISO 62
PBUS Synchronizer 112	PMCn, JPMC0 46
PDn 60	PMCSRn, JPMCSR0 47
PFCEn 53	PMn, JPM0 49
PFCn 52	PMSRn, JPMSR0 50
Physical address space 127	Pn, JP0 56
PIBCn 51	PNOTn, JPNOT0 57
PIPCn 48	PODCn, JPODC0 61
PISEn 63	PPCMDn 144
PISn 62	PPRn, JPPR0 55
PLL 270	PPROTSn 144
PLLC0 317	PSRn, JPSR0 58
PLLE0 315	PUn, JPU0 59
PLLS0 316	Register write protection 44
PLLSTO 318 PMCn 46	Port function control expansion register
PMCSRn 47	(PFCEn) 53
PMn 49	Port function control register (PFCn, JPFC0) 52
DMD 1/5	Port Functions
PMR 175	Port groups 36
PMSRn 50	Port groups 36 Port functions 36
PMSRn 50 Pn 56	Port groups 36 Port functions 36 <jport0_base> 36</jport0_base>
PMSRn 50	Port groups 36 Port functions 36

Debug interface 65	R
Direct I/O control (PIPC) 67	
Flash programmer interface 65	Related documents 34
Functions during and after reset 86	RESET 408
Functions in stand-by mode 86	Reset Controller
•	Clock Monitors reset (CLMAnRES) 410
Mode pins 65	Debugger reset (DBRES) 410
Permanent inputs 66	External RESET 408
Port groups index n 36	Low-Voltage Indicator (LVI) 404
Port group configuration 64	LVI control register (LVICNT) 416
Alphabetic pin function list 82	Power-On Clear (POC) 403
Port input buffer control register (PIBCn, JPIBC0) 51	Power-up reset (PURES) 400
,	Register write protection 411
Port input selection expansion register (PISEn, JPISE0) 63	Registers 411
Port input selection register (PISn, JPIS0) 62	Reset factor clear register (RESFC) 414
Port IP control register (PIPCn) 48	Reset factor register (RESF) 412
Port mode control register (PMCn, JPMC0) 46	Reset flags 402
Port mode control set reset register (PMCSRn,	Software reset (SWRES) 410
JPMCSR0) 47	Software reset register (SWRESA) 415
Port mode register (PMn, JPM0) 49	System reset (SYSRES) 400
Port mode set reset register (PMSRn,	Very-Low-Voltage flag clear register
JPMSR0) 50	(VLVFC) 417
Port NOT register (PNOTn, JPNOT0) 57	Very-Low-Voltage flag register
Port open drain control register (PODCn,	(VLVF) 417
JPODC0) 61	Very-Low-Voltage Indicator (VLVI) 406
Port pin read register (PPRn, JPPR0) 55	Watchdog Timers reset (WDTAnRES) 410
Port protection command	Reset flags 402
register(PPCMDn) 144	RESF 412
Port protection status register (PPROTSn) 144	RESFC 414
Port register (Pn, JP0) 56	ROSCE 312
Port register protection 44	ROSCS 314
Port set reset register (PSRn, JPSR0) 58	RUSUS 314
Power domain index m 254	S
Power supply control 1215	SCR 177
Power Supply Scheme 1211	SEG_CONT 152
Power-On Clear (POC) 403	SEG FLAG 153
PPCMDn 144	Self-Programming library (SPL) 244
PPRn 55	SEQ
PPROTSn 144	see Wake-up Sequencer (SEQ)
Program space 127	SEQnDPINSR 377
PROTOPCMD 146	SEQNEFR 379
PROTOPS 146	SEQnSCR 380
PROTCMDm 141	SEQnSCTLR 378
PROTSm 142	Software reset (SWRES) 410
PSC0 348	SPL (Self-Programming library) 244
PSRn 58	SRP
Pull-down option register (PDn, JPD0) 60	see System Register Protection (SRP)
Pull-up option register (PUn, JPU0) 59	Stand-by Controller (STBC) 322
PUn 59	CAN FCNnRX wake-up 330
PURES 400	Clock generators in stand-by 329
PWS0 350	DEEPSTOP mode flow 341

DPSTPREQ 326	TAUBnCSCm 683
DPSTPWU 326	TAUBnCSRm 682
External interrupts INTPm wake-up 330	TAUBnEMU 692
Functional modules interrupt wake-	TAUBnRDC 690
up 330	TAUBnRDE 689
HALT mode wake-up 330	TAUBnRDM 689
MainOsc wake-up 332	TAUBnRDS 690
Mode transitions 336	TAUBnRDT 691
On-Chip Debug wake-up 331	TAUBnRSF 691
Oscillator wake-up mask register	TAUBnTDE 687
(OSCWUFMSK) 354	TAUBnTDL 687
Power save control register 0 (PSC0) 348	TAUBnTDM 687
Power status register 0 (PWS0) 350	TAUBnTE 684
Register write protection 347	TAUBnTO 688
Reset 322	TAUBnTOC 686
Signal connections 326	TAUBnTOE 685
Stand-by mode transitions 336	TAUBnTOL 688
Stand-by modes control 327	TAUBnTOM 685
Stand-by modes flows 337	TAUBnTPS 673
Stand-by modes overview 328	TAUBnTS 683
Stand-by status 328	TAUBnTT 684
STOP mode flow 338	TAUJ
STPREQ 326	see Timer Array Unit J (TAUJ)
Wake-up 330	TAUJnBRS 792
Wake-up control 331	TAUJnCDRm 793
Wake-up events 330	TAUJnCMORm 796
Wake-up factor clear registers	TAUJnCMURm 799
(WUFC) 353	TAUJnCNTm 794
Wake-up factor mask registers	TAUJnCSCm 801
(WUFMSK) 352	TAUJnCSRm 800
Wake-up factor registers (WUF) 351	TAUJnEMU 808
Wake-up factors 322	TAUJnRDE 806
WUOSCSTA 326	TAUJnRDM 806
Stand-by modes flows 337	TAUJnRDT 807
DEEPSTOP mode 341	TAUJnTE 802
STOP mode 338	TAUJnTO 803
STPREQ 326	TAUJnTOC 805
SWRES 410	TAUJnTOE 803
SWRESA 415	TAUJnTOL 805
SYSERR (System error exceptions) 150	TAUJnTOM 804
SYSRES 400	TAUJnTPS 790
System Register Protection (SRP) 107	TAUJnTS 801
Т	TAUJnTT 802
TAUB	Timer Array Unit B (TAUB) 457
see Timer Array Unit B (TAUB)	<taubn_base> 457</taubn_base>
TAUB input selections 461	Assigning DMA Window Addresses 500
TAUBnCDRm 675	Base addresses 457
TAUBnCMORm 678	Channel counter register
TAUBnCMURm 681	(TAUBnCNTm) 676
TAUBnCNTm 676	Channel data register
- 1911	

(TAUBnCDRm) 675

Channel dead time output enable register (TAUBnTDE) 687

Channel dead time output level register (TAUBnTDL) 687

Channel dead time output mode register (TAUBnTDM) 687

Channel enable status register (TAUBnTE) 684

Channel index m 457

Channel mode OS register (TAUBnCMORm) 678

Channel mode user register (TAUBnCMURm) 681

Channel output configuration register (TAUBnTOC) 686

Channel output enable register (TAUBnTOE) 685

Channel output level register (TAUBnTOL) 688

Channel output mode register (TAUBnTOM) 685

Channel Output Modes 489

Channel output register (TAUBnTO) 688

Channel reload data control channel select register (TAUBnRDS) 690

Channel reload data control register (TAUBnRDC) 690

Channel reload data enable register (TAUBnRDE) 689

Channel reload data mode register (TAUBnRDM) 689

Channel reload data trigger register (TAUBnRDT) 691

Channel reload status register (TAUBnRSF) 691

Channel start trigger register (TAUBnTS) 683

Channel status clear register (TAUBnCSCm) 683

Channel status register (TAUBnCSRm) 682

Channel stop trigger register (TAUBnTT) 684

Clock supply 458

Concepts of Synchronous Channel Operation 476

Emulation register (TAUBnEMU) 692

Functional Description 472 Functional Overview 469

General Operating Procedure 474

I/O signals 460

Independent functions 501

Instances 457

Instances index n 457

Interrupt Generation upon Overflow 499

Interrupts and DMA 458 Operation Modes 475

Prescaler clock select register (TAUBnTPS) 673

Registers 672

Reset 459

Simultaneous rewrite 479

Start Timing of Operating Modes 496

Synchronous functions 592

TAUB0 input selection register (TSOSLTA0) 467, 468

TAUB0 odd input selection register (TISLTA0) 465

TAUB0 receive input selection register (TRXSLTA0) 466

TAUB1 input selections 469

TAUBnTTINm Edge Detection 500

TAUBnTTOUTm Output and INTTAUBnIm Generation when Counter Starts or Restarts 498

Timer Array Unit J (TAUJ) 693

<TAUJn\_base> 693

Base addresses 693

Channel counter register (TAUJnCNTm) 794

Channel data register (TAUJnCDRm) 793

Channel enable status register (TAUJnTE) 802

Channel index m 693

Channel mode user register (TAUJnCMURm) 799

Channel output configuration register (TAUJnTOC) 805

Channel output enable register (TAUJnTOE) 803

Channel output level register (TAUJnTOL) 805

Channel output mode register (TAUJnTOM) 804

Channel Output Modes 711

Channel output register (TAUJnTO) 803

Channel reload data enable register

(TAUJnRDE) 806

Channel reload data mode register (TAUJnRDM) 806

Channel reload data trigger register

(TAUJnRDT) 807 Channel reload status register

(TAUJnRSF) 807

Channel start trigger register (TAUJnTS) 801	(URTE)
Channel status clear register	URTERCTIA 817
(TAUJnCSCm) 801	URTEnCTL1 817 URTEnCTL2 820
Channel status register	URTENEMU 829
(TAUJnCSRm) 800	URTENRX 827
Channel stop trigger register	URTENSTC 826
(TAUJnTT) 802	URTEnSTR0 823
Clock supply 694	URTEnSTR1 824
Concepts of Synchronous Channel Operation 703	URTENTRG 821
Emulation register (TAUJnEMU) 808	URTEnTX 828
Functional Description 699	V
Functional Overview 696	Variable activation code (WDTA) 444
General Operating Procedure 701	Very-Low-Voltage Indicator (VLVI) 406
hannel mode OS register	VLVF 417
(TAUJnCMORm) 796 I/O signals 695	VLVFC 417
Independent Channel Interrupt	VLVI 406
Functions 725	W
Independent Channel Signal Measurement	Wake-up Sequencer (SEQ) 355
Functions 739	<seqn base=""> 355</seqn>
Instances 693	Base addresses 355
Instances index n 693	Clear register (SEQnSCR) 380
Interrupt Generation upon Overflow 719	Clock supply 356
Interrupts and DMA 694	Control register (SEQnSCTLR) 378
Operation Modes 702	DPIN selection register
Other Independent Channel Functions 770	(SEQnDPINSR) 377
Prescaler baud rate setting register	Event flag register (SEQnEFR) 379
(TAUJnBRS) 792	Functional Description 360
Prescaler clock select register	I/O signals 357
(TAUJnTPS) 790	Instances 355
Registers 789	Instances index n 355
Reset 695	Internal signals 357
Simultaneous Rewrite 706	Registers 376
Start Timing of Operating Modes 716	Reset 356
Synchronous PWM Signal Functions Trig- gered at Regular Intervals 777	Watchdog status (WDTA) 449 Watchdog Timers reset (WDTAnRES) 410
TAUJnTTINm Edge Detection 724	WDTA
TAUJnTTOUTm Output and INTTAUJnIm	see Window Watchdog Timer A (WDTA)
Generation when Counter Starts or	See Willdow Waterlady Timer A (WDTA)
Restarts 718	WDTAnEVAC 453
TISLTA0 465	WDTAnMD 455
TRXSLTA0 466	WDTAnREF 454
TSOSLTA0 467, 468	WDTAnRES 410
TTAUJnRSF 807	WDTAnWDTE 451
U	Window function (WDTA) 448
UARTEN	Window Watchdog Timer A (WDTA) 434
Base addresses 809	<wdtan_base> 434</wdtan_base>
see Asynchronous Serial Interface E	75% interrupt output 447
1137 toy Should be like interiore E	Base addresses 434

Clock supply 435

Enable register (WDTAnWDTE) 451

Enable VAC register (WDTAnEVAC) 453

Error detection 445

Functional description 440

Instances 434

Instances index n 434

Interrupts and reset outputs 435

Mode register (WDTAnMD) 455

Reference value register (WDTAnREF) 454

Registers 450

Reset 436

Start modes 441

Start-up options 437

Variable activation code 444

Watchdog status 449

WDTA trigger 444

Window function 448

Write protected registers 135

Clock monitors protection cluster registers 143

Clock/stand-by/reset protection cluster registers 141

Control protection clusters registers 141

OCD control protection cluster registers 146

Port protection cluster registers 144

Protection command register m (PROTCMDm) 141

Protection registers overview 139

Protection status register m (PROTSm) 142

Register protection clusters 135

Self-programming protection cluster registers 145

WUF 351

**WUFC 353** 

WUFMSK 352

WUOSCSTA 326

V850E2/Fx4-G User Manual

Publication Date: Rev. 1.00 February 28, 2013

Published by: Renesas Electronics Corporation



#### **SALES OFFICES**

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information.

Renesas Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-651-700, Fax: +44-1628-651-804

Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898

Renesas Electronics Hong Kong Limited
Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2886-9318, Fax: +852 2886-9022/9044

Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd.
80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre Singapore 339949
Tel: +65-6213-0200, Fax: +65-6213-0300

Renesas Electronics Malaysia Sdn.Bhd.
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd.
11F., Samik Lavied' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141

© 2013 Renesas Electronics Corporation. All rights reserved.

Colophon 1.3

# V850E2/Fx4-G

