Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



User's Manual

μ**PD789835, 789835A, 789835B Subseries**

8-Bit Single-Chip Microcontrollers

μ**PD789832** μ**PD789833** μ**PD789834** μ**PD789835** μ**PD78F9835**

μ**PD789833A** μ**PD789833B** μPD789834A μPD789834B μPD789835A μPD789835B

μ**PD789832A** μ**PD789832B**

Document No. U15559EJ2V1UD00 (2nd edition) Date Published October 2005 N CP(K)

© NEC Electronics Corporation 2002 Printed in Japan

[MEMO]

1 VOLTAGE APPLICATION WAVEFORM AT INPUT PIN

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (MAX) and V_{IH} (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (MAX) and V_{IH} (MIN).

2 HANDLING OF UNUSED INPUT PINS

Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to V_{DD} or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.

③ PRECAUTION AGAINST ESD

A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.

④ STATUS BEFORE INITIALIZATION

Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.

5 POWER ON/OFF SEQUENCE

In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current.

The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.

(6) INPUT OF SIGNAL DURING POWER OFF STATE

Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

FIP and EEPROM are trademarks of NEC Electronics Corporation.

Windows and Windows NT are either registered trademarks or trademarks of Microsoft Corporation in the United States and/or other countries.

PC/AT is a trademark of International Business Machines Corporation.

HP9000 series 700 and HP-UX are trademarks of Hewlett-Packard Company.

SPARCstation is a trademark of SPARC International, Inc.

Solaris and SunOS are trademarks of Sun Microsystems, Inc.

These commodities, technology or software, must be exported in accordance with the export administration regulations of the exporting country. Diversion contrary to the law of that country is prohibited.

- The information in this document is current as of March, 2005. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative
 purposes in semiconductor product operation and application examples. The incorporation of these
 circuits, software and information in the design of a customer's equipment shall be done under the full
 responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by
 customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".

The "Specific" quality grade applies only to NEC Electronics products developed based on a customerdesignated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.

- "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
- "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
- "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

(Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).

M8E 02.11-1

Regional Information

Some information contained in this document may vary from country to country. Before using any NEC Electronics product in your application, please contact the NEC Electronics office in your country to obtain a list of authorized representatives and distributors. They will verify:

- · Device availability
- Ordering information
- Product release schedule
- · Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

[GLOBAL SUPPORT] http://www.necel.com/en/support/support.html

NEC Electronics America, Inc. (U.S.) Santa Clara, California Tel: 408-588-6000 800-366-9782	NEC Electronics (Europe) GmbH Duesseldorf, Germany Tel: 0211-65030	NEC Electronics Hong Kong Ltd. Hong Kong Tel: 2886-9318
	• Sucursal en España Madrid, Spain Tel: 091-504 27 87	NEC Electronics Hong Kong Ltd. Seoul Branch Seoul, Korea
	 Succursale Française Vélizy-Villacoublay, France 	Tel: 02-558-3737
	Tel: 01-30-67 58 00	NEC Electronics Shanghai Ltd. Shanghai, P.R. China
	 Filiale Italiana Milano, Italy 	Tel: 021-5888-5400
	Tel: 02-66 75 41	NEC Electronics Taiwan Ltd. Taipei, Taiwan
	Branch The Netherlands Eindhoven, The Netherlands	Tel: 02-2719-2377
	Tel: 040-2654010	NEC Electronics Singapore Pte. Ltd. Novena Square, Singapore
	• Tyskland Filial Taeby, Sweden Tel: 08-63 87 200	Tel: 6253-8311
	United Kingdom Branch Milton Keynes, UK	
	Tel: 01908-691-133	

INTRODUCTION

Target Readers	This manual is intended for users who wish to understand the functions of the μ PD789835, 789835A, 789835B Subseries and to design and develop application systems and programs using these microcontrollers. The target devices are shown as follows: μ PD789835 Subseries: μ PD789832, 789833, 789834, 789835, 78F9835 μ PD789835A Subseries: μ PD789832A, 789833A, 789834A, 789835A, 78F9835 μ PD789835B Subseries: μ PD789832B, 789833B, 789834B, 789835B, 78F9835		
Purpose	This manual is intended for users to understand the functions described in the Organization below.		
Organization	 The μPD789835, 789835A, 789835B Subparts: this manual and instructions (common μPD789835, 789835A, 789835B Subseries User's Manual Pin functions Internal block functions Interrupt functions Other on-chip peripheral functions Electrical specifications 	bseries User's Manual is divided into two on to the 78K/0S Series). 78K/0S Series Instructions User's Manual • CPU function • Instruction set • Explanation of each instruction	
How to Use This Manual	 electrical engineering, logic circuits, and mi To understand the functions in general: → Read this manual in the order of trevised points. How to interpret the register format: → For a bit number enclosed in bracked word in the assembler, and is defined in the C compiler. When you know a register name and wate → Read APPENDIX C REGISTER IND To know the 78K/0S Series instruction for the C and the C series instructions Used to the C and the C series instruction for the C and the C series instructions Used to the C and the C series instructions Used to the C and the C series instructions Used to the C and the C series instructions Used to the C and the C series instruction of the C seri	the contents. The mark \star shows major ets, the bit name is defined as a reserved d as an sfr variable by #pragma sfr directive nt to confirm its details: DEX. Inction in detail: ser's Manual (U11047E). of the μ PD789835, 789835A, 789835B	

Conventions	Data significance: Active low representation: Note: Caution: Remark: Numerical representation:	Higher digits on the left and lower digits on the right
	Generic names in this docur µPD78983x: µPD78983xA: µPD78983xB: Mask ROM version: Flash memory version:	ment indicate the following products. μPD789832, 789833, 789834, 789835 μPD789832A, 789833A, 789834A, 789835A μPD789832B, 789833B, 789834B, 789835B μPD78983x, 78983xA, 78983xB μPD78F9835
	The oscillation frequency c oscillation, and regarded as	of the system clock is regarded as fx for ceramic/crystal fcc for an RC oscillation.
Related Documents	The related documents indi However, preliminary versio	cated in this publication may include preliminary versions. Ins are not marked as such.

Documents Related to Devices

Document Name	Document No.
μPD789835, 789835A, 789835B Subseries User's Manual	This manual
78K/0S Series Instructions User's Manual	U11047E

* Documents Related to Development Tools (Software) (User's Manuals)

Document Name		Document No.
RA78K0S Assembler Package	Operation	U16656E
	Language	U14877E
	Structured Assembly Language	U11623E
CC78K0S C Compiler	Operation	U16654E
	Language	U14872E
SM78K Series Ver. 2.52 System Simulator	Operation	U16768E
	External Part User Open Interface Specifications	U15802E
ID78K0S-NS Ver. 2.52 Integrated Debugger	Operation	U16584E
PM plus Ver. 5.10		U16569E

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document for designing.

Documents Related to Development Tools (Hardware) (User's Manuals)

Document Name	Document No.
IE-78K0S-NS In-Circuit Emulator	U13549E
IE-78K0S-NS-A In-Circuit Emulator	U15207E
IE-789835-NS-EM1 Emulation Board	U16290E

Documents Related to Flash Memory Writing

Document Name	Document No.
PG-FP3 Flash Memory Programmer User's Manual	U13502E
PG-FP4 Flash Memory Programmer User's Manual	U15260E

Other Related Documents

Document Name	Document No.
SEMICONDUCTOR SELECTION GUIDE - Products and Packages -	X13769X
Semiconductor Device Mount Manual	Note
Quality Grades on NEC Semiconductor Devices	C11531E
NEC Semiconductor Device Reliability/Quality Control System	C10983E
Guide to Prevent Damage for Semiconductor Devices by Electrostatic Discharge (ESD)	C11892E

Note See the "Semiconductor Device Mount Manual" website (http://www.necel.com/pkg/en/mount/index.html).

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document for designing.

CONTENTS

CHAPTE	ER 1 G	ENERAL	25
1.1	Featur	es	25
1.2	Applic	ations	25
1.3	Orderi	ng Information	26
1.4	Pin Co	nfiguration (Top View)	27
1.5	78K/05	Series Lineup	30
1.6		Diagram	
1.7		ew of Functions	
1.8	Differe	nces Between μ PD78983x, μ PD78983xA, and μ PD78983xB	35
СНАРТЕ	ER 2 P	IN FUNCTIONS	
2.1	List of	Pin Functions	
2.2	Descri	ption of Pin Functions	
	2.2.1	P00 to P07 (Port 0)	
	2.2.2	P10, P11 (Port 1)	
	2.2.3	P20 to P27 (Port 2)	
	2.2.4	P30 to P37 (Port 3)	
	2.2.5	P60 to P62 (Port 6)	39
	2.2.6	P80 to P87 (Port 8)	39
	2.2.7	LCD0 to LCD87	40
	2.2.8	CAP0 to CAP3	40
	2.2.9	VROUT0	40
	2.2.10	VLC0 to VLC4	40
	2.2.11	RESET	40
	2.2.12	SEL	40
	2.2.13	X1, X2	40
	2.2.14	CL1, CL2	40
	2.2.15	XT1, XT2	40
	2.2.16	Vdd	40
	2.2.17	Vss	40
	2.2.18	V _{PP} (<i>μ</i> PD78F9835 only)	41
	2.2.19	IC (mask ROM version only)	
2.3	Pin I/O	Circuits and Recommended Connection of Unused Pins	42
СНАРТЕ	ER 3 C	PU ARCHITECTURE	45
3.1	Memo	ry Space	45
	3.1.1	Internal program memory space	
	3.1.2	Internal data memory space	51
	3.1.3	Special function register (SFR) area	51
	3.1.4	Data memory addressing	
3.2	Proces	ssor Registers	
	3.2.1	Control registers	57

	3.2.2	General-purpose registers	60
	3.2.3	Special function registers (SFRs)	61
3.3	Instru	ction Address Addressing	64
	3.3.1	Relative addressing	64
	3.3.2	Immediate addressing	65
	3.3.3	Table indirect addressing	
	3.3.4	Register addressing	
3.4	Opera	and Address Addressing	67
	3.4.1	Direct addressing	67
	3.4.2	Short direct addressing	68
	3.4.3	Special function register (SFR) addressing	69
	3.4.4	Register addressing	70
	3.4.5	Register indirect addressing	71
	3.4.6	Based addressing	72
	3.4.7	Stack addressing	72
		PORT FUNCTIONS	70
4.1		Functions	
4.2		Configuration	
	4.2.1	Port 0	
	4.2.2	Port 1	-
	4.2.3	Port 2	
	4.2.4	Port 3	
	4.2.5	Port 6	
	4.2.6	Port 8	
4.3 4.4	-	sters Controlling Port Function	
4.4		Function Operation	
	4.4.1	Writing to I/O port	
	4.4.2	Reading from I/O port	
	4.4.3	Arithmetic operation of I/O port	
СНАРТ	ER 5	CLOCK GENERATOR	88
5.1	Clock	Generator Functions	
5.2	Clock	Generator Configuration	88
5.3	Regis	sters Controlling Clock Generator	90
5.4	Syste	em Clock Oscillators	93
	5.4.1	Main system clock oscillator (crystal/ceramic oscillation)	93
	5.4.2	Main system clock oscillator (RC oscillation)	93
	5.4.3	Subsystem clock oscillator	94
	5.4.4	Example of incorrect resonator connection	95
	5.4.5	Divider	
	5.4.6	When no subsystem clock is used	
5.5		Generator Operation	
5.6		ging Setting of System Clock and CPU Clock	
	5.6.1	Time required for switching between system clock and CPU clock	101

	5.6.2 Switching between system clock and CPU clock	
СНАРТЕ	R 6 8-BIT TIMER/EVENT COUNTERS 80 TO 82	104
6.1	8-Bit Timer/Event Counters 80 to 82 Functions	104
6.2	8-Bit Timer/Event Counters 80 to 82 Configuration	
6.3	Registers Controlling 8-Bit Timer/Event Counters 80 to 82	
6.4	8-Bit Timer/Event Counters 80 to 82 Operation	
-	6.4.1 Operation as interval timer	
	6.4.2 Operation as external event counter (timer 80 only)	
	6.4.3 Operation as square wave output (timer 82 only)	
6.5	Cautions Related to 8-Bit Timer/Event Counters 80 to 82	
СНАРТЕ	R 7 8-BIT TIMERS 30, 40	120
7.1	8-Bit Timers 30, 40 Functions	
7.1	8-Bit Timers 30, 40 Configuration	
7.3	Registers Controlling 8-Bit Timers 30, 40	
7.4	8-Bit Timers 30, 40 Operation	
	7.4.1 Operation as 8-bit timer counter	
	7.4.2 Operation as 16-bit timer counter	
	7.4.3 Operation as carrier generator	
	7.4.4 Operation as PWM output (timer 40 only)	
7.5	Notes on Using 8-Bit Timers 30, 40	
	······································	
СНАРТЕ	R 8 8-BIT REMOTE CONTROL TIMER 50	151
8.1	8-Bit Remote Control Timer 50 Functions	151
8.2	8-Bit Remote Control Timer 50 Configuration	151
8.3	Registers Controlling 8-Bit Remote Control Timer 50	152
8.4	Operation of 8-Bit Remote Control Timer 50	153
CHAPTE	R 9 SOUND GENERATOR	155
9.1	Functions of Sound Generator	155
9.2	Configuration of Sound Generator	155
9.3	Registers Controlling Sound Generator	158
9.4	Setting of Sound Generator	165
	9.4.1 Basic operation of sound generator	
9.5	Sound Generator Output Mode	167
	9.5.1 General-purpose port mode	
	9.5.2 Buzzer mode 0	
	9.5.3 Buzzer mode 1	
	9.5.4 Buzzer mode 2	
	9.5.5 Buzzer mode 3	
	9.5.6 Timing charts in respective buzzer modes	
СНАРТЕ	R 10 WATCH TIMER	173

10.1	Watch Timer Functions	
10.2	Watch Timer Configuration	
10.3	Register Controlling Watch Timer	175
10.4	Watch Timer Operation	176
	10.4.1 Operation as watch timer	176
	10.4.2 Operation as interval timer	176
СНАРТЕ	R 11 WATCHDOG TIMER	
11.1	Watchdog Timer Functions	
	Watchdog Timer Configuration	
11.3	Registers Controlling Watchdog Timer	
11.4	Watchdog Timer Operation	
	11.4.1 Operation as watchdog timer	182
	11.4.2 Operation as interval timer	183
СНАРТЕ	ER 12 8-BIT A/D CONVERTER (μPD78983xB, 78983xA, 78F9835 ONLY)	
12.1	8-Bit A/D Converter Functions	
	8-Bit A/D Converter Configuration	
	Registers Controlling 8-Bit A/D Converter	
	8-Bit A/D Converter Operation	
	12.4.1 Basic operation of 8-bit A/D converter	
	12.4.2 Input voltage and conversion result	
	12.4.3 Operation mode of 8-bit A/D converter	
12.5	Cautions Related to 8-Bit A/D Converter	
СНАРТЕ	R 13 SERIAL INTERFACE	
	Serial Interface Functions	
	Serial Interface Configuration	
	Registers Controlling Serial Interface	
	Serial Interface Operation	
10.4	13.4.1 Operation stop mode	
	13.4.2 Asynchronous serial interface (UART) mode	
	13.4.3 3-wire serial I/O mode	
	R 14 LCD CONTROLLER/DRIVER	
	Functions of LCD Controller/Driver	
	Configuration of LCD Controller/Driver	
	Registers Controlling LCD Controller/Driver	
	Common and Segment Signals	
14.5	Setting LCD Controller/Driver	
	14.5.1 Setting to start display	
_	14.5.2 Setting to turn off display and stop boosting voltage	
	LCD Display Data Memory	
14.7	Display Modes	
	14.7.1 80 × 8 mode (1/8 duty)	242

	14.7.2	80 × 16 mode (1/16 duty)	244
	14.7.3	64 × 32 mode (1/32 duty)	246
	14.7.4	48 × 48 mode (1/48 duty)	248
14.8		ing LCD Drive Voltages VLco, VLc1, VLc2, VLc3, and VLc4	
CHAPTE	ER 15 I	AULTIPLIER	251
15.1	Multipli	er Function	251
15.2	Multipl	er Configuration	251
	-	er Controlling Multiplier	
15.4	Multipl	er Operation	254
СНАРТЕ	ER 16 S	SWAPPING (SWAP)	255
16.1	Functio	on of SWAP	255
16.2	Config	uration of SWAP	256
16.3	Examp	le of Executing SWAP	256
СНАРТЕ	ER 17 I	NTERRUPT FUNCTIONS	257
17.1	Interru	ot Function Types	
		ot Sources and Configuration	
	-	ers Controlling Interrupt Function	
	-	ot Servicing Operation	
	17.4.1	Non-maskable interrupt request acknowledgment operation	
	17.4.2	Maskable interrupt request acknowledgment operation	
	17.4.3	Multiple interrupt servicing	271
	17.4.4	Putting interrupt requests on hold	
СНАРТЕ	ER 18 \$	STANDBY FUNCTION	273
18.1	Standb	y Function and Configuration	
		Standby function	
	18.1.2	Registers controlling standby function	
18.2	-	y Function Operation	
	18.2.1	HALT mode	
	18.2.2	STOP mode	279
СНАРТЕ	ER 19 I	RESET FUNCTION	282
СНАРТЕ	ER 20	<i>и</i> PD78F9835	
	•	lemory Characteristics	
20.1	20.1.1	Programming environment	
	20.1.1	Communication mode	
	20.1.2	On-board pin processing	
	20.1.3	Connection on flash memory writing adapter	
	20.1.4	Connection on hash memory whiling adapter	

CHAPTER 21 INSTRUCTION SET	
21.1 Operation	294
21.1.1 Operand identifiers and description methods	
21.1.2 Description of "Operation" column	
21.1.3 Description of "Flag" column	
21.2 Operation List	
21.3 Instructions Listed by Addressing Type	301
CHAPTER 22 ELECTRICAL SPECIFICATIONS	204
Chapter 22 Electrical Specifications	
CHAPTER 23 PACKAGE DRAWING	210
Charlen 23 Fackade Dhawing	
CHAPTER 24 APPLICATION CIRCUIT EXAMPLE	320
APPENDIX A DEVELOPMENT TOOLS	328
A.1 Software Package	
A.2 Language Processing Software	
A.3 Control Software A.4 Flash Memory Writing Tools	
A.4 Flash Memory Writing Tools A.5 Debugging Tools (Hardware)	
A.5 Debugging Tools (hardware) A.6 Debugging Tools (Software)	
APPENDIX B CAUTIONS ON DESIGNING TARGET SYSTEM	334
APPENDIX C REGISTER INDEX	
C.1 Register Index (Alphabetic Order of Register Name)	335
C.2 Register Index (Alphabetic Order of Register Name)	
APPENDIX D REVISION HISTORY	341
D.1 Major Revisions in This Edition	341

LIST OF FIGURES (1/6)

Figure	No. Title	Page
2-1	Pin I/O Circuits	43
3-1	Memory Map (µPD789832, 789832A, 789832B)	45
3-2	Memory Map (µPD789833, 789833A, 789833B)	46
3-3	Memory Map (µPD789834, 789834A, 789834B)	47
3-4	Memory Map (µPD789835, 789835A, 789835B)	
3-5	Memory Map (µPD78F9835)	49
3-6	Data Memory Addressing (<i>µ</i> PD789832, 789832A, 789832B)	
3-7	Data Memory Addressing (µPD789833, 789833A, 789833B)	
3-8	Data Memory Addressing (<i>µ</i> PD789834, 789834A, 789834B)	54
3-9	Data Memory Addressing (<i>µ</i> PD789835, 789835A, 789835B)	55
3-10	Data Memory Addressing (µPD78F9835)	
3-11	Program Counter Configuration	57
3-12	Program Status Word Configuration	
3-13	Stack Pointer Configuration	
3-14	Data to Be Saved to Stack Memory	
3-15	Data to Be Restored from Stack Memory	
3-16	General-Purpose Register Configuration	60
4-1	Port Types	73
4-2	Block Diagram of P00 to P07	75
4-3	Block Diagram of P10 and P11	76
4-4	Block Diagram of P20	77
4-5	Block Diagram of P21	
4-6	Block Diagram of P22 to P24 and P26	79
4-7	Block Diagram of P25 and P27	80
4-8	Block Diagram of P30 to P37	81
4-9	Block Diagram of P60 to P62	82
4-10	Block Diagram of P80 to P87	83
4-11	Format of Port Mode Register	84
4-12	Format of Pull-Up Resistor Option Register 0	85
4-13	Format of Pull-Up Resistor Option Register B2	
4-14	Format of Pull-Up Resistor Option Register B3	86
5-1	Block Diagram of Clock Generator	
5-2	Format of Processor Clock Control Register	90
5-3	Format of Suboscillation Mode Register	91
5-4	Format of Subclock Control Register	92
5-5	External Circuit of Main System Clock Oscillator (Ceramic/Crystal Oscillation)	

LIST OF FIGURES (2/6)

Figure	No. Title	Page	
5-6	External Circuit of Main System Clock Oscillator (RC Oscillation)	93	
5-7	External Circuit of Subsystem Clock Oscillator		
5-8	Examples of Incorrect Connection for Ceramic/Crystal Oscillation		
5-9	Examples of Incorrect Connection for RC Oscillation		
5-10	Switching Between System Clock and CPU Clock (Ceramic/Crystal Oscillation)		
5-11	Switching Between System Clock and CPU Clock (RC Oscillation)		
6-1	Block Diagram of 8-Bit Timer/Event Counter 80	105	
6-2	Block Diagram of 8-Bit Timer 81	105	
6-3	Block Diagram of 8-Bit Timer 82	106	
6-4	Format of 8-Bit Timer Mode Control Register 80	107	
6-5	Format of 8-Bit Timer Mode Control Register 81	108	
6-6	Format of 8-Bit Timer Mode Control Register 82	109	
6-7	Format of Port Mode Register 2	110	
6-8	Interval Timer Operation Timing of TM80 and TM81	113	
6-9	Interval Timer Operation Timing of TM82	113	
6-10	External Event Counter Operation Timing (with Rising Edge Specified)	114	
6-11	Square Wave Output Timing	116	
6-12	Case in Which (Maximum) 1.5 Clock Cycle Error Occurs	117	
6-13	Count Operation When Timer Is Started While TI80 at High Level (with Rising Edge Selected)	118	
6-14	External Event Counter Operation Timing	119	
7-1	Block Diagram of Timer 30	122	
7-2	Block Diagram of Timer 40	123	
7-3	Block Diagram of Output Controller (Timer 40)	124	
7-4	Format of 8-Bit Timer Mode Control Register 30	127	
7-5	Format of 8-Bit Timer Mode Control Register 40	128	
7-6	Format of Carrier Generator Output Control Register 40	129	
7-7	Format of Port Mode Register 2	130	
7-8	Timing of Interval Timer Operation with 8-Bit Resolution (Basic Operation)	133	
7-9	Timing of Interval Timer Operation with 8-Bit Resolution (When CRn0 Is Cleared to 00H)	133	
7-10	Timing of Interval Timer Operation with 8-Bit Resolution (When CRn0 Is Set to FFH)	134	
7-11	Timing of Interval Timer Operation with 8-Bit Resolution (When CRn0 Changes from N to M (N < M))	134	
7-12	Timing of Interval Timer Operation with 8-Bit Resolution (When CRn0 Changes from N to M (N $>$ M))	135	
7-13	Timing of Interval Timer Operation with 8-Bit Resolution (When Timer 40 Match Signal Is Selected for		
	Timer 30 Count Clock)	136	
7-14	Timing of Square-Wave Output with 8-Bit Resolution	138	
7-15	Timing of Interval Timer Operation with 16-Bit Resolution	141	
7-16	Timing of Square-Wave Output with 16-Bit Resolution	143	

LIST OF FIGURES (3/6)

Figure	No. Title	Page
7-17	Timing of Carrier Generator Operation (When CR40 = N, CRH40 = M (M > N))	145
7-17	Timing of Carrier Generator Operation (When $CR40 = N$, $CR140 = M$ (M > N)) Timing of Carrier Generator Operation (When $CR40 = N$, $CRH40 = M$ (M < N))	
7-18	Timing of Carrier Generator Operation (When $CR40 = N$, $CR40 = N$ ($M < N$)	
7-19	PWM Output Mode Timing (Basic Operation)	
7-20	PWM Output Mode Timing (When CR40 and CRH40 Are Overwritten)	
7-22	Case in Which (Maximum) 1.5 Clock Cycle Error Occurs	
8-1	Block Diagram of 8-Bit Remote Control Timer 50	151
8-2	Format of Remote Control Timer Control Register 50	152
8-3	Pulse Width Measurement Timing	153
9-1	Block Diagram of Sound Generator	156
9-2	Format of 8-Bit Timer Mode Control Register SG0	158
9-3	Format of Carrier Generator Output Control Register SG0	159
9-4	Format of Sound Generator Frequency Setting Register 00	159
9-5	Format of P3 Function Register	
9-6	Timing of Sound Generator Operation	
9-7	Examples of Output Waveforms in Respective Buzzer Modes	172
10-1	Block Diagram of Watch Timer	173
10-2	Format of Watch Timer Mode Control Register	175
10-3	Watch Timer/Interval Timer Operation Timing	177
11-1	Block Diagram of Watchdog Timer	179
11-2	Format of Watchdog Timer Clock Selection Register	180
11-3	Format of Watchdog Timer Mode Register	181
12-1	Block Diagram of 8-Bit A/D Converter	185
12-2	Format of A/D Converter Mode Register	187
12-3	Format of A/D Input Select Register	188
12-4	Basic Operation of 8-Bit A/D Converter	190
12-5	Relationship Between Analog Input Voltage and A/D Conversion Result	191
12-6	Software-Started A/D Conversion	192
12-7	How to Reduce Current Consumption in Standby Mode	193
12-8	Conversion Result Readout Timing (When Conversion Result Is Undefined Value)	194
12-9	Conversion Result Readout Timing (When Conversion Result Is Normal Value)	194
12-10	Analog Input Pin Handling	
12-11	A/D Conversion End Interrupt Request Generation Timing	195

LIST OF FIGURES (4/6)

Figure No. Title		Page
13-1	Block Diagram of Serial Interface (SIO10)	107
13-2	Block Diagram of Serial Interface (UART00)	
13-2	Format of Serial Operation Mode Register 10	
13-4	Format of Asynchronous Serial Interface Mode Register 00	
13-4	Format of Asynchronous Serial Interface Status Register 00	
13-6	Format of Baud Rate Generator Control Register 00	
13-7	Permissible Error in Baud Rate Allowing for Sampling Error (Where k = 0)	
13-8	Asynchronous Serial Interface Transmission/Reception Data Format	
13-9	Asynchronous Serial Interface Transmission Completion Interrupt Timing	
13-10	Asynchronous Serial Interface Reception Completion Interrupt Timing	
13-11	Receive Error Timing	
13-12	3-Wire Serial I/O Mode Timing	
-	5	-
14-1	Block Diagram of LCD Controller/Driver	225
14-2	Format of LCD20 Display Mode Register	227
14-3	Format of LCD20 Clock Control Register	228
14-4	Format of LCD Boost Voltage Level Setting Register 00	229
14-5	Assignment of LCD Display Data Memory in Each Display Mode	234
14-6	LCD Drive Waveform Examples (1/8 Duty)	243
14-7	LCD Drive Waveform Examples (1/16 Duty)	245
14-8	LCD Drive Waveform Examples (1/32 Duty)	247
14-9	LCD Drive Waveform Examples (1/48 Duty)	249
14-10	Example of Connecting LCD Driver Pins	250
15-1	Block Diagram of Multiplier	252
15-2	Format of Multiplier Control Register 0	
15-3	Multiplier Operation Timing (Example of AAH \times D3H)	
16-1	Example of Swapping	255
16-2	SWAP Block Diagram	
10 2		
17-1	Basic Configuration of Interrupt Function	259
17-2	Format of Interrupt Request Flag Registers	
17-3	Format of Interrupt Mask Flag Registers	
17-4	Format of External Interrupt Mode Register 0	
17-5	Configuration of Program Status Word	
17-6	Format of Key Return Mode Register 00	
17-7	Block Diagram of Key Return Signal Detector	
17-8	Flow from Generation of Non-Maskable Interrupt Request to Acknowledgment	

LIST OF FIGURES (5/6)

Figure	No. Title	Page
17-9	Timing of Non-Maskable Interrupt Request Acknowledgment	268
17-10	Non-Maskable Interrupt Request Acknowledgment	
17-11	Interrupt Request Acknowledgment Program Algorithm	
17-12	Interrupt Request Acknowledgment Timing (Example: MOV A, r)	
17-13	Interrupt Request Acknowledgment Timing (When Interrupt Request Flag Is Generated in Final	
	Under Execution)	
17-14	Example of Multiple Interrupts	
18-1	Format of Oscillation Stabilization Time Selection Register	
18-2	Format of Power Supply Control Register 0	
18-3	Releasing HALT Mode by Interrupt	
18-4	Releasing HALT Mode by RESET Input	
18-5	Releasing STOP Mode by Interrupt	
18-6	Releasing STOP Mode by RESET Input	
19-1	Block Diagram of Reset Function	
19-2	Reset Timing by RESET Input	
19-3	Reset Timing by Overflow in Watchdog Timer	
19-4	Reset Timing by RESET Input in STOP Mode	
20-1	Environment for Writing Program to Flash Memory	
20-2	Communication Mode Selection Format	
20-3	Example of Connection with Dedicated Flash Programmer	
20-4	VPP Pin Connection Example	290
20-5	Signal Conflict (Input Pin of Serial Interface)	291
20-6	Abnormal Operation of Other Device	291
20-7	Signal Conflict (RESET Pin)	292
20-8	Wiring Example of Flash Memory Writing Adapter Using 3-Wire Serial I/O Mode	293
24-1	Application Circuit Example 1	
24-2	Application Circuit Example 2	
24-3	Application Circuit Example 3	
24-4	Application Circuit Example 4	
24-5	Application Circuit Example 5	
24-6	Application Circuit Example 6	326
24-7	Application Circuit Example 7	
A-1	Development Tools	

LIST OF FIGURES (6/6)

Figure N	lo. Title	Page
B-1	Distance Between In-Circuit Emulator and Conversion Connector	334
B-2	Connection to Target System	334

LIST OF TABLES (1/3)

Table	No. Title	Page
1-1	Differences Between μ PD78983x, μ PD78983xA, and μ PD78983xB	35
2-1	Types of Pin I/O Circuits and Recommended Connection of Unused Pins	42
3-1	Internal ROM Capacity	50
3-2	Vector Table	50
3-3	Internal RAM Capacity	51
3-4	Special Function Registers	62
4-1	Port Functions	74
4-2	Configuration of Port	74
4-3	Port Mode Registers and Output Latch Settings When Using Alternate Functions	85
5-1	Configuration of Clock Generator	88
5-2	Maximum Time Required for Switching CPU Clock (When Ceramic/Crystal Oscillation Is Selected)	101
5-3	Maximum Time Required for Switching CPU Clock (When RC Oscillation Is Selected)	101
6-1	Configuration of 8-Bit Timer/Event Counters 80 to 82	104
6-2	Interval Time of 8-Bit Timer/Event Counter 80 (at fx = 5.0 MHz Operation)	111
6-3	Interval Time of 8-Bit Timer/Event Counter 80 (at fcc = 2.0 MHz Operation)	111
6-4	Interval Time of 8-Bit Timer 81 (at $f_x = 5.0 \text{ MHz}$ and $f_{xT} = 32.768 \text{ kHz}$ Operation)	112
6-5	Interval Time of 8-Bit Timer 81 (at fcc = 2.0 MHz and fxt = 32.768 kHz Operation)	112
6-6	Interval Time of 8-Bit Timer 82 (at $fx = 5.0$ MHz and $fxT = 32.768$ kHz Operation)	112
6-7	Interval Time of 8-Bit Timer 82 (at fcc = 2.0 MHz and fxt = 32.768 kHz Operation)	112
6-8	Square Wave Output Range of 8-Bit Timer 82 (at $f_x = 5.0$ MHz and $f_{xT} = 32.768$ kHz Operation)	115
6-9	Square Wave Output Range of 8-Bit Timer 82 (at fcc = 2.0 MHz and fxt = 32.768 kHz Operation)	115
7-1	Operation Modes	120
7-2	Configuration of 8-Bit Timers 30, 40	121
7-3	Interval Time of Timer 30 (at fx = 5.0 MHz Operation)	132
7-4	Interval Time of Timer 30 (at fcc = 2.0 MHz Operation)	132
7-5	Interval Time of Timer 40 (at fx = 5.0 MHz Operation)	132
7-6	Interval Time of Timer 40 (at fcc = 2.0 MHz Operation)	132
7-7	Square-Wave Output Range of Timer 40 (at fx = 5.0 MHz Operation)	137
7-8	Square-Wave Output Range of Timer 40 (at fcc = 2.0 MHz Operation)	137
7-9	Interval Time with 16-Bit Resolution (at fx = 5.0 MHz Operation)	140
7-10	Interval Time with 16-Bit Resolution (at fcc = 2.0 MHz Operation)	140
7-11	Square-Wave Output Range with 16-Bit Resolution (at fx = 5.0 MHz Operation)	142
7-12	Square-Wave Output Range with 16-Bit Resolution (at fcc = 2.0 MHz Operation)	142

LIST OF TABLES (2/3)

Table	No. Title	Page	
8-1	Configuration of 8-Bit Remote Control Timer 50	151	
9-1	Configuration of Sound Generator		
9-2	Supported Buzzer Modes	167	
9-3	Volume Settable in Buzzer Mode 2 (Eight Steps)	167	
10-1	Interval Time of Interval Timer		
10-2	Configuration of Watch Timer	174	
10-3	Interval Time of Interval Timer	176	
11-1	Inadvertent Program Loop Detection Time of Watchdog Timer		
11-2	Interval Time of Watchdog Timer	178	
11-3	Configuration of Watchdog Timer	179	
11-4	Inadvertent Program Loop Detection Time or Interval Time of Watchdog Timer		
11-5	Inadvertent Program Loop Detection Time of Watchdog Timer		
11-6	Interval Time of Watchdog Timer		
12-1	Configuration of 8-Bit A/D Converter		
13-1	Configuration of Serial Interface		
13-2	Settings of Serial Interface Operating Mode		
13-3	Example of Relationship Between Main System Clock and Baud Rate (When fx = 5.0 MHz)		
13-4	Example of Relationship Between Main System Clock and Baud Rate (When fx = 4.9152 MHz)		
13-5	Example of Relationship Between Main System Clock and Baud Rate (When fx = 4.1943 MHz)		
13-6	Example of Relationship Between Main System Clock and Baud Rate (When fx = 4.00 MHz)	207	
13-7	Relationship Between Source Clock of 5-Bit Counter and Value n	214	
13-8	Relationship Between Input Clock of Baud Rate Generator and Value k	215	
13-9	Receive Error Causes	220	
14-1	Configuration of LCD Controller/Driver	224	
14-2	Frame Frequency (Hz) at 1/48 Duty (48 \times 48 Mode)	228	
14-3	Frame Frequency (Hz) at 1/32 Duty (64 $ imes$ 32 Mode)	228	
14-4	Frame Frequency (Hz) at 1/16 Duty (80 \times 16 Mode)	229	
14-5	Frame Frequency (Hz) at 1/8 Duty (80 \times 8 Mode)	229	
14-6	Assignment of LCD0 to LCD95 Pins in Each Display Mode	230	
14-7	Relationship Between LCD Display Data Memory and Segment/Common Output	235	
14-8	Output Voltage of VLC0 to VLC4 Pins	250	
16-1	SWAP Configuration		

LIST OF TABLES (3/3)

Table N	lo. Title	Page
17-1	Interrupt Source List	
17-2	Flags Corresponding to Interrupt Request Signal Name	
17-3	Time from Generation of Maskable Interrupt Request to Servicing	
18-1	Operation Statuses in HALT Mode	276
18-2	Operation After Releasing HALT Mode	
18-3	Operation Statuses in STOP Mode	
18-4	Operation After Releasing STOP Mode	
19-1	Status of Each Hardware After Reset	
20-1	Differences Between μ PD78F9835 and Mask ROM Versions	
20-2	Communication Mode List	
20-3	Pin Connection List	
21-1	Operand Identifiers and Description Methods	

CHAPTER 1 GENERAL

1.1 Features

*

*

ROM and RAM capacities

lte	em Prog	Program Memory	Data Memory		
Part Number		(ROM)	Internal High-Speed RAM	Internal Low-Speed RAM	LCD Display RAM
μΡD789832 μΡD789832A μΡD789832B	24 KB	Mask ROM	1024 bytes	1216 bytes	288 bytes × 2
μΡD789833 μΡD789833A μΡD789833B	32 KB				
μPD789834 μPD789834A μPD789834B	48 KB			2240 bytes	
μPD789835 μPD789835A μPD789835B	60 KB				
μPD78F9835	60 KB	Flash memory			

- Ceramic/crystal oscillation (0.4 μs: 5 MHz) or RC oscillation (1.0 μs: 2 MHz) is selectable for the main system clock oscillator.
- I/O ports: 37
- Remote controller receive input pin: 1
- Timer: 8 channels
 - 8-bit timer: 6 channels
 - Watch timer: 1 channel
 - Watchdog timer: 1 channel
- Sound generator: 10-level volume, 3-octave scale
- 8-bit resolution A/D converter: 3 channels (µPD78983xA, 78983xB, 78F9835 only)
- Serial interface: 1 channel
- LCD controller/driver (booster)
 - Four display modes selectable (48 \times 48, 64 \times 32, 80 \times 16, 80 \times 8)
 - 1/5 bias
- Multiplier: 8 bits × 8 bits = 16 bits
- Power supply voltage: VDD = 1.8 to 3.6 V (mask ROM version)

VDD = 3.0 to 3.6 V (flash memory version)

1.2 Applications

LCD games, remote controllers, pagers, etc.

*** 1.3 Ordering Information**

Part Number	Package	Internal ROM
μPD789832BGJ-×××-UEN	144-pin plastic LQFP (fine pitch) (20×20)	Mask ROM
μPD789833BGJ-×××-UEN	144-pin plastic LQFP (fine pitch) (20×20)	Mask ROM
μPD789834BGJ-×××-UEN	144-pin plastic LQFP (fine pitch) (20×20)	Mask ROM
μPD789835BGJ-×××-UEN	144-pin plastic LQFP (fine pitch) (20×20)	Mask ROM
μPD78F9835GJ-UEN	144-pin plastic LQFP (fine pitch) (20×20)	Flash memory

Remark ××× indicates ROM code suffix.

The following products are not subject to sales expansion (production is continuing, though). When placing a new order, specify code B in the above table.

Part Number	Package	Internal ROM
μPD789832GJ-×××-UEN	144-pin plastic LQFP (fine pitch) (20×20)	Mask ROM
μPD789833GJ-×××-UEN	144-pin plastic LQFP (fine pitch) (20×20)	Mask ROM
μPD789834GJ-×××-UEN	144-pin plastic LQFP (fine pitch) (20×20)	Mask ROM
μPD789835GJ-×××-UEN	144-pin plastic LQFP (fine pitch) (20 $ imes$ 20)	Mask ROM
μPD789832AGJ-×××-UEN	144-pin plastic LQFP (fine pitch) (20 $ imes$ 20)	Mask ROM
μPD789833AGJ-×××-UEN	144-pin plastic LQFP (fine pitch) (20×20)	Mask ROM
μPD789834AGJ-×××-UEN	144-pin plastic LQFP (fine pitch) (20×20)	Mask ROM
μPD789835AGJ-×××-UEN	144-pin plastic LQFP (fine pitch) (20 $ imes$ 20)	Mask ROM

Remark ××× indicates ROM code suffix.

1.4 Pin Configuration (Top View)

(1) 144-pin plastic LQFP (fine pitch) (20×20)


 μPD789832BGJ-xxx-UEN
 μPD789832AGJ-xxx-UEN

 μPD789833BGJ-xxx-UEN
 μPD789833AGJ-xxx-UEN

 μPD789834BGJ-xxx-UEN
 μPD789834AGJ-xxx-UEN

 μPD789835BGJ-xxx-UEN
 μPD789835AGJ-xxx-UEN

 μPD789835BGJ-UEN
 μPD789835AGJ-xxx-UEN




Notes 1. When ceramic/crystal oscillation is selected

2. When RC oscillation is selected

Cautions 1. Connect the IC (Internally Connected) pin directly to the Vss pin.

- 2. Ceramic/crystal oscillation and RC oscillation can be switched by the SEL pin. Connect the SEL pin to the Vss pin when using ceramic/crystal oscillation, and to the Vbb pin when using RC oscillation.
- **Remarks 1.** The parenthesized values apply to μ PD78F9835.
 - **2.** The μ PD78983xA is not subject to sales expansion (individually supported). The μ PD78983xB is targeted for sales expansion.

(2) 144-pin plastic LQFP (fine pitch) (20 × 20)
 μιPD789832GJ-xxx-UEN
 μιPD789833GJ-xxx-UEN
 μιPD789834GJ-xxx-UEN



Notes 1. When ceramic/crystal oscillation is selected

2. When RC oscillation is selected


Cautions 1. Connect the IC (Internally Connected) pin directly to the Vss pin.

- 2. Ceramic/crystal oscillation and RC oscillation can be switched by the SEL pin. Connect the SEL pin to the V_{SS} pin when using ceramic/crystal oscillation, and to the V_{DD} pin when using RC oscillation.
- **Remark** The μ PD78983x is not subject to sales expansion (individually supported). The μ PD78983xB is targeted for sales expansion.

Pin Identification

ANI0 to ANI2:	Analog input	RIN:	Remote timer input
CAP0 to CAP3:	Output of booster	RxD00:	Receive data
CL1, CL2:	RC oscillator (main system clock)	SEL:	Main system clock selector
IC:	Internally connected	SG0 to SG7:	Sound generator
INTP0, INTP1:	Interrupt from peripherals	TI80:	Timer input
LCD0 to LCD95	Segment/common signal for LCD	TO40, TO82:	Timer output
KR00 to KR07:	Key return input	TxD00:	Transmit data
P00 to P07:	Port 0	VDD:	Power supply
P10, P11:	Port 1	VLC0 to VLC4:	Output of booster
P20 to P27:	Port 2	VPP:	Programming power supply
P30 to P37:	Port 3	VROUTO:	Output of regulator
P60 to P62:	Port 6	Vss:	Ground
P80 to P87:	Port 8	X1, X2:	Crystal (main system clock)
RESET:	Reset	XT1, XT2:	Crystal (subsystem clock)

* 1.5 78K/0S Series Lineup



Remark VFD (Vacuum Fluorescent Display) is referred to as FIP[™] (Fluorescent Indicator Panel) in some documents, but the functions of the two are the same.

The major functional differences among the subseries are listed below.

	Function	ROM	Timer		8-Bit 10-Bit)-Bit Serial	I/O	VDD	Remarks		
		Capacity	8-Bit	16-Bit	Watch	WDT	A/D	A/D	Interface		MIN.	
Subseries Name											Value	
Small-scale	μPD789046	16 KB	1 ch	1 ch	1 ch	1 ch	-	-	1 ch	34	1.8 V	-
package, general-	μPD789026	4 to 16 KB			-				(UART: 1 ch)			
purpose	μPD789088	16 to 32 KB	3 ch							24		
applications	μPD789074	2 to 8 KB	1 ch							14	-	
	μPD789062	4 KB	2 ch	-					-			RC oscillation version
	μPD789052											_
Small-scale	μPD789177	16 to 24 KB	3 ch	1 ch	1 ch	1 ch	-	8 ch	1 ch	31	1.8 V	_
package,	μPD789167						8 ch	-	(UART: 1 ch)			
general- purpose	μPD789134A	2 to 8 KB	1 ch		-		-	4 ch		20		RC oscillation
applications	μPD789124A						4 ch	-				version
and A/D	μPD789114A						-	4 ch				-
converter	μPD789104A						4 ch	-				
LCD drive	μPD789835B	24 to 60 KB	6 ch	-	1 ch	1 ch	3 ch	-	1 ch	37	_{Note} 1.8 V	Dot LCD
	μPD789830	24 KB	1 ch	1 ch			-		(UART: 1 ch)	30	2.7 V	supported
	μPD789489	32 to 48 KB	3 ch					8 ch	2 ch	45	1.8 V	_
	μPD789479	24 to 48 KB					8 ch	-	(UART: 1 ch)			
	μPD789417A	12 to 24 KB		-			_	7 ch	1 ch (UART: 1 ch)	43 30	1	
	μPD789407A						7 ch	_				
	μPD789456	12 to 16 KB	2 ch				_	6 ch				
	μPD789446						6 ch	-				
	μPD789436						-	6 ch		40		
	μPD789426						6 ch	-				
	μPD789316	8 to 16 KB					_		2 ch (UART: 1 ch)	23		RC oscillation version
	μPD789306											_
	μPD789467	4 to 24 KB		-			1 ch		_	18]	
	μPD789327						_		1 ch	21		

Series for general-purpose applications and LCD drive

Note Flash memory version: 3.0 V

Series	for	ASSP
--------	-----	------

Function Subseries Name		ROM		Tir	ner		8-Bit	10-Bit	Serial	I/O	VDD	Remarks
		Capacity	8-Bit	16-Bit	Watch	WDT	A/D	A/D	Interface		MIN. Value	
USB	μPD789800	8 KB	2 ch	-	-	1 ch	-	-	2 ch (USB: 1 ch)	31	4.0 V	_
Inverter control	μPD789842	8 to 16 KB	3 ch	Note 1	1 ch	1 ch	8 ch	-	1 ch (UART: 1 ch)	30	4.0 V	-
On-chip bus	μPD789852	24 to 32 KB	3 ch	1 ch	-	1 ch	-	8 ch	3 ch (UART: 2 ch)	31	4.0 V	-
controller	μPD789850A	16 KB	1 ch				4 ch	_	2 ch (UART: 1 ch)	18		
Keyless entry	μPD789861	4 KB	2 ch	_	_	1 ch	_	_	_	14	1.8 V	RC oscillation version, on-chip EEPROM
	μPD789860	10.10	4 - 1-	0					1 ch	22		On-chip EEPROM
	μPD789862	16 KB	1 ch	2 ch					1 cn (UART: 1 ch)	22		
Sensor	μPD789864	4 KB	1 ch	Note 2	-	1 ch	-	4 ch	-	5	1.9 V	On-chip EEPROM
	μΡD789863											RC oscillation version, on-chip EEPROM
VFD drive	μPD789871	4 to 8 KB	3 ch	-	1 ch	1 ch	-	-	1 ch	33	2.7 V	-
Meter control	μPD789881	16 KB	2 ch	1 ch	_	1 ch	-	-	1 ch (UART: 1 ch)	28	Note 3 2.7 V	-


Notes 1. 10-bit timer: 1 channel

2. 12-bit timer: 1 channel

3. Flash memory version: 3.0 V

1.6 Block Diagram

*



Note The A/D converter is provided with the μ PD78983xB, 78983xA, and 78F9835 only. It is not provided with the μ PD78983x.

Remarks 1. The internal ROM and RAM capacities vary depending on the product.

2. The parenthesized values apply to μ PD78F9835.

1.7 Overview of Functions

*	Item		μΡD789832 μΡD789832A μΡD789832B	μΡD789833 μΡD789833A μΡD789833B	μΡD789834 μΡD789834A μΡD789834B	μΡD789835 μΡD789835A μΡD789835B	μPD78F9835				
ľ	Internal memory	ROM	Mask ROM	Mask ROM							
			24 KB								
	-	High-speed RAM	1024 bytes								
		Low-speed RAM	1216 bytes								
		LCD display RAM	288 bytes × 2								
	Minimum instruction	Ceramic/crystal oscillation	0.4 μ s/1.6 μ s (@ 5.0 MHz operation with main system clock)								
	execution time	RC oscillation	1.0 <i>µ</i> s/4.0 <i>µ</i> s (@	2.0 MHz operation	n with main system	n clock)					
			122 µs (@ 32.76	8 kHz operation w	ith subsystem cloc	k)					
	General-purpose	registers	8 bits × 8 registe	rs							
	Instruction set		16-bit operationBit manipulation (set, reset, test)								
	I/O ports		Total: 37 • CMOS I/O: 26 • CMOS input: 11 • 8-bit timer: 6 channels • Watch timer: 1 channel • Watchdog timer: 1 channel								
	Timers										
*	Sound generator		Volume: 10 leve	els, scale: 3 octave	S						
*	A/D converter		μPD78983xB, 78983xA, 78F9835: 8-bit resolution × 3 channels μPD78983x: None								
Ī	Serial interface		Switchable betw	een UART and 3-v	vire serial I/O mod	es: 1 channel					
	LCD controller/dri	ver	 4 display modes selectable (48 × 48, 64 × 32, 80 × 16, 80 × 8) 1/5 bias 								
	Multiplier		8 bits \times 8 bits = 16 bits								
	SWAP		Higher and lower 4 bits of an 8-bit register can be swapped.Internal: 15, External: 5								
	Vectored interrup	t Maskable									
sources Non-maskable Internal: 1											
	Power supply volt	age (VDD)	1.8 to 3.6 V				3.0 to 3.6 V				
	Operating ambier	nt temperature	$T_{A} = -40 \text{ to } +85^{\circ}\text{C}$								
	Package		144-pin plastic L	QFP (fine pitch) (2	20 × 20)						

An outline of the timer is shown below.

		8-Bit Timer/Event Counter 80	8-Bit Timer 81	8-Bit Timer 82	8-Bit Timer 30	8-Bit Timer 40	8-Bit Remote Control Timer 50	Watch Timer	Watchdog Timer
Operation	Interval timer	1 channel	1 channel	1 channel	1 channel	1 channel	1 channel	1 channel ^{Note 1}	1 channel ^{Note 2}
mode	External event counter	1 channel	-	-	-	-	-	-	-
Function	Timer outputs	-	-	1 output	-	1 output	-	-	-
	Square-wave outputs	-	-	1 output	-	1 output	-	-	-
	Capture	-	-	-	-	-	-	-	-
	Interrupt sources	1	1	1	1	1	3	2	2

Notes 1. The watch timer can perform both watch timer and interval timer functions at the same time.

2. The watchdog timer has the watchdog timer and interval timer functions. However, use the watchdog timer by selecting either the watchdog timer function or interval timer function.

* 1.8 Differences Between μ PD78983x, μ PD78983xA, and μ PD78983xB

The μ PD78983x, μ PD78983xA, and μ PD78983xB refer to the following products.

μPD78983x......μPD789832, 789833, 789834, 789835 μPD78983xA......μPD789832A, 789833A, 789834A, 789835A ((A) products) μPD78983xB......μPD789832B, 789833B, 789834B, 789835B ((B) products)

The differences between the μ PD78983x, μ PD78983xA, and μ PD78983xB are shown in Table 1-1.

Item	μPD78983x	μPD78983xA	<i>μ</i> PD78983xB
ROM	Mask ROM	Mask ROM	Mask ROM
A/D converter	None	Provided	Provided
Others	_	_	Enhanced ESD countermeasure

Table 1-1. Differences Between µPD78983x, µPD78983xA, and µPD78983xB

Remark For differences with the flash version (μPD78F9835), see **Table 20-1 Differences Between** μ**PD78F9835 and Mask ROM Versions**.

CHAPTER 2 PIN FUNCTIONS

2.1 List of Pin Functions

(1) Port pins

Pin Name	I/O	Function	After Reset	Alternate Function
P00 to P07	I/O	Port 0. 8-bit I/O port. Input/output can be specified in 1-bit units. When used as an input port, use of an on-chip pull-up resistor can be specified by pull-up resistor option register 0 (PU0).	Input	KR00 to KR07
P10, P11	I/O	Port 1. 2-bit I/O port. Input/output can be specified in 1-bit units. When used as an input port, use of an on-chip pull-up resistor can be specified by pull-up resistor option register 0 (PU0).	Input	-
P20	I/O	Port 2.	Input	SCK10
P21		8-bit I/O port.		TxD00/SO10
P22		Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by pull-up		RxD00/SI10
P23		resistor option register B2 (PUB2).		INTP0/TI80
P24				INTP1
P25				TO82
P26				RIN
P27				TO40
P30 to P37	I/O	Port 3. 8-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by pull-up resistor option register B3 (PUB3).	Input	SG0 to SG7
P60 to P62	Input	Port 6. 3-bit input port.	Input	ANI0 to ANI2
P80 to P87	Input	Port 8. 8-bit input-only port when used as a general-purpose port. Output-only pins when used for alternate function (LCD display).	Output	LCD88 to LCD95

(2) Non-port pins

Pin Name	I/O	Function	After Reset	Alternate Function
INTP0	Input	External interrupt input for which the valid edge (rising edge,	Input	P23/TI80
INTP1		falling edge, or both rising and falling edges) can be specified		P24
KR00 to KR07	Input	Key return signal detection	Input	P00 to P07
SI10	Input	Serial interface serial data input	Input	P22/RxD00
SO10	Output	Serial interface serial data output	Input	P21/TxD00
SCK10	I/O	Serial interface serial clock input/output	Input	P20
RxD00	Input	Serial data input for asynchronous serial interface	Input	P22/SI10
TxD00	Output	Serial data output for asynchronous serial interface	Input	P21/SO10
TI80	Input	External count clock input to 8-bit timer/event counter 80	Input	P23/INTP0
TO82	Output	8-bit timer 82 output	Input	P25
RIN	Input	Input to 8-bit remote control timer 50	Input	P26
TO40	Output	8-bit timer 40 output	Input	P27
SG0 to SG7	Output	Frequency output for sound generator	Input	P30 to P37
ANI0 to ANI2	Input	A/D converter analog input	Input	P60 to P62
LCD0 to LCD87	Output	Segment/common signal output	Output	_
LCD88 to LCD95				P80 to P87
VLC0 to VLC4	-	LCD drive voltage	-	_
CAP0 to CAP3	-	Connection pin for LCD drive capacitor	-	_
V ROUT0	-	Regulator output for subsystem clock oscillation. Connect to Vss via a 0.1 μ F capacitor.	_	_
SEL	Input	Input to switch ceramic/crystal oscillation or RC oscillation. Connect to Vss when using ceramic/crystal oscillation, and connect to Vbb when using RC oscillation.	-	_
X1	Input	Connecting ceramic/crystal resonator for main system clock	-	-
X2	_	oscillation	_	-
CL1	Input	Connecting resistor (R) and capacitor (C) for main system clock	-	-
CL2	_	oscillation	_	-
XT1	Input	Connecting crystal resonator for subsystem clock oscillation	-	-
XT2	_		_	_
RESET	Input	System reset input	Input	-
Vdd	-	Positive power supply for ports	-	-
Vss	-	Ground potential	-	-
IC	_	Internally connected. Connect directly to Vss.	-	-
Vpp	_	Sets flash memory programming mode. Applies high voltage when a program is written or verified.	_	-

2.2 Description of Pin Functions

2.2.1 P00 to P07 (Port 0)

These pins constitute an 8-bit I/O port. In addition, these pins enable key return signal detection. Port 0 can be specified in the following operation modes in 1-bit units.

(1) Port mode

These pins constitute an 8-bit I/O port and can be set in the input or output port mode in 1-bit units by port mode register 0 (PM0). When used as an input port, use of an on-chip pull-up resistor can be specified by pull-up resistor option register 0 (PU0) in port units.

(2) Control mode

In this mode, P00 to P07 function as key return signal detection pins ($\overline{\text{KR00}}$ to $\overline{\text{KR07}}$).

2.2.2 P10, P11 (Port 1)

These pins constitute a 2-bit I/O port and can be set in the input or output port mode in 1-bit units by port mode register 1 (PM1). When used as an input port, use of an on-chip pull-up resistor can be specified by pull-up resistor option register 0 (PU0) in port units.

2.2.3 P20 to P27 (Port 2)

These pins constitute an 8-bit I/O port. In addition, these pins enable serial interface data I/O, clock I/O, external interrupt input, and timer I/O.

Port 2 can be specified in the following operation modes in 1-bit units.

(1) Port mode

In this mode, P20 to P27 function as an 8-bit I/O port. Port 2 can be set in the input or output port mode in 1bit units by port mode register 2 (PM2). Use of an on-chip pull-up resistor can be specified by pull-up resistor option register B2 (PUB2).

(2) Control mode

In this mode, P20 to P27 function as the serial interface data I/O, clock I/O, external interrupt input, and timer I/O.

(a) SI10, SO10

These are the serial data I/O pins of the serial interface.

(b) **SCK10**

This is the serial clock I/O pin of the serial interface.

(c) RxD00, TxD00

These are the serial data I/O pins of the asynchronous serial interface.

(d) TI80

This is the external clock input pin for 8-bit timer/event counter 80.

(e) TO40, TO82

These are the output pins of the 8-bit timer.

(f) RIN

This is the input pin for 8-bit remote control timer 50.

(g) INTP0, INTP1

These are the external interrupt input pins for which valid edges (rising edge, falling edge, or both rising and falling edges) can be specified.

Caution When using P20 to P27 as serial interface pins, the I/O mode and output latch must be set according to the functions to be used. For the details of the setting, see Table 13-2 Settings of Serial Interface Operating Mode.

2.2.4 P30 to P37 (Port 3)

These pins constitute an 8-bit I/O port. In addition, they also function as frequency output for sound generator. Port 3 can be specified in the following operation mode by P3 function register (PF3).

(1) Port mode

In this mode, port 3 functions as an 8-bit I/O port. Port 3 can be set in the input or output port mode in 1-bit units by port mode register 3 (PM3). Use of an on-chip pull-up resistor can be specified by pull-up resistor option register B3 (PUB3) in 1-bit units.

(2) Control mode

In this mode, the pins function as frequency output for sound generator (SG0 to SG7).

2.2.5 P60 to P62 (Port 6)

These pins constitute a 3-bit input-only port. In addition, they also function as A/D converter input.

(1) Port mode

In this mode, port 6 functions as a 3-bit input-only port.

(2) Control mode

In this mode, the pins of port 6 function as A/D converter analog inputs (ANI0 to ANI2).

2.2.6 P80 to P87 (Port 8)

These pins constitute an 8-bit input port. In addition, they also function as LCD controller/driver segment signal output.

Port 8 can be specified in the following operation mode in 8-bit units by LCD display mode register 20 (LCDM20).

(1) Control mode

In this mode, the pins function as LCD controller/driver segment/common signal output (LCD88 to LCD95).

(2) Port mode

In this mode, port 8 functions as an 8-bit input port.

2.2.7 LCD0 to LCD87

These pins are segment/common signal output pins for the LCD controller/driver.

2.2.8 CAP0 to CAP3

These pins are the capacitor output pins used to drive the LCD. Connect a 0.47 μ F capacitor.

2.2.9 VROUTO

This pin is the regulator output pin for subsystem clock oscillation. Connect to Vss via a 0.1 μ F capacitor.

2.2.10 VLC0 to VLC4

These pins are the power supply voltage pins used to drive the LCD. Connect a 0.47 μ F capacitor.

2.2.11 RESET

This pin inputs an active-low system reset signal.

2.2.12 SEL

This pin is the input pin for switching between ceramic/crystal oscillation and RC oscillation. Connect to Vss when using ceramic/crystal oscillation, and connect to Vbb when using RC oscillation.

2.2.13 X1, X2

These pins are used to connect a crystal resonator for main system clock oscillation when ceramic/crystal oscillation is selected.

To supply an external clock, input the clock to X1 and input the inverted signal to X2.

2.2.14 CL1, CL2

These pins are used to connect a resistor (R) and a capacitor (C) for main system clock oscillation when RC oscillation is selected.

To supply an external clock, input the clock to CL1 and input the inverted signal to CL2.

2.2.15 XT1, XT2

These pins are used to connect a crystal resonator for subsystem clock oscillation. To supply an external clock, input the clock to XT1 and input the inverted signal to XT2.

2.2.16 VDD

This is the positive power supply pin.

2.2.17 Vss

This is the ground pin.

2.2.18 VPP (µPD78F9835 only)

A high voltage should be applied to this pin when the flash memory programming mode is set and when the program is written or verified.

Perform either of the following.


- Independently connect a 10 k Ω pull-down resistor to VPP.
- Use the jumper on the board to connect VPP directly to the dedicated flash programmer or Vss, in programming mode or normal operation mode, respectively.

If the wiring between the VPP and Vss pins is long or if external noise is superimposed on the VPP pin, the user program may not run correctly.

2.2.19 IC (mask ROM version only)

The IC (Internally Connected) pin is used to set the mask ROM versions (uPD789832, 789833, 789834, 789835, 789832A, 789833A, 789834A, 789835A, 789832B, 789833B, 789834B, and 789835B) in the test mode before shipment. In the normal operation mode, connect this pin directly to the Vss pin with as short a wiring length as possible.

If a potential difference is generated between the IC pin and Vss pin due to a long wiring length, or an external noise superimposed on the IC pin, the user program may not run correctly.




Connect the IC pin directly to the Vss pin.


2.3 Pin I/O Circuits and Recommended Connection of Unused Pins

The I/O circuit type of each pin and recommended connection of unused pins are shown in Table 2-1. For the I/O circuit configuration of each type, see **Figure 2-1**.

Pin Name	I/O Circuit Type	I/O	Recommended Connection of Unused Pins
P00/KR00 to P07/KR07	5-A	I/O	Input: Independently connect to VDD or VSS via a resistor.
P10, P11			Output: Leave open.
P20/SCK10	8-A		
P21/TxD00/SO10	5-A		
P22/RxD00/SI10	8-A		
P23/INTP0/TI80			
P24/INTP1			
P25/TO82	5-A		
P26/RIN	8-A		
P27/TO40	5-AA		
P30/SG0, P34/SG4	5-AB		
P31/SG1 to P33/SG3, P35/SG5 to P37/SG7	5-A		
P60/ANI0 to P62/ANI2	9-C	Input	Connect directly to VDD or Vss.
P80/LCD88 to P87/LCD95	17-J	I/O	Input: Independently connect to VDD or Vss via a resistor. Output: Leave open.
LCD0 to LCD87	17-K	Output	Leave open.
SEL	2	Input	-
XT1	_		Connect to Vss.
XT2	_	-	Leave open.
RESET	2	Input	-
IC (mask ROM version)	_	-	Connect directly to Vss.
V _{PP} (<i>µ</i> PD78F9835)			Independently connect a 10 $k\Omega$ pull-down resistor to V_{PP} or connect directly to Vss.

Table 2-1. Types of Pin I/O Circuits and Recommended Connection of Unused Pins









Figure 2-1. Pin I/O Circuits (2/2)

CHAPTER 3 CPU ARCHITECTURE

3.1 Memory Space

The μ PD789835, 789835A, 789835B Subseries can access 64 KB of memory space. Figures 3-1 to 3-5 show the memory maps.








Figure 3-2. Memory Map (*µ*PD789833, 789833A, 789833B)




Figure 3-3. Memory Map (µPD789834, 789834A, 789834B)




Figure 3-4. Memory Map (µPD789835, 789835A, 789835B)




Figure 3-5. Memory Map (µPD78F9835)

3.1.1 Internal program memory space

The internal program memory space stores programs and table data. This space is usually addressed by the program counter (PC).

The μ PD789835, 789835A, 789835B Subseries provide internal ROM (or flash memory) with the following capacity for each product.

Part Number	Internal ROM					
	Structure	Capacity				
μPD789832, 789832A, 789832B	Mask ROM	24576×8 bits				
μPD789833, 789833A, 789833B		32768×8 bits				
μPD789834, 789834A, 789834B		49152×8 bits				
μPD789835, 789835A, 789835B		61440×8 bits				
μPD78F9835	Flash memory	61440×8 bits				

Table 3-1. Internal ROM Capacity

The following areas are allocated to the internal program memory space.

(1) Vector table area

The 44-byte area of addresses 0000H to 002BH is reserved as a vector table area. This area stores program start addresses to be used when branching by the $\overrightarrow{\text{RESET}}$ input or an interrupt request generation. Of a 16-bit program address, the lower 8 bits are stored in an even address, and the higher 8 bits are stored in an odd address.

Vector Table Address	Interrupt Request	Vector Table Address	Interrupt Request
0000H	RESET input	0018H	INTWT
0 0 0 4 H	INTWDT1	001AH	INTWTI
0006H	INTP0	001CH	INTTM80
0008H	INTP1	0 0 1 EH	INTTM81
0 0 0 A H	INTCSI10	0020H	INTTM82
000CH	INTSER00	0022H	INTTM30
0 0 0 E H	INTSR00	0024H	INTTM40
0010H	INTST00	0026H	INTTMSG0
0012H	INTTM50	0 0 2 8 H	INTAD
0014H	INTTM51	0 0 2 A H	INTKR00
0016H	INTTM52		

(2) CALLT instruction table area

The subroutine entry address of a 1-byte call instruction (CALLT) can be stored in the 64-byte area of addresses 0040H to 007FH.

3.1.2 Internal data memory space

The μ PD789835, 789835A, 789835B Subseries products incorporate the following RAM.

(1) Internal RAM

The µPD789835, 789835A, 789835B Subseries incorporate the following RAM.

Part Number	Capacity
μPD789832, 789832A, 789832B	2240 bytes (high-speed RAM 1024 bytes + low-speed RAM 1216 bytes)
μPD789833, 789833A, 789833B	
μPD789834, 789834A, 789834B	3264 bytes (high-speed RAM 1024 bytes + low-speed RAM 2240 bytes)
μPD789835, 789835A, 789835B	
μPD78F9835	

The internal high-speed RAM is also used as a stack.

(2) LCD display RAM

LCD display RAM is allocated in the area between F8C0H and FAFFH. The LCD display RAM can also be used as ordinary RAM.

3.1.3 Special function register (SFR) area

Special function registers (SFRs) of on-chip peripheral hardware are allocated in the area between FF00H and FFFFH (see **Table 3-4**).

3.1.4 Data memory addressing

The μ PD789835, 789835A, 789835B Subseries are provided with a variety of addressing modes to make memory manipulation as efficient as possible. At the addresses corresponding to data memory area especially, specific addressing modes that correspond to the particular function an area, such as the special function registers are available. Figures 3-6 to 3-10 show the data memory addressing modes.







Figure 3-6. Data Memory Addressing (µPD789832, 789832A, 789832B)
















Figure 3-10. Data Memory Addressing (µPD78F9835)

3.2 Processor Registers

The μ PD789835, 789835A, 789835B Subseries provide the following on-chip processor registers.

3.2.1 Control registers

The control registers contain special functions to control the program sequence statuses and stack memory. The program counter, program status word, and stack pointer are control registers.

(1) Program counter (PC)

The program counter is a 16-bit register that holds the address information of the next program to be executed.

In normal operation, the PC is automatically incremented according to the number of bytes of the instruction to be fetched. When a branch instruction is executed, immediate data or register contents are set.

RESET input sets the reset vector table values at addresses 0000H and 0001H to the program counter.

Figure 3-11. Program Counter Configuration

	15															0
PC	PC15	PC14	PC13	PC12	PC11	PC10	PC9	PC8	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0


(2) Program status word (PSW)

The program status word is an 8-bit register consisting of various flags to be set/reset by instruction execution.

The program status word contents are automatically stacked upon interrupt request generation or PUSH PSW instruction execution and are automatically restored upon execution of the RETI and POP PSW instructions.

RESET input sets PSW to 02H.

Figure 3-12. Program Status Word Configuration



(a) Interrupt enable flag (IE)

This flag controls interrupt request acknowledgment operations of the CPU.

When 0, IE is set to the interrupt disable status (DI), and interrupt requests other than non-maskable interrupt are all disabled.

When 1, IE is set to the interrupt enable status (EI). Interrupt request acknowledgment enable is controlled with an interrupt mask flag for various interrupt sources.

IE is reset (0) upon DI instruction execution or interrupt acknowledgment and is set (1) upon EI instruction execution.

(b) Zero flag (Z)

When the operation result is zero, this flag is set (1). It is reset (0) in all other cases.

(c) Auxiliary carry flag (AC)

If the operation result has a carry from bit 3 or a borrow at bit 3, this flag is set (1). It is reset (0) in all other cases.

(d) Carry flag (CY)

This flag stores overflow and underflow upon add/subtract instruction execution. It stores the shift-out value upon rotate instruction execution and functions as a bit accumulator during bit manipulation instruction execution.

(3) Stack pointer (SP)

This is a 16-bit register to hold the start address of the memory stack area. Only the internal high-speed RAM area can be set as the stack area.

Figure 3-13. Stack Pointer Configuration

	15															0
SP	SP15	SP14	SP13	SP12	SP11	SP10	SP9	SP8	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0

The SP is decremented ahead of write (save) to the stack memory and is incremented after read (restore) from the stack memory.

Each stack operation saves/restores data as shown in Figures 3-14 and 3-15.

Caution Since **RESET** input makes the SP contents undefined, be sure to initialize the SP before instruction execution.





Figure 3-14. Data to Be Saved to Stack Memory

Figure 3-15. Data to Be Restored from Stack Memory



3.2.2 General-purpose registers

The general-purpose registers consist of eight 8-bit registers (X, A, C, B, E, D, L, and H).

Each register can be used as an 8-bit register, or two 8-bit registers in pairs can be used as a 16-bit register (AX, BC, DE, and HL).

General-purpose registers can be described in terms of function names (X, A, C, B, E, D, L, H, AX, BC, DE, or HL) or absolute names (R0 to R7 and RP0 to RP3).

Figure 3-16. General-Purpose Register Configuration

16-bit processing		8-bit processing
RP3		R7
nr J		R6
DDO		R5
RP2		R4
		R3
RP1		R2
DDo		R1
RP0		R0
15 ()	7 0

(a) Absolute names

(b) Function names

16-bit processing		8-bit processing
HL		н
TIL .		L
DE		D
DE		E
20		В
BC		С
AX		A
		х
15 ()	7 0

3.2.3 Special function registers (SFRs)

Unlike a general-purpose register, each special function register has a special function.

The special function registers are allocated in the 256-byte area of FF00H to FFFFH.

Special function registers can be manipulated, like general-purpose registers, by operation, transfer, and bit manipulation instructions. The manipulatable bit units (1, 8, and 16) differ depending on the special function register type.

The manipulatable bits can be specified as follows.

• 1-bit manipulation

Describes a symbol reserved by the assembler for the 1-bit manipulation instruction operand (sfr.bit). This manipulation can also be specified with an address.

• 8-bit manipulation

Describes a symbol reserved by the assembler for the 8-bit manipulation instruction operand (sfr). This manipulation can also be specified with an address.

• 16-bit manipulation

Describes a symbol reserved by the assembler for the 16-bit manipulation instruction operand. When addressing an address, describe an even address.

Table 3-4 lists the special function registers. The meanings of the symbols in this table are as follows:

Symbol

Indicates the addresses of the implemented special function registers. The symbols shown in this column are the reserved words of the assembler, and are defined as an sfr variable by #pragma sfr directive in the C compiler. Therefore, these symbols can be used as instruction operands if an assembler or integrated debugger is used.

• R/W

Indicates whether the special function register in question can be read or written.

R/W: Read/write

R: Read only

W: Write only

• Bit unit for manipulation Indicates the bit units (1, 8, 16) in which the special function register in question can be manipulated.

After reset

Indicates the status of the special function register when the RESET signal is input.

Address	Address Special Function Register (SFR) Name Sy		Symbol R/W		Bit Unit	After Reset			
					1 Bit	8 Bits	16 Bits	1	
FF00H	Port 0	P0		R/W	\checkmark	\checkmark	-	00H	
FF01H	Port 1	P1			\checkmark	\checkmark	-	-	
FF02H	Port 2	P2			\checkmark	\checkmark	-	-	
FF03H	Port 3	P3			\checkmark	\checkmark	-	-	
FF06H	Port 6	P6		R	\checkmark	\checkmark	-	Undefined	
FF08H	Port 8	P8			\checkmark	\checkmark	-		
FF11H	A/D conversion result register	ADCR			-	\checkmark	-		
FF14H	16-bit multiplication result store register 0	MUL0 ^{Note 1}	MULOL		-	\checkmark	$\sqrt{Note 2}$		
FF15H			MULOH		-	\checkmark			
FF20H	Port mode register 0	PM0		R/W	\checkmark	\checkmark	-	FFH	
FF21H	Port mode register 1	PM1			\checkmark	\checkmark	-		
FF22H	Port mode register 2	PM2			\checkmark	\checkmark	-		
FF23H	Port mode register 3	PM3			\checkmark	\checkmark	-		
FF32H	Pull-up resistor option register B2	PUB2			\checkmark	\checkmark	-	00H	
FF33H	Pull-up resistor option register B3	PUB3			\checkmark	\checkmark	-		
FF42H	Watchdog timer clock selection register	WDCS			-	\checkmark	-		
FF4AH	Watch timer mode control register	WTM			\checkmark	\checkmark	-	-	
FF4BH	Watchdog timer mode register	WDTM			\checkmark	\checkmark	-	-	
FF53H	P3 function register	PF3			\checkmark	\checkmark	-		
FF54H	Remote control timer control register 50	TMC50			\checkmark	\checkmark	-		
FF55H	Remote control timer capture register 50	CP50		R	-	\checkmark	-	-	
FF56H	Remote control timer capture register 51	CP51			-	\checkmark	-	-	
FF57H	8-bit compare register 80	CR80		W	-	\checkmark	-	Undefined	
FF58H	8-bit timer counter 80	TM80		R	-	\checkmark	-	00H	
FF59H	8-bit timer mode control register 80	TMC80		R/W	\checkmark	\checkmark	-	-	
FF5AH	8-bit compare register 81	CR81		W	-	\checkmark	-	Undefined	
FF5BH	8-bit timer counter 81	TM81		R	-	\checkmark	-	00H	
FF5CH	8-bit timer mode control register 81	TMC81		R/W	\checkmark	\checkmark	-		
FF5DH	8-bit compare register 82	CR82		W	-	\checkmark	-	Undefined	
FF5EH	8-bit timer counter 82	TM82		R	-	\checkmark	-	00H	
FF5FH	8-bit timer mode control register 82	TMC82		R/W	\checkmark	\checkmark	-		
FF60H	8-bit compare register 30	CR30	CR30		-	\checkmark	-	Undefined	
FF61H	8-bit timer counter 30	TM30	ТМ30		-	\checkmark	-	00H	
FF62H	8-bit timer mode control register 30	TMC30		R/W	\checkmark	\checkmark	-		
FF63H	8-bit compare register 40	CR40		W	_	\checkmark	-	Undefined	
FF64H	8-bit H width compare register 40	CRH40			_	\checkmark	_]	

Table 3-4. Special Function Registers (1/2)

Notes 1. This symbol is for 16-bit access only.

2. 16-bit access is enabled for short direct addressing only.

Address	Special Function Register (SFR) Name	Symbol	R/W	W Bit Units for Manipulation		pulation	After Reset	
				1 Bit	8 Bits	16 Bits		
FF65H	8-bit timer counter 40	TM40	R	1	\checkmark	_	00H	
FF66H	8-bit timer mode control register 40	TMC40	R/W	\checkmark	\checkmark	√ <u> </u>		
FF67H	Carrier generator output control register 40	TCA40	W	_ √ _		-	Undefined	
FF68H	8-bit compare register SG0	CRSG0		_	\checkmark	-		
FF6AH	8-bit timer counter SG0	TMSG0	R	_	\checkmark	-	00H	
FF6BH	8-bit timer mode control register SG0	TMCSG0	R/W	\checkmark	\checkmark	-		
FF6CH	Carrier generator output control register SG0	TCASG0	W	-	\checkmark	_		
FF6DH	Sound generator frequency setting register 00	SGFC00	R/W	-	\checkmark	_]	
FF72H	Serial operation mode register 10	CSIM10		\checkmark	\checkmark	_		
FF74H	Transmission/reception shift register 10	SIO10	W	-	\checkmark	_	Undefined	
			R	-		-	00H	
FF80H	A/D converter mode register	ADM	R/W	\checkmark	\checkmark	_]	
FF84H	A/D input selection register	ADS		\checkmark	\checkmark	-		
FFA0H	Asynchronous serial interface mode register 00	ASIM00		\checkmark	\checkmark	-		
FFA1H	Baud rate generator control register 00	BRGC00		-	\checkmark	_		
FFA2H	Transmit shift register 00	TXS00	W	_	\checkmark	_	Undefined	
	Receive buffer register 00	RXB00	R	-		-	FFH	
FFA3H	Asynchronous serial interface status register 00	ASIS00		\checkmark		-	00H	
FFABH	Swapping function register 0	SWP0 ^{Note}	W	-		_	Undefined	
			R	-		-	00H	
FFAFH	Power supply control register 0	PSC0	R/W	\checkmark		-		
FFB0H	LCD20 display mode register	LCDM20		\checkmark		-		
FFB2H	LCD20 clock control register	LCDC20		_	\checkmark	_		
FFB3H	LCD boost voltage level setting register 00	VLCD00		-		-		
FFD0H	Multiplication data register A0	MRA0	W	_	\checkmark	_	Undefined	
FFD1H	Multiplication data register B0	MRB0		-		-		
FFD2H	Multiplier control register 0	MULC0	R/W	\checkmark		-	00H	
FFE0H	Interrupt request flag register 0	IF0		\checkmark	\checkmark	_		
FFE1H	Interrupt request flag register 1	IF1		\checkmark		_		
FFE2H	Interrupt request flag register 2	IF2		\checkmark	\checkmark	-		
FFE4H	Interrupt mask flag register 0	MK0		\checkmark		-	FFH	
FFE5H	Interrupt mask flag register 1	MK1		\checkmark		-		
FFE6H	Interrupt mask flag register 2	MK2		\checkmark		_		
FFECH	External interrupt mode register 0	INTMO		-		-	00H	
FFF0H	Suboscillation mode register	SCKM		\checkmark		-		
FFF2H	Subclock control register	CSS		\checkmark		-		
FFF5H	Key return mode register 00	KRM00		\checkmark		-	1	
FFF7H	Pull-up resistor option register 0	PU0		\checkmark		-	1	
FFFAH	Oscillation stabilization time selection register	OSTS		_		-	04H	
FFFBH	Processor clock control register	PCC		\checkmark		-	02H	

Table 3-4. Special Function Registers (2/2)

 \star

Note The initial value in read mode differs from that in write mode. For details, see CHAPTER 16 SWAPPING (SWAP).

3.3 Instruction Address Addressing

An instruction address is determined by the program counter (PC) contents. The PC contents are normally incremented (+1 for each byte) automatically according to the number of bytes of an instruction to be fetched each time another instruction is executed. When a branch instruction is executed, the branch destination information is set to the PC and branched by the following addressing (for details of each instruction, refer to **78K/0S Series Instructions User's Manual (U11047E)**).


3.3.1 Relative addressing

[Function]

The value obtained by adding 8-bit immediate data (displacement value: jdisp8) of an instruction code to the start address of the following instruction is transferred to the program counter (PC) and branched. The displacement value is treated as signed two's complement data (-128 to +127) and bit 7 becomes a sign bit. This means that information is relatively branched to a location between -128 and +127, from the start address of the next instruction when relative addressing is used.

This function is carried out when the BR \$addr16 instruction or a conditional branch instruction is executed.

[Illustration]



When S = 0, α indicates all bits 0. When S = 1, α indicates all bits 1.


3.3.2 Immediate addressing

[Function]

Immediate data in the instruction word is transferred to the program counter (PC) and branched. This function is carried out when the CALL !addr16 or BR !addr16 instruction is executed. CALL !addr16 and BR !addr16 instructions can be branched to any location in the memory space.

[Illustration]

In case of CALL !addr16 and BR !addr16 instructions




3.3.3 Table indirect addressing

[Function]

Table contents (branch destination address) of the particular location to be addressed by the lower 5-bit immediate data of an instruction code from bit 1 to bit 5 are transferred to the program counter (PC) and branched.

This function is carried out when the CALLT [addr5] instruction is executed. The instruction enables a branch to any location in the memory space by referring to the addresses stored in the memory table at 40H to 7FH.

[Illustration]




3.3.4 Register addressing

[Function]

The register pair (AX) contents to be specified with an instruction word are transferred to the program counter (PC) and branched.

This function is carried out when the BR AX instruction is executed.

[Illustration]



3.4 Operand Address Addressing

The following various methods are available to specify the register and memory (addressing) which undergo manipulation during instruction execution.

3.4.1 Direct addressing

[Function]


The memory indicated with immediate data in an instruction word is directly addressed.

[Operand format]


Identifier	Description
addr16	Label or 16-bit immediate data

[Description example]

MOV A, !FE00H; When setting !addr16 to FE00H



[Illustration]



3.4.2 Short direct addressing

[Function]

The memory to be manipulated in the fixed space is directly addressed with 8-bit data in an instruction word.

The fixed space is the 256-byte space FE20H to FF1FH where the addressing is applied. Internal high-speed RAM and special function registers (SFRs) are mapped at FE20H to FEFFH and FF00H to FF1FH, respectively.

The SFR area (FF00H to FF1FH) where short direct addressing is applied is a part of the whole SFR area. Ports that are frequently accessed in a program and the compare register of the timer counter are mapped in this area, and these SFRs can be manipulated with a small number of bytes and clocks.


When 8-bit immediate data is at 20H to FFH, bit 8 of an effective address is cleared to 0. When it is at 00H to 1FH, bit 8 is set to 1. See **[Illustration]** below.

[Operand format]


Identifier	Description	
saddr	Label or FE20H to FF1FH immediate data	
saddrp	Label or FE20H to FF1FH immediate data (even address only)	

[Description example]

MOV FE90H, #50H; When setting saddr to FE90H and the immediate data to 50H



[Illustration]



When 8-bit immediate data is 20H to FFH, $\alpha = 0$. When 8-bit immediate data is 00H to 1FH, $\alpha = 1$.

3.4.3 Special function register (SFR) addressing

[Function]

The memory-mapped special function registers (SFRs) are addressed with 8-bit immediate data in an instruction word.

This addressing is applied to the 256-byte space FF00H to FFFFH. However, the SFRs mapped at FF00H to FF1FH can also be accessed with short direct addressing.

[Operand format]

Identifier	Description
sfr	Special function register name

8 7

1

[Description example]

15


1

1 1 1 1 1 1

Effective

address

MOV PM0, A; When selecting PM0 for sfr



SFR

0

3.4.4 Register addressing

[Function]

In the register addressing mode, general-purpose registers are accessed as operands. The general-purpose register to be accessed is specified by a register specification code or functional name in the instruction code. Register addressing is carried out when an instruction with the following operand format is executed. When an 8-bit register is specified, one of the eight registers is specified with 3 bits in the instruction code.


[Operand format]

Identifier	Description
r	X, A, C, B, E, D, L, H
rp	AX, BC, DE, HL


r and rp can be described with absolute names (R0 to R7 and RP0 to RP3) as well as function names (X, A, C, B, E, D, L, H, AX, BC, DE, and HL).

* [Description example]

MOV A, C; When selecting the C register for r



INCW DE; When selecting the DE register pair for rp



3.4.5 Register indirect addressing

[Function]

In the register indirect addressing mode, memory is manipulated according to the contents of a register pair specified as an operand. The register pair to be accessed is specified by the register pair specification code in an instruction code. This addressing can be carried out for all the memory spaces.

[Operand format]


Identifier	Description
-	[DE], [HL]

[Description example]

MOV A, [DE]; When selecting register pair [DE]

Instruction code 0 0 1 0 1 0 1 1

[Illustration]



3.4.6 Based addressing

[Function]

8-bit immediate data is added to the contents of the base register, that is, the HL register pair, and the sum is used to address the memory. Addition is performed by expanding the offset data as a positive number to 16 bits. A carry from the 16th bit is ignored. This addressing can be carried out for all the memory spaces.

[Operand format]

Identifier	Description
-	[HL+byte]

[Description example]

MOV A, [HL+10H]; When setting byte to 10H

Instruction code	0	0	1	0	1	1	0	1
	0	0	0	1	0	0	0	0

3.4.7 Stack addressing

[Function]

The stack area is indirectly addressed with the stack pointer (SP) contents.

This addressing method is automatically employed when the PUSH, POP, subroutine call, and return instructions are executed or the register is saved/restored upon generation of an interrupt request. Only the internal high-speed RAM area can be addressed using stack addressing.

[Description example]

In the case of PUSH DE


Instruction code 1 0 1 0 1 0 1 0


CHAPTER 4 PORT FUNCTIONS

4.1 Port Functions

The μ PD789835, 789835A, 789835B Subseries provide the ports shown in Figure 4-1, enabling various methods of control. Table 4-1 shows the functions of the ports.

Numerous other functions are provided that can be used in addition to the digital I/O port functions. For more information on these additional functions, see **CHAPTER 2 PIN FUNCTIONS**.





	Port Name	Pin Name	Function
	Port 0	P00 to P07	This is an I/O port for which input and output can be specified in 1-bit units. When used as an input port, on-chip pull-up resistors can be specified using pull-up resistor option register 0 (PU0).
	Port 1	P10, P11	This is an I/O port for which input and output can be specified in 1-bit units. When used as an input port, on-chip pull-up resistors can be specified using pull-up resistor option register 0 (PU0).
*	Port 2	P20 to P27	This is an I/O port for which input and output can be specified in 1-bit units. On-chip pull-up resistors can be specified using pull-up resistor option register B2 (PUB2).
*	Port 3	P30 to P37	This is an I/O port for which input and output can be specified in 1-bit units. On-chip pull-up resistors can be specified using pull-up resistor option register B3 (PUB3).
	Port 6	P60 to P62	This is an input port.
	Port 8	P80 to P87	This is an input port.

Table 4-1. Port Functions

4.2 Port Configuration

The ports include the following hardware.

Table 4-2.	Configuration of Port	
------------	------------------------------	--

Item	Configuration
Control registers	Port mode registers (PM0 to PM3) Pull-up resistor option registers (PU0, PUB2, PUB3)
Ports	Total: 37 (CMOS I/O: 26, CMOS input: 11)
Pull-up resistors	Total: 26 (software control: 26)

4.2.1 Port 0

*


This is an 8-bit I/O port with an output latch. Port 0 can be specified in the input or output mode in 1-bit units by using port mode register 0 (PM0). When the P00 to P07 pins are used as input port pins, on-chip pull-up resistors can be connected in 8-bit units by using pull-up resistor option register 0 (PU0).

This port is also used for key return input.

Port 0 is set in the input mode when the $\overline{\text{RESET}}$ signal is input.

Figure 4-2 shows a block diagram of port 0.





KRM00: Key return mode register 00


- PU0: Pull-up resistor option register 0
- PM: Port mode register
- RD: Port 0 read signal
- WR: Port 0 write signal


4.2.2 Port 1

This is a 2-bit I/O port with an output latch. Port 1 can be specified in the input or output mode in 1-bit units by using port mode register 1 (PM1). When using the P10 and P11 pins as input port pins, on-chip pull-up resistors can be connected in 2-bit units by using pull-up resistor option register 0 (PU0).

This port is set in the input mode when the RESET signal is input.

Figure 4-3 shows a block diagram of port 1.





- PU0: Pull-up resistor option register 0
- PM: Port mode register
- RD: Port 1 read signal
- WR: Port 1 write signal

4.2.3 Port 2

*

This is an 8-bit I/O port with an output latch. Port 2 can be specified in the input or output mode in 1-bit units by using port mode register 2 (PM2). On-chip pull-up resistors can be connected in 1-bit units by using pull-up resistor option register B2 (PUB2) regardless of the setting of the I/O mode.

The port is also used as a data I/O to and from the serial interface, external interrupt input, and timer I/O.

This port is set in the input mode when the RESET signal is input.

Figures 4-4 to 4-7 show block diagrams of port 2.

Caution When using the pins of port 2 as the serial interface, the I/O or output latch must be set according to the function to be used. For how to set the latches, see Table 13-2 Settings of Serial Interface Operating Mode.






Figure 4-4. Block Diagram of P20

- PUB2: Pull-up resistor option register B2
- PM: Port mode register
- RD: Port 2 read signal
- WR: Port 2 write signal



*





- PUB2: Pull-up resistor option register B2
- PM: Port mode register
- RD: Port 2 read signal
- WR: Port 2 write signal





Figure 4-6. Block Diagram of P22 to P24 and P26

- PUB2: Pull-up resistor option register B2
- PM: Port mode register

 \star

- RD: Port 2 read signal
- WR: Port 2 write signal





- PUB2: Pull-up resistor option register B2
- PM: Port mode register
- RD: Port 2 read signal
- WR: Port 2 write signal

4.2.4 Port 3

*


This is an 8-bit I/O port with an output latch. Only the bits specified for the port function by the P3 function register (PF3) can be used. Port 3 can be specified in the input or output mode in 1-bit units by using port mode register 3 (PM3). On-chip pull-up resistors can be connected in 1-bit units by using pull-up resistor option register B3 (PUB3) regardless of the setting of the I/O mode.

This port is also used as a sound generator output.

This port is set in the input mode when the RESET signal is input.

Figure 4-8 shows block diagram of port 3.

Figure 4-8. Block Diagram of P30 to P37



PF3: P3 function register

PUB3: Pull-up resistor option register B3

- PM: Port mode register
- RD: Port 3 read signal
- WR: Port 3 write signal


4.2.5 Port 6

This is a 3-bit input-only port.

This port is also used as the analog input of an A/D converter.

Figure 4-9 shows a block diagram of port 6.

Figure 4-9. Block Diagram of P60 to P62



RD: Port 6 read signal

4.2.6 Port 8


This is an 8-bit input-only port.

This port is also used for segment output. When used for segment output, P80/LCD88 to P87/LCD95 become output-only pins.

This port is set in the input mode when the $\overline{\text{RESET}}$ signal is input.

Figure 4-10 shows a block diagram of port 8.





LCDM201:	Bit 1 of the LCD20 display mode register (LCDM20)
LCDM200:	Bit 0 of the LCD20 display mode register (LCDM20)

RD: Port 8 read signal

4.3 Registers Controlling Port Function

The ports are controlled by the following two types of registers.

- Port mode registers (PM0 to PM3)
- Pull-up resistor option registers (PU0, PUB2, PUB3)

(1) Port mode registers (PM0 to PM3)

These registers are used to set port input/output in 1-bit units.

The port mode registers are independently set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets the registers to FFH.

When port pins are used as alternate-function pins, set the port mode register and output latch according to Table 4-3.

Caution As Port 2 has an alternate function as external interrupt input, when the port function output mode is specified and the output level is changed, the interrupt request flag is set. When the output mode is used, therefore, the interrupt mask flag (PMK0) should be preset to 1.

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
PM0	PM07	PM06	PM05	PM04	PM03	PM02	PM01	PM00	FF20H	FFH	R/W
-									_		
PM1	1	1	1	1	1	1	PM11	PM10	FF21H	FFH	R/W
-									_		
PM2	PM27	PM26	PM25	PM24	PM23	PM22	PM21	PM20	FF22H	FFH	R/W
-									_		
PM3	PM37	PM36	PM35	PM34	PM33	PM32	PM31	PM30	FF23H	FFH	R/W
-									1		
	PMmn				F	Pmn pin I/O	mode sele	ction			
	1					(m = 0 to	3 n = 0 to	7)			
	0	Output me	ode (output	buffer on)							

Figure 4-11. Format of Port Mode Register

1

Input mode (output buffer off)

Pin Name	Alternate Function	PM××	P××	
	Name	I/O		
P00 to P07	KR00 to KR07	Input	1	×
P23	INTP0	Input	1	×
	ТI80	Input	1	×
P24	INTP1	Input	1	×
P25	TO82	Output	0	0
P26	RIN	Input	1	×
P27	TO40	Output	0	0
P30 to P37	SG0 to SG7 ^{Note 1}	Output	×	×
P80 to P87	LCD88 to LCD95 ^{Note 2}	Output	×	×

Table 4-3. Port Mode Registers and Output Latch Settings When Using Alternate Functions

- Notes 1. These are set by the P3 function register (PF3) when used as alternate-function pins. For details of these settings, see Figure 9-5 Format of P3 Function Register.
 - These are set by the LCD20 display mode register (LCDM20) when used as alternate-function pins. For details of these settings, see Figure 14-2 Format of LCD20 Display Mode Register.
- Caution When port 2 is used as a serial interface pin, the I/O latch or output latch must be set according to its function. For the setting method, see Table 13-2 Settings of Serial Interface Operating Mode.
- **Remark** ×: don't care

PM xx: Port mode register

Pxx: Port output latch

(2) Pull-up resistor option register 0 (PU0)

Pull-up resistor option register 0 (PU0) sets whether an on-chip pull-up resistor on ports 0 and 1 is used or not in port units. On the port specified to use an on-chip pull-up resistor by PU0, the pull-up resistor can be internally used only for the bits set in the input mode. No on-chip pull-up resistors can be used for the bits set in the output mode regardless of the setting of PU0. This also applies to cases when the pins are used for alternate functions.

PU0 is set with a 1-bit or 8-bit memory manipulation instruction. RESET input clears PU0 to 00H.

Symbol	7	6	5	4	3	2	<1>	<0>	Address	After reset	R/W
PU0	0	0	0	0	0	0	PU01	PU00	FFF7H	00H	R/W

PU0m	Pm on-chip pull-up resistor selection (m = 0, 1)
0	On-chip pull-up resistor not used
1	On-chip pull-up resistor used

Caution Be sure to clear bits 2 to 7 to 0.

(3) Pull-up resistor option register B2 (PUB2)

This register is used to set whether or not to use an on-chip pull-up resistor for P20 to P27. At the pins where use of a pull-up resistor is specified by PUB2, an on-chip pull-up resistor can be used regardless of the * setting of the I/O mode. This also applies to cases when the pins are used for alternate functions. PUB2 is set with a 1-bit or 8-bit memory manipulation instruction. RESET input clears PUB2 to 00H.

Figure 4-13. Format of Pull-Up Resistor Option Register B2

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>	Address	After reset	R/W
PUB2	PUB27	PUB26	PUB25	PUB24	PUB23	PUB22	PUB21	PUB20	FF32H	00H	R/W

PUB2n	Selection of On-chip Pull-up Resistor for P2n (n = 0 to 7)
0	On-chip pull-up resistor not connected
1	On-chip pull-up resistor connected

Caution Clear PUB2n to 0 to use P2n in the output mode or use its alternate output pin function. * Otherwise, a high level will be always output.

(4) Pull-up resistor option register B3 (PUB3)

This register is used to set whether or not to use an on-chip pull-up resistor for P30 to P37. At the pins where use of a pull-up resistor is specified by PUB3, an on-chip pull-up resistor can be used regardless of the setting of the I/O mode. This also applies to cases when the pins are used for alternate functions. PUB3 is set with a 1-bit or 8-bit memory manipulation instruction. RESET input clears PUB3 to 00H.

Figure 4-14. Format of Pull-Up Resistor Option Register B3

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>	Address	After reset	R/W
PUB3	PUB37	PUB36	PUB35	PUB34	PUB33	PUB32	PUB31	PUB30	FF33H	00H	R/W

PUB3n	Selection of On-chip Pull-up Resistor for P3n $(n = 0 \text{ to } 7)$
0	On-chip pull-up resistor not connected
1	On-chip pull-up resistor connected

Caution Clear PUB3n to 0 to use P3n in the output mode or use its alternate output pin function. * Otherwise, a high level will be always output.

*

4.4 Port Function Operation

The operation of a port differs depending on whether the port is set in the input or output mode, as described below.

4.4.1 Writing to I/O port

(1) In output mode

A value can be written to the output latch of a port by using a transfer instruction. The contents of the output latch can be output from the pins of the port.

Data once written to the output latch is retained until new data is written to the output latch.

(2) In input mode

A value can be written to the output latch by using a transfer instruction. However, the status of the port pin is not changed because the output buffer is OFF.

Data once written to the output latch is retained until new data is written to the output latch.

Caution A 1-bit memory manipulation instruction is executed to manipulate 1 bit of a port. However, this instruction accesses the port in 8-bit units. When this instruction is executed to manipulate a bit of an I/O port, therefore, the contents of the output latch of the pin that is set in the input mode and not subject to manipulation become undefined.

4.4.2 Reading from I/O port

(1) In output mode

The status of an output latch can be read by using a transfer instruction. The contents of the output latch are not changed.

(2) In input mode

The status of a pin can be read by using a transfer instruction. The contents of the output latch are not changed.

4.4.3 Arithmetic operation of I/O port

(1) In output mode

An arithmetic operation can be performed with the contents of the output latch. The result of the operation is written to the output latch. The contents of the output latch are output from the port pins. Data once written to the output latch is retained until new data is written to the output latch.

(2) In input mode

The contents of the output latch become undefined. However, the status of the pin is not changed because the output buffer is OFF.

Caution A 1-bit memory manipulation instruction is executed to manipulate 1 bit of a port. However, this instruction accesses the port in 8-bit units. When this instruction is executed to manipulate a bit of an I/O port, therefore, the contents of the output latch of the pin that is set in the input mode and not subject to manipulation become undefined.

CHAPTER 5 CLOCK GENERATOR

5.1 Clock Generator Functions

The clock generator generates the clock to be supplied to the CPU and peripheral hardware. The following three types of system clock oscillators are used.

• Main system clock (ceramic/crystal) oscillator

This circuit oscillates at 1.0 to 5.0 MHz. Oscillation can be stopped by executing the STOP instruction or setting the processor clock control register (PCC).

• Main system clock (RC) oscillator

This circuit oscillates at 0.4 to 2.0 MHz. Oscillation can be stopped by executing the STOP instruction or setting the processor clock control register (PCC).

Subsystem clock oscillator

This circuit oscillates at 32.768 kHz. Oscillation can be stopped by the suboscillation mode register (SCKM).

5.2 Clock Generator Configuration

The clock generator includes the following hardware.

Item	Configuration
Control registers	Processor clock control register (PCC) Suboscillation mode register (SCKM) Subclock control register (CSS)
Oscillators	Main system clock oscillator Subsystem clock oscillator

Table 5-1. Configuration of Clock Generator




Figure 5-1. Block Diagram of Clock Generator

Caution Connect the SEL pin to Vss when these pins are used as the X1 and X2 pins (ceramic/crystal oscillation (fx)), and to Vod when used as the CL1 and CL2 pins (RC oscillation (fcc)).

5.3 Registers Controlling Clock Generator

The clock generator is controlled by the following three registers.

- Processor clock control register (PCC)
- Suboscillation mode register (SCKM)
- Subclock control register (CSS)

(1) Processor clock control register (PCC)

PCC sets CPU clock selection and the division ratio. PCC is set with a 1-bit or 8-bit memory manipulation instruction. $\overline{\text{RESET}}$ input sets PCC to 02H.

Figure 5-2. Format of Processor Clock Control Register

Symbol	<7>	6	5	4	3	2	1	0	Address	After reset	R/W
PCC	MCC	0	0	0	0	0	PCC1	0	FFFBH	02H	R/W

MCC	Control of main system clock oscillator operation
0	Operation enabled
1	Operation disabled

CSS0	PCC1	Selection of CPU clock (fcPU) ^{Note}						
		@ fx = 5.0 MHz and fxt = 32.768 kHz operation	@ fcc = 2.0 MHz and fxt = 32.768 kHz operation					
0	0	fx (0.2 <i>µ</i> s)	fcc (0.5 μs)					
0	1	fx/2 ² (0.8 µs)	fcc/2 ² (2.0 μs)					
1	0	fxτ/2 (61 μs)						
1	1							

Note The CPU clock is selected according to a combination of the PCC and CSS flags (See 5.3 (3) Subclock control register (CSS)).

Cautions 1. Be sure to clear bits 0 and 2 to 6 to 0.

- 2. The MCC can be set only when the subsystem clock has been selected as the CPU clock.
- Remarks 1. fx: Main system clock oscillation frequency (ceramic/crystal oscillation)
 - 2. fcc: Main system clock oscillation frequency (RC oscillation)
 - 3. fxt: Subsystem clock oscillation frequency

CSS0 PCC1 Minimum instruction execution time @ fcc = 2.0 MHz and fxt = 32.768 kHz operation @ $f_x = 5.0$ MHz and $f_{xT} = 32.768$ kHz operation 0 0 0.4 *μ*s 1.0 *μ*s 0 1 1.6 *μ*s 4.0 *μ*s 1 0 122 *µ*s 1 1

The minimum instruction execution time is expressed in units of two CPU clock cycles (fcPu). The following table shows minimum instruction execution time based on each setting value.

(2) Suboscillation mode register (SCKM)

SCKM selects a feedback resistor for the subsystem clock, and controls the oscillation of the clock. SCKM is set with a 1-bit or 8-bit memory manipulation instruction. RESET input clears SCKM to 00H.

Figure 5-3. Format of Suboscillation Mode Register

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
SCKM	0	0	0	0	0	0	FRC	SCC	FFF0H	00H	R/W

FRC	Feedback resistor selection ^{Note}
0	On-chip feedback resistor used
1	On-chip feedback resistor not used

SCC	Control of subsystem clock oscillator operation
0	Operation enabled
1	Operation disabled

Note The feedback resistor is necessary to adjust the bias point of the oscillation waveform to close to the mid point of the supply voltage. Only when the subclock is not used, the current consumption in STOP mode can be further reduced by setting FRC = 1.

Caution Be sure to clear bits 2 to 7 to 0.

(3) Subclock control register (CSS)

CSS specifies whether the main system or subsystem clock oscillator is to be selected. It also specifies the CPU clock operation status.

CSS is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input clears CSS to 00H.

Figure 5-4. Format of Subclock Control Register

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
CSS	0	0	CLS	CSS0	0	0	0	0	FFF2H	00H	R/W ^{Note}

CLS	CPU clock operation status			
0	Operation based on the output of the divided main system clock			
1	Operation based on the subsystem clock			

CSS0	Selection of the main system or subsystem clock oscillator			
0	Divided output from the main system clock oscillator			
1	Output from the subsystem clock oscillator			

Note Bit 5 is read-only.

Caution Be sure to clear bits 0 to 3, 6, and 7 to 0.

5.4 System Clock Oscillators

There are two types of system clock oscillators: the main system clock oscillator and the subsystem clock oscillator.

With the μ PD789835, 789835A, 789835B Subseries, the main system clock oscillator can be switched between ceramic/crystal oscillation and RC oscillation. Switch between ceramic/crystal oscillation and RC oscillation using the SEL pin. When using ceramic/crystal oscillation, connect the SEL pin to Vss. When using RC oscillation, connect it to VDD.


*

5.4.1 Main system clock oscillator (crystal/ceramic oscillation)

This oscillator is oscillated by the crystal or ceramic resonator (5.0 MHz TYP.) connected across the X1 and X2 pins.

Figure 5-5 shows the external circuit of the main system clock oscillator.






* 5.4.2 Main system clock oscillator (RC oscillation)

This oscillator is oscillated by the resistor (R) and capacitor (C) (2.0 MHz TYP.) connected across the CL1 and CL2 pins.

Figure 5-6 shows the external circuit of the main system clock oscillator.


Figure 5-6. External Circuit of Main System Clock Oscillator (RC Oscillation)




* 5.4.3 Subsystem clock oscillator

The subsystem clock oscillator is oscillated by the crystal resonator (32.768 kHz TYP.) connected across the XT1 and XT2 pins.

Figure 5-7 shows the external circuit of the subsystem clock oscillator.





- Caution When using the main system or subsystem clock oscillator, wire as follows in the area enclosed by the broken lines in Figures 5-5 to 5-7 to avoid an adverse effect from wiring capacitance.
 - Keep the wiring length as short as possible.
 - Do not cross the wiring with the other signal lines. Do not route the wiring near a signal line through which a high fluctuating current flows.
 - Always make the ground point of the oscillator capacitor the same potential as Vss. Do not ground the capacitor to a ground pattern through which a high current flows.
 - Do not fetch signals from the oscillator.

When using the subsystem clock, particular care is required because the subsystem clock oscillator is designed as a low-amplitude circuit for reducing current consumption.

5.4.4 Example of incorrect resonator connection

Figure 5-8 shows an example of incorrect connection for ceramic/crystal oscillation and Figure 5-9 shows an example for RC oscillation.






Figure 5-8. Examples of Incorrect Connection for Ceramic/Crystal Oscillation (1/2)(a) Too long wiring(b) Crossed signal line





(d) Current flowing through ground line of oscillator (potential at points A, B, and C fluctuates)



Remark When using the subsystem clock, read X1 and X2 as XT1 and XT2, respectively, and connect a resistor to the XT2 in series.




Figure 5-8. Examples of Incorrect Connection for Ceramic/Crystal Oscillation (2/2) (e) Signal is fetched

Remark When using the subsystem clock, read X1 and X2 as XT1 and XT2, respectively, and connect a resistor to the XT2 in series.





Figure 5-9. Examples of Incorrect Connection for RC Oscillation (1/3)

Figure 5-9. Examples of Incorrect Connection for RC Oscillation (2/3)

- c) Wiring near high fluctuating current
 Main system clock
 Subsystem clock
 I (L1 CL2 Vss)
 High current
 High current
 High current
 - (d) Current flowing through ground line of oscillator (potential at points A, B, and C fluctuates)
 Main system clock
 Subsystem clock






Figure 5-9. Examples of Incorrect Connection for RC Oscillation (3/3)

5.4.5 Divider

The divider divides the output of the main system clock oscillator (fx or fcc) to generate various clocks.

5.4.6 When no subsystem clock is used

If a subsystem clock is not necessary, for example, for low-power consumption operation or clock operation, handle the XT1 and XT2 pins as follows:

XT1: Connect to Vss XT2: Leave open

In this case, however, a small current leaks via the on-chip feedback resistor in the subsystem clock oscillator when the main system clock is stopped. To avoid this, set bit 1 (FRC) of the suboscillation mode register (SCKM) so that the on-chip feedback resistor will not be used. Also in this case, handle the XT1 and XT2 pins as stated above.

5.5 Clock Generator Operation

The clock generator generates the following clocks and controls the operation modes of the CPU, such as the standby mode.

- Main system clock fx or fcc
- Subsystem clock fxT
- CPU clock fcpu
- Clock to peripheral hardware

The operation and function of the clock generator is determined by the processor clock control register (PCC), suboscillation mode register (SCKM), and subclock control register (CSS), as follows.

- (a) The low-speed mode of the main system clock is selected when the RESET signal is generated (PCC = 02H). While a low level is input to the RESET pin, oscillation of the main system clock is stopped.
- (b) Three types of minimum instruction execution times (for details, see **Figure 5-2 Format of Processor Clock Control Register**) can be selected by the PCC, SCKM, and CSS settings.
- (c) Two standby modes, STOP and HALT, can be used with the main system clock selected. In a system where no subsystem clock is used, setting bit 1 (FRC) of the SCKM so that the on-chip feedback resistor cannot be used reduces current consumption in STOP mode. In a system where a subsystem clock is used, setting SCKM bit 0 to 1 can cause the subsystem clock to stop oscillation.
- (d) CSS bit 4 (CSS0) can be used to select the subsystem clock so that low current consumption operation is used (122 μ s: at 32.768 kHz operation).
- (e) With the subsystem clock selected, it is possible to cause the main system clock to stop oscillating using bit 7 (MCC) of PCC. The HALT mode can be used, but the STOP mode cannot.
- (f) The clock pulse for the peripheral hardware is generated by dividing the frequency of the main system clock, but the subsystem clock pulse is only supplied to the 8-bit timers 81, 82, sound generator, watch timer, watchdog timer, and LCD controller/driver. The 8-bit timers 81, 82, sound generator, watch timer, watchdog timer, and LCD controller/driver can therefore keep running even during standby. The other hardware stops when the main system clock stops because it runs based on the main system clock (except for external input clock operations).

5.6 Changing Setting of System Clock and CPU Clock

5.6.1 Time required for switching between system clock and CPU clock

The CPU clock can be selected by using bit 1 (PCC1) of the processor clock control register (PCC) and bit 4 (CSS0) of the subclock control register (CSS).

Actually, the specified clock is not selected immediately after the setting of PCC has been changed, and the old clock is used for the duration of several instructions after that (see **Tables 5-2** and **5-3**).

Table 5-2. Maximu	m Time Required for S	witching CPU Clock (When	Ceramic/Crystal Oscillation Is Selected)

Set Value Before Switching		Set Value After Switching					
CSS0	PCC1	CSS0	PCC1	CSS0	PCC1	CSS0	PCC1
		0	0	0	1	1	×
0	0			4 clocks		2fx/fx⊤ clocks (306 clocks)	
	1	2 clocks				-	clocks locks)
1	×	2 clocks		2 clo	ocks		

Remarks 1. Two clocks are the minimum instruction execution time of the CPU clock before switching.

- **2.** The parenthesized values apply to operation at fx = 5.0 MHz or fxT = 32.768 kHz.
- 3. ×: don't care

Set Value Before Switching		Set Value After Switching					
CSS0	PCC1	CSS0	PCC1	CSS0	PCC1	CSS0	PCC1
		0	0	0	1	1	×
0	0			4 clocks		2fcc/fx⊤ clocks (122 clocks)	
	1	2 clocks					r clocks locks)
1	×	2 clocks		2 cl	ocks		


Remarks 1. Two clocks are the minimum instruction execution time of the CPU clock before switching.

- 2. The parenthesized values apply to operation at fcc = 2.0 MHz or fxT = 32.768 kHz.
- 3. ×: don't care

5.6.2 Switching between system clock and CPU clock

(1) When ceramic/crystal oscillation is selected

The following describes switching between the system clock and CPU clock when ceramic/crystal oscillation is selected for the main system clock.





<1> The CPU is reset when the RESET pin is made low on power application. The effect of resetting is released when the RESET pin is later made high, and the main system clock starts oscillating. At this time, the oscillation stabilization time (2¹⁵/fx) is automatically secured.

After that, the CPU starts instruction execution at the slow speed of the main system clock (1.6 μ s: at 5.0 MHz operation).

- <2> After the time required for the V_{DD} voltage to rise to the level at which the CPU can operate at high speed has elapsed, bit 1 (PCC1) of the processor clock control register (PCC) and bit 4 (CSS0) of the subclock control register (CSS) are rewritten so that high-speed operation can be selected.
- <3> A drop of the V_{DD} voltage is detected with an interrupt request signal. The clock is switched to the subsystem clock (at this moment, the subsystem clock must be in the oscillation stabilization status).
- <4> A recover of the V_{DD} voltage is detected with an interrupt request signal. Bit 7 (MCC) of PCC is cleared to 0, and then the main system clock starts oscillating. After the time required for the oscillation to stabilize has elapsed, PCC1 and CSS0 are rewritten so that high-speed operation can be selected again.
 - Caution When the main system clock is stopped and the device is operating on the subsystem clock, wait until the oscillation stabilization time has been secured by the program before switching back to the main system clock.

(2) When RC oscillation is selected

The following describes switching between the system clock and CPU clock when RC oscillation is selected for the main system clock.




Figure 5-11. Switching Between System Clock and CPU Clock (RC Oscillation)

<1> The CPU is reset when the RESET pin is made low on power application. The effect of resetting is released when the RESET pin is later made high, and the main system clock starts oscillating. At this time, the oscillation stabilization time (2⁷/fcc) is automatically secured.
After that the CPU starts instruction execution at the slow speed of the main system clock (4.0, *us*; at the slow speed of the main system clock (4.0, *us*; at the slow speed of the main system clock (4.0, *us*; at the slow speed of the main system clock (4.0, *us*; at the slow speed of the main system clock (4.0, *us*; at the slow speed of the main system clock (4.0, *us*; at the slow speed of the main system clock (4.0, *us*; at the slow speed of the main system clock (4.0, *us*; at the slow speed of the main system clock (4.0, *us*; at the slow speed of the main system clock (4.0, *us*; at the slow speed of the main system clock (4.0, *us*; at the slow speed of the main system clock (4.0, *us*; at the slow speed of the main system clock (4.0, *us*; at the slow speed of the main system clock (4.0, *us*; at the slow speed of the main system clock (4.0, *us*; at the slow speed of the main system clock (4.0, *us*; at the slow speed of the main system clock (4.0, *us*; at the slow speed spee

After that, the CPU starts instruction execution at the slow speed of the main system clock (4.0 μ s: at 2.0 MHz operation).

- <2> After the time required for the V_{DD} voltage to rise to the level at which the CPU can operate at high speed has elapsed, bit 1 (PCC1) of the processor clock control register (PCC) and bit 4 (CSS0) of the subclock control register (CSS) are rewritten so that high-speed operation can be selected.
- <3> A drop of the V_{DD} voltage is detected with an interrupt request signal. The clock is switched to the subsystem clock (at this moment, the subsystem clock must be in the oscillation stabilization status).
- <4> A recover of the V_{DD} voltage is detected with an interrupt request signal. Bit 7 (MCC) of PCC is cleared to 0, and then the main system clock starts oscillating. After the time required for the oscillation to stabilize has elapsed, PCC1 and CSS0 are rewritten so that high-speed operation can be selected again.
 - Caution When the main system clock is stopped and the device is operating on the subsystem clock, wait until the oscillation stabilization time has been secured by the program before switching back to the main system clock.

CHAPTER 6 8-BIT TIMER/EVENT COUNTERS 80 TO 82

6.1 8-Bit Timer/Event Counters 80 to 82 Functions

The 8-bit timer/event counters (timer 80, timer 81, and timer 82) have the following functions:

- Interval timers (timer 80, timer 81, and timer 82)
- External event counter (timer 80 only)
- Square wave output (timer 82 only)

The μ PD789835, 789835A, 789835B Subseries is provided with a channel (timer 80) of an 8-bit timer/event counter and two channels (timer 81 and timer 82) of an 8-bit timer. When reading the description of timer 81 and timer 82, an 8-bit timer/event counter should be read as referring to an 8-bit timer.

(1) 8-bit interval timer

When the 8-bit timer/event counter is used as an interval timer, it generates an interrupt at any time intervals set in advance.

(2) External event counter (timer 80 only)

The number of pulses of an externally input signal can be measured.

(3) Square wave output (timer 82 only)

A square wave of any frequency can be output.

6.2 8-Bit Timer/Event Counters 80 to 82 Configuration

8-bit timer/event counters 80 to 82 include the following hardware.

Item	Configuration		
Timer counters	8 bits × 3 (TM80, TM81, and TM82)		
Registers	Compare registers: 8 bits \times 3 (CR80, CR81, and CR82)		
Timer output	1 (TO82)		
Control registers	8-bit timer mode control registers 80, 81, and 82 (TMC80, TMC81, and TMC82) Port mode register 2 (PM2)		






Figure 6-1. Block Diagram of 8-Bit Timer/Event Counter 80












Figure 6-3. Block Diagram of 8-Bit Timer 82

Remark fclk: fx or fcc

(1) 8-bit compare register 8n (CR8n)

This is an 8-bit register to compare the value set to CR8n with 8-bit timer counter 8n (TM8n) count value, and if they match, generates an interrupt request (INTTM8n).

CR8n is set with an 8-bit memory manipulation instruction. The 00H to FFH values can be set. RESET input makes CR8n undefined.

Caution Be sure to stop the operation of the timer before rewriting CR8n. If CR8n is rewritten while the timer is operation-enabled, an interrupt request match signal may be generated at the time of the rewrite.

Remark n = 0 to 2

(2) 8-bit timer counter 8n (TM8n)

This is an 8-bit register to count pulses. TM8n is read with an 8-bit memory manipulation instruction. RESET input clears TM8n to 00H.

Remark n = 0 to 2

6.3 Registers Controlling 8-Bit Timer/Event Counters 80 to 82

The following two types of registers are used to control 8-bit timer/event counters 80 to 82.

- 8-bit timer mode control registers 80, 81, and 82 (TMC80, TMC81, and TMC82)
- Port mode register 2 (PM2)

(1) 8-bit timer mode control register 80 (TMC80)

This register enables/stops operation of 8-bit timer counter 80 (TM80) and sets the count clock of TM80. TMC80 is set with a 1-bit or 8-bit memory manipulation instruction. RESET input clears TMC80 to 00H.

Figure 6-4. Format of 8-Bit Timer Mode Control Register 80

Symbol	<7>	6	5	4	3	2	1	0	Address	After reset	R/W
TMC80	TCE80	0	0	0	0	TCL801	TCL800	0	FF59H	00H	R/W

TCE80	8-bit timer counter 80 operation control								
0	Operation stopped (TM80 is cleared to 00H)								
1	Operation enabled								

TCL801	TCL800	8-bit timer/event counter 80 count clock selection										
		@fx = 5.0 MHz operation @fcc = 2.0 MHz operation										
0	0	fx/2 ⁶ (78.1 kHz)	fcc/2 ⁶ (31.3 kHz)									
0	1	fx/2 ⁹ (9.76 kHz)	fcc/2 ⁹ (3.91 kHz)									
1	0	Rising edge of TI80										
1	1	Falling edge of TI80										

Cautions 1. Be sure to stop the operation of the timer before setting TMC80.

2. Be sure to clear bits 3 to 6 to 0.

Remarks 1. fx: Main system clock oscillation frequency (ceramic/crystal oscillation)

- 2. fcc: Main system clock oscillation frequency (RC oscillation)
- 3. The parenthesized values apply to operation at fx = 5.0 MHz or fcc = 2.0 MHz.

(2) 8-bit timer mode control register 81 (TMC81)

TMC81 determines whether to enable or stop operation of 8-bit timer counter 81 (TM81) and specifies the count clock for 8-bit timer 81.

TMC81 is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input clears TMC81 to 00H.

Figure 6-5. Format of 8-Bit Timer Mode Control Register 81

Symbol	<7>	6	5	4	3	2	1	0	Address	After reset	R/W
TMC81	TCE81	0	0	0	0	TCL811	TCL810	0	FF5CH	00H	R/W

TCE81	8-bit timer counter 81 operation control							
0	Operation stopped (TM81 is cleared to 00H)							
1	Operation enabled							

TCL811	TCL810	8-bit timer 81 count clock selection										
		@fx = 5.0 MHz and fxt = 32.768 kHz operation	@fcc = 2.0 MHz and f_{XT} = 32.768 kHz operation									
0	0	fx/2 ⁴ (312.5 kHz)	fcc/2 ⁴ (125 kHz)									
0	1	fx/2 ⁸ (19.5 kHz)	fcc/2 ⁸ (7.81 kHz)									
1	0	fхт (32.768 kHz)										
1	1											

Cautions 1. Be sure to stop the operation of the timer before setting TMC81.

2. Be sure to clear bits 3 to 6 to 0.

Remarks 1. fx: Main system clock oscillation frequency (ceramic/crystal oscillation)

- 2. fcc: Main system clock oscillation frequency (RC oscillation)
- 3. fxT: Subsystem clock oscillation frequency
- 4. The parenthesized values apply to operation at fx = 5.0 MHz, fcc = 2.0 MHz, or fxt = 32.768 kHz.

(3) 8-bit timer mode control register 82 (TMC82)

TMC82 determines whether to enable or stop operation of 8-bit timer counter 82 (TM82) and specifies the count clock for 8-bit timer 82. It also controls the operation of the output controller. TMC82 is set with a 1-bit or 8-bit memory manipulation instruction. RESET input clears TMC82 to 00H.

Figure 6-6. Format of 8-Bit Timer Mode Control Register 82

Symbol		-	-		-			<0>	Address	After reset	R/W
TMC82	TCE82	0	0	0	0	TCL821	TCL820	TOE82	FF5FH	00H	R/W

TCE82	8-bit timer counter 82 operation control								
0	Dperation stopped (TM82 is cleared to 00H)								
1	Operation enabled								

TCL821	TCL820	8-bit timer 82 count clock selection										
		@fx = 5.0 MHz and fx = 32.768 kHz operation	@fcc = 2.0 MHz and fxt = 32.768 kHz operation									
0	0	fx/2 ³ (625 kHz)	fcc/2 ³ (250 kHz)									
0	1	fx/2 ¹⁰ (4.88 kHz)	fcc/2 ¹⁰ (1.95 kHz)									
1	0	fхт (32.768 kHz)										
1	1											

то)E82	8-bit timer 82 operation control
	0	Output disabled (port mode)
	1	Output enabled

Cautions 1. Be sure to stop the operation of the timer before setting TMC82.

2. Be sure to clear bits 3 to 6 to 0.

Remarks 1. fx: Main system clock oscillation frequency (ceramic/crystal oscillation)

- 2. fcc: Main system clock oscillation frequency (RC oscillation)
- 3. fxT: Subsystem clock oscillation frequency
- 4. The parenthesized values apply to operation at fx = 5.0 MHz, fcc = 2.0 MHz, or fxT = 32.768 kHz.

(4) Port mode register 2 (PM2)

This register sets port 2 input/output in 1-bit units. When using the P23/INTP0/TI80 pin for timer input, set PM23 to 1. When using the P25/TO82 pin for timer output, clear PM25 and the output latch of P25 to 0. PM2 is set with a 1-bit or 8-bit memory manipulation instruction. RESET input sets PM2 to FFH.

Figure 6-7. Format of Port Mode Register 2

Symbol			5	4	3	2	1	0	Address	After reset	R/W
PM2	PM27	PM26	PM25	PM24	PM23	PM22	PM21	PM20	FF22H	FFH	R/W

PM2	P2n pin I/O mode selection (n = 0 to 7)							
0	Dutput mode (output buffer ON)							
1	Input mode (output buffer OFF)							

6.4 8-Bit Timer/Event Counters 80 to 82 Operation

6.4.1 Operation as interval timer

Interval timer repeatedly generates an interrupt at time intervals specified by the count value set to 8-bit compare registers 80, 81, and 82 (CR80, CR81, and CR82) in advance.

To operate 8-bit timer/event counters 80 to 82 as an interval timer, make the settings in the following order.

- <1> Set 8-bit timer counter 8n (TM8n) to operation-disabled (TCE8n (bit 7 of 8-bit timer mode control register 8n (TMC8n)) = 0)
- <2> Select the count clock of the 8-bit timer/event counter (see Tables 6-2 to 6-7)
- <3> Set the count value to CR8n
- <4> Set TM8n to operation-enabled (TCE8n = 1)

When the count value of 8-bit timer counter 8n (TM8n) matches the value set to CR8n, the value of TM8n is cleared to 00H and TM8n continues counting. At the same time, an interrupt request signal (INTTM8n) is generated. Tables 6-2 to 6-7 show interval time, and Figures 6-8 and 6-9 show the timing of interval timer operation.

Caution When the setting of the count clock with TMC8n and the setting of TM8n to operation-enable with an 8-bit memory manipulation instruction are performed at the same time, an error of one clock or more may occur in the first cycle after the timer is started. Because of this, when the 8-bit timer/event counter operates as an interval timer, be sure to make the settings in the order described above.

Remark n = 0 to 2

TCL801	TCL800	Minimum Interval Time	Maximum Interval Time	Resolution
0	0	2 ⁶ /fx (12.8 μs)	2 ¹⁴ /fx (3.28 ms)	2 ⁶ /fx (12.8 μs)
0	1	2 ⁹ /fx (102 μs)	2 ¹⁷ /fx (26.2 ms)	2 ⁹ /fx (102 μs)
1	0	TI80 input cycle	$2^8 imes TI80$ input cycle	TI80 input edge cycle
1	1			

Table 6-2. Interval Time of 8-Bit Timer/Event Counter 80 (at fx = 5.0 MHz Operation)

Remark fx: Main system clock oscillation frequency (ceramic/crystal oscillation)

Table 6-3.	Interval	Time of 8-Bit	Timer/Event	Counter 80	(at fcc = 2.0	MHz Operation)
------------	----------	---------------	-------------	------------	---------------	----------------

TCL801	TCL800	Minimum Interval Time	Maximum Interval Time	Resolution
0	0	2 ⁶ /fcc (32 μs)	2 ¹⁴ /fcc (8.19 ms)	2 ⁶ /fcc (32 μs)
0	1	2 ⁹ /fcc (256 μs)	2 ¹⁷ /fcc (65.5 ms)	2 ⁹ /fcc (256 μs)
1	0	TI80 input cycle	$2^8 \times TI80$ input cycle	TI80 input edge cycle
1	1			

Remark fcc: Main system clock oscillation frequency (RC oscillation)

TCL811 TCL810 Minimum Interval Time Maximum Interval Time Resolution 2⁴/fx (3.2 μs) 0 0 2¹²/fx (819 µs) 24/fx (3.2 µs) 0 2⁸/fx (51.2 µs) 216/fx (13.1 ms) 2⁸/fx (51.2 μs) 1 2⁸/fxT (7.81 ms) 1 0 1/fxτ (30.5 μs) 1/fxt (30.5 µs) 1 1

Table 6-4. Interval Time of 8-Bit Timer 81 (at fx = 5.0 MHz and fxT = 32.768 kHz Operation)

Remarks 1. fx: Main system clock oscillation frequency (ceramic/crystal oscillation)

2. fxT: Subsystem clock oscillation frequency

TCL811	TCL810	Minimum Interval Time	Maximum Interval Time	Resolution
0	0	2 ⁴ /fcc (8.0 μs)	2 ¹² /fcc (2.05 ms)	2 ⁴ /fcc (8.0 μs)
0	1	2 ⁸ /fcc (128 μs)	2 ¹⁶ /fcc (32.8 ms)	2 ⁸ /fcc (128 <i>µ</i> s)
1	0	1/fxτ (30.5 μs)	2 ⁸ /fxt (7.81 ms)	1/fxτ (30.5 μs)
1	1			

Remarks 1. fcc: Main system clock oscillation frequency (RC oscillation)

2. fxT: Subsystem clock oscillation frequency

Table 6-6. Interval Time of 8-Bit Timer 82 (at fx = 5.0 MHz and fxT = 32.768 kHz Operation)

TCL821	TCL820	Minimum Interval Time	Maximum Interval Time	Resolution
0	0	2³/fx (1.6 μs)	2 ¹¹ /fx (410 μs)	2³/fx (1.6 μs)
0	1	2 ¹⁰ /fx (205 μs)	2 ¹⁸ /fx (52.4 ms)	2 ¹⁰ /fx (205 μs)
1	0	1/fxτ (30.5 <i>μ</i> s)	2 ⁸ /fxT (7.81 ms)	1/fxτ (30.5 μs)
1	1			

Remarks 1. fx: Main system clock oscillation frequency (ceramic/crystal oscillation)

2. fxT: Subsystem clock oscillation frequency

Table 6-7. Interval Time of 8-Bit	Timer 82 (at fcc = 2.0 MHz and fxT =	= 32.768 kHz Operation)

TCL821	TCL820	Minimum Interval Time	Maximum Interval Time	Resolution
0	0	2³/fcc (4.0 μs)	2 ¹¹ /fcc (1.02 ms)	2³/fcc (4.0 μs)
0	1	2 ¹⁰ /fcc (512 μs)	2 ¹⁸ /fcc (131 ms)	2 ¹⁰ /fcc (512 μs)
1	0	1/fxτ (30.5 μs)	2 ⁸ /fxt (7.81 ms)	1/fxτ (30.5 μs)
1	1			

Remarks 1. fcc: Main system clock oscillation frequency (RC oscillation)

2. fxT: Subsystem clock oscillation frequency





Figure 6-8. Interval Timer Operation Timing of TM80 and TM81

Remarks 1. Interval time = $(N + 1) \times t$ where N = 00H to FFH **2.** n = 0, 1





Remark Interval time = $(N + 1) \times t$ where N = 00H to FFH

6.4.2 Operation as external event counter (timer 80 only)

The external event counter counts the number of external clock pulses input to the TI80/P23/INTP0 pin by using 8bit timer counter 80 (TM80).

To operate 8-bit timer/event counter 80 as an external event counter, make the settings in the following order.

- <1> Set P23 to input mode (PM23 = 1)
- <2> Set 8-bit timer counter 80 (TM80) to operation-disabled (TCE80 (bit 7 of 8-bit timer mode control register 80 (TMC80)) = 0)
- <3> Specify the rising edge/falling edge of TI80 (see Figure 6-4)
- <4> Set the count value to CR80
- <5> Set TM80 to operation-enabled (TCE80 = 1)

Each time the valid edge specified by bit 1 (TCL800) of TMC80 is input, the value of 8-bit timer counter 80 (TM80) is incremented.

When the count value of TM80 matches the value set to CR80, the value of TM80 is cleared to 00H and TM80 continues counting. At the same time, an interrupt request signal (INTTM80) is generated.

Figure 6-10 shows the timing of external event counter operation (with rising edge specified).

Caution When the setting of the count clock with TMC80 and the setting of TM80 to operation-enable with an 8-bit memory manipulation instruction are performed at the same time, an error of one clock or more may occur in the first cycle after the timer is started. Because of this, when the 8-bit timer/event counter operates as an external event counter, be sure to make the settings in the order described above.




Figure 6-10. External Event Counter Operation Timing (with Rising Edge Specified)

Remark N = 00H to FFH

6.4.3 Operation as square wave output (timer 82 only)

The 8-bit timer/event counter can generate the output square waves of any frequency at intervals specified by the count value set to 8-bit compare register 82 (CR82) in advance.

To operate 8-bit timer 82 as square wave output, make the settings in the following order.

- <1> Set P25 to output mode (PM25 = 0), and clear the output latch of P25 to 0
- <2> Set 8-bit timer counter 82 (TM82) to operation-disabled (TCE82 (bit 7 of 8-bit timer mode control register 82 (TMC82)) = 0)
- <3> Set the count clock of 8-bit timer 82 (see **Tables 6-8** and **6-9**), and set TO82 to output-enabled (TOE82 (bit 0 of TMC82) = 1)
- <4> Set the count value to CR82
- <5> Set TM82 to operation-enabled (TCE82 = 1)

When the count value of 8-bit timer counter 82 (TM82) matches the value set in CR82, the TO82/P25 pin output will be inverted, respectively. Through application of this mechanism, square waves of any frequency can be output. As soon as a match occurred, the TM82 value will be cleared to 00H then resume to count, generating an interrupt request signal (INTTM82).

Setting 0 to bit 7 in TMC82, that is, TCE82 makes the square-wave output clear to 0.

Tables 6-8 and 6-9 list square wave output range, and Figure 6-11 shows timing of square wave output.

Caution When the setting of the count clock with TMC82 and the setting of TM82 to operation-enable with an 8-bit memory manipulation instruction are performed at the same time, an error of one clock or more may occur in the first cycle after the timer is started. Because of this, when the 8-bit timer/event counter operates as a square-wave output, be sure to make the settings in the order described above.

TCL821	TCL820	Minimum Pulse Width	Maximum Pulse Width	Resolution
0	0	2³/fx (1.6 μs)	2 ¹¹ /fx (409 μs)	2³/fx (1.6 μs)
0	1	2 ¹⁰ /fx (205 μs)	2 ¹⁸ /fx (52.4 ms)	2 ¹⁰ /fx (205 μs)
1	0	1/fxτ (30.5 <i>μ</i> s)	2 ⁸ /fx _T (7.81 ms)	1/fxτ (30.5 μs)
1	1			

Table 6-8. Square Wave Output Range of 8-Bit Timer 82 (at $f_x = 5.0$ MHz and $f_{xT} = 32.768$ kHz Operation)


Remarks 1. fx: Main system clock oscillation frequency (ceramic/crystal oscillation)

2. fxT: Subsystem clock oscillation frequency

TCL821	TCL820	Minimum Pulse Width	Maximum Pulse Width	Resolution
0	0	2³/fcc (4.0 μs)	2 ¹¹ /fcc (1.02 ms)	2 ³ /fcc (4.0 µs)
0	1	2 ¹⁰ /fcc (512 μs)	2 ¹⁸ /fcc (131 ms)	2 ¹⁰ /fcc (512 μs)
1	0	1/fxτ (30.5 μs)	2 ⁸ /fx⊤ (7.81 ms)	1/fx⊤ (30.5 <i>μ</i> s)
1	1			

Remarks 1. fcc: Main system clock oscillation frequency (RC oscillation)

2. fxT: Subsystem clock oscillation frequency




Note The initial value of TO82 at output enable (TOE82 = 1) becomes low-level.


6.5 Cautions Related to 8-Bit Timer/Event Counters 80 to 82

★

(1) Error on starting timer

An error of up to 1.5 clock cycles may occur from the start of the timer until the match signal is generated. This is because, if the timer starts while the count clock is at high level, the rising edge may be immediately detected, and the counter may be incremented (see **Figure 6-12**).





the selected clock is at high level and if delay A > delay B.

Remark n = 0 to 2

★ (2) Count value if external clock from TI80 pin is selected

If the timer is enabled to operate (TCE80 = $0 \rightarrow 1$) while the TI80 pin is at high level when the rising edge of the external signal input from the TI80 pin is selected as the count clock, the count value may start from 01H. This is because the input signal from the TI80 pin and TCE80 signal are internally ANDed, and the rising edge is input to the timer immediately after TCE80 is set and the counter is incremented. If the rising edge is input, depending on the timing of delay, after the counter is cleared, the count value is incremented by +1. Conversely, the count value is not affected (the operation is normal) if the rising edge is input before the counter is cleared.

For the same reason, the count value may start from 01H if the timer is enabled to operate (TCE80 = $0 \rightarrow 1$) while the TI80 pin is at low level when the falling edge of the external signal input from the TI80 pin is selected as the count clock.


Use the timer taking into consideration that the count value has an error of 1 count, or take either of the following remedial actions A or B.

<Remedy A> Be sure to start the timer while the TI80 pin is at low level when the rising edge is selected.

Be sure to start the timer while the TI80 pin is at high level when the falling edge is selected.

<Remedy B> Save the count value when the timer is started to a control register and, when reading the count value, subtract the count value saved to the control register from the count value, and take the difference as the true count value.

Figure 6-13. Count Operation When Timer Is Started While TI80 at High Level (with Rising Edge Selected)



(3) Setting of 8-bit compare register

8-bit compare registers 80, 81, and 82 (CR80, CR81, and CR82) can be cleared to 00H. Therefore, one pulse can be counted when timer 80 operates as an event counter.




Figure 6-14. External Event Counter Operation Timing

Caution When rewriting CR8n, be sure to stop the timer operation beforehand. If CR8n is rewritten in the timer operation-enabled state, a match interrupt request signal may occur at the moment of rewrite.

(4) Notes on STOP mode setting

*

Before executing the STOP instruction, be sure to stop the timer operation (TCE8n = 0).

CHAPTER 7 8-BIT TIMERS 30, 40

7.1 8-Bit Timers 30, 40 Functions

The 8-bit timers in the μ PD789835, 789835A, 789835B Subseries have 2 channels (timer 30 and timer 40). The operation modes listed in the following table can be set via mode register settings.

	Channel	Timer 30	Timer 40
Mode			
8-bit timer counter mode (Discrete mode)		Available	Available
16-bit timer counter mode (Cascade connection mode)		Available	
Carrier generator mode		Available	
PWM output mode		Not available	Available

Table 7-1. Operation Modes

(1) 8-bit timer counter mode (discrete mode)

The following functions can be used in this mode.

- Interval timer with 8-bit resolution
- Square wave output with 8-bit resolution (timer 40 only)

(2) 16-bit timer counter mode (cascade connection mode)

Operation as a 16-bit timer is enabled during cascade connection mode. The following functions can be used in this mode.

- Interval timer with 16-bit resolution
- Square wave output with 16-bit resolution

(3) Carrier generator mode

The carrier clock generated by timer 40 is output in cycles set by timer 30.

(4) PWM output mode (timer 40 only)

Pulses are output using any duty factor set by timer 40.

7.2 8-Bit Timers 30, 40 Configuration


8-bit timers 30 and 40 include the following hardware.

Table 7-2. Configuration of 8-Bit Timers 30, 40

Item	Configuration					
Timer counters	8 bits × 2 (TM30, TM40)					
Registers	Compare registers: 8 bits \times 3 (CR30, CR40, CRH40)					
Timer output	1 (TO40)					
Control registers	8-bit timer mode control register 30 (TMC30) 8-bit timer mode control register 40 (TMC40) Carrier generator output control register 40 (TCA40) Port mode register 2 (PM2)					

User's Manual U15559EJ2V1UD

40




(F)

To **Figure 7-2 (F)** Timer 30 match signal (in cascade connection mode)

Remark fclk: fx or fcc

*****Figure 7-1. Block Diagram of Timer 30



CHAPTER 7

8-BIT TIMERS


30

40

*****Figure 7-2. Block Diagram of Timer 40

Remark fclk: fx or fcc





(1) 8-bit compare register 30 (CR30)

This 8-bit register is used to continually compare the value set to CR30 with the count value in 8-bit timer counter 30 (TM30) and to generate an interrupt request (INTTM30) when a match occurs. CR30 is set with an 8-bit memory manipulation instruction. RESET input makes CR30 undefined.

Caution CR30 cannot be used in PWM output mode.

(2) 8-bit compare register 40 (CR40)

This 8-bit register is used to continually compare the value set to CR40 with the count value in 8-bit timer counter 40 (TM40) and to generate an interrupt request (INTTM40) when a match occurs. When connected to TM30 via a cascade connection and used as a 16-bit timer, the interrupt request (INTTM40) occurs only when matches occur simultaneously between CR30 and TM30 and between CR40 and TM40 (INTTM30 does not occur).

During carrier generator mode or PWM output mode, the low-level width of timer output is set. CR40 is set with an 8-bit memory manipulation instruction. RESET input makes CR40 undefined.

(3) 8-bit H width compare register 40 (CRH40)

During carrier generator mode or PWM output mode, the high-level width of timer output is set by writing a value to CRH40.

This register is used to continually compare the value set to CRH40 with the count value in TM40 and to generate an interrupt request (INTTM40) when a match occurs.

CRH40 is set with an 8-bit memory manipulation instruction.

RESET input makes CRH40 undefined.

(4) 8-bit timer counters 30 and 40 (TM30 and TM40)

These are 8-bit registers that are used to count the count pulse. TM30 and TM40 are read with an 8-bit memory manipulation instruction. RESET input clears TM30 and TM40 to 00H. TM30 and TM40 are cleared to 00H under the following conditions.

(a) Discrete mode

(i) TM30

- After reset
- When TCE30 (bit 7 of 8-bit timer mode control register 30 (TMC30)) is cleared to 0
- When a match occurs between TM30 and CR30
- When the TM30 count value overflows

(ii) TM40

- After reset
- When TCE40 (bit 7 of 8-bit timer mode control register 40 (TMC40)) is cleared to 0
- When a match occurs between TM40 and CR40
- When the TM40 count value overflows

(b) Cascade connection mode (TM30 and TM40 are simultaneously cleared to 00H)

- After reset
- When the TCE40 flag is cleared to 0
- When matches occur simultaneously between TM30 and CR30 and between TM40 and CR40
- · When the TM30 and TM40 count values overflow simultaneously

(c) Carrier generator mode/PWM output mode (TM40 only)

- After reset
- When the TCE40 flag is cleared to 0
- When a match occurs between TM40 and CR40
- When a match occurs between TM40 and CRH40
- When the TM40 count value overflows

7.3 Registers Controlling 8-Bit Timers 30, 40

8-bit timers 30 and 40 are controlled by the following four registers.

- 8-bit timer mode control register 30 (TMC30)
- 8-bit timer mode control register 40 (TMC40)
- Carrier generator output control register 40 (TCA40)
- Port mode register 2 (PM2)

(1) 8-bit timer mode control register 30 (TMC30)

8-bit timer mode control register 30 (TMC30) is used to control the timer 30 count clock setting and the operation mode setting.

TMC30 is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input clears TMC30 to 00H.

Figure 7-4. Format of 8-Bit Timer Mode Control Register 30

Symbol	<7>	6	5	4	3	2	1	0	Address	After reset	R/W
TMC30	TCE30	0	0	TCL301	TCL300	0	TMD300	0	FF62H	00H	R/W

TCE30	Control of TM30 count operation ^{Note 1}				
0	Clears TM30 count value and stops operation				
1	Starts count operation				

TCL301	TCL300	Selection of timer 30 count clock							
		@fx = 5.0 MHz operation	@fcc = 2.0 MHz operation						
0	0	fx/2 ⁶ (78.1 kHz)	fcc/2 ⁶ (31.3 kHz)						
0	1	fx/2 ⁸ (19.5 kHz)	fcc/2 ⁸ (7.81 kHz)						
1	0	Timer 40 match signal							
1	1	Carrier clock (in carrier generator mode) or timer 40 output signal (in other than carrier generator mode)							

TMD300	TMD401	TMD400	Selection of operation mode for timer 30 and timer 40 ^{Note 2}
0	0	0	8-bit timer counter mode (discrete mode)
1	0	1	16-bit timer counter mode (cascade connection mode)
0	1	1	Carrier generator mode
0	1	0	Timer 40: PWM output mode Timer 30: 8-bit timer counter mode
Oth	Other than above		Setting prohibited

- **Notes 1.** Since the count operation is controlled by TCE40 (bit 7 of TMC40) in cascade connection mode, any setting for TCE30 is ignored.
 - 2. The operation mode selection is set to both the TMC30 register and TMC40 register.
- Caution In cascade connection mode, the timer 40 output signal is forcibly selected for the count clock.
- Remarks 1. fx: Main system clock oscillation frequency (ceramic/crystal oscillation)
 - 2. fcc: Main system clock oscillation frequency (RC oscillation)

(2) 8-bit timer mode control register 40 (TMC40)

8-bit timer mode control register 40 (TMC40) is used to control the timer 40 count clock setting and the operation mode setting.

TMC40 is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input clears TMC40 to 00H.

Figure 7-5. Format of 8-Bit Timer Mode Control Register 40

Symbol	<7>	6	5	4	3	2	1	<0>	Address	After reset	R/W
TMC40	TCE40	0	TCL402	TCL401	TCL400	TMD401	TMD400	TOE40	FF69H	00H	R/W

TCE40	Control of TM40 count operation ^{Note 1}
0	Clears TM40 count value and stops operation (the count value is also cleared for TM30 during cascade connection mode)
1	Starts count operation (the count operation is also started for TM30 during cascade connection mode)

TCL402	TCL401	TCL400	Selection of timer 40 count clock					
			@fx = 5.0 MHz operation	@fcc = 2.0 MHz operation				
0	0	0	f× (5.0 MHz)	fcc (2.0 MHz)				
0	0	1	fx/2 ² (1.25 MHz)	fcc/2² (500 kHz)				
0	1	0	fx/2 (2.5 MHz)	fcc/2 (1.0 MHz)				
0	1	1	fx/2 ² (1.25 MHz)	fcc/2² (500 kHz)				
1	0	0	fx/2 ³ (625 kHz)	fcc/2 ³ (250 kHz)				
1	0	1	fx/2 ⁴ (313 kHz)	fcc/2 ⁴ (125 kHz)				
Other than above		ove	Setting prohibited					

TMD300	TMD401	TMD400	Selection of operation mode for timer 30 and timer 40 ^{Note 2}
0	0	0	8-bit timer counter mode (discrete mode)
1	0	1	16-bit timer counter mode (cascade connection mode)
0	1	1	Carrier generator mode
0	1	0	Timer 40: PWM output mode Timer 30: 8-bit timer counter mode
Other than above		ove	Setting prohibited

TOE40	Control of timer output					
0	Output disabled (port mode)					
1	Output enabled					

- **Notes 1.** Since the count operation is controlled by TCE40 (bit 7 of TMC40) in cascade connection mode, any setting for TCE30 is ignored.
 - 2. The operation mode selection is set to both the TMC30 register and TMC40 register.
- **Remarks 1.** fx: Main system clock oscillation frequency (ceramic/crystal oscillation)
 - 2. fcc: Main system clock oscillation frequency (RC oscillation)

(3) Carrier generator output control register 40 (TCA40)

This register is used to set the timer output data during carrier generator mode. TCA40 is set with an 8-bit memory manipulation instruction. RESET input makes TCA40 undefined.

Figure 7-6. Format of Carrier Generator Output Control Register 40

*	Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
	TCA40	0	0	0	0	0	RMC40	NRZB40	NRZ40	FF67H	Undefined	W

RMC40	Control of remote control output						
0	When NRZ40 = 1, a carrier pulse is output to TO40/P27 pin						
1	When NRZ40 = 1, high-level signal is output to TO40/P27 pin						

NRZB40 This is the bit that stores the next data to be output to NRZ40. Data is transferred to NRZ40 at the rising edge of the timer 30 match signal. Input the necessary value in NRZB40 in advance by program.

NRZ40	No return zero data
0	Outputs low-level signal (carrier clock is stopped)
1	Outputs carrier pulse or high-level signal

Cautions 1. Be sure to clear bits 3 to 7 to 0.

- 2. TCA40 cannot be set with a 1-bit memory manipulation instruction. Be sure to use an 8bit memory manipulation instruction to set TCA40.
- 3. The NRZ40 flag can be written only when carrier generator output is stopped (TOE40 = 0). The data cannot be overwritten when TOE40 = 1.
- 4. When enabling the carrier generator operation again after stopping it once, be sure to set NRZB40 again because the previous value is not retained. In this case, also, a 1-bit memory manipulation instruction cannot be used. Be sure to use an 8-bit memory manipulation instruction.
- 5. To enable an operation in the carrier generator mode, set values to the compare registers (CR30, CR40, and CRH40) in advance, and input the necessary values to the NRZB40 and NRZ40 flags before starting the operation. Otherwise, the signal of the timer match circuit will be undefined and the NRZ40 flag will be undefined.

(4) Port mode register 2 (PM2)

This register is used to set the I/O mode of port 2 in 1-bit units. When using the P27/TO40 pin as a timer output, clear the PM27 and P27 output latch to 0. PM2 is set with a 1-bit or 8-bit memory manipulation instruction. RESET input sets PM2 to FFH.

Figure 7-7. Format of Port Mode Register 2

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
PM2	PM27	PM26	PM25	PM24	PM23	PM22	PM21	PM20	FF22H	FFH	R/W

PM2n	P2n pin I/O mode (n = 0 to 7)
0	Output mode (output buffer is on)
1	Input mode (output buffer is off)

7.4 8-Bit Timers 30, 40 Operation

7.4.1 Operation as 8-bit timer counter

Timer 30 and timer 40 can independently be used as an 8-bit timer counter. The following modes can be used for the 8-bit timer counter.

- Interval timer with 8-bit resolution
- Square wave output with 8-bit resolution (timer 40 only)

(1) Operation as interval timer with 8-bit resolution

The interval timer with 8-bit resolution repeatedly generates an interrupt at a time interval specified by the count value preset in 8-bit compare register n0 (CRn0).

To operate 8-bit timer n0 as an interval timer, settings must be made in the following sequence.

- <1> Disable operation of 8-bit timer counter n0 (TMn0) (TCEn0 = 0).
- <2> Disable timer output of REM (TOEn0 = 0).
- <3> Set a count value in CRn0.
- <4> Set the operation mode of timer n0 to 8-bit timer counter mode (see Figures 7-4 and 7-5).
- <5> Set the count clock for timer n0 (see **Tables 7-3** to **7-6**).
- <6> Enable the operation of TMn0 (TCEn0 = 1).

When the count value of 8-bit timer counter n0 (TMn0) matches the value set in CRn0, TMn0 is cleared to 00H and continues counting. At the same time, an interrupt request signal (INTTMn0) is generated. Tables 7-3 to 7-6 show interval time, and Figures 7-8 to 7-13 show the timing of the interval timer operation.

Caution Be sure to stop the timer operation before overwriting the count clock with different data.

Remark n = 3, 4

TCL301	TCL300	Minimum Interval Time	Maximum Interval Time	Resolution
0	0	2 ⁶ /fx (12.8 μs)	2 ¹⁴ /fx (3.28 ms)	2 ⁶ /fx (12.8 μs)
0	1	2 ⁸ /fx (51.2 μs)	2 ¹⁶ /fx (13.1 ms)	2 ⁸ /fx (51.2 μs)
1	0	Input cycle of timer 40 match signal	Input cycle of timer 40 match signal $\times 2^8$	Input cycle of timer 40 match signal
1	1	Input cycle of timer 40 output	Input cycle of timer 40 output \times 2°	Input cycle of timer 40 output

Table 7-3. Interval Time of Timer 30 (at fx = 5.0 MHz Operation)

Remark fx: Main system clock oscillation frequency (ceramic/crystal oscillation)

Table 7-4	Interval Time of Timer 30	(at fcc = 2.0 MHz Operation)

TCL301	TCL300	Minimum Interval Time	Maximum Interval Time	Resolution
0	0	2 ⁶ /fcc (32 μs)	2 ¹⁴ /fcc (8.19 ms)	2 ⁶ /fcc (32 μs)
0	1	2 ⁸ /fcc (128 μs)	2 ¹⁶ /fcc (32.8 ms)	2 ⁸ /fcc (128 μs)
1	0	Input cycle of timer 40 match signal	Input cycle of timer 40 match signal $\times 2^8$	Input cycle of timer 40 match signal
1	1	Input cycle of timer 40 output	Input cycle of timer 40 output \times $2^{\rm s}$	Input cycle of timer 40 output

Remark fcc: Main system clock oscillation frequency (RC oscillation)

Table 7-5	. Interval Time of Timer 40 (at fx = 5.0 MHz Operation)
-----------	---

TCL402	TCL401	TCL400	Minimum Interval Time	Maximum Interval Time	Resolution
0	0	0	1/fx (0.2 μs)	2 ⁸ /fx (51.2 μs)	1/fx (0.2 μs)
0	0	1	2²/fx (0.8 μs)	2 ¹⁰ /fx (205 μs)	2²/fx (0.8 μs)
0	1	0	1/fx (0.2 μs)	2 ⁸ /fx (51.2 μs)	1/fx (0.2 μs)
0	1	1	2²/fx (0.8 μs)	2 ¹⁰ /fx (205 μs)	2²/fx (0.8 μs)
1	0	0	2³/fx (1.6 μs)	2 ¹¹ /fx (410 μs)	2³/fx (1.6 μs)
1	0	1	2⁴/fx (3.2 <i>µ</i> s)	2 ¹² /fx (819 μs)	2 ⁴ /fx (3.2 μs)

Remark fx: Main system clock oscillation frequency (ceramic/crystal oscillation)

Table 7-6. Interval Time of Timer 40 (at fcc = 2.0 MHz Operation)	Table 7-6.	Interval Time of Timer 40	(at fcc = 2.0 MHz Operation)
---	------------	---------------------------	------------------------------

TCL402	TCL401	TCL400	Minimum Interval Time	Maximum Interval Time	Resolution
0	0	0	1/fcc (0.5 μs)	2 ⁸ /fcc (128 μs)	1/fcc (0.5 μs)
0	0	1	2 ² /fcc (2.0 <i>µ</i> s)	2 ¹⁰ /fcc (512 μs)	2 ² /fcc (2.0 μs)
0	1	0	1/fcc (0.5 μs)	2 ⁸ /fcc (128 μs)	1/fcc (0.5 μs)
0	1	1	2 ² /fcc (2.0 µs)	2 ¹⁰ /fcc (512 μs)	2 ² /fcc (2.0 μs)
1	0	0	2 ³ /fcc (4.0 μs)	2 ¹¹ /fcc (1.02 ms)	2 ³ /fcc (4.0 μs)
1	0	1	2 ⁴ /fcc (8.0 μs)	2 ¹² /fcc (4.10 ms)	2 ⁴ /fcc (8.0 μs)

Remark fcc: Main system clock oscillation frequency (RC oscillation)







Figure 7-8. Timing of Interval Timer Operation with 8-Bit Resolution (Basic Operation)

Remarks 1. Interval time = $(N + 1) \times t$ where N = 00H to FFH **2.** n = 3, 4















```
Remark n = 3, 4
```












Remark n = 3, 4





Remark n = 3, 4

(2) Operation as square-wave output with 8-bit resolution (timer 40 only)

Square waves of any frequency can be output at an interval specified by the value preset in 8-bit compare register 40 (CR40).

To operate timer 40 for square-wave output, settings must be made in the following sequence.

- <1> Set P27 to output mode (PM27 = 0).
- <2> Clear the output latch of P27 to 0.
- <3> Disable operation of 8-bit timer counter 40 (TM40) (TCE40 = 0).
- <4> Set a count clock for timer 40 and enable output of TO40 (TOE40 = 1).
- <5> Set a count value in CR40.
- <6> Enable the operation of TM40 (TCE40 = 1).

When the count value of TM40 matches the value set in CR40, the TO40 pin output will be inverted. Through application of this mechanism, square waves of any frequency can be output. As soon as a match occurs, TM40 is cleared to 00H and continues counting. At the same time, an interrupt request signal (INTTM40) is generated.

The square-wave output is cleared to 0 by setting TCE40 to 0.

Tables 7-7 and 7-8 show the square-wave output range, and Figure 7-14 shows the timing of square-wave output.

Caution Be sure to stop the timer operation before overwriting the count clock with different data.

TCL402	TCL401	TCL400	Minimum Pulse Width	Maximum Pulse Width	Resolution
0	0	0	1/fx (0.2 μs)	2 ⁸ /fx (51.2 μs)	1/fx (0.2 μs)
0	0	1	2²/fx (0.8 μs)	2 ¹⁰ /fx (205 μs)	2²/fx (0.8 μs)
0	1	0	1/fx (0.2 μs)	2 ⁸ /fx (51.2 μs)	1/fx (0.2 μs)
0	1	1	2²/fx (0.8 μs)	2 ¹⁰ /fx (205 μs)	2²/fx (0.8 μs)
1	0	0	2³/fx (1.6 μs)	2 ¹¹ /fx (410 μs)	2³/fx (1.6 μs)
1	0	1	2⁴/fx (3.2 <i>µ</i> s)	2 ¹² /fx (819 <i>µ</i> s)	2⁴/fx (3.2 μs)

Table 7-7. Square-Wave Output Range of Timer 40 (at fx = 5.0 MHz Operation)

Remark fx: Main system clock oscillation frequency (ceramic/crystal oscillation)

TCL402	TCL401	TCL400	Minimum Pulse Width	Maximum Pulse Width	Resolution
0	0	0	1/fcc (0.5 μs)	2 ⁸ /fcc (128 <i>µ</i> s)	1/fcc (0.5 μs)
0	0	1	2 ² /fcc (2.0 μs)	2 ¹⁰ /fcc (512 μs)	2 ² /fcc (2.0 μs)
0	1	0	1/fcc (0.5 μs)	2 ⁸ /fcc (128 <i>µ</i> s)	1/fcc (0.5 μs)
0	1	1	2 ² /fcc (2.0 μs)	2 ¹⁰ /fcc (512 μs)	2 ² /fcc (2.0 μs)
1	0	0	2 ³ /fcc (4.0 μs)	2 ¹¹ /fcc (1.02 ms)	2 ³ /fcc (4.0 μs)
1	0	1	2 ⁴ /fcc (8.0 μs)	2 ¹² /fcc (4.10 ms)	2 ⁴ /fcc (8.0 μs)

Remark fcc: Main system clock oscillation frequency (RC oscillation)




Figure 7-14. Timing of Square-Wave Output with 8-Bit Resolution

Note The initial value of TO40 is low level when output is enabled (TOE40 = 1).

Remark Square-wave output cycle = 2 (N + 1) \times t where N = 00H to FFH

7.4.2 Operation as 16-bit timer counter

Timer 30 and timer 40 can be used as a 16-bit timer counter using cascade connection. In this case, 8-bit timer counter 30 (TM30) is the higher 8 bits and 8-bit timer counter 40 (TM40) is the lower 8 bits. 8-bit timer 40 controls reset and clear.

The following modes can be used for the 16-bit timer counter.

- Interval timer with 16-bit resolution
- Square-wave output with 16-bit resolution
- (1) Operation as interval timer with 16-bit resolution

The interval timer with 16-bit resolution repeatedly generates an interrupt at a time interval specified by the count value preset in 8-bit compare register 30 (CR30) and 8-bit compare register 40 (CR40). To operate as an interval timer with 16-bit resolution, settings must be made in the following sequence.

- <1> Disable operation of 8-bit timer counter 30 (TM30) and 8-bit timer counter 40 (TM40) (TCE30 = 0, TCE40 = 0).
- <2> Disable timer output of TO40 (TOE40 = 0).
- <3> Set the count clock for timer 40 (see **Tables 7-5** and **7-6**).
- <4> Set the operation mode of timer 30 and 8-bit timer 40 to 16-bit timer counter mode (see Figures 7-4 and 7-5).
- <5> Set a count value in CR30 and CR40.
- <6> Enable the operation of TM30 and TM40 (TCE40 = 1^{Note}).
- **Note** Start and clear of the timer in the 16-bit timer counter mode are controlled by TCE40 (the value of TCE30 is invalid).

When the count values of TM30 and TM40 match the values set in CR30 and CR40 respectively, both TM30 and TM40 are simultaneously cleared to 00H and counting continues. At the same time, an interrupt request signal (INTTM40) is generated (INTTM30 is not generated).

Tables 7-9 and 7-10 show interval time, and Figure 7-15 shows the timing of the interval timer operation.

Caution Be sure to stop the timer operation before overwriting the count clock with different data.

TCL402	TCL401	TCL400	Minimum Interval Time	Maximum Interval Time	Resolution
0	0	0	1/fx (0.2 μs)	2 ¹⁶ /fx (13.1 ms)	1/fx (0.2 μs)
0	0	1	2²/fx (0.8 μs)	2 ¹⁸ /fx (52.4 ms)	2²/fx (0.8 μs)
0	1	0	1/fx (0.2 μs)	2 ¹⁶ /fx (13.1 ms)	1/fx (0.2 μs)
0	1	1	2²/fx (0.8 μs)	2 ¹⁸ /fx (52.4 ms)	2²/fx (0.8 μs)
1	0	0	2³/fx (1.6 μs)	2 ¹⁹ /fx (105 ms)	2³/fx (1.6 μs)
1	0	1	2⁴/fx (3.2 <i>µ</i> s)	2 ²⁰ /fx (210 ms)	2⁴/fx (3.2 <i>µ</i> s)

Table 7-9. Interval Time with 16-Bit Resolution (at fx = 5.0 MHz Operation)

Remark fx: Main system clock oscillation frequency (ceramic/crystal oscillation)

Table 7-10. I	Interval Time with	16-Bit Resolution (a	t fcc = 2.0 MHz Operation)
---------------	--------------------	----------------------	----------------------------

TCL402	TCL401	TCL400	Minimum Interval Time	Maximum Interval Time	Resolution
0	0	0	1/fcc (0.5 μs)	2 ¹⁶ /fcc (32.8 ms)	1/fcc (0.5 μs)
0	0	1	2 ² /fcc (2.0 μs)	2 ¹⁸ /fcc (131 ms)	2 ² /fcc (2.0 μs)
0	1	0	1/fcc (0.5 μs)	2 ¹⁶ /fcc (32.8 ms)	1/fcc (0.5 μs)
0	1	1	2 ² /fcc (2.0 μs)	2 ¹⁸ /fcc (131 ms)	2 ² /fcc (2.0 μs)
1	0	0	2 ³ /fcc (4.0 μs)	2 ¹⁹ /fcc (262 ms)	2 ³ /fcc (4.0 μs)
1	0	1	2 ⁴ /fcc (8.0 μs)	2 ²⁰ /fcc (524 ms)	2 ⁴ /fcc (8.0 μs)

Remark fcc: Main system clock oscillation frequency (RC oscillation)




Figure 7-15. Timing of Interval Timer Operation with 16-Bit Resolution

Remark Interval time = $(256X + N + 1) \times t$ where X = 00H to FFH, N = 00H to FFH

User's Manual U15559EJ2V1UD

(2) Operation as square-wave output with 16-bit resolution

Square waves of any frequency can be output at an interval specified by the count value preset in CR30 and CR40.

To operate as a square-wave output with 16-bit resolution, settings must be made in the following sequence.

- <1> Disable operation of TM30 and TM40 (TCE30 = 0, TCE40 = 0).
- <2> Disable output of TO40 (TOE40 = 0).
- <3> Set a count clock for timer 40.
- <4> Set P27 to output mode (PM27 = 0) and clear P27 output latch to 0 and enable TO40 output (TOE40 = 1).
- <5> Set count values in CR30 and CR40.
- <6> Enable the operation of TM40 (TCE40 = 1^{Note}).
- **Note** Start and clear of the timer in the 16-bit timer counter mode are controlled by TCE40 (the value of TCE30 is invalid).

When the count values of TM30 and TM40 simultaneously match the values set in CR30 and CR40 respectively, the TO40 pin output will be inverted. Through application of this mechanism, square waves of any frequency can be output. As soon as a match occurs, TM30 and TM40 are cleared to 00H and counting continues. At the same time, an interrupt request signal (INTTM40) is generated (INTTM30 is not generated). The square-wave output is cleared to 0 by clearing TCE40 to 0.

Tables 7-11 and 7-12 show the square wave output range, and Figure 7-16 shows timing of square wave output.

Caution Be sure to stop the timer operation before overwriting the count clock with different data.

TCL402	TCL401	TCL400	Minimum Pulse Width	Maximum Pulse Width	Resolution
0	0	0	1/fx (0.2 μs)	2 ¹⁶ /fx (13.1 ms)	1/fx (0.2 μs)
0	0	1	2²/fx (0.8 μs)	2 ¹⁸ /fx (52.4 ms)	2²/fx (0.8 μs)
0	1	0	1/fx (0.2 μs)	2 ¹⁶ /fx (13.1 ms)	1/fx (0.2 μs)
0	1	1	2²/fx (0.8 μs)	2 ¹⁸ /fx (52.4 ms)	2²/fx (0.8 μs)
1	0	0	2³/fx (1.6 μs)	2 ¹⁹ /fx (105 ms)	2³/fx (1.6 μs)
1	0	1	2⁴/fx (3.2 <i>µ</i> s)	2 ²⁰ /fx (210 ms)	2⁴/fx (3.2 μs)

 Table 7-11. Square-Wave Output Range with 16-Bit Resolution (at fx = 5.0 MHz Operation)

Remark fx: Main system clock oscillation frequency (ceramic/crystal oscillation)

TCL402	TCL401	TCL400	Minimum Pulse Width	Maximum Pulse Width	Resolution
0	0	0	1/fcc (0.5 μs)	2 ¹⁶ /fcc (32.8 ms)	1/fcc (0.5 μs)
0	0	1	2 ² /fcc (2.0 μs)	2 ¹⁸ /fcc (131 ms)	2 ² /fcc (2.0 μs)
0	1	0	1/fcc (0.5 μs)	2 ¹⁶ /fcc (32.8 ms)	1/fcc (0.5 μs)
0	1	1	2 ² /fcc (2.0 μs)	2 ¹⁸ /fcc (131 ms)	2 ² /fcc (2.0 μs)
1	0	0	2 ³ /fcc (4.0 μs)	2 ¹⁹ /fcc (262 ms)	2 ³ /fcc (4.0 μs)
1	0	1	2 ⁴ /fcc (8.0 μs)	2 ²⁰ /fcc (524 ms)	2 ⁴ /fcc (8.0 μs)

Remark fcc: Main system clock oscillation frequency (RC oscillation)




Figure 7-16. Timing of Square-Wave Output with 16-Bit Resolution

Note The initial value of TO40 is low level when output is enabled (TOE40 = 1).

Remark Square-wave output cycle = 2 (256X + N + 1) \times t where X = 00H to FFH, N = 00H to FFH

7.4.3 Operation as carrier generator

An arbitrary carrier clock generated by TM40 can be output in the cycle set in TM30.

To operate timer 30 and timer 40 as carrier generators, settings must be made in the following sequence.

- <1> Disable operation of TM30 and TM40 (TCE30 = 0, TCE40 = 0).
- <2> Disable timer output of TO40 (TOE40 = 0).
- <3> Set count values in CR30, CR40, and CRH40.
- <4> Set the operation mode of timer 30 and timer 40 to carrier generator mode (see Figures 7-4 and 7-5).
- <5> Set the count clock for timer 30 and timer 40.
- <6> Set remote control output to carrier pulse (RMC40 (bit 2 of carrier generator output control register 40 (TCA40)) = 0).


Input the required value to NRZB40 (bit 1 of TCA40) by program.

Input a value to NRZ40 (bit 0 of TCA40) before it is reloaded from NRZB40.

- <7> Set P27 to output mode (PM27 = 0) and clear the P27 output latch to 0 and enable TO40 output by setting TOE40 to 1.
- <8> Enable the operation of TM30 and TM40 (TCE30 = 1, TCE40 = 1).
- ★ <9> Save the value of NRZB40 to a general-purpose register.
- ★ <10> If INTTM30 rises, the value of NRZB40 is transferred to NRZ40. After that, rewrite TCA40 by using an 8-bit memory manipulation instruction. Input the value to be transferred to NRZ40 next to NRZB40, and input the value saved in <9> above to NRZ40.
- \star <11> By repeating <9> and <10>, generate the desired carrier signal.


The operation of the carrier generator is as follows.

- <1> When the count value of TM40 matches the value set in CR40, an interrupt request signal (INTTM40) is generated and output of timer 40 is inverted, which makes the compare register switch from CR40 to CRH40.
- <2> After that, when the count value of TM40 matches the value set in CRH40, an interrupt request signal (INTTM40) is generated and output of timer 40 is inverted again, which makes the compare register switch from CRH40 to CR40.
- <3> The carrier clock is generated by repeating <1> and <2> above.
- <4> When the count value of TM30 matches the value set in CR30, an interrupt request signal (INTTM30) is generated. The rising edge of INTTM30 is the data reload signal of NRZB40 and is transferred to NRZ40.
- <5> When NRZ40 is 1, a carrier clock is output from TO40 pin.
- Cautions 1. TCA40 cannot be set with a 1-bit memory manipulation instruction. Be sure to use an 8-bit memory manipulation instruction.
 - 2. The NRZ40 flag can be written only when carrier generator output is stopped (TOE40 = 0). The data cannot be overwritten when TOE40 = 1.
 - 3. When enabling the carrier generator operation again after stopping it once, be sure to set NRZB40 again because the previous value is not retained. In this case, also, a 1-bit memory manipulation instruction cannot be used. Be sure to use an 8-bit memory manipulation instruction.
 - 4. To enable an operation in the carrier generator mode, set values to the compare registers (CR30, CR40, and CRH40) in advance, and input the necessary values to the NRZB40 and NRZ40 flags before starting the operation. Otherwise, the signal of the timer match circuit will be undefined and the NRZ40 flag will be undefined.




Figures 7-17 to 7-19 show the operation timing of the carrier generator.

*



Remark This figure shows an example where the value of NRZ40 is changed when the carrier clock is at a high level.





7.4.4 Operation as PWM output (timer 40 only)

In the PWM output mode, a pulse of any duty ratio can be output by setting a low-level width using CR40 and a high-level width using CRH40.

To operate timer 40 in PWM output mode, settings must be made in the following sequence.

- <1> Disable operation of TM40 (TCE40 = 0).
- <2> Disable timer output of TO40 (TOE40 = 0).
- <3> Set count values in CR40 and CRH40.
- <4> Set the operation mode of timer 40 to carrier generator mode (see Figure 7-5).
- <5> Set the count clock for timer 40.
- <6> Set P27 to output mode (PM27 = 0) and clear the P27 output latch to 0 and enable timer output of TO40 (TOE40 = 1).
- <7> Enable the operation of TM40 (TCE40 = 1).

The operation in the PWM output mode is as follows.

- <1> When the count value of TM40 matches the value set in CR40, an interrupt request signal (INTTM40) is generated and output of timer 40 is inverted, which makes the compare register switch from CR40 to CRH40.
- <2> A match between TM40 and CR40 clears the TM40 value to 00H and then counting starts again.
- <3> After that, when the count value of TM40 matches the value set in CRH40, an interrupt request signal (INTTM40) is generated and output of timer 40 is inverted again, which makes the compare register switch from CRH40 to CR40.
- <4> A match between TM40 and CRH40 clears the TM40 value to 00H and then counting starts again.

A pulse of any duty ratio is output by repeating <1> to <4> above. Figures 7-20 and 7-21 show the operation timing in the PWM output mode.




Figure 7-20. PWM Output Mode Timing (Basic Operation)

Note The initial value of TO40 is low level when output is enabled (TOE40 = 1).





Figure 7-21. PWM Output Mode Timing (When CR40 and CRH40 Are Overwritten)


Note The initial value of TO40 is low level when output is enabled (TOE40 = 1).

7.5 Notes on Using 8-Bit Timers 30, 40

★ (1) Error on starting timer

An error of up to 1.5 clock cycles may occur from the start of the timer until the match signal is generated. This is because, if the timer starts while the count clock is at high level, the rising edge may be immediately detected, and the counter may be incremented (see **Figure 7-22**).





Remark n = 3, 4

CHAPTER 8 8-BIT REMOTE CONTROL TIMER 50

8.1 8-Bit Remote Control Timer 50 Functions

8-bit remote control timer 50 has a pulse width measurement function with a resolution of 8 bits.


Pulse width is measured from a difference in count value when the valid edge has been detected while the timer operates in the free-running mode.


8.2 8-Bit Remote Control Timer 50 Configuration

8-bit remote control timer 50 includes the following hardware.

Table 8-1.	Configuration	of 8-Bit Remote	Control Timer 50
------------	---------------	-----------------	-------------------------

Item Configuration	
Timer counter	8 bits \times 1
Register	Remote control timer capture register: $\times2$ (CP50 and CP51)
Control register	Remote control timer control register 50 (TMC50)





Remark fclk: fx or fcc

(1) Remote control timer capture registers (CP50 and CP51)

These 8-bit registers capture the contents of 8-bit timer counter 50 (TM50). The capture operation is performed in synchronization with the valid edge input to the RIN pin (capture trigger). The contents of CP50 are retained until the next rising edge of the RIN pin is detected. The contents of CP51 are retained until the next falling edge of the RIN pin is detected. CP50 and CP51 are read with an 8-bit memory manipulation instruction. RESET input clears CP50 and CP51 to 00H.

(2) 8-bit timer counter 50 (TM50)

This 8-bit register counts the count pulse. $$\overline{\sf RESET}$$ input or clearing the TCE50 bit clears TM50 to 00H.

8.3 Registers Controlling 8-Bit Remote Control Timer 50

The following register controls the 8-bit remote control timer.

(1) Remote control timer control register 50 (TMC50)

This register enables or disables the operation of 8-bit timer counter 50 (TM50), and sets the count clock. TMC50 is set with a 1-bit or 8-bit memory manipulation instruction. RESET input clears TMC50 to 00H.

Figure 8-2. Format of Remote Control Timer Control Register 50

Symbol	<7>	6	5	4	3	2	1	0	Address	After reset	R/W
TMC50	TCE50	0	0	0	0	0	TCL501	TCL500	FF54H	00H	R/W

TCE50	TM50 count operation control			
0	Clears counter to 0 and stops operation			
1	Starts count operation			

TCL501	TCL500	TM50 count clock selection							
		@fx = 5.0 MHz operation	@fcc = 2.0 MHz operation						
0	0	fx/2 ¹⁰ (4.88 kHz)	fcc/2 ¹⁰ (1.95 kHz)						
0	1	fx/2 [°] (9.77 kHz)	fcc/2 [°] (3.91 kHz)						
1	0	fx/2 ^ε (19.5 kHz)	fcc/2 ⁸ (7.81 kHz)						
1	1	fx/2 (2.5 MHz)	fcc/2 (1.0 MHz)						

Cautions 1. Be sure to clear bits 2 to 6 to 0.

2. Be sure to stop the timer operation (TCE50 = 0) before changing the count clock.

Remarks 1. fx: Main system clock oscillation frequency (ceramic/crystal oscillation)

2. fcc: Main system clock oscillation frequency (RC oscillation)

8.4 Operation of 8-Bit Remote Control Timer 50

8-bit remote control timer 50 operates as a pulse width measuring circuit.

The width of a high-level or low-level external pulse input to the RIN pin is measured by operating 8-bit timer counter 50 (TM50) in the free-running mode.


Noise with short pulse width can be detected since the detection of the valid edge is sampled every 2 cycles of the count clock selected by TCL500 and TCL501, and the capture operation is not performed until the valid level has been detected two times. Therefore, the pulse width input to the RIN pin must be 5 or more of the count clock set by TCL500 and TCL501, regardless of whether the level is high or low. If the pulse width is less than 5 clocks, the valid edge cannot be detected, and the capture operation is not performed.

The value of timer counter 50 (TM50) being counted is loaded to and retained in the capture registers (CP50 and CP51) in synchronization with the valid edge of the pulse input to the RIN pin, as shown in Figure 8-3.

Figure 8-3 shows the timing of pulse width measurement.

Figure 8-3. Pulse Width Measurement Timing (1/2)

(1) To measure pulse width in synchronization with rising edge




Remark $t0 = (D1 - D0) \times 1/f_{COUNT}$

 $t1 = (100H - D1 + D2) \times 1/f_{COUNT}$

fCOUNT: Count clock frequency set by TCL500 and TCL501



(2) Measure pulse width in synchronization with both rising and falling edges



Remark
$$t0 = (D2 - D1) \times 1/f_{COUNT}$$

 $t1 = (100H - D2 + D3) \times 1/f_{COUNT}$

fCOUNT: Count clock frequency set by TCL500 and TCL501

CHAPTER 9 SOUND GENERATOR

* 9.1 Functions of Sound Generator

An interrupt is generated when the value of the compare register matches the value of the timer/counter, and outputting the carrier clock of the frequency selected at that time is turned ON/OFF. By connecting a buzzer element to the pin set as a buzzer output pin, the buzzer can therefore be sounded at any frequency.


- Volume: 10 steps
- Scale: 3 octaves (see Figure 9-4)

9.2 Configuration of Sound Generator

Item	Configuration			
Timer counter	8 bits × 1 (TMSG0)			
Register	Compare register: 8 bits \times 1 (CRSG0)			
Control registers	Sound generator frequency setting register 00 (SGFC00) Carrier generator output control register SG0 (TCASG0) 8-bit timer mode control register SG0 (TMCSG0) P3 function register (PF3)			


Table 9-1. Configuration of Sound Generator

Figure 9-1. Block Diagram of Sound Generator (1/2)



Remark fclk: fx or fcc

User's Manual U15559EJ2V1UD



CHAPTER 9 SOUND GENERATOR



(1) 8-bit compare register SG0 (CRSG0)

This 8-bit register is used to continually compare the value set to the CRSG0 with the count value in 8-bit timer counter SG0 (TMSG0) and to issue an interrupt request (INTTMSG0) when a match occurs. CRSG0 is set with an 8-bit memory manipulation instruction. RESET input makes CRSG0 undefined.

(2) 8-bit timer counter SG0 (TMSG0)

This 8-bit register is used to count a count pulse. TMSG0 is read with an 8-bit memory manipulation instruction. RESET input clears TMSG0 to 00H.

9.3 Registers Controlling Sound Generator

The following four registers are used to control sound generator.

- 8-bit timer mode control register SG0 (TMCSG0)
- Carrier generator output control register SG0 (TCASG0)
- Sound generator frequency setting register 00 (SGFC00)
- P3 function register (PF3)

(1) 8-bit timer mode control register SG0 (TMCSG0)

This register enables/stops operation of 8-bit timer counter SG0 (TMSG0) and sets the count clock of TMSG0.

TMCSG0 is set with a 1-bit or 8-bit memory manipulation instruction. RESET input clears TMCSG0 to 00H.

Figure 9-2. Format of 8-Bit Timer Mode Control Register SG0

Symbol	<7>	6	5	4	3	2	1	0	Address	After reset	R/W
TMCSG0	TCESG0	0	0	TCLSG01	TCLSG00	0	0	0	FF6BH	00H	R/W

TCESG0	Control of TMSG0 count operation					
0	MSG0 count value cleared and operation stopped					
1	Count operation started					

TCLSG01	TCLSG00	Selection of TMSG0 count clock							
		@ fx = 5.0 MHz operation	@ fcc = 2.0 MHz operation						
0	0	fx/2 ¹³ (610 Hz)	fcc/2 ¹³ (244 Hz)						
0	1	fx/2 ¹⁴ (305 Hz)	fcc/2 ¹⁴ (122 Hz)						
1	0	fx/2 ¹⁵ (152 Hz)	fcc/2 ¹⁵ (61 Hz)						
1	1	Carrier clock specified by SGFC00							

Remarks 1. fx: Main system clock oscillation frequency (ceramic/crystal oscillation)

2. fcc: Main system clock oscillation frequency (RC oscillation)

(2) Carrier generator output control register SG0 (TCASG0)

*

This register is used to set the carrier generator output data. TCASG0 is set with an 8-bit memory manipulation instruction. RESET input clears TCASG0 to 00H.

Figure 9-3. Format of Carrier Generator Output Control Register SG0 Symbol 7 6 5 4 3 2 1 0 Address After reset R/W TCASG0 0 0 0 0 0 RMCSG0 NRZBSG0 NRZSG0 FF6CH 00H W RMCSG0 NRZSG0 Sound output control г

			Output data
0	0	Sound output enabled	Low-level output (carrier output stopped)
0	1		Carrier output set by SGFC00 register
1	0	Sound output disabled	Low-level output
1	1		High-level output

NRZBSG0 This is the bit that stores the next NRZSG0 data to be output. When a match signal occurs (for a match between TMSG0 and CRSG0), the data is transferred to NRZSG0.

Caution Be sure to clear bits 3 to 7 to 0.

(3) Sound generator frequency setting register 00 (SGFC00)

This register is used to set a frequency for the sound generator. SGFC00 is set with an 8-bit memory manipulation instruction. RESET input clears SGFC00 to 00H.

Figure 9-4. Format of Sound Generator Frequency Setting Register 00 (1/5)

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
SGFC00	TPS000	MDL006	MDL005	MDL004	MDL003	MDL002	MDL001	MDL000	FF6DH	00H	R/W

TPS000	Selection of 7-bit counter source clock (fsg)							
	@ fx = 5.0 MHz and fxt = 32.768 kHz operation	@ fcc = 2.0 MHz and fxt = 32.768 kHz operation						
0	fхт (32.768 kHz)							
1	fx/2 ⁷ (39.1 kHz)	fcc/2 ⁷ (15.6 kHz)						

Remarks 1. fx: Main system clock oscillation frequency (ceramic/crystal oscillation)

- 2. fcc: Main system clock oscillation frequency (RC oscillation)
- **3.** fxr: Subsystem clock oscillation frequency

MDL006	MDL005	MDL004	MDL003	MDL002	MDL001	MDL000	Setting	of sound generator frequency
0	0	0	0	0	0	0	fsg	(32.768 kHz)
0	0	0	0	0	0	1	fsg/2	(16.384 kHz)
0	0	0	0	0	1	0	fsg/3	(10.923 kHz)
0	0	0	0	0	1	1	fsg/4	(8.192 kHz)
0	0	0	0	1	0	0	fsg/5	(6.554 kHz)
0	0	0	0	1	0	1	fsg/6	(5.461 kHz)
0	0	0	0	1	1	0	fsg/7	(4.681 kHz)
0	0	0	0	1	1	1	fsg/8	(4.096 kHz)
0	0	0	1	0	0	0	fsg/9	(3.641 kHz)
0	0	0	1	0	0	1	fsg/10	(3.277 kHz)
0	0	0	1	0	1	0	fsg/11	(2.979 kHz)
0	0	0	1	0	1	1	fsg/12	(2.731 kHz)
0	0	0	1	1	0	0	fsg/13	(2.521 kHz)
0	0	0	1	1	0	1	fsg/14	(2.341 kHz)
0	0	0	1	1	1	0	fsg/15	(2.185 kHz)
0	0	0	1	1	1	1	fsg/16	(2.048 kHz) (do)
0	0	1	0	0	0	0	fsg/17	(1.928 kHz) (si)
0	0	1	0	0	0	1	fsg/18	(1.820 kHz)
0	0	1	0	0	1	0	fsg/19	(1.725 kHz) (la)
0	0	1	0	0	1	1	fsg/20	(1.638 kHz)
0	0	1	0	1	0	0	fsg/21	(1.560 kHz) (so)
0	0	1	0	1	0	1	fsg/22	(1.489 kHz)
0	0	1	0	1	1	0	fsg/23	(1.425 kHz)
0	0	1	0	1	1	1	fsg/24	(1.365 kHz) (fa)
0	0	1	1	0	0	0	fsg/25	(1.311 kHz) (mi)
0	0	1	1	0	0	1	fsg/26	(1.260 kHz)
0	0	1	1	0	1	0	fsg/27	(1.214 kHz)
0	0	1	1	0	1	1	fsg/28	(1.170 kHz) (re)
0	0	1	1	1	0	0	fsg/29	(1.130 kHz)
0	0	1	1	1	0	1	fsg/30	(1.092 kHz)
0	0	1	1	1	1	0	fsg/31	(1.057 kHz) (do)
0	0	1	1	1	1	1	fsg/32	(1.024 kHz)

Figure 9-4. Format of Sound Generator Frequency Setting Register 00 (2/5)

Remarks 1. fsg: Source clock frequency of 7-bit counter

MDL006	MDL005	MDL004	MDL003	MDL002	MDL001	MDL000	Setting of sound generator frequency
0	1	0	0	0	0	0	fsg/33 (993 Hz)
0	1	0	0	0	0	1	fsg/34 (964 Hz)
0	1	0	0	0	1	0	fsg/35 (936 Hz)
0	1	0	0	0	1	1	fsg/36 (910 Hz)
0	1	0	0	1	0	0	fsg/37 (886 Hz)
0	1	0	0	1	0	1	fsg/38 (862 Hz)
0	1	0	0	1	1	0	fsg/39 (840 Hz)
0	1	0	0	1	1	1	fsg/40 (819 Hz)
0	1	0	1	0	0	0	fsg/41 (799 Hz)
0	1	0	1	0	0	1	fsg/42 (780 Hz)
0	1	0	1	0	1	0	fsg/43 (762 Hz)
0	1	0	1	0	1	1	fsg/44 (745 Hz)
0	1	0	1	1	0	0	fsg/45 (728 Hz)
0	1	0	1	1	0	1	fsg/46 (712 Hz)
0	1	0	1	1	1	0	fsg/47 (697 Hz)
0	1	0	1	1	1	1	fsg/48 (683 Hz)
0	1	1	0	0	0	0	fsg/49 (669 Hz)
0	1	1	0	0	0	1	fsg/50 (655 Hz)
0	1	1	0	0	1	0	fsg/51 (643 Hz)
0	1	1	0	0	1	1	fsg/52 (630 Hz)
0	1	1	0	1	0	0	fsg/53 (618 Hz)
0	1	1	0	1	0	1	fsg/54 (607 Hz)
0	1	1	0	1	1	0	fsg/55 (596 Hz)
0	1	1	0	1	1	1	fsg/56 (585 Hz)
0	1	1	1	0	0	0	fsg/57 (575 Hz)
0	1	1	1	0	0	1	fsg/58 (565 Hz)
0	1	1	1	0	1	0	fsg/59 (555 Hz)
0	1	1	1	0	1	1	fsg/60 (546 Hz)
0	1	1	1	1	0	0	fsg/61 (537 Hz)
0	1	1	1	1	0	1	fsg/62 (529 Hz)
0	1	1	1	1	1	0	fsg/63 (520 Hz)
0	1	1	1	1	1	1	fsg/64 (512 Hz)

	Figure 9-4.	Format of Sound	Generator F	Frequency	Setting Registe	r 00 (3/5)
--	-------------	-----------------	-------------	-----------	-----------------	------------

Remarks 1. fsg: Source clock frequency of 7-bit counter

MDL006	MDL005	MDL004	MDL003	MDL002	MDL001	MDL000	Setting of sound generator frequency
1	0	0	0	0	0	0	fsg/65 (504 Hz)
1	0	0	0	0	0	1	fsg/66 (496 Hz)
1	0	0	0	0	1	0	fsg/67 (489 Hz)
1	0	0	0	0	1	1	fsg/68 (482 Hz)
1	0	0	0	1	0	0	fsg/69 (475 Hz)
1	0	0	0	1	0	1	fsg/70 (468 Hz)
1	0	0	0	1	1	0	fsg/71 (462 Hz)
1	0	0	0	1	1	1	fsg/72 (455 Hz)
1	0	0	1	0	0	0	fsg/73 (449 Hz)
1	0	0	1	0	0	1	fsg/74 (443 Hz)
1	0	0	1	0	1	0	fsg/75 (437 Hz)
1	0	0	1	0	1	1	fsg/76 (431 Hz)
1	0	0	1	1	0	0	fsg/77 (426 Hz)
1	0	0	1	1	0	1	fsg/78 (420 Hz)
1	0	0	1	1	1	0	fsg/79 (415 Hz)
1	0	0	1	1	1	1	fsg/80 (410 Hz)
1	0	1	0	0	0	0	fsg/81 (405 Hz)
1	0	1	0	0	0	1	fsg/82 (400 Hz)
1	0	1	0	0	1	0	fsg/83 (395 Hz)
1	0	1	0	0	1	1	fsg/84 (390 Hz)
1	0	1	0	1	0	0	fsg/85 (386 Hz)
1	0	1	0	1	0	1	fsg/86 (381 Hz)
1	0	1	0	1	1	0	fsg/87 (377 Hz)
1	0	1	0	1	1	1	fsg/88 (372 Hz)
1	0	1	1	0	0	0	fsg/89 (368 Hz)
1	0	1	1	0	0	1	fsg/90 (364 Hz)
1	0	1	1	0	1	0	fsg/91 (360 Hz)
1	0	1	1	0	1	1	fsg/92 (356 Hz)
1	0	1	1	1	0	0	fsg/93 (352 Hz)
1	0	1	1	1	0	1	fsg/94 (349 Hz)
1	0	1	1	1	1	0	fsg/95 (345 Hz)
1	0	1	1	1	1	1	fsg/96 (341 Hz)

Figure 9-4. Format of Sound Generator Frequency Setting Register 00 (4/5)

Remarks 1. fsg: Source clock frequency of 7-bit counter

MDL006	MDL005	MDL004	MDL003	MDL002	MDL001	MDL000	Setting of sound generator frequency
1	1	0	0	0	0	0	fsg/97 (338 Hz)
1	1	0	0	0	0	1	fsg/98 (334 Hz)
1	1	0	0	0	1	0	fsg/99 (331 Hz)
1	1	0	0	0	1	1	fsg/100 (328 Hz)
1	1	0	0	1	0	0	fsg/101 (324 Hz)
1	1	0	0	1	0	1	fsg/102 (321 Hz)
1	1	0	0	1	1	0	fsg/103 (318 Hz)
1	1	0	0	1	1	1	fsg/104 (315 Hz)
1	1	0	1	0	0	0	fsg/105 (312 Hz)
1	1	0	1	0	0	1	fsg/106 (309 Hz)
1	1	0	1	0	1	0	fsg/107 (306 Hz)
1	1	0	1	0	1	1	fsg/108 (303 Hz)
1	1	0	1	1	0	0	fsg/109 (300 Hz)
1	1	0	1	1	0	1	fsg/110 (298 Hz)
1	1	0	1	1	1	0	fsg/111 (295 Hz)
1	1	0	1	1	1	1	fsg/112 (293 Hz)
1	1	1	0	0	0	0	fsg/113 (290 Hz)
1	1	1	0	0	0	1	fsg/114 (287 Hz)
1	1	1	0	0	1	0	fsg/115 (285 Hz)
1	1	1	0	0	1	1	fsg/116 (282 Hz)
1	1	1	0	1	0	0	fsg/117 (280 Hz)
1	1	1	0	1	0	1	fsg/118 (278 Hz)
1	1	1	0	1	1	0	fsg/119 (275 Hz)
1	1	1	0	1	1	1	fsg/120 (273 Hz)
1	1	1	1	0	0	0	fsg/121 (271 Hz)
1	1	1	1	0	0	1	fsg/122 (269 Hz)
1	1	1	1	0	1	0	fsg/123 (266 Hz)
1	1	1	1	0	1	1	fsg/124 (264 Hz)
1	1	1	1	1	0	0	fsg/125 (262 Hz)
1	1	1	1	1	0	1	fsg/126 (260 Hz)
1	1	1	1	1	1	0	fsg/127 (258 Hz)
1	1	1	1	1	1	1	fsg/128 (256 Hz)

	Figure 9-4.	Format of Sound	Generator Frequency	Setting Register 00 (5/5)
--	-------------	-----------------	---------------------	---------------------------

Remarks 1. fsg: Source clock frequency of 7-bit counter

(4) P3 function register (PF3)

 \star

This register is used to specify a buzzer output pin for the sound generator. PF3 is set with a 1-bit or 8-bit memory manipulation instruction. RESET input clears PF3 to 00H.

Figure 9-5. Format of P3 Function Register

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
PF3	OE3	OE2	OE1	OE0	0	OM2	OM1	OM0	FF53H	00H	R/W

OEn	Control of P30/SG0 to P37/SG7 output					
0	utput of SGn and SGn+4 pins disabled					
1	Output of SGn and SGn+4 pins enabled					

OM2	OM1	OM0	Selection of P30/SG0 to P37/SG7 output mode
0	0	0	General-purpose port mode (P30 to P37)
0	0	1	Buzzer mode 0 Pin P30/SG0 is used for buzzer output. The other pins, P31/SG1 to P37/SG7, are used as ordinary general-purpose port pins.
0	1	0	Buzzer mode 1 Pins P30/SG0 and P34/SG4 are used for buzzer output. P34/SG4 outputs the inverted level of P30/SG0. On-chip resistors are not connected for pins P30/SG0 to P37/SG7. The other pins, P31/SG1 to P33/SG3 and P35/SG5 to P37/SG7, are used as ordinary general-purpose port pins.
0	1	1	Buzzer mode 2 Pins P30/SG0 and P34/SG4 are used for buzzer output. P34/SG4 outputs the inverted level of P30/SG0. On-chip resistors are connected for pins P30/SG0 to P37/SG7. The other pins, P31/SG1 to P33/SG3 and P35/SG5 to P37/SG7, are used as ordinary general-purpose port pins.
1	0	0	Buzzer mode 3 Pins P30/SG0 to P37/SG7 are used for buzzer output. P34/SG4, P35/SG5, P36/SG6, and P37/SG7 output the inverted level of P30/SG0, P31/SG1, P32/SG2, and P33/SG3, respectively. On-chip resistors are not connected for pins P30/SG0 to P37/SG7 (external resistor is necessary).
Oth	ner than ab	ove	Setting prohibited

Remarks 1. n: 0 to 3

2. For detailed description of each mode, see 9.5 Sound Generator Output Mode.

9.4 Setting of Sound Generator

9.4.1 Basic operation of sound generator

This sound generator can produce a sound (buzzer) of various frequencies by external connection of a buzzer circuit.

- Volume: 10 steps
- Scale: 3 octaves (see Figure 9-4)

To operate as sound generators, settings must be made in the following sequence.

- <1> Stop TMSG0 operation (TCESG0 = 0).
- <2> Disable output of SG0 to SG7 (OE0 to OE3 = 0).
- <3> Set the count value in CRSG0.
- <4> Set the output mode of SG0 to SG7 by OM0 to OM2 (see Figure 9-5).
- <5> Set the source clock of the carrier clock and the frequency of the sound to be output, by using SGFC00 (see Figure 9-4).
- <6> Set the TMSG0 count clock to carrier clock (TCLSG00 = 1, TCLSG01 = 1) (see **Figure 9-2**).
- <7> Enable sound output (RMCSG0 (bit 2 of carrier generator output control register SG0 (TCASG0)) = 0). Input the required value to NRZBSG0 (bit 1 of TCASG0) by program. Input a value to NRZSG0 (bit 0 of TCASG0) before it is reloaded from NRZBSG0.
- <8> Set the SGn pin that is used as buzzer output to output mode (PM3n = 0, P3n = 0) and enable SGn output by OE0 to OE3 (n: 0 to 7).
- <9> Enable the TMSG0 operation (TCESG0 = 1).
- <10> Save the value of NRZBSG0 to a general-purpose register.
- <11> If INTTMSG0 rises, the value of NRZBSG0 is transferred to NRZSG0. After that, rewrite TCASG0 by using an 8-bit memory manipulation instruction. Input the value to be transferred to NRZSG0 next to NRZBSG0, and input the value saved in <9> above to NRZSG0.
- <12> By repeating <10> and <11>, generate the desired carrier signal.

The operation of the sound generator is as follows.

- <1> The carrier clock of the frequency set by SGFC00 is generated.
- <2> When the count value of TMSG0 matches the value set in CRSG0, an interrupt request signal (INTTMSG0) is generated. The rising edge of this INTTMSG0 serves as a signal to reload data to NRZBSG0, and is transferred to NRZSG0.
- <3> The carrier clock is output from the sound generator pin (SGn) while the value of NRZSG0 is "1". When it is "0", a low level is output from the SGn pin (n: 0 to 7).



- Cautions 1. TCASG0 cannot be set with a 1-bit memory manipulation instruction. Be sure to use an 8-bit memory manipulation instruction.
 - 2. When enabling the sound generator operation again after stopping it once, be sure to set NRZBSG0 again because the previous value is not retained. In this case, also, a 1-bit memory manipulation instruction cannot be used. Be sure to use an 8-bit memory manipulation instruction.
 - 3. To enable an operation of the sound generator, set a value to the compare register (CRSG0) in advance, and input the necessary values to the NRZBSG0 and NRZSG0 flags before starting the operation. Otherwise, the signal of the timer match circuit will be undefined and the NRZSG0 flag will be undefined.
 - 4. Accessing TCASG0 is prohibited when INTTMSG0 (interrupt generated by a match signal) is output.
 - Accessing TCASG0 is prohibited when the value of 8-bit timer counter SG0 (TMSG0) is 00H. To access TCASG0 when TMSG0 = 00H, wait for half the cycle of the count clock of TMSG0 before rewriting TCASG0.

Figure 9-6 shows the operation timing of the sound generator.




Figure 9-6. Timing of Sound Generator Operation

★ 9.5 Sound Generator Output Mode

This sound generator has five output modes. Table 9-2 shows the differences among these modes.

Buzzer Mode Name	P30/SG0 Pin	P31/SG1 to P33/SG3 Pins	P34/SG4 Pin	P35/SG5 to P37/SG7 Pins	On-Chip Resistor for Buzzer Output
General-purpose port mode	General- purpose port	General- purpose port	General- purpose port	General- purpose port	Cannot be used
Buzzer mode 0	Buzzer output	General- purpose port	General- purpose port	General- purpose port	Cannot be used
Buzzer mode 1	Buzzer output	General- purpose port	Buzzer output	General- purpose port	Cannot be used
Buzzer mode 2	Buzzer output	General- purpose port	Buzzer output	General- purpose port	Can be used
Buzzer mode 3	Buzzer output	Buzzer output	Buzzer output	Buzzer output	Cannot be used (external resistor is necessary)

Table 9-2.	Supported	Buzzer	Modes
------------	-----------	--------	-------

[Volume]

This sound generator can set volume in a total of 10 steps; in buzzer mode 0, buzzer mode 1, and buzzer mode 2 (eight steps). In buzzer mode 3, the volume can be changed to the desired level by the user by changing the external resistor to be connected.

Table 9-3 shows the volumes settable in buzzer mode 2.

OE3	OE2	OE1	OE0		e in Buzzer Mode 2 ume in Buzzer Mode 1 is "100")
0	0	0	×	0	(output stopped)
0	0	1	×	67	(8/12)
0	1	0	×	80	(8/10)
0	1	1	×	86	(6/7)
1	0	0	×	89	(8/9)
1	0	1	×	91	(10/11)
1	1	0	×	92	(12/13)
1	1	1	×	93	(14/15)

Table 9-3. Volume Settable in Buzzer Mode 2 (Eight Steps)


Remark "Volume" in this table is shown as a ratio of the voltage applied to the buzzer element.


9.5.1 General-purpose port mode

In this mode, the buzzer output is not used.

All the P30/SG0 to P37/SG7 pins are used as ordinary general-purpose port pins.

				, - , -		/					
OE3	OE2	OE1	OE0	P30	P31	P32	P33	P34	P35	P36	P37
×	×	×	×	P30	P31	P32	P33	P34	P35	P36	P37







9.5.2 Buzzer mode 0

In this mode, the P30/SG0 pin is used for buzzer output (the buzzer is driven on one side). The other pins, P31/SG1 to P37/SG7, are used as ordinary general-purpose port pins.

Buzzer mode 0 (OM2, OM1, OM0 = 001B)

OE3	OE2	OE1	OE0	P30	P31	P32	P33	P34	P35	P36	P37
×	×	×	0	Low-level output	P31	P32	P33	P34	P35	P36	P37
			1	Buzzer output	P31	P32	P33	P34	P35	P36	P37






9.5.3 Buzzer mode 1

In this mode, the P30/SG0 and P34/SG4 pins are used for buzzer output (the buzzer is driven on both sides). The other pins, P31/SG1 to P33/SG3 and P35/SG5 to P37/SG7 are used as ordinary general-purpose port pins.

OE3	OE2	OE1	OE0	P30	P31	P32	P33	P34	P35	P36	P37
×	×	×	0	Low-level output	P31	P32	P33	Low-level output	P35	P36	P37
			1	Buzzer output	P31	P32	P33	Buzzer output	P35	P36	P37

Buzzer mode 1 (OM2, OM1, OM0 = 010B)



Remark The volume is greater than that in buzzer mode 0 because both of the sides of the buzzer are driven.

9.5.4 Buzzer mode 2

In this mode, the P30/SG0 and P34/SG4 pins are used for buzzer output (the buzzer is driven on both sides).

The other pins, P31/SG1 to P33/SG3 and P35/SG5 to P37/SG7 pins are used as ordinary general-purpose port pins.


In this mode, the on-chip resistor can be used. By setting OE1 to OE3 and adjusting the on-chip resistor to be connected, the volume can be adjusted.

OE3	OE2	OE1	OE0	P30	P31	P32	P33	P34	P35	P36	P37
0	0	0	×	Low-level output	P31	P32	P33	Low-level output	P35	P36	P37
Oth	er than ab	ove		Buzzer output	P31	P32	P33	Buzzer output	P35	P36	P37

Buzzer mode 2 (OM2, OM1, OM0 = 011B)

OE3	OE2	OE1	OE0	On-Chip	Resistor Co	onnection to	P30 Pin	On-Chip	Resistor Co	onnection to	P34 Pin
				1R	2R	4R	8R	1R	2R	4R	8R
0	0	0	×	-	-	-	\checkmark	-	-	-	\checkmark
0	0	1	×	-	-	\checkmark	\checkmark	-	-	\checkmark	\checkmark
0	1	0	×	-	\checkmark	-	\checkmark	-	\checkmark	-	\checkmark
0	1	1	×	_	\checkmark	\checkmark	\checkmark	_	\checkmark	\checkmark	\checkmark
1	0	0	×	\checkmark	-	-	\checkmark	\checkmark	-	-	\checkmark
1	0	1	×	\checkmark	-	\checkmark	\checkmark	\checkmark	_	\checkmark	\checkmark
1	1	0	×	\checkmark	\checkmark	_	V	\checkmark	\checkmark	_	
1	1	1	×	\checkmark	\checkmark	\checkmark	V	\checkmark	\checkmark	V	

Remark \checkmark : Connected, -: Not connected



9.5.5 Buzzer mode 3

In this mode, all the P30/SG0 to P37/SG7 pins are used for buzzer output (the buzzer is driven on both sides).


The P30/SG0 to P37/SG7 pins cannot be used as general-purpose port pins.

In this mode, the on-chip resistor is not used and the user connects external resistors of the desired value to the P30/SG0 to P37/SG7 pins. By setting OE1 to OE3 and adjusting the external resistor to be connected, the volume can be adjusted.

OE3	OE2	OE1	OE0		E	External Res	sistor Conne	ection of P30) to P37 Pin	S	
				P30	P31	P32	P33	P34	P35	P36	P37
0	0	0	0				- (all low-le	evel output)			
0	0	0	1	\checkmark	-	-	-	\checkmark	-	_	Ι
0	0	1	0		\checkmark	_	_	_	\checkmark	_	1
0	0	1	1	\checkmark	\checkmark	_	_	\checkmark	\checkmark	_	
0	1	0	0	-	-	\checkmark	-	-	-	\checkmark	-
0	1	0	1	\checkmark	_	\checkmark	_	\checkmark	_	\checkmark	-
0	1	1	0	-	\checkmark	\checkmark	_	_	\checkmark	\checkmark	-
0	1	1	1	\checkmark	\checkmark	\checkmark	_	\checkmark	\checkmark	\checkmark	1
1	0	0	0	-	_	_	\checkmark	_	_	_	\checkmark
1	0	0	1	\checkmark	-	-	\checkmark	\checkmark	-	-	\checkmark
1	0	1	0	Ι	\checkmark	-	\checkmark	-	\checkmark	-	\checkmark
1	0	1	1	\checkmark	\checkmark	-	\checkmark	\checkmark	\checkmark	-	\checkmark
1	1	0	0	-	-	\checkmark	\checkmark	-	-	\checkmark	\checkmark
1	1	0	1	\checkmark	-	\checkmark	\checkmark	\checkmark	-	\checkmark	\checkmark
1	1	1	0	-	\checkmark	\checkmark	\checkmark	-	\checkmark	\checkmark	\checkmark
1	1	1	1	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark

Buzzer mode 3 (OM2, OM1, OM0 = 100B)


Remark $\sqrt{:}$ Connected, -: Not connected



Caution Be sure to connect a pull-down resistor before the buzzer element.

9.5.6 Timing charts in respective buzzer modes

Figure 9-7 shows examples of output waveforms in the respective buzzer modes of the sound generator.



Note The waveform in buzzer mode 3 depends on the resistance of the external resistor connected by the user and the setting of OE0 to OE3.

CHAPTER 10 WATCH TIMER


10.1 Watch Timer Functions

The watch timer has the following functions.

- Watch timer
- Interval timer

 \star

The watch and interval timers can be used at the same time. Figure 10-1 shows a block diagram of the watch timer.





Remark fclk: fx or fcc

(1) Watch timer

The 4.19 MHz main system clock or 32.768 kHz subsystem clock is used to generate an interrupt request (INTWT) at 0.5-second intervals.

Caution When the main system clock is operating at 5.0 MHz or 2.0 MHz, it cannot be used to generate a 0.5-second interval. In this case, the subsystem clock, which operates at 32.768 kHz, should be used instead.

(2) Interval timer

The interval timer is used to generate an interrupt request (INTWTI) at specified intervals.

Interval Time	@ fx = 5.0 MHz Operation	@ fx = 4.19 MHz Operation	@ fcc = 2.0 MHz Operation	@ fxr = 32.768 kHz Operation
$2^8 \times 1/fw$	6.55 ms	7.81 ms	16.4 ms	7.81 ms
$2^9 \times 1/fw$	13.1 ms	15.6 ms	32.8 ms	15.6 ms
$2^{10} \times 1/fw$	26.2 ms	31.3 ms	65.5 ms	31.3 ms
$2^{11} \times 1/f_W$	52.4 ms	62.5 ms	131 ms	62.5 ms
$2^{12} \times 1/f_W$	104.9 ms	125 ms	262 ms	125 ms
$2^{13} \times 1/f_W$	209.7 ms	250 ms	524 ms	250 ms

Table 10-1. Interval Time of Interval Timer

Remarks 1. fw: Watch timer clock frequency $(fx/2^7, fcc/2^7, or fxT)$

- 2. fx: Main system clock oscillation frequency (ceramic/crystal oscillation)
- 3. fcc: Main system clock oscillation frequency (RC oscillation)
- **4.** fxT: Subsystem clock oscillation frequency

10.2 Watch Timer Configuration

The watch timer includes the following hardware.

Item	Configuration
Counter	5 bits × 1
Prescaler	13 bits \times 1
Control register	Watch timer mode control register (WTM)

Table 10-2. Configuration of Watch Timer

10.3 Register Controlling Watch Timer

The watch timer mode control register (WTM) is used to control the watch timer.

• Watch timer mode control register (WTM)

WTM selects a count clock for the watch timer and specifies whether to enable clocking of the timer. It also specifies the prescaler interval and how the 5-bit counter is controlled. WTM is set with a 1-bit or 8-bit memory manipulation instruction. RESET input clears WTM to 00H.

Figure 10-2. Format of Watch Timer Mode Control Register

Symbol	7	6	5	4	3	2	<1>	<0>	Address	After reset	R/W
WTM	WTM7	WTM6	WTM5	WTM4	0	0	WTM1	WTM0	FF4AH	00H	R/W

WTM7	Watch timer count	clock (fw) selection
	@fx = 5.0 MHz and fxt = 32.768 kHz operation	@fcc = 2.0 MHz and f_{XT} = 32.768 kHz operation
0	fx/2 ⁷ (39.1 kHz)	fcc/2 ⁷ (15.6 kHz)
1	fxr (32.768 kHz)	

WTM6	WTM5	WTM4	Prescaler interval selection
0	0	0	2 ⁸ /fw
0	0	1	2°/fw
0	1	0	2 ¹⁰ /fw
0	1	1	2 ¹¹ /fw
1	0	0	2 ¹² /fw
1	0	1	2 ¹³ /fw
Oth	ner than abo	ove	Setting prohibited

WTM1	Control of 5-bit counter operation
0	Cleared after stop
1	Started

WTM0	Watch timer operation	
0	Operation stopped (both prescaler and timer cleared)	
1	Operation enabled	

Remarks 1. fw: Watch timer clock frequency $(fx/2^7 \text{ or } fxT)$

- 2. fx: Main system clock oscillation frequency (ceramic/crystal oscillation)
- 3. fcc: Main system clock oscillation frequency (RC oscillation)
- 4. fxr: Subsystem clock oscillation frequency

10.4 Watch Timer Operation

10.4.1 Operation as watch timer

The main system clock (4.19 MHz) or subsystem clock (32.768 kHz) is used as a watch timer that generates 0.5second intervals.

The watch timer is used to generate an interrupt request at specified intervals.

By setting bits 0 and 1 (WTM0 and WTM1) of the watch timer mode control register (WTM) to 1, the watch timer starts counting. By clearing them to 0, the 5-bit counter is cleared and the watch timer stops counting.

When the interval timer also operates at the same time, only the watch timer can be started from 0 seconds by \star clearing WTM1 to 0. However, an error of up to $2^9 \times 1/\text{fw}$ seconds may occur for the first overflow of the watch timer (INTWT) after a 0-second start because the 13-bit prescaler is not cleared in this case.

10.4.2 Operation as interval timer

The interval timer is used to repeatedly generate an interrupt request at the interval specified by a preset count value.

The interval time can be selected by bits 4 to 6 (WTM4 to WTM6) of the watch timer mode control register (WTM).

Interval Time	@ fx = 5.0 MHz Operation	@ fx = 4.19 MHz Operation	@ fcc = 2.0 MHz Operation	@ fxt = 32.768 kHz Operation
$2^8 \times 1/fw$	6.55 ms	7.81 ms	16.4 ms	7.81 ms
$2^9 \times 1/fw$	13.1 ms	15.6 ms	32.8 ms	15.6 ms
$2^{10} \times 1/f_W$	26.2 ms	31.3 ms	65.5 ms	31.3 ms
$2^{11} \times 1/fw$	52.4 ms	62.5 ms	131 ms	62.5 ms
$2^{12} \times 1/f_W$	104.9 ms	125 ms	262 ms	125 ms
$2^{13} \times 1/fw$	209.7 ms	250 ms	524 ms	250 ms

Table 10-3. Interval Time of Interval Timer

Remarks 1. fw: Watch timer clock frequency $(fx/2^7, fcc/2^7, or fxT)$

- 2. fx: Main system clock oscillation frequency (ceramic/crystal oscillation)
- 3. fcc: Main system clock oscillation frequency (RC oscillation)
- 4. fxT: Subsystem clock oscillation frequency




Figure 10-3. Watch Timer/Interval Timer Operation Timing

- Caution When operation of the watch timer and 5-bit counter has been enabled by setting the watch timer mode control register (WTM) (setting WTM0 (bit 0 of WTM) to 1), the time until the first interrupt request after this setting will not be exactly the same as the watch timer interrupt time (0.5 s). This is because the 5-bit counter starts counting one cycle after the output of the 13-bit prescaler. The INTWT signal will be generated at the set time from its second generation.
- Remarks 1. fw: Watch timer clock frequency
 - 2. The parenthesized values apply to operation at fw = 32.768 kHz.

CHAPTER 11 WATCHDOG TIMER

11.1 Watchdog Timer Functions

The watchdog timer has the following functions.

- Watchdog timer
- Interval timer

Caution Select the watchdog timer mode or interval timer mode by using the watchdog timer mode register (WDTM).

(1) Watchdog timer

The watchdog timer is used to detect inadvertent program loop. When the inadvertent program loop is detected, a non-maskable interrupt or the RESET signal can be generated.

Table 11-1. Inadvertent Program Loop Detection Time of Watchdog Timer

Inadvertent Program Loop Detection Time	@ fx = 5.0 MHz Operation	@ fcc = 2.0 MHz Operation	@ fxT = 32.768 kHz Operation
$2^{13} \times 1/f_W$	210 ms	524 ms	250 ms
$2^{14} \times 1/fw$	419 ms	1.05 s	500 ms

Remarks 1. fw: $fx/2^7$, $fcc/2^7$, or fxT

- 2. fx: Main system clock oscillation frequency (ceramic/crystal oscillation)
- 3. fcc: Main system clock oscillation frequency (RC oscillation)
- 4. fxT: Subsystem clock oscillation frequency

(2) Interval timer

The interval timer generates an interrupt at any preset intervals.

Interval Time	@ fx = 5.0 MHz Operation	@ fcc = 2.0 MHz Operation	@ fxT = 32.768 kHz Operation
$2^{13} \times 1/f_W$	210 ms	524 ms	250 ms
$2^{14} \times 1/f_W$	419 ms	1.05 s	500 ms

Remarks 1. fw: $fx/2^7$, $fcc/2^7$, or fxT

- 2. fx: Main system clock oscillation frequency (ceramic/crystal oscillation)
- 3. fcc: Main system clock oscillation frequency (RC oscillation)
- 4. fxr: Subsystem clock oscillation frequency


11.2 Watchdog Timer Configuration

The watchdog timer includes the following hardware.

Table 11-3. Configuration of Watchdog Timer

Item	Configuration			
Control registers	Watchdog timer clock selection register (WDCS)			
	Watchdog timer mode register (WDTM)			







11.3 Registers Controlling Watchdog Timer

The watchdog timer is controlled by the following two registers.

- Watchdog timer clock selection register (WDCS)
- Watchdog timer mode register (WDTM)

(1) Watchdog timer clock selection register (WDCS)

This register sets the watchdog timer count clock. WDCS is set with an 8-bit memory manipulation instruction. RESET input clears WDCS to 00H.

Figure 11-2. Format of Watchdog Timer Clock Selection Register

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
WDCS	0	0	0	0	0	WDCS2	WDCS1	0	FF42H	00H	R/W

WDCS2	WDCS1	Selection of count clock					
		@ fx = 5.0 MHz and fxt = 32.768 kHz operation	@ fcc = 2.0 MHz and fxt = 32.768 kHz operation				
0	0	fx/2 ¹³ (610 Hz)	fcc/2 ¹³ (244 Hz)				
0	1	fx/2 ¹⁴ (305 Hz)	fcc/2 ¹⁴ (122 Hz)				
1	0	fхт/2 ⁶ (512 Hz)					
1	1	fxt/2 ⁷ (256 Hz)					

Remarks 1. fx: Main system clock oscillation frequency (ceramic/crystal oscillation)

- 2. fcc: Main system clock oscillation frequency (RC oscillation)
- **3.** fxT: Subsystem clock oscillation frequency

Table 11-4. Inadvertent Program Loop Detection Time or Interval Time of Watchdog Timer

WDCS2	WDCS1	Inadvertent Program Loop Detection Time or Interval Time					
		@ fx = 5.0 MHz and fxT = 32.768 kHz Operation	@ fcc = 2.0 MHz and fxt = 32.768 kHz Operation				
0	0	2 ²⁰ /fx (210 ms)	2 ²⁰ /fcc (524 ms)				
0	1	2 ²¹ /fx (419 ms)	2 ²¹ /fcc (1.05 s)				
1	0	2 ¹³ /fx⊤ (250 ms)					
1	1	2 ¹⁴ /fx⊤ (500 ms)					

Remarks 1. fx: Main system clock oscillation frequency (ceramic/crystal oscillation)


- 2. fcc: Main system clock oscillation frequency (RC oscillation)
- 3. fxT: Subsystem clock oscillation frequency

(2) Watchdog timer mode register (WDTM)

This register sets an operation mode of the watchdog timer, and enables/disables counting of the watchdog timer.

WDTM is set with a 1-bit or 8-bit memory manipulation instruction. RESET input clears WDTM to 00H.

Figure 11-3. Format of Watchdog Timer Mode Register



RUN	Selection of operation of watchdog timer ^{Note 1}						
0	Stops counting						
1	Clears counter and starts counting						

WDTM4	WDTM3	Selection of operation mode of watchdog timer ^{Note 2}				
0	0	eration stopped				
0	1	Interval timer mode (when overflow occurs, a maskable interrupt occurs) ^{Note 3}				
1	0	Watchdog timer mode 1 (when overflow occurs, a non-maskable interrupt occurs)				
1	1	Watchdog timer mode 2 (when overflow occurs, reset operation starts)				

- **Notes 1.** Once RUN has been set (1), it cannot be cleared (0) by software. Therefore, when counting is started, it cannot be stopped by any means other than **RESET** input.
 - 2. Once WDTM3 and WDTM4 have been set (1), they cannot be cleared (0) by software.
 - 3. The watchdog timer starts operations as an interval timer when RUN is set to 1.
- Cautions 1. When the watchdog timer is cleared by setting RUN to 1, the actual overflow time is up to 0.8% shorter than the time set by the watchdog timer clock selection register (WDCS).
 - 2. In watchdog timer mode 1 or 2, set WDTM4 to 1 after confirming that the WDTIF1 (bit 0 of interrupt request flag register 0 (IF0)) is cleared to 0. While WDTIF1 is 1, a non-maskable interrupt is generated upon write completion if watchdog timer mode 1 or 2 is selected.

11.4 Watchdog Timer Operation

11.4.1 Operation as watchdog timer

The watchdog timer detects an inadvertent program loop when bit 4 (WDTM4) of the watchdog timer mode register (WDTM) is set to 1.

The count clock (inadvertent program loop detection time interval) of the watchdog timer can be selected by bits 1 and 2 (WDCS1 and WDCS2) of the watchdog timer clock selection register (WDCS). By setting bit 7 (RUN) of WDTM to 1, the watchdog timer is started. Set RUN to 1 within the set inadvertent program loop detection time interval after the watchdog timer has been started. By setting RUN to 1, the watchdog timer can be cleared and start counting. If RUN is not set to 1, and the inadvertent program loop detection time is exceeded, the system is reset or a non-maskable interrupt is generated by the value of bit 3 (WDTM3) of WDTM.

The watchdog timer continues operation in the HALT mode, but stops in the STOP mode. Therefore, set RUN to 1 before entering the STOP mode to clear the watchdog timer, and then execute the STOP instruction.

- Cautions 1. The actual inadvertent program loop detection time may be up to 0.8% shorter than the set time.
 - 2. When the subsystem clock is selected as the CPU clock, the watchdog timer stops counting. In this case, therefore, the watchdog timer stops operation even though the main system clock is oscillating.

WDCS2	WDCS1	Inadvertent Program Loop Detection Time					
		@ fx = 5.0 MHz and f_{XT} = 32.768 kHz Operation	@ fcc = 2.0 MHz and fxt = 32.768 kHz Operation				
0	0	2 ²⁰ /fx (210 ms)	2 ²⁰ /fcc (524 ms)				
0	1	2 ²¹ /fx (419 ms)	2 ²¹ /fcc (1.05 s)				
1	0	2 ¹³ /fx⊤ (250 ms)					
1	1	2 ¹⁴ /fx⊤ (500 ms)					

Table 11-5. Inadvertent Program Loop Detection Time of Watchdog Timer

Remarks 1. fx: Main system clock oscillation frequency (ceramic/crystal oscillation)

- 2. fcc: Main system clock oscillation frequency (RC oscillation)
- 3. fxT: Subsystem clock oscillation frequency

11.4.2 Operation as interval timer

When bit 4 (WDTM4) and bit 3 (WDTM3) of the watchdog timer mode register (WDTM) are set to 0 and 1, respectively, the watchdog timer also operates as an interval timer that repeatedly generates an interrupt at time intervals specified by a preset count value.

Select a count clock (or interval time) by setting bits 1 and 2 (WDCS1 and WDCS2) of the watchdog timer clock selection register (WDCS). The watchdog timer starts operation as an interval timer when the RUN bit (bit 7 of WDTM) is set to 1.

In the interval timer mode, the interrupt mask flag (WDTMK1) is valid, and a maskable interrupt (INTWDT1) can be generated. The priority of INTWDT1 is set as the highest of all the maskable interrupts.

The interval timer continues operation in the HALT mode, but stops in the STOP mode. Therefore, set RUN to 1 before entering the STOP mode to clear the interval timer, and then execute the STOP instruction.

Cautions 1. Once bit 4 (WDTM4) of WDTM is set to 1 (when the watchdog timer mode is selected), the interval timer mode is not set, unless the RESET signal is input.

2. The interval time immediately after the setting by WDTM may be up to 0.8% shorter than the set time.

WDCS2	WDCS1	Interval Time					
		@ fx = 5.0 MHz and fxT = 32.768 kHz Operation	@ fcc = 2.0 MHz and fxt = 32.768 kHz Operation				
0	0	2 ²⁰ /fx (210 ms)	2 ²⁰ /fcc (524 ms)				
0	1	2 ²¹ /fx (419 ms)	2 ²¹ /fcc (1.05 s)				
1	0	2 ¹³ /fx⊤ (250 ms)					
1	1	2 ¹⁴ /fx⊤ (500 ms)					

Table 11-6. Interval Time of Watchdog Timer

Remarks 1. fx: Main system clock oscillation frequency (ceramic/crystal oscillation)

- 2. fcc: Main system clock oscillation frequency (RC oscillation)
- 3. fxT: Subsystem clock oscillation frequency

* Caution The A/D converter is provided only for the μPD78983xB, 78983xA, and 78F9835. It cannot be used with the μPD78983x.

12.1 8-Bit A/D Converter Functions

The 8-bit A/D converter converts input analog voltages into digital signals with an 8-bit resolution. It can control up to three analog input channels (ANI0 to ANI2).

A/D conversion can be started only by software.

One of analog inputs ANI0 to ANI2 is selected for A/D conversion. A/D conversion is performed repeatedly, with an interrupt request (INTAD) being issued each time an A/D conversion is completed.


12.2 8-Bit A/D Converter Configuration

The 8-bit A/D converter consists of the following hardware.

Table 12-1. Configuration of 8-Bit A/D Converter

Item	Configuration
Analog input	3 channels (ANI0 to ANI2)
Register	Successive approximation register (SAR) A/D conversion result register (ADCR)
Control register	A/D converter mode register (ADM) A/D input select register (ADS)





(1) Successive approximation register (SAR)

The SAR receives the result of comparing an analog input voltage and a voltage at a voltage tap (comparison voltage), received from the series resistor string, starting from the most significant bit (MSB). Upon receiving all the bits, down to the least significant bit (LSB), that is, upon the completion of A/D conversion, the SAR sends its contents to the A/D conversion result register (ADCR).

(2) A/D conversion result register (ADCR)

ADCR holds the result of A/D conversion. Each time A/D conversion ends, the conversion result received from the successive approximation register is loaded into ADCR, which is an 8-bit register that holds the result of A/D conversion.

 $\frac{\text{ADCR}}{\text{RESET}} \text{ input makes ADCR undefined.}$

(3) Sample & hold circuit

The sample & hold circuit samples consecutive analog inputs from the input circuit, one by one, and sends them to the voltage comparator. The sampled analog input voltage is held during A/D conversion.

(4) Voltage comparator

The voltage comparator compares an analog input with the voltage output by the series resistor string.

(5) Series resistor string

The series resistor string is configured between V_{DD} and V_{SS} . It generates the reference voltages against which analog inputs are compared.

(6) ANI0 to ANI2 pins

Pins ANI0 to ANI2 are analog input pins for the three-channel A/D converter. They are used to receive the analog signals to be A/D converted.

Caution Do not supply pins ANI0 to ANI2 with voltages that fall outside the rated range. If a voltage equal to or greater than V_{DD} or equal to or less than V_{SS} (even if within the absolute maximum rating) is supplied to any of these pins, the conversion value for the corresponding channel will be undefined. Furthermore, the conversion values for the other channels may also be affected.

12.3 Registers Controlling 8-Bit A/D Converter

The following two registers are used to control the 8-bit A/D converter.

- A/D converter mode register (ADM)
- A/D input select register (ADS)

(1) A/D converter mode register (ADM)

ADM specifies the conversion time for analog inputs. It also specifies whether to enable conversion. ADM is set with a 1-bit or 8-bit memory manipulation instruction. RESET input clears ADM to 00H.

Figure 12-2. Format of A/D Converter Mode Register

Symbol	<7>	6	5	4	3	2	1	0	Address	After reset	R/W
ADM	ADCS	0	FR2	FR1	FR0	0	0	0	FF80H	00H	R/W

ADCS	A/D conversion control						
0	Conversion stopped						
1	Conversion enabled						

FR2	FR1	FR0	A/D conversion time selection ^{Note}						
			@fx = 5.0 MHz operation	@fcc = 2.0 MHz operation					
0	0	0	288/fx (57.6 μs)	288/fcc (144 μs)					
0	0	1	240/fx (48 μs)	240/fcc (120 μs)					
0	1	0	192/fx (38.4 μs)	192/fcc (96 μs)					
1	0	0	144/fx (28.8 μs)	144/fcc (72 μs)					
1	0	1	120/fx (24 µs)	120/fcc (60 μs)					
1	1	0	96/fx (19.2 µs)	96/fcc (48 μs)					
Othe	r than a	bove	Setting prohibited						

Note The specifications of FR2, FR1, and FR0 must be such that the A/D conversion time is at least 14 μ s.

Cautions 1. The result of conversion performed immediately after bit 7 (ADCS) is set is undefined.

- 2. The result of conversion performed after ADCS is cleared may be undefined (see 12.5
 - (5) Timing that makes the A/D conversion result undefined for details).
- **Remarks 1.** fx: Main system clock oscillation frequency (ceramic/crystal oscillation)
 - 2. fcc: Main system clock oscillation frequency (RC oscillation)

(2) A/D input select register (ADS)

ADS specifies the port used to input the analog voltages to be converted to a digital signal. ADS is set with a 1-bit or 8-bit memory manipulation instruction. RESET input clears ADS to 00H.

Figure 12-3. Format of A/D Input Select Register

									Address		
ADS	0	0	0	0	0	0	ADS1	ADS0	FF84H	00H	R/W

ADS1	ADS0	Analog input channel specification
0	0	ANIO
0	1	ANI1
1	0	ANI2
1	1	Setting prohibited

Caution Be sure to clear bits 2 to 7 to 0.

12.4 8-Bit A/D Converter Operation

12.4.1 Basic operation of 8-bit A/D converter

- <1> Select a channel for A/D conversion, using the A/D input select register (ADS).
- <2> The voltage supplied to the selected analog input channel is sampled using the sample and hold circuit.
- <3> After sampling continues for a certain period of time, the sample and hold circuit is put on hold to keep the input analog voltage until A/D conversion is completed.
- <4> Bit 7 of the successive approximation register (SAR) is set. The series resistor string voltage tap at the tap selector is set to half of VDD.
- <5> The series resistor string tap voltage is compared with the analog input voltage using the voltage comparator. If the analog input voltage is higher than half of VDD, the MSB of the SAR is left set. If it is lower than half of VDD, the MSB is reset.
- <6> Bit 6 of the SAR is set automatically, and comparison shifts to the next stage. The next voltage tap of the series resistor string is selected according to bit 7, which reflects the previous comparison result, as follows:
 - Bit 7 = 1: Three quarters of VDD
 - Bit 7 = 0: One quarter of VDD


The tap voltage is compared with the analog input voltage. Bit 6 is set or reset according to the result of comparison.

- Analog input voltage ≥ tap voltage: Bit 6 = 1
- Analog input voltage < tap voltage: Bit 6 = 0
- <7> Comparison is repeated until bit 0 of the SAR is reached.
- <8> When comparison is completed for all of the 8 bits, a significant digital result is left in the SAR. This value is sent to and latched in the A/D conversion result register (ADCR). At the same time, it is possible to generate an A/D conversion end interrupt request (INTAD).

Cautions 1. The first A/D conversion value immediately following the start of A/D conversion may be undefined.

2. When the A/D converter enters the standby mode, it stops operating.

Figure 12-4. Basic Operation of 8-Bit A/D Converter



A/D conversion continues until bit 7 (ADCS) of the A/D converter mode register (ADM) is reset (0) by software. If an attempt is made to write to ADM or the A/D input select register (ADS) during A/D conversion, the A/D

conversion operation is initialized. In this case, A/D conversion is restarted from the beginning, if the ADCS is set (1). RESET makes the A/D conversion result register (ADCR) undefined.

12.4.2 Input voltage and conversion result

The relationship between the analog input voltage at the analog input pins (ANI0 to ANI2) and the A/D conversion result (A/D conversion result register (ADCR)) is represented by:

ADCR = INT (
$$\frac{V_{IN}}{V_{DD}} \times 256 + 0.5$$
)

or

$$(\text{ADCR} - 0.5) \times \frac{\text{V}_{\text{DD}}}{256} \le \text{V}_{\text{IN}} < (\text{ADCR} + 0.5) \times \frac{\text{V}_{\text{DD}}}{256}$$

INT(): Function that returns the integer part of a parenthesized value

- VIN: Analog input voltage
- VDD: VDD pin voltage
- ADCR: Value in the A/D conversion result register (ADCR)

Figure 12-5 shows the relationship between the analog input voltage and the A/D conversion result.




Figure 12-5. Relationship Between Analog Input Voltage and A/D Conversion Result

Input voltage/VDD

12.4.3 Operation mode of 8-bit A/D converter


The 8-bit A/D converter is initially in the select mode. In this mode, the A/D input select register (ADS) is used to select an analog input channel from ANI0 to ANI2 for A/D conversion.

A/D conversion can be started only by software, that is, by setting the A/D converter mode register (ADM).

The A/D conversion result is saved to the A/D conversion result register (ADCR). At the same time, an interrupt request signal (INTAD) is generated.

• Software-started A/D conversion

Setting bit 7 (ADCS) of the A/D converter mode register (ADM) triggers A/D conversion for a voltage applied to the analog input pin specified in the A/D input select register (ADS). Upon completion of A/D conversion, the conversion result is saved to the A/D conversion result register (ADCR). At the same time, an interrupt request signal (INTAD) is generated. Once A/D conversion is activated, and completed, another session of A/D conversion is started. A/D conversion is repeated until new data is written to the ADM. If data where ADCS is 1 is written to ADM again during A/D conversion, the current session of A/D conversion is discontinued, and a new session of A/D conversion begins for the new data. If data where ADCS is 0 is written to ADM again during A/D conversion is stopped immediately.






Remarks 1. n = 0 to 2 **2.** m = 0 to 2

12.5 Cautions Related to 8-Bit A/D Converter

(1) Current consumption in the standby mode

When the A/D converter enters the standby mode, it stops operating. Stopping conversion (bit 7 (ADCS) of the A/D converter mode register (ADM) = 0 can reduce the current consumption. Figure 12-7 shows how to reduce the current consumption in the standby mode.

Figure 12-7. How to Reduce Current Consumption in Standby Mode



(2) Input range for the ANI0 to ANI2 pins

Be sure to keep the input voltage at ANI0 to ANI2 within the rated value. If a voltage equal to or greater than VDD or equal to or less than Vss (even within the absolute maximum rating) is input to a conversion channel, the conversion output of the channel becomes undefined. This may also affect the conversion output of the other channels.

(3) Conflict

<1> Conflict between writing to the A/D conversion result register (ADCR) at the end of conversion and reading from ADCR

Reading from ADCR takes precedence. After reading, the new conversion result is written to ADCR.


<2> Conflict between writing to ADCR at the end of conversion and writing to the A/D converter mode register (ADM) or the A/D input select register (ADS) Writing to ADM or ADS takes precedence. A request to write to ADCR is ignored. No A/D conversion end interrupt request signal (INTAD) is generated.

(4) Conversion results immediately following start of A/D conversion

The first A/D conversion value immediately following the start of A/D conversion may be undefined. Be sure to poll the A/D conversion end interrupt request (INTAD) and perform processing such as discarding the first conversion result.

(5) Timing that makes the A/D conversion result undefined

If the timing of the end of A/D conversion and the timing at which the A/D converter stops operating conflict, the A/D conversion value may be undefined. Because of this, be sure to read out the A/D conversion result while the A/D converter is operating. Furthermore, when reading out an A/D conversion result after A/D conversion has stopped, be sure to have done so by the time the next conversion result is complete. The conversion result readout timing is shown in Figures 12-8 and 12-9.









Figure 12-9. Conversion Result Readout Timing (When Conversion Result Is Normal Value)



(6) Noise prevention

To maintain a resolution of 8 bits, be careful of noise at the V_{DD} and ANI0 to ANI2 pins. The higher the output impedance of the analog input source, the larger the effect by noise. To reduce noise, attach an external capacitor to the relevant pins as shown in Figure 12-10.





(7) ANI0 to ANI2

The analog input pins (ANI0 to ANI2) are alternate-function pins. They are also used as port pins (P60 to P62).

If any of ANI0 to ANI2 has been selected for A/D conversion, do not execute input instructions for the ports; otherwise the conversion resolution may become lower.

If a digital pulse is applied to a pin adjacent to the analog input pins during A/D conversion, coupling noise may occur which prevents an A/D conversion result from being attained as expected. Avoid applying a digital pulse to pins adjacent to the analog input pins during A/D conversion.

(8) Input impedance of the ANI0 to ANI2 pins

This A/D converter charges the internal sampling capacitor for about 1/10 of the conversion time, and performs sampling.

Therefore at times other than sampling, only the leak current is output. During sampling, the current for charging the capacitor is also output, so the input impedance fluctuates and has no meaning.


However, to ensure adequate sampling, it is recommended that the output impedance of the analog input source be set to below 10 k Ω , or a 100 pF capacitor be connected to the ANI0 to ANI2 pins (see **Figure 12-10**).

(9) Interrupt request flag (ADIF)

Changing the contents of the A/D converter mode register (ADM) does not clear the interrupt request flag (ADIF).

If the voltage at the analog input pins is changed during A/D conversion, therefore, the A/D conversion result and the conversion end interrupt request flag may reflect the previous analog input just before writing to the ADM occurs. In this case, ADIF may appear to be set if it is read-accessed just after ADM is write-accessed, even when A/D conversion has not been completed for the new analog input.

In addition, when A/D conversion is restarted, ADIF must be cleared beforehand.





CHAPTER 13 SERIAL INTERFACE

13.1 Serial Interface Functions

The serial interface has the following three modes.

- Operation stop mode
- Asynchronous serial interface (UART) mode
- 3-wire serial I/O mode

(1) Operation stop mode

This mode is used when serial transfer is not carried out. It enables a reduction in the power consumption.

(2) Asynchronous serial interface (UART) mode

In this mode, one byte of data following the start bit is transmitted/received, and full-duplex operation is possible.

A dedicated UART baud rate generator is incorporated, allowing communication over a wide range of baud rates. In addition, the baud rate can be defined by dividing the clock input to the ASCK pin.

(3) 3-wire serial I/O mode (MSB/LSB-first switchable)


In this mode, 8-bit data transfer is carried out with three lines, one for the serial clock (SCK10) and two for serial data (SI10, SO10).

The 3-wire serial I/O mode supports simultaneous transmit and receive operations, reducing the data transfer processing time.


It is possible to switch the first bit of 8-bit data to be transmitted between the MSB and the LSB, thus allowing connection to devices with either bit first.

The 3-wire serial I/O mode is effective for connecting display controllers and peripheral I/Os such as the 75XL Series, 78K Series, and 17K Series that include a conventional clocked serial interface.

Figures 13-1 and 13-2 show the block diagrams of the serial interface.



CHAPTER 13 SERIAL INTERFACE






Figure 13-2. Block Diagram of Serial Interface (UART00)

13.2 Serial Interface Configuration

The serial interface has the following hardware configuration.

Item	Configuration
Registers	Transmit/receive shift register 10 (SIO10) Transmit shift register 00 (TXS00) Receive shift register 00 (RXS00) Receive buffer register 00 (RXB00)
Control registers	Serial operation mode register 10 (CSIM10) Asynchronous serial interface mode register 00 (ASIM00) Asynchronous serial interface status register 00 (ASIS00) Baud rate generator control register 00 (BRGC00)

Table 13-1. Configuration of Serial Interface

(1) Transmit/receive shift register 10 (SIO10)

This is an 8-bit register used for parallel-to-serial conversion and to perform serial data transmission/reception in synchronization with the serial clock in the 3-wire serial I/O mode. SIO10 is set with an 8-bit memory manipulation instruction. RESET input makes SIO10 undefined.

(2) Transmit shift register 00 (TXS00)

This register is used to specify the data to be transmitted in the UART mode. Data written to TXS00 is transmitted as serial data.

If the data length is specified as 7 bits, bits 0 to 6 of the data written to TXS00 are transferred as the transmit data. The transmit operation is started by writing data to TXS00.

TXS00 is written to with an 8-bit memory manipulation instruction. It cannot be read. RESET input sets TXS00 to FFH.

Caution During a transmit operation, do not write to TXS00.

TXS00 and receive buffer register 00 (RXB00) are allocated to the same address, and when reading is performed, RXB00 values are read.

(3) Receive shift register 00 (RXS00)

This register is used to convert serial data input to the RxD pin into parallel data in the UART mode. Each time one byte of data is received, it is transferred to receive buffer register 00 (RXB00). RXS00 cannot be manipulated directly by program.

(4) Receive buffer register 00 (RXB00)

This register is used to hold received data in the UART mode. Each time one byte of data is received, a new byte of data is transferred from receive shift register 00 (RXS00).

If the data length is specified as 7 bits, receive data is transferred to bits 0 to 6 of RXB00, and the MSB of RXB00 always becomes 0.

RXB00 can be read with an 8-bit memory manipulation instruction. It cannot be written to. RESET input makes RXB00 undefined.

Caution RXB00 and transmit shift register 00 (TXS00) are allocated to the same address, and when writing is performed, the values are written to TXS00.

(5) Transmit controller

This controller controls transmit operations by adding a start bit, parity bit, and stop bit to data written to transmit shift register 00 (TXS00), according to the data set to asynchronous serial interface mode register 00 (ASIM00).

(6) Receive controller

This controller controls receive operations according to the data set to asynchronous serial interface mode register 00 (ASIM00). It also performs parity error check, etc., during receive operations, and when an error is detected, it sets the value to asynchronous serial interface status register 00 (ASIS00) depending on the nature of the error.

13.3 Registers Controlling Serial Interface

The following four registers are used to control the serial interface.

- Serial operation mode register 10 (CSIM10)
- Asynchronous serial interface mode register 00 (ASIM00)
- Asynchronous serial interface status register 00 (ASIS00)
- Baud rate generator control register 00 (BRGC00)

(1) Serial operation mode register 10 (CSIM10)

This register is set when using the serial interface in the 3-wire serial I/O mode. CSIM10 is set with a 1-bit or 8-bit memory manipulation instruction. RESET input clears CSIM10 to 00H.

Figure 13-3. Format of Serial Operation Mode Register 10

Symbol	<7>	6	5	4	3	2	1	0	Address	After reset	R/W
CSIM10	CSIE10	0	0	TPS100	0	DIR10	CSCK10	0	FF72H	00H	R/W

CSIE10	Operation control in 3-wire serial I/O mode
0	Operation stopped
1	Operation enabled

TPS100	Count clock selection when internal clock is selected							
	@ fx = 5.0 MHz operation	@ fcc = 2.0 MHz operation						
0	fx/2 ² (1.25 MHz)	fcc/2 ² (500 kHz)						
1	fx/2 ³ (625 kHz)	f _{cc} /2 ³ (250 kHz)						

DIR10	First bit specification
0	MSB
1	LSB

CSCK10	SIO10 clock selection			
0	Clock input to SCK10 pin from external			
1	Internal clock selected by TPS100			

Cautions 1. Be sure to clear bits 0, 3, 5, and 6 to 0.

*

- 2. Clear CSIM10 to 00H in the UART mode.
- 3. When the clock input from an external source is selected in the 3-wire serial I/O mode, select the input mode by setting bit 0 of port mode register 2 (PM2) to 1.
- 4. Switching operation modes must be performed after the serial transmit/receive operation has been stopped.

Remarks 1. fx: Main system clock oscillation frequency (ceramic/crystal oscillation)

2. fcc: Main system clock oscillation frequency (RC oscillation)

(2) Asynchronous serial interface mode register 00 (ASIM00)

This register is set when using the serial interface in the asynchronous serial interface mode. ASIM00 is set with a 1-bit or 8-bit memory manipulation instruction. RESET input clears ASIM00 to 00H.

Figure 13-4. Format of Asynchronous Serial Interface Mode Register 00

Symbol	<7>	<6>	5	4	3	2	1	0	Address	After reset	R/W
ASIM00	TXE00	RXE00	PS001	PS000	CL00	SL00	ISRM00	0	FFA0H	00H	R/W

T.	XE00	Transmit operation control
	0	Transmit operation stopped
	1	Transmit operation enabled

RXE00	Receive operation control
0	Receive operation stopped
1	Receive operation enabled

PS001	PS000	Parity bit specification
0	0	No parity
0	1	0 parity always added at transmission Parity check is not performed at reception (no parity error is generated)
1	0	Odd parity
1	1	Even parity

CL00	Character length specification
0	7 bits
1	8 bits

SL00	Transmit data stop bit length specification
0	1 bit
1	2 bits

ISRM00	Reception completion interrupt control at error occurrence								
0	reception completion interrupt request is generated when an error occurs.								
1	A reception completion interrupt request is not generated when an error occurs.								

Cautions 1. Be sure to clear bit 0 to 0.

- 2. Clear ASIM00 to 00H in the 3-wire serial I/O mode.
- 3. Switching operation modes must be performed after the serial transmit/receive operation has been stopped.

Table 13-2. Settings of Serial Interface Operating Mode

(1) Operation stop mode

ASI	M00	С	SIM1	0	PM22	P22	PM21	P21	PM20	P20			P22/SI10/RxD00		
TXE00	RXE00	CSIE10	DIR10	CSCK10							Bit	Clock	Pin Function	Pin Function	Pin Function
0	0	0	×	×	× ^{Note 1}	$ imes^{\text{Note 1}}$	-	-	P22	P21	P20				
	Other than above							Setting prohibited							

*

(2) Asynchronous serial interface mode

ASI	M00	С	SIM1	0	PM22	P22	PM21	P21	PM20	P20	First Bit	Shift Clock	P22/SI10/RxD00 Pin Function	P21/SO10/TxD00 Pin Function	P20/SCK10 Pin Function
TXE00	RXE00	CSIE10	DIR10	CSCK10							Dit	CIUCK			FINFUNCTION
1	0	0	0	0	× ^{Note 1}	× ^{Note 1}	0	0	× ^{Note 1}	× ^{Note 1}	LSB	Internal clock	P22	TxD00 (CMOS output)	P20
0	1	0	0	0	1	×	× ^{Note 1}	× ^{Note 1}	× ^{Note 1}	× ^{Note 1}			RxD00	P21	
1	1	0	0	0	1	×	0	0	× ^{Note 1}	× ^{Note 1}				TxD0 (CMOS output)	
	Other than above							•		Settin	g prohibite	ed			

(3) 3-wire serial I/O mode

ASI	M00	CSIM10		10	PM22	P22	PM21	P21	PM20	P20		Shift	P22/SI10/RxD00	P21/SO10/TxD00	P20/SCK10
TXE00	RXE00	CSIE10	DIR10	CSCK10							Bit	Clock	Pin Function	Pin Function	Pin Function
0	0	1	0	0	1 ^{Note 2}	× ^{Note 2}	0	1	1	×	MSB	External clock	SI10 ^{Note 2}	SO10 (CMOS output)	SCK10 input
				1					0	1		Internal clock			SCK10 output
		1	1	0					1	×	LSB	External clock			SCK10 input
				1					0	1		Internal clock			SCK10 output
	Other than above							1		Settin	g prohibite	d			

Notes 1. Can be used as port function.

2. If used only for transmission, can be used as P22 (CMOS I/O).

Remark ×: don't care

(3) Asynchronous serial interface status register 00 (ASIS00)

This register is used to display the type of receive error, if it occurs while asynchronous serial interface mode is set.

ASIS00 is set with a 1-bit or 8-bit memory manipulation instruction. RESET input clears ASIS00 to 00H.

Figure 13-5. Format of Asynchronous Serial Interface Status Register 00

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
ASIS00	0	0	0	0	0	PE00	FE00	OVE00	FFA3H	00H	R

PE00	Parity error flag						
0	Parity error not generated						
1	Parity error generated (when specified parity of transmit data does not match receive data parity)						

FE00	Framing error flag							
0	Framing error not generated							
1	Framing error generated ^{Note 1} (when stop bit is not detected)							

OVE00	Overrun error flag							
0	Overrun error not generated							
1	Overrun error generated ^{Note 2} (when the next receive operation is completed before the data is read from the receive buffer register)							

- **Notes 1.** Even when the stop bit length is set to 2 bits by setting bit 2 (SL00) of asynchronous serial interface mode register 00 (ASIM00), the stop bit detection in the case of reception is performed with 1 bit.
 - 2. Be sure to read receive buffer register 00 (RXB00) when an overrun error occurs. If not, an overrun error will occur every time data is received.

Caution Be sure to clear bits 3 to 7 to 0.

(4) Baud rate generator control register 00 (BRGC00)

This register is used to specify the serial clock for the serial interface. BRGC00 is set with an 8-bit memory manipulation instruction. RESET input clears BRGC00 to 00H.

BRGC00	0	TPS002	TPS001	TPS000	MDL003 MDL002 MD	L001 MDL000 FFA1H 00H	R/W				
-											
	TPS002	TPS001	TPS000		Selection of 5-bi	it counter source clock (fscκ)					
				@ f:	x = 5.0 MHz operation	@ fcc = 2.0 MHz operation	n				
	0	0	0	fx/2 (2.5 N	/Hz)	fcc/2 (1.0 MHz)	0				
	0	0	1	fx/2 ² (1.25	5 MHz)	fcc/2 ² (500 kHz)	1				
	0	1	0	fx/2 ³ (625		fcc/2 ³ (250 kHz)	2				
	0	1	1	fx/2 ⁴ (313	kHz)	fcc/2 ⁴ (125 kHz)	3				
	1	0	0	fx/2 ⁵ (156	kHz)	fcc/2 ⁵ (62.5 kHz)	4				
	1	0	1	fx/2 ⁶ (78.1	l kHz)	fcc/2 ⁶ (31.3 kHz)	5				
	1	1	0	fx/2 ⁷ (39.1	l kHz)	fcc/2 ⁷ (15.6 kHz)	6				
	1	1	1	fx/2 ⁸ (19.5	5 kHz)	fcc/2 ⁸ (7.81 kHz)	7				
- r											
	MDL003	MDL002	MDL001	MDL000	Selection of bar	ud rate generator input clock	k				
	0	0	0	0	fscк/16		0				
	0	0	0	1	fscк/17		1				
	0	0	1	0	fscк/18		2				
	0	0	1	1	fscк/19		3				
	0	1	0	0	fscк/20		4				
	0	1	0	1	fscк/21		5				
	0	1	1	0	fscк/22		6				
	0	1	1	1	fscк/23		7				
	1	0	0	0	fscк/24		8				
	1	0	0	1	fscк/25		9				
	1	0	1	0	fscк/26		10				
	1	0	1	1	fscк/27		11				
	1	1	0	0							
	1	1	0	1	1 fscк/29						
	1	1	1	0	fscк/30		14				
	1	1	1	1	Setting prohibited		_				

Figure 13-6. Format of Baud Rate Generator Control Register 00

2 1

0

Address After reset R/W

3

4

Symbol

 \star

7

6

5

Cautions 1. Be sure to clear bit 7 to 0.

- 2. When writing to BRGC00 is performed during a communication operation, the output of the baud rate generator is disrupted and communications cannot be performed normally. Be sure not to write to BRGC00 during a communication operation.
- Remarks 1. fx: Main system clock oscillation frequency (ceramic/crystal oscillation)
 - 2. fcc: Main system clock oscillation frequency (RC oscillation)
 - 3. fsck: Source clock of 5-bit counter
 - 4. n: Value determined by the setting of TPS000 to TPS002 ($1 \le n \le 8$)
 - Value determined by the setting of MDL000 to MDL003 ($0 \le k \le 14$) 5. k:

The baud rate transmit/receive clock to be generated is a divided main system clock signal.

(a) Generation of UART baud rate transmit/receive clock by means of main system clock

The transmit/receive clock is generated by dividing the main system clock. The baud rate generated from the main system clock is estimated by using the following expression.

$$[\text{Baud rate}] = \frac{\text{fcLK}}{2^{n+2} \times (k+16)} \quad [\text{Hz}]$$

fclk: Main system clock oscillation frequency (fx or fcc)

- n: Value in Figure 13-6 determined by the settings of TPS000 to TPS002 ($0 \le n \le 7$)
- k: Value in Figure 13-6 determined by the setting of MDL000 to MDL003 ($0 \le k \le 14$)

* Table 13-3. Example of Relationship Between Main System Clock and Baud Rate (When fx = 5.0 MHz)

Baud Rate (bps)	BRGC00 Set Value	n	k	Error (%)
				fx = 5.0 MHz
600	70H	7	0	1.73
1200	60H	6	0	
2400	50H	5	0	
4800	40H	4	0	
9600	30H	3	0	
19200	20H	2	0	
31250	14H	1	4	0.00
38400	10H	1	0	1.73
76800	00H	0	0	

* Table 13-4. Example of Relationship Between Main System Clock and Baud Rate (When fx = 4.9152 MHz)

Baud Rate (bps)	BRGC00 Set Value	n	k	Error (%)
				fx = 4.9152 MHz
600	70H	7	0	0.00
1200	60H	6	0	
2400	50H	5	0	
4800	40H	4	0	
9600	30H	3	0	
19200	20H	2	0	
31250	14H	1	4	-1.73
38400	10H	1	0	0.00
76800	00H	0	0	

Table 13-5. Example of Relationship Between Main System Clock and Baud Rate (When fx = 4.1943 MHz)

*

 \star

Baud Rate (bps)	BRGC00 Set Value	n	k	Error (%)
				fx = 4.1943 MHz
300	7BH	7	11	1.13
600	6BH	6	11	
1200	5BH	5	11	
2400	4BH	4	11	
4800	ЗВН	3	11	
9600	2BH	2	11	
19200	1BH	1	11	
31250	11H	1	1	-1.33
38400	0BH	0	11	1.13

Table 13-6. Example of Relationship Between Main System Clock and Baud Rate (When fx = 4.00 MHz)

Baud Rate (bps)	BRGC00 Set Value	n	k	Error (%)
				fx = 4.00 MHz
300	7AH	7	10	0.16
600	6AH	6	10	
1200	5AH	5	10	
2400	4AH	4	10	
4800	ЗАН	3	10	
9600	2AH	2	10	
19200	1AH	1	10	
31250	10H	1	0	0.00
38400	0AH	0	10	0.16

13.4 Serial Interface Operation

The serial interface provides the following three modes.

- Operation stop mode
- Asynchronous serial interface (UART) mode
- 3-wire serial I/O mode

13.4.1 Operation stop mode

In the operation stop mode, serial transfer is not executed, enabling a reduction in the power consumption. The P20/SCK10, P21/SO10/TxD00, and P22/SI10/RxD00 pins can be used as normal I/O ports.

(1) Register setting

Operation stop mode is set by serial operation mode register 10 (CSIM10) and asynchronous serial interface mode register 00 (ASIM00).

(a) Serial operation mode register 10 (CSIM10)

CSIM10 is set with a 1-bit or 8-bit memory manipulation instruction. RESET input clears CSIM00 to 00H.

Symbol	<7>	6	5	4	3	2	1	0	Address	After reset	R/W
CSIM10	CSIE10	0	0	TPS100	0	DIR10	CSCK10	0	FF72H	00H	R/W

CSIE10	Operation control in 3-wire serial I/O mode
0	Operation stopped
1	Operation enabled

Caution Be sure to clear bits 0, 3, 5, and 6 to 0.

(b) Asynchronous serial interface mode register 00 (ASIM00) ASIM00 is set with a 1-bit or 8-bit memory manipulation instruction. RESET input clears ASIM00 to 00H.

Symbol	<7>	<6>	5	4	3	2	1	0	Address	After reset	R/W
ASIM00	TXE00	RXE00	PS001	PS000	CL00	SL00	ISRM00	0	FFA0H	00H	R/W

TXE00	Transmit operation control
0	Transmit operation stopped
1	Transmit operation enabled

RXE00	Receive operation control
0	Receive operation stopped
1	Receive operation enabled

Caution Be sure to clear bit 0 to 0.

13.4.2 Asynchronous serial interface (UART) mode

In this mode, the one-byte data following the start bit is transmitted/received enabling full-duplex communications.

This device incorporates a UART-dedicated baud rate generator, allowing communication at a wide range of baud rates.

The UART-dedicated baud rate generator also can output the 31.25 kbps baud rate that complies with the MIDI standard.

(1) Register setting

UART mode is set by serial operation mode register 10 (CSIM10), asynchronous serial interface mode register 00 (ASIM00), asynchronous serial interface status register 00 (ASIS00), and baud rate generator control register 00 (BRGC00).

(a) Serial operation mode register 10 (CSIM10)

 $\label{eq:csimple} CSIM10 \text{ is set with a 1-bit or 8-bit memory manipulation instruction.}$

RESET input clears CSIM10 to 00H.

Clear CSIM10 to 00H in the UART mode.

Symbol	<7>	6	5	4	3	2	1	0	Address	After reset	R/W
CSIM10	CSIE10	0	0	TPS100	0	DIR10	CSCK10	0	FF72H	00H	R/W

CSIE10	Operation control in 3-wire serial I/O mode
0	Operation stopped
1	Operation enabled

TPS100	Count clock selection when internal clock is selected									
	@ fx = 5.0 MHz operation	@ fcc = 2.0 MHz operation								
0	fx/2 ² (1.25 MHz)	fcc/2 ² (500 kHz)								
1	fx/2 ³ (625 kHz)	f _{cc} /2 ³ (250 kHz)								

DIR10	Start bit specification
0	MSB
1	LSB

CSCK10	SIO10 clock selection							
0	Clock input to SCK10 pin from external							
1	Internal clock selected by TPS100							

Cautions 1. Be sure to clear bits 0, 3, 5, and 6 to 0.

- 2. Switching operation modes must be performed after the serial transmit/receive operation has been stopped.
- Remarks 1. fx: Main system clock oscillation frequency (ceramic/crystal oscillation)
 - 2. fcc: Main system clock oscillation frequency (RC oscillation)

(b) Asynchronous serial interface mode register 00 (ASIM00)

ASIM00 is set with a 1-bit or 8-bit memory manipulation instruction. RESET input clears ASIM00 to 00H.

Caution When using the serial interface function (UART mode), clear the related output latches to 0, and the port mode registers (PM××) as follows.

- For reception Set P22 (RxD00) to input mode (PM22 = 1).
- For transmission
 - Set P21 (TxD00) to output mode (PM21 = 0).
- For transmission and reception

Set P22 and P21 to input and output mode, respectively.

Symbol	<7>	<6>	5	4	3	2	1	0	Address	After reset	R/W
ASIM00	TXE00	RXE00	PS001	PS000	CL00	SL00	ISRM00	0	FFA0H	00H	R/W

TXE00	RXE00	Operation mode	Function of RxD00/SI10/P22 pin	Function of TxD00/SO10/P21 pin
0	0	Operation disabled	Port function (P22)	Port function (P21)
0	1	UART mode (reception only)	Serial function (RxD00)	
1	0	UART mode (transmission only)	Port function (P22)	Serial function (TxD00)
1	1	UART mode (transmission and reception)	Serial function (RxD00)	

PS001	PS000	Parity bit specification
0	0	No parity
0	1	At transmission, the parity bit is fixed to 0. At reception, a parity check is not made; no parity error is reported.
1	0	Odd parity
1	1	Even parity

CL00	Character length specification
0	7 bits
1	8 bits

SL00	Transmission data stop bit length specification
0	1 bit
1	2 bits

ISRM00	Reception completion interrupt control at error occurrence
0	A reception completion interrupt request is generated when an error occurs.
1	A reception completion interrupt request is not generated when an error occurs.

Cautions 1. Be sure to clear bit 0 to 0.

2. Switch the operation mode after stopping serial transmission/reception.

(c) Asynchronous serial interface status register 00 (ASIS00) ASIS00 is set with a 1-bit or 8-bit memory manipulation instruction. RESET input clears ASIS00 to 00H.

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
ASIS00	0	0	0	0	0	PE00	FE00	OVE00	FFA3H	00H	R

PE00	Parity error flag					
0	Parity error not generated					
1	Parity error generated (when specified parity of transmit data does not match receive data parity)					

FE00	Framing error flag					
0	Framing error not generated					
1	Framing error generated ^{Note 1} (when stop bit is not detected)					

OVE00	Overrun error flag
0	Overrun error not generated
1	Overrun error generated ^{Note 2} (when the next receive operation is completed before the data is read from the receive buffer register)

- **Notes 1.** Even when the stop bit length is set to 2 bits by setting bit 2 (SL00) of asynchronous serial interface mode register 00 (ASIM00), the stop bit detection in the case of reception is performed with 1 bit.
 - 2. Be sure to read receive buffer register 00 (RXB00) when an overrun error occurs. If not, an overrun error will occur every time data is received.

Caution Be sure to clear bits 3 to 7 to 0.

(d) Baud rate generator control register 00 (BRGC00) BRGC00 is set with an 8-bit memory manipulation instruction. RESET input clears BRGC00 to 00H.

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W	
BRGC00	0	TPS002	TPS001	TPS000	MDL003	MDL002	MDL001	MDL000	FFA1H	00H	R/W	

TPS002	TPS001	TPS000	Selection of 5-bit counter source clock (fsck)				
			@ fx = 5.0 MHz operation	@ fcc = 2.0 MHz operation	n		
0	0	0	fx/2 (2.5 MHz)	fcc/2 (1.0 MHz)	0		
0	0	1	fx/2 ² (1.25 MHz)	fcc/2 ² (500 kHz)	1		
0	1	0	fx/2 ³ (625 kHz)	fcc/2 ³ (250 kHz)	2		
0	1	1	fx/2 ⁴ (313 kHz)	fcc/2 ⁴ (125 kHz)	3		
1	0	0	fx/2 ⁵ (156 kHz)	fcc/2 ⁵ (62.5 kHz)	4		
1	0	1	fx/2 ⁶ (78.1 kHz)	fcc/2 ⁶ (31.3 kHz)	5		
1	1	0	fx/2 ⁷ (39.1 kHz)	fcc/2 ⁷ (15.6 kHz)	6		
1	1	1	fx/2 ⁸ (19.5 kHz)	fcc/2 ⁸ (7.81 kHz)	7		

MDL003	MDL002	MDL001	MDL000	Selection of baud rate generator input clock	k
0	0	0	0	fscк/16	0
0	0	0	1	fscк/17	1
0	0	1	0	fscк/18	2
0	0	1	1	fscк/19	3
0	1	0	0	fsck/20	4
0	1	0	1	fsck/21	5
0	1	1	0	fsck/22	6
0	1	1	1	fscк/23	7
1	0	0	0	fscк/24	8
1	0	0	1	fscк/25	9
1	0	1	0	fscк/26	10
1	0	1	1	fsck/27	11
1	1	0	0	fscк/28	12
1	1	0	1	fscк/29	13
1	1	1	0	fsck/30	14
1	1	1	1	Setting prohibited	-

Cautions 1. Be sure to clear bit 7 to 0.

- When writing to BRGC00 is performed during a communication operation, the output of the baud rate generator is disrupted and communications cannot be performed normally. Be sure not to write to BRGC00 during a communication operation.
- **Remarks 1.** fx: Main system clock oscillation frequency (ceramic/crystal oscillation)
 - 2. fcc: Main system clock oscillation frequency (RC oscillation)
 - 3. fsck: Source clock of 5-bit counter
 - **4.** n: Value determined by the setting of TPS000 to TPS002 ($1 \le n \le 8$)
 - **5.** k: Value determined by the setting of MDL000 to MDL003 ($0 \le k \le 14$)

The baud rate transmit/receive clock to be generated is a divided main system clock signal.

• Generation of baud rate transmit/receive clock by means of main system clock

The transmit/receive clock is generated by dividing the main system clock. The baud rate generated from the main system clock is estimated by using the following expression.

$$[Baud rate] = \frac{f_{CLK}}{2^{n+2} (k+16)} [Hz]$$

fclk: fx or fcc

*

- fx: Main system clock oscillation frequency (ceramic/crystal oscillation)
- fcc: Main system clock oscillation frequency (RC oscillation)

Table 13-7 shows the relationship between the source clock of the 5-bit counter assigned to bits 4 to 6 (TPS000 to TPS002) of BRGC00 and value n, while Table 13-8 shows that between the input clock of the baud rate generator and value k.

TPS002	TPS001	TPS000	5-Bit Counter Source Clock Selection	n
0	0	0	fclk/2	0
0	0	1	fclk/2 ²	1
0	1	0	fcLK/2 ³	2
0	1	1	fclk/2 ⁴	3
1	0	0	fcLĸ/2⁵	4
1	0	1	fcLK/2 ⁶	5
1	1	0	fclk/2 ⁷	6
1	1	1	fclk/2 ⁸	7

Table 13-7. Relationship Between Source Clock of 5-Bit Counter and Value n

Remarks 1. fclk: fx or fcc

- 2. fx: Main system clock oscillation frequency (ceramic/crystal oscillation)
- 3. fcc: Main system clock oscillation frequency (RC oscillation)

MDL003	MDL002	MDL001	MDL000	Selection of Baud Rate Generator Input Clock	k
0	0	0	0	fscк/16	0
0	0	0	1	fscк/17	1
0	0	1	0	fscк/18	2
0	0	1	1	fscк/19	3
0	1	0	0	fscк/20	4
0	1	0	1	fscк/21	5
0	1	1	0	fsck/22	6
0	1	1	1	fsck/23	7
1	0	0	0	fscк/24	8
1	0	0	1	fsck/25	9
1	0	1	0	fsck/26	10
1	0	1	1	fsck/27	11
1	1	0	0	fsck/28	12
1	1	0	1	fsck/29	13
1	1	1	0	fscк/30	14
1	1	1	1	Setting prohibited	-


Table 13-8. Relationship Between Input Clock of Baud Rate Generator and Value k

Remark fsck: Source clock of 5-bit counter

• Permissible error range of baud rate

The permissible error range of the baud rate is dependent upon the number of bits of one frame and the division ratio of the counter [1/(16 + k)].






Remark T: Source clock cycle of 5-bit counter Permissible error range of baud rate (where k = 0) = $\frac{\pm 15.5}{320} \times 100 = 4.8438$ (%)

(2) Communication operation

(a) Data format

The transmission/reception data format is as shown in Figure 13-8.





One data frame consists of the following bits.

- Start bit: 1 bit
- Character bits: 7 bits/8 bits
- Parity bits: Even parity/odd parity/0 parity/no parity
- Stop bit(s): 1 bit/2 bits

The specification of character bit length, parity selection, and specification of stop bit length for each data frame is carried out using asynchronous serial interface mode register 00 (ASIM00).

When 7 bits is selected as the number of character bits, only the lower 7 bits (bits 0 to 6) are valid; in transmission the most significant bit (bit 7) is ignored, and in reception the most significant bit (bit 7) is always "0".

The serial transfer rate is selected by means of ASIM00 and baud rate generator control register 00 (BRGC00).

If a serial data receive error is generated, the receive error contents can be determined by reading the status of asynchronous serial interface status register 00 (ASIS00).

(b) Parity types and operation

The parity bit is used to detect a bit error in the communication data. Normally, the same parity bit is used on the transmitting side and the receiving side. With even parity and odd parity, a 1-bit (odd number) error can be detected. With 0 parity and no parity, an error cannot be detected.

(i) Even parity

• Transmission

The transmission operation is controlled so that the number of bits with a value of "1" in the transmission data including parity bit is even. The parity bit value should be as follows.

The number of bits with a value of "1" is an odd number in transmission data: 1 The number of bits with a value of "1" is an even number in transmission data: 0

• Reception

The number of bits with a value of "1" in the reception data including parity bit is counted, and if the number is odd, a parity error is generated.

(ii) Odd parity

• Transmission

As opposed to even parity, the transmission operation is controlled so that the number of bits with a value of "1" in the transmission data including parity bit is odd. The parity bit value should be as follows.

The number of bits with a value of "1" is an odd number in transmission data: 0 The number of bits with a value of "1" is an even number in transmission data: 1

• Reception

The number of bits with a value of "1" in the reception data including parity bit is counted, and if the number is even, a parity error is generated.

(iii) 0 parity

When transmitting, the parity bit is set to "0" irrespective of the transmission data. At reception, a parity bit check is not performed. Therefore, a parity error is not generated, irrespective of whether the parity bit is set to "0" or "1".

(iv) No parity

A parity bit is not added to the transmission data. At reception, data is received assuming that there is no parity bit. Since there is no parity bit, a parity error is not generated.

(c) Transmission

(i) Stop bit length: 1

A transmit operation is enabled by setting bit 7 (TXE00) of asynchronous serial interface mode register 00 (ASIM00) to 1 and is started by writing transmit data to transmission shift register 00 (TXS00). The start bit, parity bit, and stop bit(s) are added automatically.

When the transmit operation starts, the data in TXS00 is shifted out, and when TXS00 is empty, a transmission completion interrupt request (INTST00) is generated.

The transmission completion interrupt timing is shown in Figure 13-9.

Figure 13-9. Asynchronous Serial Interface Transmission Completion Interrupt Timing

STOP Parity TxD00 (Output) D1 D7 D0 D2 D6 START INTST00 (ii) Stop bit length: 2 D2 D0 D1 D7 TxD00 (Output) D6 Parity STOP START INTST00

Caution Do not overwrite asynchronous serial interface mode register 00 (ASIM00) during a transmit operation. If the ASIM00 register is overwritten during transmission, subsequent transmission may not be performed (the normal state is restored by RESET input).

It is possible to determine whether transmission is in progress by software by using a transmission completion interrupt request (INTST00) or the interrupt request flag (STIF00) set by INTST00.

(d) Reception

When bit 6 (RXE00) of asynchronous serial interface mode register 00 (ASIM00) is set to 1, a receive operation is enabled and sampling of the RxD00 pin input is performed.

RxD00 pin input sampling is performed using the serial clock specified by BRGC00.

When the RxD00 pin input becomes low, the 5-bit counter of the baud rate generator starts counting, and when half the time determined by the specified baud rate has passed, the data sampling start timing signal is output. If the RxD00 pin input sampled again as a result of this start timing signal is low, it is identified as a start bit, the 5-bit counter is initialized and starts counting, and data sampling is performed. When character data, a parity bit, and one stop bit are detected after the start bit, reception of one frame of data ends.


When one frame of data has been received, the receive data in the shift register is transferred to receive buffer register 00 (RXB00), and a reception completion interrupt request (INTSR00) is generated.

Even if an error occurs, the receive data in which the error occurred is still transferred to RXB00. If bit 1 (ISRM00) of ASIM00 is cleared to 0 when an error occurs, INTSR00 is generated (see **Figure 13-11**). If the ISRM00 bit is set to 1, INTSR00 is not generated.

If the RXE00 bit is cleared to 0 during the receive operation, the receive operation is stopped immediately. In this case, the contents of RXB00 and ASIS00 are not changed, and INTSR00 and INTSER00 are not generated.

Figure 13-10 shows the asynchronous serial interface reception completion interrupt timing.

Figure 13-10. Asynchronous Serial Interface Reception Completion Interrupt Timing



Caution Be sure to read reception buffer register 00 (RXB00) even if a receive error occurs. If RXB00 is not read, an overrun error will be generated when the next data is received, and the receive error state will continue indefinitely.

(e) Receive errors

The following three errors may occur during a receive operation: a parity error, framing error, or overrun error. If the error flag in asynchronous serial interface status register 00 (ASIS00) is set to 1 as a result of data reception, a reception error interrupt request (INTSER00) is generated. The reception error interrupt occurs before the reception completion interrupt request (INTSR00). Receive error causes are shown in Table 13-9.


It is possible to determine what kind of error occurred during reception by reading the contents of ASIS00 in the reception error interrupt servicing (INTSER00) (see **Table 13-9** and **Figure 13-11**).

The contents of ASIS00 are cleared to 0 by reading receive buffer register 00 (RXB00) or receiving the next data (if there is an error in the next data, the corresponding error flag is set).

Receive Error	Cause	ASIS00 Value
Parity error	Parity specification at transmission and reception data parity do not match	04H
Framing error	Stop bit not detected	02H
Overrun error	Reception of next data is completed before data is read from receive buffer register 00	01H

Table 13-9. Receive Error Causes

Figure 13-11. Receive Error Timing



Note If the receive error occurs when the ISRM00 bit is set to 1, INTSR00 is not generated.

- Cautions 1. The contents of asynchronous serial interface status register 00 (ASIS00) are cleared to 0 by reading receive buffer register 00 (RXB00) or receiving the next data. To ascertain the error contents, read ASIS00 before reading RXB00.
 - 2. Be sure to read receive buffer register 00 (RXB00) even if a receive error occurs. If RXB00 is not read, an overrun error will be generated when the next data is received, and the receive error state will continue indefinitely.

13.4.3 3-wire serial I/O mode

The 3-wire serial I/O mode is useful for connection of peripheral I/Os and display controllers, etc., that incorporate a conventional synchronous serial interface, such as the 75XL Series, 78K Series, 17K Series.

Communication is performed using three lines: the serial clock (SCK10), serial output (SO10), and serial input (SI10) lines.

(1) Register setting

3-wire serial I/O mode settings are performed using serial operation mode register 10 (CSIM10), asynchronous serial interface mode register 00 (ASIM00), and baud rate generator control register 00 (BRGC00).

(a) Serial operation mode register 10 (CSIM10)

CSIM10 is set with a 1-bit or 8-bit memory manipulation instruction. RESET input clears CSIM10 to 00H.

Symbol	<7>	6	5	4	3	2	1	0	Address	After reset	R/W
CSIM10	CSIE10	0	0	TPS100	0	DIR10	CSCK10	0	FF72H	00H	R/W

CSIE	10	Operation control in 3-wire serial I/O mode
0		Operation stopped
1		Operation enabled

TPS100	Count clock selection when internal clock is selected						
	@ fx = 5.0 MHz operation	@ fcc = 2.0 MHz operation					
0	fx/2 ² (1.25 MHz)	fcc/2 ² (500 kHz)					
1	fx/2 ³ (625 kHz)	fcc/2 ³ (250 kHz)					

DIR10	First bit specification
0	MSB
1	LSB

CSCK10	SIO10 clock selection					
0	Input clock to SCK10 pin from external					
1	Internal clock selected by TPS100					

Cautions 1. Be sure to clear bits 0, 3, 5, and 6 to 0.

- 2. When the clock input from an external source is selected in the 3-wire serial I/O mode, select the input mode by setting bit 0 of port mode register 2 (PM2) to 1.
- 3. Switching operation modes must be performed after the serial transmit/receive operation has been stopped.
- Remarks 1. fx: Main system clock oscillation frequency (ceramic/crystal oscillation)
 - 2. fcc: Main system clock oscillation frequency (RC oscillation)

(b) Asynchronous serial interface mode register 00 (ASIM00) ASIM00 is set with a 1-bit or 8-bit memory manipulation instruction. RESET input clears ASIM00 to 00H.

Clear ASIM00 to 00H in the 3-wire serial I/O mode.

Symbol	<7>	<6>	5	4	3	2	1	0	Address	After reset	R/W
ASIM00	TXE00	RXE00	PS001	PS000	CL00	SL00	ISRM00	0	FFA0H	00H	R/W

TXE00	RXE00	Operation mode	Function of RxD00/P22 pin	Function of TxD00/P21 pin
0	0	Operation stopped	Port function (P22)	Port function (P21)
0	1	UART mode (reception only)	Serial function (RxD00)	
1	0	UART mode (transmission only)	Port function (P22)	Serial function (TxD00)
1	1	UART mode (transmission and reception)	Serial function (RxD00)	

PS001	PS000	Parity bit specification
0	0	No parity
0	1	At transmission, the parity bit is fixed to 0. At reception, a parity check is not made; no parity error is reported.
1	0	Odd parity
1	1	Even parity

CL00	Character length specification
0	7 bits
1	8 bits

SL00	Transmission data stop bit length specification
0	1 bit
1	2 bits

ISRM00	Reception completion interrupt control at error occurrence
0	A reception completion interrupt request is generated when an error occurs.
1	A reception completion interrupt request is not generated when an error occurs.

Cautions 1. Be sure to clear bit 0 to 0.

2. Switch the operation mode after stopping serial transmission/reception.

(2) Communication operation

In the 3-wire serial I/O mode, data transmission/reception is performed in 8-bit units. Data is transmitted/received in 1-bit units in synchronization with the serial clock.

Transmit/receive shift register 10 (SIO10) shift operations are performed in synchronization with the fall of the serial clock ($\overline{SCK10}$). Then transmit data is held in the SO10 latch and output from the SO10 pin. Also, receive data input to the SI10 pin is latched in input bits of SIO10 on the rise of $\overline{SCK10}$.

At the end of an 8-bit transfer, the operation of SIO10 stops automatically, and the interrupt request signal (INTCSI10) is generated.




Figure 13-12. 3-Wire Serial I/O Mode Timing

- Cautions 1. When data is written to SIO10 in the serial operation disabled status (CSIE10 = 0), the data cannot be transmitted or received.
 - 2. When data is written to SIO10 in the serial operation disabled status (CSIE10 = 0) and then serial operation is enabled (CSIE10 = 1), the data cannot be transmitted or received.
 - 3. Once data has been written to SIO10 with the serial clock selected (CSCK10 = 0), overwriting the data does not update the contents of SIO10.
 - 4. When CSIM10 is operated during data transmission/reception, data cannot be transmitted or received normally.
 - 5. When SIO10 is operated during data transmission/reception, the data cannot be transmitted or received normally.

(3) Transfer start

Serial transfer is started by setting transfer data to transmit/receive shift register 10 (SIO10) when the following two conditions are satisfied.

- Bit 7 (CSIE10) of serial operation mode register 10 (CSIM10) = 1
- Internal serial clock is stopped or SCK10 is a high level after 8-bit serial transfer.

An end of 8-bit transfer stops the serial transfer automatically and generates the interrupt request signal (INTCSI10).

CHAPTER 14 LCD CONTROLLER/DRIVER

14.1 Functions of LCD Controller/Driver

The LCD controller/driver has the following functions.


- (1) Enables automatic output of segment signals and common signals by automatically reading from display data memory.
- (2) Four types of display modes can be selected:
 - 1/8 duty (1/5 bias) (80 segments × 8 commons)
 - 1/16 duty (1/5 bias) (80 segments × 16 commons)
 - 1/32 duty (1/5 bias) (64 segments × 32 commons)
 - 1/48 duty (1/5 bias) (48 segments × 48 commons)
- (3) Any of four frame frequency settings can be selected for each display mode.
- (4) Operation using the subsystem clock is also supported.
- (5) Booster is incorporated.

14.2 Configuration of LCD Controller/Driver

The LCD controller/driver includes the following hardware.

Table 14-1. Configuration of LCD Controller/Driver

Item	Configuration
Display outputs	Segment/common signals: 96 (LCD0 to LCD95)
Control registers	LCD20 display mode register (LCDM20) LCD20 clock control register (LCDC20) LCD boost voltage level setting register (VLCD00)



*****Figure 14-1. Block Diagram of LCD Controller/Driver

Note The display area changes depending on the LCD display mode. For details, see Figure 14-2 Format of LCD20 Display Mode Register.

User's Manual U15559EJ2V1UD

14.3 Registers Controlling LCD Controller/Driver

The following three registers are used to control the LCD controller/driver.

- LCD20 display mode register (LCDM20)
- LCD20 clock control register (LCDC20)
- LCD boost voltage level setting register 00 (VLCD00)

(1) LCD20 display mode register (LCDM20)

This register is used to set the display operation enabled/disabled status, booster enabled/stopped status, the segment/common pin output, and the display mode. LCDM20 is set with a 1-bit or 8-bit memory manipulation instruction. RESET input clears LCDM20 to 00H.

	Figure 14-2. Format of LCD20 Display Mode Register										
Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
LCDM20	LCDON201	LCDON200	VAON20	LIPS20	0	0	LCDM201	LCDM200	FFB0H	00H	R/W

LCDON201	LCDON200	LCD display enable/disable
0	0	Display is OFF (all segment outputs are non-select signals)
0	1	Display is ON (pattern A) ^{Note 1}
1	0	Setting prohibited
1	1	Display is ON (pattern B) ^{Note 1}

VAON20	Booster operation enable/stop ^{Note 2}
0	Booster operation stop
1	Booster operation enable

LIPS20	Segment pin/common pin output control ^{Note 2}
0	Output ground level to segment pin/common pin
1	Output non-selection level to segment pin and LCD waveform to common pin

LCDM201	LCDM200	Selection of LCD controller/driver display mode					
0	0	48 × 48 mode (1/48 duty)	1/5 bias				
0	1	64 × 32 mode (1/32 duty)					
1	0	80 × 16 mode (1/16 duty)					
1	1	$80 \times 8 \text{ mode (1/8 duty)}^{Note 3}$					

- **Notes 1.** In pattern A, the RAM area is displayed between F8C0H and F9DFH, and in pattern B, between F9E0H and FAFFH. For the memory map, see **CHAPTER 3 CPU ARCHITECTURE**.
 - 2. When an LCD display is not needed, clear VAON20 and LIPS20 to 0 to reduce power consumption.
 - 3. P80/LCD88 to P87/LCD95 are used as general-purpose input ports.

Cautions 1. Be sure to clear bits 2 and 3 to 0.

- 2. Observe the following sequence when manipulating VAON20.
 - A. To stop boosting the voltage by turning OFF the display
 - 1) Turn off the display by clearing LCDON200 = 0 and LCDON201 = 0.
 - Disable output of all the segment buffers and common buffers by clearing LIPS20 = 0.
 - 3) Stop boosting the voltage by clearing VAON20 = 0.
 - B. To stop boosting the voltage with the display ON

This setting is prohibited. Be sure to stop boosting the voltage after turning off the display.

- C. To turn on the display while boosting the voltage is stopped
 - 1) Start boosting the voltage by setting VAON20 = 1 and wait for about 500 ms.
 - 2) Place all the segment buffers and common buffers in non-display output status by setting LIPS20 = 1.
 - 3) Turn on the display by setting LCDON200 = 1.

To display pattern A, clear LCDON201 = 0. To display pattern B, set LCDON201 = 1.

(2) LCD20 clock control register (LCDC20)

This register is used to set the LCD source clock and frame frequency. LCDC20 is set with an 8-bit memory manipulation instruction. RESET input clears LCDC20 to 00H.

Figure 14-3. Format of LCD20 Clock Control Register											
Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
LCDC20	0	0	0	0	0	0	LCDC201	LCDC200	FFB2H	00H	R/W
,											

LCDC201	LCDC200	Selection of LCD	source clock (fLCD)
		@ fx = 5.0 MHz and fxt = 32.768 kHz operation	@ fcc = 2.0 MHz and fxt = 32.768 kHz operation
0	0	fx/2 ⁶ (78.1 kHz)	fcc/2 ⁶ (31.3 kHz)
0	1	fx/2 ⁷ (39.1 kHz)	fcc/2 ⁷ (15.6 kHz)
1	0	fx/2 ⁸ (19.5 kHz)	fcc/2 ⁸ (7.81 kHz)
1	1	fхт (32.768 kHz)	

Caution Be sure to clear bits 2 to 7 to 0.

Remarks 1. fx: Main system clock oscillation frequency (ceramic/crystal oscillation)

- 2. fcc: Main system clock oscillation frequency (RC oscillation)
- **3.** fxT: Subsystem clock oscillation frequency

The frame frequency is determined by the duty factor in the display mode and the LCD source clock (f_{LCD}). Tables 14-2 to 14-5 show the frame frequency in each display mode.

*	
–	

Table 14-2. Frame Frequency (Hz) at 1/48 Duty (48 × 48 Mode)

LCDM201	LCDM200	LCDC201	LCDC200	LCD Source Clock	Frame Frequency	
				Frequency (fLCD)	@ fx = 4.19 MHz Operation	@ fx = 5.0 MHz Operation
0	0	0	0	fx/2 ⁶	42.7 Hz	50.9 Hz
		0	1	fx/2 ⁷	21.3 Hz	25.4 Hz
		1	0	fx/2 ⁸	10.7 Hz	12.8 Hz
		1	1	f _{XT} (32.768 kHz)	21.3 Hz	

*

Table 14-3. Frame Frequency (Hz) at 1/32 Duty (64 × 32 Mode)

LCDM201	LCDM200	LCDC201	LCDC200	LCD Source Clock	Frame Frequency	
				Frequency (f∟cD)	@ fx = 4.19 MHz Operation	@ fx = 5.0 MHz Operation
0	1	0	0	fx/2 ⁶	64 Hz	76.3 Hz
		0	1	fx/2 ⁷	32 Hz	38.1 Hz
		1	0	fx/2 ⁸	16 Hz	19.1 Hz
		1	1	fx⊤ (32.768 kHz)	32 Hz	

- A	
×	

Table 14-4.	Frame Frequency	(Hz) at 1/16 Du	Ity (80 × 16 Mode)
-------------	-----------------	-----------------	--------------------

LCDM201	LCDM200	LCDC201	LCDC200	LCD Source Clock	Frame Frequency	
				Frequency (fLCD)	@ fx = 4.19 MHz Operation	@ fx = 5.0 MHz Operation
1	0	0	0	fx/2 ⁶	128 Hz	152.6 Hz
		0	1	fx/2 ⁷	64 Hz	76.3 Hz
		1	0	fx/2 ⁸	32 Hz	38.1 Hz
		1	1	fxт (32.768 kHz)	64 Hz	

*

Table 14-5. Frame Frequency (Hz) at 1/8 Duty (80 × 8 Mode)

LCDM201	LCDM200	LCDC201	LCDC200	LCD Source Clock Frame Frequency		Frequency
				Frequency (fLCD)	@ fx = 4.19 MHz Operation	@ fx = 5.0 MHz Operation
1	1	0	0	fx/2 ⁶	256 Hz	305.2 Hz
		0	1	fx/2 ⁷	128 Hz	152.6 Hz
		1	0	fx/2 ⁸	64 Hz	76.3 Hz
		1	1	fxт (32.768 kHz)	128 Hz	

(3) LCD boost voltage level setting register 00 (VLCD00)

This register is used to set the voltage level of the LCD controller/driver booster.

VLCD00 is set with an 8-bit memory manipulation instruction.

RESET input clears VLCD00 to 00H.

	Figure 14-4. Format of LCD Boost Voltage Level Setting Register 00										
Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
VLCD00	0	0	0	0	VLCD003	VLCD002	VLCD001	VLCD000	FFB3H	00H	R/W

VLCD003	VLCD002	VLCD001	VLCD000	Voltage level selection for LCD display	V _{LC0} voltage (TYP.) (V)
0	0	0	0	Voltage level 0 (light)	3.8
0	0	0	1	Voltage level 1	3.9
0	0	1	0	Voltage level 2	4.0
0	0	1	1	Voltage level 3	4.1
0	1	0	0	Voltage level 4	4.2
0	1	0	1	Voltage level 5	4.3
0	1	1	0	Voltage level 6	4.4
0	1	1	1	Voltage level 7 (medium)	4.5
1	0	0	0	Voltage level 8	4.6
1	0	0	1	Voltage level 9	4.7
1	0	1	0	Voltage level 10	4.8
1	0	1	1	Voltage level 11	4.9
1	1	0	0	Voltage level 12	5.0
1	1	0	1	Voltage level 13	5.1
1	1	1	0	Voltage level 14	5.2
1	1	1	1	Voltage level 15 (dark)	5.3

Remark The above values are when no external LCD load is connected.

14.4 Common and Segment Signals

The LCD0 to LCD95 pins serve as common signal and segment signals. The assignment of the LCD pins differs depending on the display mode.

Table 14-6 shows the assignment of the LCD0 to LCD95 pins in each display mode.

Pin No.	Pin Name	LCD Display Mode					
		48×48 Mode (LCDM200, 201 = 00B)	64×32 Mode (LCDM200, 201 = 10B)	80×16 Mode (LCDM200, 201 = 01B)	80×8Mode (LCDM200, 201 = 11B)		
1	LCD71	COM47	S39	S55	S63		
2	LCD70	COM46	S38	S54	S62		
3	LCD69	COM45	S37	S53	S61		
4	LCD68	COM44	S36	S52	S60		
5	LCD67	COM43	S35	S51	S59		
6	LCD66	COM42	S34	S50	S58		
7	LCD65	COM41	S33	S49	S57		
8	LCD64	COM40	S32	S48	S56		
9	LCD63	COM39	COM31	S47	S55		
10	LCD62	COM38	COM30	S46	S54		
11	LCD61	COM37	COM29	S45	S53		
12	LCD60	COM36	COM28	S44	S52		
13	LCD59	COM35	COM27	S43	S51		
14	LCD58	COM34	COM26	S42	S50		
15	LCD57	COM33	COM25	S41	S49		
16	LCD56	COM32	COM24	S40	S48		
17	LCD55	COM31	COM23	COM15	S47		
18	LCD54	COM30	COM22	COM14	S46		
19	LCD53	COM29	COM21	COM13	S45		
20	LCD52	COM28	COM20	COM12	S44		
21	LCD51	COM27	COM19	COM11	S43		
22	LCD50	COM26	COM18	COM10	S42		
23	LCD49	COM25	COM17	COM9	S41		
24	LCD48	COM24	COM16	COM8	S40		
25	LCD47	COM23	COM15	COM7	COM7		
26	LCD46	COM22	COM14	COM6	COM6		
27	LCD45	COM21	COM13	COM5	COM5		
28	LCD44	COM20	COM12	COM4	COM4		
29	LCD43	COM19	COM11	СОМЗ	COM3		
30	LCD42	COM18	COM10	COM2	COM2		
31	LCD41	COM17	COM9	COM1	COM1		
32	LCD40	COM16	COM8	COM0	COM0		
33	LCD39	COM15	COM7	S39	S39		
34	LCD38	COM14	COM6	S38	S38		
35	LCD37	COM13	COM5	S37	S37		

Pin No.	Pin Name	LCD Display Mode						
		48×48 Mode (LCDM200, 201 = 00B)	64×32 Mode (LCDM200, 201 = 10B)	80×16 Mode (LCDM200, 201 = 01B)	80×8 Mode (LCDM200, 201 = 11B)			
36	LCD36	COM12	COM4	S36	S36			
37	LCD35	COM11	СОМЗ	S35	S35			
38	LCD34	COM10	COM2	S34	S34			
39	LCD33	COM9	COM1	S33	S33			
40	LCD32	COM8	COM0	S32	S32			
41	LCD31	COM7	S31	S31	S31			
42	LCD30	COM6	S30	S30	S30			
43	LCD29	COM5	S29	S29	S29			
44	LCD28	COM4	S28	S28	S28			
45	LCD27	СОМЗ	S27	S27	S27			
46	LCD26	COM2	S26	S26	S26			
47	LCD25	COM1	S25	S25	S25			
48	LCD24	COM0	S24	S24	S24			
49	LCD23	S23	S23	S23	S23			
50	LCD22	S22	S22	S22	S22			
51	LCD21	S21	S21	S21	S21			
52	LCD20	S20	S20	S20	S20			
53	LCD19	S19	S19	S19	S19			
54	LCD18	S18	S18	S18	S18			
55	LCD17	S17	S17	S17	S17			
56	LCD16	S16	S16	S16	S16			
57	LCD15	S15	S15	S15	S15			
58	LCD14	S14	S14	S14	S14			
59	LCD13	S13	S13	S13	S13			
60	LCD12	S12	S12	S12	S12			
61	LCD11	S11	S11	S11	S11			
62	LCD10	S10	S10	S10	S10			
63	LCD9	S9	S9	S9	S9			
64	LCD8	S8	S8	S8	S8			
65	LCD7	S7	S7	S7	S7			
66	LCD6	S6	S6	S6	S6			
67	LCD5	S5	S5	S5	S5			
68	LCD4	S4	S4	S4	S4			
69	LCD3	S3	S3	S3	S3			
70	LCD2	S2	S2	S2	S2			
71	LCD1	S1	S1	S1	S1			
72	LCD0	S0	S0	S0	SO			
121	LCD95	S47	S63	S79	P87			
122	LCD94	S46	S62	S78	P86			
123	LCD93	S45	S61	S77	P85			
124	LCD92	S44	S60	S76	P84			
125	LCD91	S43	S59	S75	P83			

Pin No.	Pin Name	LCD Display Mode						
		48×48 Mode (LCDM200, 201 = 00B)	64×32 Mode (LCDM200, 201 = 10B)	80×16 Mode (LCDM200, 201 = 01B)	80×8 Mode (LCDM200, 201 = 11B)			
126	LCD90	S42	S58	S74	P82			
127	LCD89	S41	S57	S73	P81			
128	LCD88	S40	S56	S72	P80			
129	LCD87	S39	S55	S71	S79			
130	LCD86	S38	S54	S70	S78			
131	LCD85	S37	S53	S69	S77			
132	LCD84	S36	S52	S68	S76			
133	LCD83	S35	S51	S67	S75			
134	LCD82	S34	S50	S66	S74			
135	LCD81	S33	S49	S65	S73			
136	LCD80	S32	S48	S64	S72			
137	LCD79	S31	S47	S63	S71			
138	LCD78	S30	S46	S62	S70			
139	LCD77	S29	S45	S61	S69			
140	LCD76	S28	S44	S60	S68			
141	LCD75	S27	S43	S59	S67			
142	LCD74	S26	S42	S58	S66			
143	LCD73	S25	S41	S57	S65			
144	LCD72	S24	S40	S56	S64			

Table 14-6. Assignment of LCD0 to LCD95 Pins in Each Display Mode (3/3)

★ 14.5 Setting LCD Controller/Driver

Set the LCD controller/driver as follows.

Note that, before changing the LCD clock or boost voltage level, be sure to turn off the display and stop boosting the voltage.

14.5.1 Setting to start display

- <1> Input initial data to the LCD display data memories (F8C0H to F9DFH, F9E0H to FAFFH).
- <2> Select the LCD source clock by using the LCD20 clock control register (LCDC20).
- <3> Select a boost voltage level by using LCD boost voltage level setting register 00 (VLCD00).
- <4> Enable boosting voltage by setting bit 5 of LCD display mode register 20 (LCDM20) (VAON20 = 1).
- <5> Wait for 500 ms or more after setting VAON20.
- <6> Output the non-selected potential by setting bit 4 of LCDM20 (LIPS20 = 1).
- <7> Turn on the display by using bits 6 and 7 (LCDON200 and LCDON201) of LCDM20, and start producing the output corresponding to each data memory.

14.5.2 Setting to turn off display and stop boosting voltage

- <1> Turn off the display by clearing bits 6 and 7 (LCDON200 = 0 and LCDON201 = 0) of LCDM0.
- <2> Disable output of all the segment buffers and common buffers by clearing bit 4 (LIPS20 = 0) of LCDM0.
- <3> Stop boosting voltage by clearing bit 5 (VAON20 = 0) of LCDM0.

14.6 LCD Display Data Memory

The LCD display data memory is mapped at F8C0H to F9DFH (pattern A) and F9E0H to FAFFH (pattern B). When the LCD display data memory is not used for LCD display, it can be used as a normal RAM.

Figure 14-5 shows the assignment of the LCD display data memory in each display mode, and Table 14-7 shows the relationship between the LCD display data memory and segment/common output.






Table 14-7. Relationship Between LCD Display Data Memory and Segment/Common Output (1/7)

Bit		Segment Pin							
	S0	S1	S2	S3	•••	S47			
b0							COM0		
b1							COM1		
b2							COM2		
b3							COM3		
b4							COM4		
b5							COM5		
b6							COM6		
b7							COM7		
Address	F8C0H	F8C6H	F8CDH	F8D3H	•••	F9DAH			

(i) Display mode: 48 × 48 mode, address: Pattern A (F8C0H to F9DFH)

	S0	S1	S2	S3	•••	S47	
b0							COM8
b1							COM9
b2							COM10
b3							COM11
b4							COM12
b5							COM13
b6							COM14
b7							COM15
Address	F8C1H	F8C7H	F8CEH	F8D4H	•••	F9DBH	

:

	S0	S1	S2	S3	• • •	S47	
b0							COM40
b1							COM41
b2							COM42
b3							COM43
b4							COM44
b5							COM45
b6							COM46
b7							COM47
Address	F8C5H	F8CCH	F8D2H	F8D8H	•••	F9DFH	

Table 14-7. Relationship Between LCD Display Data Memory and Segment/Common Output (2/7)

Bit			Segme	ent Pin			Common Pin
	S0	S1	S2	S3	•••	S47	
b0							COM0
b1							COM1
b2							COM2
b3							COM3
b4							COM4
b5							COM5
b6							COM6
b7							COM7
Address	F9E0H	F9E6H	F9EDH	F9F3H	•••	FAFAH	

(ii) Display mode: 48 × 48 mode, address: Pattern B (F9E0H to FAFFH)

	S0	S1	S2	S3	•••	S47	
b0							COM8
b1							COM9
b2							COM10
b3							COM11
b4							COM12
b5							COM13
b6							COM14
b7							COM15
Address	F9E1H	F9E7H	F9EEH	F9F4H	•••	FAFBH	

:

S0 S1 S2 S3 S47 • • • b0 COM40 COM41 b1 COM42 b2 COM43 b3 b4 COM44 COM45 b5 b6 COM46 COM47 b7 F9E5H Address F9ECH F9F2H F9F8H • • • FAFFH

Table 14-7. Relationship Between LCD Display Data Memory and Segment/Common Output (3/7)

Bit			Segm	ent Pin			Common Pin
	S0	S1	S2	S3	•••	S63	
b0							COM0
b1							COM1
b2							COM2
b3							COM3
b4							COM4
b5							COM5
b6							COM6
b7							COM7
Address	F8C0H	F8C4H	F8C8H	F8CCH	•••	F9BCH	

	S0	S1	S2	S3	•••	S63	
b0							COM8
b1							COM9
b2							COM10
b3							COM11
b4							COM12
b5							COM13
b6							COM14
b7							COM15
Address	F8C1H	F8C5H	F8C9H	F8CDH	•••	F9BDH	

:

	S0	S1	S2	S3	•••	S63	
b0							COM24
b1							COM25
b2							COM26
b3							COM27
b4							COM28
b5							COM29
b6							COM30
b7							COM31
Address	F8C3H	F8C7H	F8CBH	F8CFH	•••	F9BFH	

Table 14-7. Relationship Between LCD Display Data Memory and Segment/Common Output (4/7)

Bit			Segme	ent Pin			Common Pin
	S0	S1	S2	S3	•••	S63	
b0							COM0
b1							COM1
b2							COM2
b3							COM3
b4							COM4
b5							COM5
b6							COM6
b7							COM7
Address	F9E0H	F9E4H	F9E8H	F9ECH	•••	FADCH	

(iv) Display mode: 64 × 32 mode, address: Pattern B (F9E0H to FADFH)

	S0	S1	S2	S3	• • •	S63	
b0							COM8
b1							COM9
b2							COM10
b3							COM11
b4							COM12
b5							COM13
b6							COM14
b7							COM15
Address	F9E1H	F9E5H	F9E9H	F9EDH	•••	FADDH	

:

S0 S1 S2 S3 S63 • • • b0 COM24 COM25 b1 b2 COM26 COM27 b3 b4 COM28 COM29 b5 b6 COM30 COM31 b7 F9E3H FADFH Address F9E7H F9EBH F9EFH • • •

Table 14-7. Relationship Between LCD Display Data Memory and Segment/Common Output (5/7)

Bit			Segme	ent Pin			Common Pin
	S0	S1	S2	S3	•••	S79	
b0							COM0
b1							COM1
b2							COM2
b3							COM3
b4							COM4
b5							COM5
b6							COM6
b7							COM7
Address	F8C0H	F8C2H	F8C4H	F8C6H	•••	F95EH	

(v) Display mode: 80 × 16 mode, address: Pattern A (F8C0H to F95FH)

	S0	S1	S2	S3	•••	S79	
b0							COM8
b1							COM9
b2							COM10
b3							COM11
b4							COM12
b5							COM13
b6							COM14
b7							COM15
Address	F8C1H	F8C3H	F8C5H	F8C7H	•••	F95FH	

Table 14-7. Relationship Between LCD Display Data Memory and Segment/Common Output (6/7)

Bit	Segment Pin						Common Pin
	S0	S1	S2	S3	•••	S79	
b0							COM0
b1							COM1
b2							COM2
b3							COM3
b4							COM4
b5							COM5
b6							COM6
b7							COM7
Address	F9E0H	F9E2H	F9E4H	F9E6H	•••	FA7EH	

(vi) Display mode: 80 × 16 mode, address: Pattern B (F9E0H to FA7FH)

	S0	S1	S2	S3	•••	S79	
b0							COM8
b1							COM9
b2							COM10
b3							COM11
b4							COM12
b5							COM13
b6							COM14
b7							COM15
Address	F9E1H	F9E3H	F9E5H	F9E7H	•••	FA7FH	

Table 14-7. Relationship Between LCD Display Data Memory and Segment/Common Output (7/7)

Bit	Segment Pin					Common Pin	
	S0	S1	S2	S3	•••	S79	
b0							COM0
b1							COM1
b2							COM2
b3							COM3
b4							COM4
b5							COM5
b6							COM6
b7							COM7
Address	F8C0H	F8C1H	F8C2H	F8C3H	•••	F90FH	

(vii) Display mode: 80 × 8 mode, address: Pattern A (F8C0H to F90FH)


(viii) Display mode: 80×8 mode, address: Pattern B (F9E0H to FA2FH)


Bit	Segment Pin					Common Pin	
	S0	S1	S2	S3	•••	S79	
b0							COM0
b1							COM1
b2							COM2
b3							COM3
b4							COM4
b5							COM5
b6							COM6
b7							COM7
Address	F9E0H	F9E1H	F9E2H	F9E3H	•••	FA2FH	


14.7 Display Modes

14.7.1 80 × 8 mode (1/8 duty)

	COM0
	COM1
\blacksquare	COM2
	COM3
	COM4
	COM5
	COM6
	COM7
SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS	
G G G G G G G G G G G G G G G G G G G	
0 1 2 3 4 5 6 7 8 9 1011121314 6364656667 6869707172 7374757677 7879	









14.7.2 80 × 16 mode (1/16 duty)

	COM0
	COM1
$\square\blacksquare\blacksquare\square\square\blacksquare\blacksquare\square\blacksquare\blacksquare\square\blacksquare$	COM2
	COM3
	COM4
	COM5
	COM6
	COM7
	COM8
	COM9
	COM10
	COM11
	COM12
	COM13
	COM14
	COM15









<Display example>

14.7.3 64 × 32 mode (1/32 duty)

S S S S S S S S S S S S S S S S S S S
G G G G G G G G G G G G G G G G G G G









14.7.4 48 × 48 mode (1/48 duty)

\$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$
G G G G G G G G G G G G G G G G G G G







* 14.8 Supplying LCD Drive Voltages VLC0, VLC1, VLC2, VLC3, and VLC4

The μ PD789835, 789835A, and 789835B Subseries each have an on-chip booster (which increases the voltage only five-fold) to supply power for driving the LCD.

The internal LCD reference voltage is output from VLC4. The VLC3 pin outputs a voltage two times that of VLC4. The VLC2 pin outputs a voltage three times that of VLC4. The VLC1 pin outputs a voltage four times, and the VLC0 pin outputs a voltage five times that of VLC4.

An LCD display voltage (VLC0) can be selected by using LCD boost voltage level setting register 00 (VLCD00).


The μ PD789835, 789835A, and 789835B Subseries require an external capacitor (recommended capacitance: 0.47 μ F) because they use a capacitance division system to generate the power to drive the LCD.

Power Supply Pin for Driving LCD	Pin Voltage	Example: When VLCD00 = 08H	
VLC0	5VLC4	4.5 V	
V _{LC1}	4VLC4	3.6 V	
VLC2	3VLC4	2.7 V	
V _{LC3}	2V _{LC4}	1.8 V	
V _{LC4} (LCD reference voltage)	V _{LC4}	0.9 V	

Table 14-8. Output Voltage of VLC0 to VLC4 Pins

- Cautions 1. Do not leave the V_{LC0} to V_{LC4} pins open when using the LCD function. For a connection example, see Figure 14-10.
 - 2. The LCD driving power supply can always supply a constant voltage, regardless of changes in V_{DD}, because it is separated from the power supply of the device.

Figure 14-10. Example of Connecting LCD Driver Pins



Remark Use a capacitor with as little leakage as possible. Use non-polarity capacitors as C1 to C3.

CHAPTER 15 MULTIPLIER

15.1 Multiplier Function

The multiplier has the following function.

• Calculation of 8 bits × 8 bits = 16 bits

15.2 Multiplier Configuration

(1) 16-bit multiplication result storage register 0 (MUL0)

This register stores the 16-bit result of multiplication. This register holds the result of multiplication after 16 CPU clocks have elapsed. MUL0 is set with a 16-bit memory manipulation instruction. RESET input makes MUL0 undefined.

Caution Although this register is manipulated with a 16-bit memory manipulation instruction, it can also be manipulated with an 8-bit memory manipulation instruction. When using an 8-bit memory manipulation instruction, however, access the register by means of direct addressing.

(2) Multiplication data registers A and B (MRA0 and MRB0)

These are 8-bit multiplication data storage registers. The multiplier multiplies the values of MRA0 and MRB0. MRA0 and MRB0 are set with a 1-bit or 8-bit memory manipulation instruction. RESET input makes MRA0 and MRB0 undefined.

Figure 15-1 shows the block diagram of the multiplier.




Figure 15-1. Block Diagram of Multiplier

15.3 Register Controlling Multiplier

The multiplier is controlled by the following register.

• Multiplier control register 0 (MULC0)

(1) Multiplier control register 0 (MULC0)

MULC0 indicates the operating status of the multiplier after operation, as well as controls the multiplier. MULC0 is set with a 1-bit or 8-bit memory manipulation instruction. RESET input clears MULC0 to 00H.

Figure 15-2. Format of Multiplier Control Register 0

Symbol	7	6	5	4	3	2	1	<0>	Address	After reset	R/W
MULC0	0	0	0	0	0	0	0	MULST0	FFD2H	00H	R/W

MULSTO	Multiplier operation start control bit	Operating status of multiplier		
0	Stops operation after resetting counter to 0.	Operation stops		
1	Enables operation	Operation in progress		

Caution Be sure to clear bits 1 to 7 to 0.

15.4 Multiplier Operation

The multiplier of the μ PD789835, 789835A, 789835B Subseries can execute the calculation of 8 bits × 8 bits = 16 bits. Figure 15-3 shows the operation timing of the multiplier where MRA0 is set to AAH and MRB0 is set to D3H.

- <1> Counting is started by setting MULST0.
- <2> The data generated by the selector is added to the data of MUL0 at each CPU clock, and the counter value is incremented by one.
- <3> If MULST0 is cleared when the counter value is 111B, the operation is stopped. At this time, MUL0 holds the data.

Figure 15-3. Multiplier Operation Timing (Example of AAH × D3H)

<4> While MULST0 is low, the counter and slave are cleared.

CPU clock	աստա	hhunnun
MRA0	Х АА	
MRB0	D3	
MULST0		
Counter	000B	001B 010B 011B 100B 101B 110B 111B 000B
Selector output	00AA	(0154)(0000)(0000)(0AA0)(0000)(2A80)(5500)(00AA)
MUL0 (Master)		00AA 01FE 01FE 01FE 0C9E 0C9E 371E 8C1E
(Slave)	0000	000AA 01FE 01FE 01FE 0C9E 0C9E 371E 0000

CHAPTER 16 SWAPPING (SWAP)

* 16.1 Function of SWAP

The μ PD789835, 789835A, and 789835B Subseries can swap the contents of the higher 4 bits of byte data with the contents of the lower 4 bits by using swapping function register 0 (SWP0). As a result, conversion equivalent to four times of shift operation can be performed with fewer instructions. Figure 16-1 shows an example of swapping execution.




Figure 16-1. Example of Swapping


16.2 Configuration of SWAP

SWAP consists of the following hardware.

Table 16-1. SWAP Configuration

Item	Configuration
Register	Swapping function register 0 (SWP0)





(1) Swapping function register 0 (SWP0)

By writing data to SWP0 and subsequently reading it back, the contents of the higher four bits and the lower four bits can be swapped.

SWP0 is set with an 8-bit memory manipulation instruction. In write mode, **RESET** input makes SWP0 undefined. In read mode, **RESET** input clears SWP0 to 00H.

***** 16.3 Example of Executing SWAP

An example where four shift operations are used to swap the contents of the higher bits with those of the lower bits, and an example where SWAP is used are shown below. By using the SWAP function, the contents of the higher bits and those of the lower bits can be swapped with fewer instruction clocks.

<Example of shifting byte data four times>

MOV A, #byte	;	\leftarrow 6 clocks	
ROR A, 1	;	\leftarrow 2 clocks	
ROR A, 1	;	\leftarrow 2 clocks	
ROR A, 1	;	\leftarrow 2 clocks	
ROR A, 1	;	\leftarrow 2 clocks	Total: 14 clocks

<Example of using SWAP>

MOV SWP0, #byte	;	\leftarrow 6 clocks	
MOV A, SWP0	;	$\leftarrow \text{4 clocks}$	Total: 10 clocks

CHAPTER 17 INTERRUPT FUNCTIONS

17.1 Interrupt Function Types

The following two types of interrupt functions are used.

(1) Non-maskable interrupt

This interrupt is acknowledged unconditionally. It does not undergo interrupt priority control and is given top priority over all other interrupt requests. A standby release signal is generated.

One interrupt source from the watchdog timer is incorporated as a non-maskable interrupt.

(2) Maskable interrupt

This interrupt undergoes mask control. If two or more interrupts with the same priority are simultaneously generated, each interrupt has a predetermined priority as shown in Table 17-1. A standby release signal is generated. 5 external and 15 internal interrupt sources are incorporated as maskable interrupts.

17.2 Interrupt Sources and Configuration

A total of 21 non-maskable and maskable interrupts are incorporated as interrupt sources (see Table 17-1).


Interrupt	Priority ^{Note 1}		Interrupt Source	Internal/	Vector	Basic
Туре		Name Trigger		External	Table Address	Configuration Type ^{Note 2}
Non- maskable	-	INTWDT0	Watchdog timer overflow (with watchdog timer mode 1 selected)	Internal	0002H	(A)
Maskable	0	INTWDT1	Watchdog timer overflow (with interval timer mode selected)		0004H	(B)
	1	INTP0	Pin input edge detection	External	0006H	(C)
	2	INTP1			0008H	
	3	INTCSI10	End of 3-wire serial I/O (SIO10) transmission/ reception	Internal	000AH	(B)
			Occurrence of asynchronous serial interface (UART00) receive error		000CH	
1	5	INTSR00	End of UART00 reception]	000EH	
	6	INTST00	End of UART00 transmission		0010H	
	7	INTTM50	RIN pin input rising edge detection	External	0012H	(D)
	8	INTTM51	RIN pin input falling edge detection		0014H	
1	9	INTTM52	8-bit remote control timer 50 overflow signal	Internal	0016H	(B)
	10	INTWT	Watch timer interrupt		0018H	
	11	INTWTI	Watch timer interval timer interrupt		001AH	
l	12	INTTM80	Generation of match signal of 8-bit timer/event counter 80		001CH	
1	13	INTTM81	Generation of match signal of 8-bit timer 81		001EH	
1	14	INTTM82	Generation of match signal of 8-bit timer 82		0020H	
1	15	INTTM30	Generation of match signal of 8-bit timer 30		0022H	
1	16	6 INTTM40 Generation of match signal of 8-bit timer 40			0024H	
1	17	INTTMSG0		0026H		
	18	INTAD	A/D conversion completion signal		0028H	
	19	INTKR00	Key return signal detection	External	002AH	(C)

Table 17-1.	Interrupt	Source	List
	micriupi	Source	LISL


- **Notes 1.** Priority is the priority order when more than one maskable interrupt request is generated at the same time. 0 is the highest priority and 19 is the lowest.
 - 2. Basic configuration types (A) to (D) correspond to (A) to (D) in Figure 17-1.
- **Remark** There are two interrupt sources for the watchdog timer: a non-maskable interrupt (INTWDT0) and a maskable interrupt (internal) (INTWDT1). Either one (but not both) should be selected for actual use.

Figure 17-1. Basic Configuration of Interrupt Function


(A) Internal non-maskable interrupt



(B) Internal maskable interrupt




(C) External maskable interrupt



- INTP0: External interrupt mode register 0
- KRM00: Key return mode register 00
- IF: Interrupt request flag
- IE: Interrupt enable flag
- MK: Interrupt mask flag

(D) External maskable interrupt (INTTM50, INTTM51)



- IF: Interrupt request flag
- IE: Interrupt enable flag
- MK: Interrupt mask flag

17.3 Registers Controlling Interrupt Function

The following five types of registers are used to control the interrupt functions.

- Interrupt request flag registers 0 to 2 (IF0 to IF2)
- Interrupt mask flag registers 0 to 2 (MK0 to MK2)
- External interrupt mode register 0 (INTM0)
- Program status word (PSW)
- Key return mode register 00 (KRM00)

Table 17-2 lists the interrupt request flag and interrupt mask flag names corresponding to the interrupt requests.

Interrupt Request Signal Name	Interrupt Request Flag	Interrupt Mask Flag
INTWDT1	WDTIF1	WDTMK1
INTPO	PIF0	РМКО
INTP1	PIF1	PMK1
INTCSI10	CSIIF10	CSIMK10
INTSER00	SERIF00	SERMK00
INTSR00	SRIF00	SRMK00
INTST00	STIF00	STMK00
INTWT	WTIF	WTMK
INTWTI	WTIIF	WTIMK
INTTM50	TMIF50	ТММК50
INTTM51	TMIF51	TMMK51
INTTM52	TMIF52	TMMK52
INTTM80	TMIF80	ТММК80
INTTM81	TMIF81	TMMK81
INTTM82	TMIF82	ТММК82
INTTM30	TMIF30	ТММК30
INTTM40	TMIF40	ТММК40
INTTMSG0	TMIFSG0	TMMKSG0
INTAD	ADIF	ADMK
INTKR00	KRIF00	KRMK00

Table 17-2. Flags Corresponding to Interrupt Request Signal Name

(1) Interrupt request flag registers 0 to 2 (IF0 to IF2)

An interrupt request flag is set (1) when the corresponding interrupt request is generated, or when an instruction is executed. It is cleared (0) when the interrupt request is acknowledged, when the **RESET** signal is input, or when an instruction is executed.

IF0 to IF2 are set with a 1-bit or 8-bit memory manipulation instruction.

RESET input clears IF0 to IF2 to 00H.

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>	Address	After reset	R/W
IF0	TMIF50	STIF00	SRIF00	SERIF00	CSIIF10	PIF1	PIF0	WDTIF1	FFE0H	00H	R/W
	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>			
IF1	TMIF30	TMIF82	TMIF81	TMIF80	WTIIF	WTIF	TMIF52	TMIF51	FFE1H	00H	R/W
	7	6	5	4	<3>	<2>	<1>	<0>			
IF2	0	0	0	0	KRIF00	ADIF	TMIFSG0	TMIF40	FFE2H	00H	R/W

Figure 17-2. Format of Interrupt Request Flag Registers

××IF×	Interrupt request flag					
0	Interrupt request signal not generated					
1	Interrupt request signal generated, interrupt request status entered					

Cautions 1. The WDTIF flag is R/W enabled only when the watchdog timer is used as an interval timer. If watchdog timer mode 1 or 2 is used, clear the WDTIF flag to 0.

- 2. Since port 2 has an alternate function as the external interrupt input, when the output level is changed by specifying the output mode of the port function, an interrupt request flag is set. Therefore, the corresponding interrupt mask flag should be set to 1 before using the output mode.
- 3. When an interrupt is acknowledged, the interrupt request flag is automatically cleared before entering the interrupt routine.

(2) Interrupt mask flag registers 0 to 2 (MK0 to MK2)

The interrupt mask flag is used to enable/disable the corresponding maskable interrupt servicing. MK0 to MK2 are set with a 1-bit or 8-bit memory manipulation instruction. RESET input sets MK0 to MK2 to FFH.

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>	Address	After reset	R/W
MK0	TMMK50	STMK00	SRMK00	SERMK00	CSIMK10	PMK1	PMK0	WDTMK1	FFE4H	FFH	R/W
	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>			
MK1	ТММК30	TMMK82	TMMK81	TMMK80	WTIMK	WTMK	TMMK52	TMMK51	FFE5H	FFH	R/W
	7	6	5	4	<3>	<2>	<1>	<0>			
MK2	1	1	1	1	KRMK00	ADMK	TMMKSG0	TMMK40	FFE6H	FFH	R/W

Figure 17-3. Format of Interrupt Mask Flag Registers

××МК×	Interrupt servicing control
0	Interrupt servicing enabled
1	Interrupt servicing disabled

Cautions 1. If the WDTMK flag is read when the watchdog timer is used in watchdog timer mode 1 or 2, its value becomes undefined.

2. Since port 2 has an alternate function as the external interrupt input, when the output level is changed by specifying the output mode of the port function, an interrupt request flag is set. Therefore, the corresponding interrupt mask flag should be set to 1 before using the output mode.

(3) External interrupt mode register 0 (INTM0)

This register is used to set the valid edge of INTP0 and INTP1. INTM0 is set with an 8-bit memory manipulation instruction. RESET input clears INTM0 to 00H.

Figure 17-4. Format of External Interrupt Mode Register 0

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
INTM0	0	0	ES11	ES10	ES01	ES00	0	0	FFECH	00H	R/W

ES11	ES10	Selection of INTP1 valid edge
0	0	Falling edge
0	1	Rising edge
1	0	Setting prohibited
1	1	Both rising and falling edges

ES01	ES00	Selection of INTP0 valid edge
0	0	Falling edge
0	1	Rising edge
1	0	Setting prohibited
1	1	Both rising and falling edges

Cautions 1. Be sure to clear bits 0, 1, 6, and 7 to 0.

2. Before setting the INTM0 register, be sure to set the corresponding interrupt mask flag to 1 to disable interrupts.

Afterward, clear the interrupt request flag to 0, then clear the interrupt mask flag to 0 to enable interrupts.

(4) Program status word (PSW)

1

Enabled

The program status word is a register used to hold the instruction execution result and the current status for interrupt requests. The IE flag to set maskable interrupt enable/disable is mapped in the PSW.

Besides 8-bit unit read/write, this register can carry out operations with a bit manipulation instruction and dedicated instructions (EI, DI). When a vectored interrupt is acknowledged, the PSW is automatically saved into a stack, and the IE flag is reset to 0.

RESET input sets the PSW to 02H.

Figure 17-5. Configuration of Program Status Word

Symbol	7	6	5	4	3	2	1	0	After reset
PSW	IE	Z	0	AC	0	0	1	CY	02H
									-
									Used when normal instruction is executed
	IE					In	terrupt	acknow	ledgment enabled/disabled
	0	Disab	led						

(5) Key return mode register 00 (KRM00)

- This register sets the pin that is used to detect the key return signal (falling edge of port 0).
- KRM00 is set with an 8-bit memory manipulation instruction.
 RESET input clears KRM00 to 00H.

Figure 17-6. Format of Key Return Mode Register 00

★ Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
KRM00	KRM007	KRM006	KRM005	KRM004	0	0	0	KRM000	FFF5H	00H	R/W


KRM000	Control of key return signal detection (P00 to P03)
0	Key return signal not detected
1	Key return signal detected (P00 to P03 falling edge detection)


KRM00n	Control of key return signal detection (P0n)
0	Key return signal not detected
1	Key return signal detected (P0n falling edge detection)

Remark n = 4 to 7

Cautions 1. Be sure to clear bits 1 to 3 to 0.

- 2. Before setting KRM00, set (1) bit 7 (KRMK00) of MK0 to disable interrupts. After KRM00 is set, clear (0) KRMK00 after clearing (0) bit 7 (KRIF00) of IF0 to enable interrupts.
- On-chip pull-up resistors are automatically connected in the input mode to the pins specified for key return signal detection (P00 to P07). Although these resistors are disconnected when the mode changes to output, key return signal detection continues unchanged.
- 4. A key return signal cannot be detected while any one of the pins specified for key return detection is low level even when a falling edge occurs at another pin.





Note For selecting the pin to be used as the falling edge input.

17.4 Interrupt Servicing Operation

17.4.1 Non-maskable interrupt request acknowledgment operation

A non-maskable interrupt request is acknowledged unconditionally even when interrupts are disabled. It is not subject to interrupt priority control and takes precedence over all other interrupts.

When a non-maskable interrupt request is acknowledged, the PSW and PC are saved to the stack in that order, the IE flag is reset to 0, the contents of the vector table are loaded to the PC, and then program execution branches.

Figure 17-8 shows the flow from non-maskable interrupt request generation to acknowledgment, Figure 17-9 shows the timing of non-maskable interrupt acknowledgment, and Figure 17-10 shows the acknowledgment operation when multiple non-maskable interrupts are generated.

Caution During non-maskable interrupt service program execution, do not input another non-maskable interrupt request; otherwise, the service program will be interrupted and the new non-maskable interrupt request will be acknowledged.







Figure 17-8. Flow from Generation of Non-Maskable Interrupt Request to Acknowledgment











17.4.2 Maskable interrupt request acknowledgment operation

A maskable interrupt request can be acknowledged when the interrupt request flag is set to 1 and the corresponding interrupt mask flag is cleared to 0. A vectored interrupt request is acknowledged in the interrupt enabled status (when the IE flag is set to 1).

The time required to start the interrupt servicing after a maskable interrupt request has been generated is shown in Table 17-3.

See Figures 17-12 and 17-13 for the timing of interrupt request acknowledgment.

Table 17-3. Time from Generation of Maskable Interrupt Request to Servicing

Minimum Time	Maximum Time ^{Note}			
9 clocks	19 clocks			

Note The wait time is maximum when an interrupt request is generated immediately before the BT or BF instruction.

Remark 1 clock: 1 (fcpu: CPU clock)

When two or more maskable interrupt requests are generated at the same time, they are acknowledged starting from the one assigned the highest priority by the priority specification flag.


A pending interrupt is acknowledged when the status in which it can be acknowledged is set.

Figure 17-11 shows the algorithm of interrupt request acknowledgment.

When a maskable interrupt request is acknowledged, the PSW and PC are saved to the stack in that order, the IE flag is reset to 0, and the data in the vector table determined for each interrupt request is loaded to the PC, and execution branches.

To return from interrupt servicing, use the RETI instruction.





xxIF: Interrupt request flag

xxMK: Interrupt mask flag

IE: Flag to control maskable interrupt request acknowledgment (1 = enable, 0 = disable)






Figure 17-12. Interrupt Request Acknowledgment Timing (Example: MOV A, r)

If the interrupt request has generated an interrupt request flag (xxIF) by the time the instruction clocks under execution, n clocks (n = 4 to 10), are n - 1, interrupt request acknowledgment processing will start following the completion of the instruction under execution. Figure 17-12 shows an example using the 8-bit data transfer instruction MOV A, r. Because this instruction is executed in 4 clocks, if an interrupt request is generated between the start of execution and the 3rd clock, interrupt request acknowledgment processing will take place following the completion of MOV A, r.





If the interrupt request flag (xxIF) is generated in the final clock of the instruction, interrupt request acknowledgment processing will begin after execution of the next instruction is complete.


Figure 17-13 shows an example whereby an interrupt request was generated in the 2nd clock of NOP (a 2-clock instruction). In this case, the interrupt request will be serviced after execution of MOV A, r, which follows NOP, is complete.

Caution When interrupt request flag registers 0 to 2 (IF0 to IF2) or interrupt mask flag registers 0 to 2 (MK0 to MK2) are being accessed, interrupt requests will be held pending.

17.4.3 Multiple interrupt servicing

Multiple interrupts, in which another interrupt request is acknowledged while an interrupt request being serviced, can be serviced using the priority order. If multiple interrupts are generated at the same time, they are serviced in the order of the priority assigned to each interrupt request in advance (see **Table 17-1**).


Figure 17-14. Example of Multiple Interrupts



Example 1. Acknowledging multiple interrupts

The interrupt request INTyy is acknowledged during the servicing of interrupt INTxx and multiple interrupts are performed. Before each interrupt request is acknowledged, the EI instruction is issued and the interrupt request is enabled.





Because interrupt requests are disabled (the EI instruction has not been issued) in interrupt INTxx servicing, the interrupt request INTyy is not acknowledged and multiple interrupts are not performed. INTyy is held pending and is acknowledged after INTxx servicing is completed.

IE = 0: Interrupt requests disabled

17.4.4 Putting interrupt requests on hold

If an interrupt request (such as a maskable, non-maskable, or external interrupt) is generated when a certain type of instruction is being executed, the interrupt request will not be acknowledged until the instruction is completed. These instructions (interrupt request pending instructions) are as follows.

- Instructions that manipulate interrupt request flag registers 0 to 2 (IF0 to IF2)
- Instructions that manipulate interrupt mask flag registers 0 to 2 (MK0 to MK2)

CHAPTER 18 STANDBY FUNCTION

18.1 Standby Function and Configuration

18.1.1 Standby function

The standby function is used to reduce the power consumption of the system and can be effected in the following two modes.

(1) HALT mode

This mode is set when the HALT instruction is executed. The HALT mode stops the operation clock of the CPU. The system clock oscillator continues oscillating. This mode does not reduce the power consumption as much as the STOP mode, but is useful for resuming processing immediately when an interrupt request is generated, or for intermittent operations.

(2) STOP mode

This mode is set when the STOP instruction is executed. The STOP mode stops the main system clock oscillator and stops the entire system. The power consumption of the CPU can be substantially reduced in this mode.

The data memory can be retained at a low voltage ($V_{DD} = 1.8$ V). Therefore, this mode is useful for retaining the contents of the data memory at an extremely low current.

The STOP mode can be released by an interrupt request, so that this mode can be used for intermittent operation. However, some time is required until the system clock oscillator stabilizes after the STOP mode has been released. If processing must be resumed immediately by using an interrupt request, therefore, use the HALT mode.

In both modes, the previous contents of the registers, flags, and data memory before setting the standby mode are all retained. In addition, the statuses of the output latch of the I/O ports and output buffer are also retained.

Caution To set the STOP mode, be sure to stop the operations of the peripheral hardware, and then execute the STOP instruction.

18.1.2 Registers controlling standby function

The standby function is controlled by the following two registers.

- Oscillation stabilization time selection register (OSTS) (only when ceramic/crystal oscillation is selected)
- Power supply control register 0 (PSC0)
- (1) Oscillation stabilization time selection register (OSTS) (only when ceramic/crystal oscillation is selected)

The wait time after the STOP mode is released upon interrupt request until oscillation stabilizes is controlled with the oscillation stabilization time selection register (OSTS).

OSTS is set with an 8-bit memory manipulation instruction.

RESET input sets OSTS to 04H.

Note that the time required for oscillation to stabilize after $\overline{\text{RESET}}$ input is 2¹⁵/fx, and does not depend on OSTS.

Caution When RC oscillation is selected, the oscillation stabilization time cannot be selected using OSTS.


In the case of RC oscillation, the oscillation stabilization time is fixed to 2⁷/fcc.

Figure 18-1. Format of Oscillation Stabilization Time Selection Register

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
OSTS	0	0	0	0	0	OSTS2	OSTS1	OSTS0	FFFAH	04H	R/W

OSTS2	OSTS1	OSTS0	Oscillation stabilization time selection
0	0	0	2 ¹² /fx (819 μs)
0	1	0	2 ¹⁵ /fx (6.55 ms)
1	0	0	2 ¹⁷ /fx (26.2 ms)
Oth	ner than abo	ove	Setting prohibited

Caution The wait time after the STOP mode is released does not include the time from STOP mode release to clock oscillation start ("a" in the figure below), regardless of whether STOP mode is released by **RESET** input or by interrupt generation.




- Remarks 1. fx: Main system clock oscillation frequency (ceramic/crystal oscillation)
 - 2. fcc: Main system clock oscillation frequency (RC oscillation)
 - **3.** The parenthesized values apply to operation at fx = 5.0 MHz.

(2) Power supply control register 0 (PSC0)

This register is used to switch the power supply to the subsystem clock oscillator. By setting the power supply of the subsystem clock oscillator to VROUTO, the power consumption can be reduced. PSC0 is set with a 1-bit or 8-bit memory manipulation instruction. RESET input clears PSC0 to 00H.

Figure 18-2. Format of Power Supply Control Register 0



Caution Be sure to clear bits 1 to 7 to 0.

18.2 Standby Function Operation

18.2.1 HALT mode

(1) HALT mode

The HALT mode is set by executing the HALT instruction. The operation statuses in the HALT mode are shown in the following table.

Table 18-1. Operation Statuses in HALT Mode

Item		Operation Status in HAL System Clock Is Operati		Operation Status in HALT Mode Set While Subsystem Clock Is Operating				
		Subsystem Clock Operating	Subsystem Clock Stopped	Main System Clock Operating	Main System Clock Stopped			
Main system cloc	k	Oscillation enabled			Oscillation stopped			
CPU		Operation stopped						
Port (output latch))	Status prior to setting H	ALT mode is retained					
8-bit timer/event of	counter 80	Operation enabled			Operation enabled ^{Note 1}			
8-bit timer 81		Operation enabled	Operation enabled ^{Note 2}	Operation enabled	Operation enabled ^{Note 3}			
8-bit timer 82		Operation enabled Operation enabled ^{Note 2} Operation enabled			Operation enabled ^{Note 3}			
8-bit timer 30		Operation enabled Operation stopp						
8-bit timer 40								
8-bit remote contr	ol timer 50	Operation stopped						
Sound generator		Operation enabled Operation enabled ^{Note 2} Operation enabled		Operation enabled	Operation enabled ^{Note 3}			
Watch timer		Operation enabled	Operation enabled ^{Note 2}	Operation enabled	Operation enabled ^{Note 3}			
Watchdog timer		Operation enabled	Operation enabled ^{Note 2}	Operation enabled	Operation enabled ^{Note 3}			
Serial interface	SIO	Operation enabled		Operation enabled ^{Note 1}				
	UART	Operation enabled			Operation stopped			
A/D converter		Operation stopped						
LCD controller/dri	ver	Operation enabled	Operation enabled ^{Note 2}	Operation enabled	Operation enabled ^{Note 3}			
External interrupt		Operation enabled ^{Note 4}	Operation enabled ^{Note 4}					

Notes 1. Operation is enabled only when an external clock has been selected.

- 2. Operation is enabled when the main system clock has been selected.
- 3. Operation is enabled when the subsystem clock has been selected.
- 4. Non-masked maskable interrupt


(2) Releasing HALT mode

The HALT mode can be released by the following three sources.

(a) Releasing by unmasked interrupt request

The HALT mode is released by an unmasked interrupt request. In this case, if interrupts are enabled to be acknowledged, vectored interrupt servicing is performed. If interrupts are disabled, the instruction at the next address is executed.





- **Remarks 1.** The broken line indicates the case where the interrupt request that has released the standby mode is acknowledged.
 - 2. The wait time is as follows:
 - When vectored interrupt servicing is performed: 9 to 10 clocks
 - When vectored interrupt servicing is not performed: 1 to 2 clocks

(b) Releasing by non-maskable interrupt request

The HALT mode is released regardless of whether interrupts are enabled or disabled, and vectored interrupt servicing is performed.

(c) Releasing by RESET input

When the HALT mode is released by the $\overline{\text{RESET}}$ signal, execution branches to the reset vector address in the same manner as the ordinary reset operation, and program execution is started.

HALT WaitNote instruction RESET signal Oscillation Reset stabilization Operation Operation HALT mode wait status period mode mode Oscillation Oscillation Oscillation stops Clock

Figure 18-4. Releasing HALT Mode by RESET Input

- NoteThe wait time differs depending on the main system clock selected.When ceramic/crystal oscillation is selected: 2^{15} /fx (6.55 ms)When RC oscillation is selected: 2^{7} /fcc (64 μ s)
- Remarks 1. fx: Main system clock oscillation frequency (ceramic/crystal oscillation)
 - 2. fcc: Main system clock oscillation frequency (RC oscillation)
 - **3.** The parenthesized values apply to operation at fx = 5.0 MHz or fcc = 2.0 MHz.

Table 18-2.	Operation Aft	er Releasing HALT Mode
-------------	----------------------	------------------------

Releasing Source	МК××	IE	Operation
Maskable interrupt request	0	0	Executes next address instruction
	0 1 Executes interrupt servicing		Executes interrupt servicing
	1	×	Retains HALT mode
Non-maskable interrupt request	_	×	Executes interrupt servicing
RESET input	_	_	Reset processing

×: don't care

18.2.2 STOP mode

(1) Setting and operation status of STOP mode

The STOP mode is set by executing the STOP instruction.

Caution Because the standby mode can be released by an interrupt request signal, the standby mode is released as soon as it is set if there is an interrupt source whose interrupt request flag is set and interrupt mask flag is reset. When the STOP mode is set, therefore, the HALT mode is set immediately after the STOP instruction has been executed, the wait time set by the oscillation stabilization time selection register (OSTS) elapses, and then an operation mode is set.

The operation statuses in the STOP mode are shown in the following table.

Item		Operation Status in STOP Mode				
		Subsystem Clock Operating	Subsystem Clock Stopped			
Main system cloc	k	Oscillation stopped	Oscillation stopped			
CPU		Operation stopped				
Port (output latch)	Status prior to setting STOP mode is retained				
8-bit timer/event	counter 80	Operation enabled ^{Note 1}				
8-bit timer 81		Operation enabled ^{Note 2}	Operation stopped			
8-bit timer 82		Operation enabled ^{Note 2}	Operation stopped			
8-bit timer 30		Operation stopped				
8-bit timer 40						
8-bit remote cont	rol timer 50	Operation stopped				
Sound generator		Operation enabled ^{Note 2}	Operation stopped			
Watch timer		Operation enabled ^{Note 2}	Operation stopped			
Watchdog timer		Operation enabled ^{Note 2}	Operation stopped			
Serial interface	SIO	Operation enabled ^{Note 1}				
UART		Operation stopped				
A/D converter		Operation stopped				
LCD controller/dr	iver	Operation enabled ^{Note 2} Operation stopped				
External interrupt		Operation enabled ^{Note 3}				

Table 18-3. Operation Statuses in STOP Mode

Notes 1. Operation is enabled only when an external clock has been selected.

- 2. Operation is enabled when the subsystem clock has been selected.
- 3. Non-masked maskable interrupt


(2) Releasing STOP mode

The STOP mode can be released by the following two sources.

(a) Releasing by unmasked interrupt request

The STOP mode can be released by an unmasked interrupt request. In this case, if interrupts are enabled to be acknowledged, vectored interrupt servicing is performed, after the oscillation stabilization time has elapsed. If interrupts are disabled, the instruction at the next address is executed.





Note The wait time differs depending on the main system clock selected.


When ceramic/crystal oscillation is selected:	Can be selected by OSTS register (for details, see Figure				
	18-1 Format of Oscillation Stabilization				Time
	Selection Register)				
When RC oscillation is selected:	Fixed at 2 ⁷ /fcc				

Remark The broken line indicates the case where the interrupt request that has released the standby mode is acknowledged.

(b) Releasing by RESET input

When the STOP mode is released by the RESET signal, the reset operation is performed after the oscillation stabilization time has elapsed.

Figure 18-6. Releasing STOP Mode by RESET Input



- Note The wait time differs depending on the main system clock selected. When ceramic/crystal oscillation is selected: 2^{15} /fx (6.55 ms) When RC oscillation is selected: 2^{7} /fcc (64 μ s)
- Remarks 1. fx: Main system clock oscillation frequency (ceramic/crystal oscillation)
 - 2. fcc: Main system clock oscillation frequency (RC oscillation)
 - 3. The parenthesized values apply to operation at fx = 5.0 MHz or fcc = 2.0 MHz.

Releasing Source	MK××	IE	Operation	
Maskable interrupt request	0	0	Executes next address instruction	
	0	1	Executes interrupt servicing	
	1	×	Retains STOP mode	
RESET input	_	_	Reset processing	


Table 18-4. Operation After Releasing STOP Mode

 \times : don't care

CHAPTER 19 RESET FUNCTION

There are two ways to issue a reset signal.

- (1) External reset input via RESET pin
- (2) Internal reset by watchdog timer program loop time detection





(1) External reset input via RESET pin

Program execution starts at the address written to 0000H and 0001H after the RESET signal is input. When a low level is input to the RESET pin, a reset is triggered and all hardware is set to the status shown in Table 19-1. Each pin has high impedance during reset input or during the oscillation stabilization time immediately after a reset is released.

When a high level is input to the RESET pin, the reset is released and program execution is started after the oscillation stabilization time has elapsed.

(2) Internal reset by watchdog timer program loop time detection

There are no functional differences between external and internal resets, since in both cases program execution starts at the address written to 0000H and 0001H after the RESET signal is input.

When the watchdog timer overflows, a reset is triggered and all hardware is set to the status shown in Table 19-1. Each pin has high impedance during reset input or during the oscillation stabilization time immediately after a reset is released.

The reset is automatically released after a reset, and program execution is started after the oscillation stabilization time has elapsed.

Cautions 1. For an external reset, input a low level for at least 10 μ s to the RESET pin.

- 2. When the STOP mode is released by reset, the STOP mode contents are retained during reset input. However, the port pins are set to high impedance.
- 3. The oscillation stabilization time for ceramic/crystal oscillation after a reset is released differs from that for RC oscillation.

Ceramic/crystal oscillation: 2¹⁵/fx RC oscillation: 2⁷/fcc




Figure 19-2. Reset Timing by RESET Input

	Hardware	Status After Reset	
Program counter (PC) ^{Note 1}		Contents of reset vector table (0000H, 0001H) are set	
Stack pointer (SP)		Undefined	
Program status word (PSW)	02H	
RAM	Data memory	Undefined ^{Note 2}	
	General-purpose registers	Undefined ^{Note 2}	
Ports (P0 to P3) (output late	ch)	00H	
Port mode registers (PM0 to	o PM3)	FFH	
Pull-up resistor option regis	ters (PU0, PUB2, PUB3)	00H	
Processor clock control reg	ister (PCC)	02H	
Suboscillation mode registe	boscillation mode register (SCKM)		
Subclock control register (C	Subclock control register (CSS)		
Oscillation stabilization time	e selection register (OSTS)	04H	
Power supply control registe	er 0 (PSC0)	00H	
8-bit timer	Timer counters (TM30, TM40, TM80 to TM82)	00H	
	Compare registers (CR30, CR40, CRH40, CR80 to CR82)	Undefined	
	Mode control registers (TMC30, TMC40, TMC80 to TMC82)	00H	
	Carrier generator output control register (TCA40)	Undefined	
8-bit remote control timer	Timer counter (TM50)	00H	
	Capture register (CP50, CP51)	00H	
	Control register (TMC50)	00H	
Sound generator	Timer counter (TMSG0)	00H	
	Compare register (CRSG0)	Undefined	
	Frequency setting register (SGFC00)	00H	
	Carrier generator output control register (TCASG0)	00H	
	Mode control register (TMCSG0)	00H	
	P3 function register (PF3)	00H	

Table 19-1. \$	Status of Each	Hardware A	After Reset (1/2)
----------------	----------------	------------	---------------	------

Notes 1. During reset input and oscillation stabilization time wait, only the PC contents among the hardware statuses become undefined.
 For all other hardware, the status during reset input and oscillation stabilization time wait remains unchanged after reset.

2. If the reset signal is input in the standby mode, the status before reset is retained even after reset.

	Hardware	Status After Reset	
Watch timer Mode control register (WTM)		00H	
Watchdog timer	Clock selection register (WDCS)	00H	
	Mode register (WDTM)	00H	
Serial interface	Mode register (CSIM10)	00H	
	Transmit/receive shift register (SIO10)	Undefined	
	Transmit shift register (TXS00)	Undefined	
	Receive buffer register (RXB00)	FFH	
	Asynchronous serial interface mode register (ASIM00)	00H	
	Asynchronous serial interface status register (ASIS00)	00H	
	Baud rate generator control register (BRGC00)	00H	
A/D converter	Conversion result register (ADCR)	Undefined	
	Mode register (ADM)	00H	
	Input selection register (ADS)	00H	
LCD controller/driver	Display mode register (LCDM20)	00H	
	Clock control register (LCDC20)	00H	
	Boost voltage level setting register (VLCD00)	00H	
Multiplier	Multiplication result storage register (MUL0)	Undefined	
	Data registers (MRA0, MRB0)	Undefined	
	Control register (MULC0)	00H	
SWAP	Swap function register (SWP0)	Note	
Interrupt	Request flag registers (IF0 to IF2)	00H	
	Mask flag registers (MK0 to MK2)	FFH	
	External interrupt mode register (INTM0)	00H	
	Key return mode register (KRM00)	00H	

Table 19-1. Status of Each Hardware After Reset (2/2)

Note The status after reset in read mode differs from that in write mode. For details, see CHAPTER 16 SWAPPING (SWAP).

CHAPTER 20 µPD78F9835

The μ PD78F9835 is available as the flash memory version of the μ PD789835, 789835A, 789835B Subseries. The μ PD78F9835 is a version with the internal ROM of the μ PD78983x, 78983xA, 78983xB, replaced with flash memory. The differences between the μ PD78F9835 and the mask ROM versions are shown in Table 20-1.

	Item		Flash Memory Version	Mask ROM Version				
			μPD78F9835	μΡD789832 μΡD789832A μΡD789832B	μΡD789833 μΡD789833A μιΡD789833B	μΡD789834 μΡD789834A μΡD789834B	μΡD789835 μΡD789835A μΡD789835B	
	memory (flash High-speed RAM 1024 b		60 KB (flash memory)	24 KB	32 KB	48 KB	60 KB	
			1024 bytes					
			2240 bytes	1216 bytes		2240 bytes	240 bytes	
	LCD display RAM 288 bytes × 2 A/D converter Provided IC0 pin Not provided VPP pin Provided Supply voltage (VDD) 3.0 to 3.6 V							
*				μPD78983xB, 78983xA: Provided μPD78983x: Not provided				
ſ				Provided				
Ī				Not provided				
Ī				1.8 to 3.6 V				
Ī	Electrical	specifications	See CHAPTER 22	APTER 22 ELECTRICAL SPECIFICATIONS.				

Table 20-1. Differences Between μ PD78F9835 and Mask ROM Versions

Caution There are differences in noise immunity and noise radiation between the flash memory and mask ROM versions. When pre-producing an application set with the flash memory version and then mass-producing it with the mask ROM version, be sure to conduct sufficient evaluations for the commercial samples (not engineering samples) of the mask ROM version.

20.1 Flash Memory Characteristics

Flash memory programming is performed by connecting a dedicated flash programmer (Flashpro III (part no. FL-PR3, PG-FP3)/Flashpro IV (part no. FL-PR4, PG-FP4)) to the target system with the flash memory mounted on the target system (on-board). A flash memory writing adapter (program adapter), which is a target board used exclusively for programming, is also provided.

Remark FL-PR3, FL-PR4, and the program adapter are products made by Naito Densei Machida Mfg. Co., Ltd. (TEL +81-45-475-4191).

Programming using flash memory has the following advantages.

- · Software can be modified after the microcontroller is solder-mounted on the target system
- Distinguishing software facilities low-quantity, varied model production
- · Easy data adjustment when starting mass production


20.1.1 Programming environment

The following shows the environment required for μ PD78F9835 flash memory programming.

When Flashpro III (part no. FL-PR3, PG-FP3) or Flashpro IV (part no. FL-PR4, PG-FP4) is used as a dedicated flash programmer, a host machine is required to control the dedicated flash programmer. Communication between the host machine and flash programmer is performed via RS-232C/USB (Rev.1.1).

For details, refer the manual for Flashpro III/Flashpro IV.

Remark USB is supported by Flashpro IV only.





Host machine

20.1.2 Communication mode


Use the communication mode shown in Table 20-2 to perform communication between the dedicated flash programmer and μ PD78F9835.

*	
~	

Table 20-2.	Communication	Mode List
-------------	---------------	-----------

Communication		Pins Used	Number of				
Mode	COMM PORT	SIO Clock	CPU C	CLOCK	Multiple Rate		VPP Pulses
			In Flashpro On Target Board				
3-wire serial I/O	SIO ch-0 (3 wired, sync.)	100 Hz to 1.25 MHz ^{Note 2}	1, 2, 4, 5 MHz ^{Note 3}	1 to 5 MHz ^{Note 2}	1.0	SI10/P22 SO10/P21 SCK10/P20	0

- Notes 1. Selection items for TYPE settings on the dedicated flash programmer (Flashpro III (part no. FL-PR3, PG-FP3)/Flashpro IV (part no. FL-PR4, PG-FP4)).
 - 2. The possible setting range differs depending on the voltage. For details, see CHAPTER 22 ELECTRICAL SPECIFICATIONS.
 - 3. Only 2 MHz or 4 MHz is selectable with Flashpro III.
- Caution Be sure to select the communication mode according to the number of VPP pulses shown in Table 20-2.






Figure 20-3. Example of Connection with Dedicated Flash Programmer

Note Connect this pin when the system clock is supplied by the dedicated flash programmer. If an oscillator is already connected to the X1 pin, the CLK pin does not need to be connected.

Caution The V_{DD} pin, if already connected to the power supply, must be connected to the VDD pin of the dedicated flash programmer. Before using the power supply connected to the V_{DD} pin, supply voltage before starting programming.

If Flashpro III/Flashpro IV is used as a dedicated flash programmer, the following signals are generated for the μ PD78F9835. For details, refer to the manual of Flashpro III/Flashpro IV.

Signal Name	I/O	Pin Function	Pin Name	3-Wire Serial I/O
VPP1	Output	Write voltage	Vpp	0
VPP2	-	_	-	×
VDD	I/O	VDD voltage generation/voltage monitoring	Vdd	ONote
GND	-	Ground	Vss, SEL	O
CLK	Output	Clock output	X1	0
RESET	Output	Reset signal	RESET	O
SI	Input	Reception signal	P21/SO10	O
SO	Output	Transmit signal	P22/SI10	O
SCK	Output	Transfer clock	P20/SCK10	O
HS	_	_	_	×

Table 20-3. Pin Connection List

Note VDD voltage must be supplied before programming is started.

Remark ©: Pin must be connected.

- O: If the signal is supplied on the target board, pin need not be connected.
- \times : Pin need not be connected.

20.1.3 On-board pin processing


When performing programming on the target system, provide a connector on the target system to connect the dedicated flash programmer.


An on-board function that allows switching between normal operation mode and flash memory programming mode may be required in some cases.

<VPP pin>

- In normal operation mode, input 0 V to the VPP pin. In flash memory programming mode, a write voltage of 7.8 V (TYP.) is supplied to the VPP pin, so perform the following.
 - (1) Connect a pull-down resistor (RVPP = $10 \text{ k}\Omega$) to the VPP pin.
 - (2) Use the jumper on the board to switch the VPP pin input to either the programmer or directly to GND.

A VPP pin connection example is shown below.





<Serial interface pin>

The following shows the pins used by the serial interface.

Serial Interface	Pins Used
3-wire serial I/O	SCK10/P20, SO10/P21, SI10/P22

When connecting the dedicated flash programmer to a serial interface pin that is connected to another device on-board, signal conflict or abnormal operation of the other device may occur. Care must therefore be taken with such connections.

(1) Signal conflict

If the dedicated flash programmer (output) is connected to a serial interface pin (input) that is connected to another device (output), a signal conflict occurs. To prevent this, isolate the connection with the other device or set the other device to the output high impedance status.




Figure 20-5. Signal Conflict (Input Pin of Serial Interface)

In the flash memory programming mode, the signal output by another device and the signal sent by the dedicated flash programmer conflict, therefore, isolate the signal of the other device.

(2) Abnormal operation of other device

If the dedicated flash programmer (output or input) is connected to a serial interface pin (input or output) that is connected to another device (input), a signal is output to the device, and this may cause an abnormal operation. To prevent this abnormal operation, isolate the connection with the other device or set so that the input signals to the other device are ignored.





Figure 20-6. Abnormal Operation of Other Device

If the signal output by the μ PD78F9835 affects another device in the flash memory programming mode, isolate the signals of the other device.




If the signal output by the dedicated flash programmer affects another device in the flash memory programming mode, isolate the signals of the other device.

<RESET pin>

If the reset signal of the dedicated flash programmer is connected to the RESET pin connected to the reset signal generator on-board, a signal conflict occurs. To prevent this, isolate the connection with the reset signal generator.

If the reset signal is input from the user system in the flash memory programming mode, a normal programming operation cannot be performed. Therefore, do not input reset signals from other than the dedicated flash programmer.





The signal output by the reset signal generator and the signal output from the dedicated flash programmer conflict in the flash memory programming mode, so isolate the signal of the reset signal generator.

<Port pins>

When the μ PD78F9835 enters the flash memory programming mode, all the pins other than those that communicate in flash memory programming are in the same status as immediately after reset. If the external device does not recognize initial statuses such as the output high impedance status, therefore, connect the external device to V_{DD} or V_{SS} via a resistor.

<Oscillator>

When using the on-board clock, connect X1 and X2 as required in the normal operation mode. When using the clock output of the flash programmer, connect it directly to the X1 pin, disconnecting the main oscillator on-board, and leave the X2 pin open. Operation of subclocks conforms that in the normal operation mode.

<Power supply>

When using the power supply output of the flash programmer, connect the V_{DD} and V_{SS} pins to VDD and GND of the flash programmer, respectively.

When using the on-board power supply, connect it as required in the normal operation mode. Because the flash programmer monitors the voltage, however, VDD of the flash programmer must be connected.


<Other pins>


Connect the SEL pin to Vss.

Process the other pins (LCD0 to LCD87, VLC0 to VLC4, VROUT0, and CAP0 to CAP3) in the same manner as in the normal operation mode.

20.1.4 Connection on flash memory writing adapter

The following shows an example of the recommended connection when using the flash memory writing adapter.





WRITER INTERFACE

CHAPTER 21 INSTRUCTION SET

This chapter lists the instruction set of the μ PD789835, 789835A, 789835B Subseries. For details of the operation and machine language (instruction code) of each instruction, refer to **78K/0S Series Instructions User's Manual (U11047E)**.

21.1 Operation

21.1.1 Operand identifiers and description methods

Operands are described in the "Operands" column of each instruction in accordance with the description method of the instruction operand identifier (refer to the assembler specifications for details). When there are two or more description methods, select one of them. Uppercase letters and the symbols #, !, \$, and [] are key words and are described as they are. Each symbol has the following meaning.

- #: Immediate data specification
- \$: Relative address specification
- !: Absolute address specification
- []: Indirect address specification

In the case of immediate data, describe an appropriate numeric value or a label. When using a label, be sure to describe the #, !, \$, and [] symbols.

For the operand register identifiers, r and rp, either functional names (X, A, C, etc.) or absolute names (names in parentheses in the table below, R0, R1, R2, etc.) can be used for description.

Identifier	Description Method
r	X (R0), A (R1), C (R2), B (R3), E (R4), D (R5), L (R6), H (R7)
rp	AX (RP0), BC (RP1), DE (RP2), HL (RP3)
sfr	Special-function register symbol
saddr	FE20H to FF1FH Immediate data or label
saddrp	FE20H to FF1FH Immediate data or label (even addresses only)
addr16	0000H to FFFFH Immediate data or label (only even addresses for 16-bit data transfer instructions)
addr5	0040H to 007FH Immediate data or label (even addresses only)
word	16-bit immediate data or label
byte	8-bit immediate data or label
bit	3-bit immediate data or label

Table 21-1. Operand Identifiers and Description Methods

Remark See Table 3-4 Special Function Registers for symbols of special function registers.

21.1.2 Description of "Operation" column

- A: A register; 8-bit accumulator
- X: X register
- B: B register
- C: C register
- D: D register
- E: E register
- H: H register
- L: L register
- AX: AX register pair; 16-bit accumulator
- BC: BC register pair
- DE: DE register pair
- HL: HL register pair
- PC: Program counter
- SP: Stack pointer
- PSW: Program status word
- CY: Carry flag
- AC: Auxiliary carry flag
- Z: Zero flag
- IE: Interrupt request enable flag
- NMIS: Flag indicating non-maskable interrupt servicing in progress
- (): Memory contents indicated by address or register contents in parenthesis
- XH, XL: Higher 8 bits and lower 8 bits of 16-bit register
- ∧: Logical product (AND)
- ∨: Logical sum (OR)
- ¥: Exclusive logical sum (exclusive OR)
- -: Inverted data
- addr16: 16-bit immediate data or label
- jdisp8: Signed 8-bit data (displacement value)

21.1.3 Description of "Flag" column

(Blank):	Unchanged
0:	Cleared to 0
1:	Set to 1
x:	Set/cleared according to the result
R:	Previously saved value is restored

21.2 Operation List

Mnemonic	Operands	Byte	Clock	Operation		Flag	g
					Z	AC	CY
MOV	r, #byte	3	6	$r \leftarrow byte$			
	saddr, #byte	3	6	$(saddr) \leftarrow byte$			
	sfr, #byte	3	6	$sfr \leftarrow byte$			
	A, r	2	4	A ← r			
	r, A Note 1	2	4	r ← A			
	A, saddr	2	4	$A \leftarrow (saddr)$			
	saddr, A	2	4	$(saddr) \leftarrow A$			
	A, sfr	2	4	$A \leftarrow sfr$			
	sfr, A	2	4	$sfr \leftarrow A$			
	A, !addr16	3	8	$A \leftarrow (addr16)$			
	!addr16, A	3	8	$(addr16) \leftarrow A$			
	PSW, #byte	3	6	$PSW \leftarrow byte$	x	x	x
	A, PSW	2	4	$A \leftarrow PSW$			
	PSW, A	2	4	$PSW \gets A$	x	х	х
	A, [DE]	1	6	$A \leftarrow (DE)$			
	[DE], A	1	6	$(DE) \gets A$			
	A, [HL]	1	6	$A \leftarrow (HL)$			
	[HL], A	1	6	$(HL) \gets A$			
	A, [HL+byte]	2	6	$A \leftarrow (HL + byte)$			
	[HL+byte], A	2	6	$(HL + byte) \leftarrow A$			
ХСН	Α, Χ	1	4	$A \leftrightarrow X$			
	A, r Note 2	2	6	$A \leftrightarrow r$			
	A, saddr	2	6	$A \leftrightarrow (saddr)$			
	A, sfr	2	6	$A \leftrightarrow sfr$			
	A, [DE]	1	8	$A \leftrightarrow (DE)$			
	A, [HL]	1	8	$A \leftrightarrow (HL)$			
	A, [HL+byte]	2	8	$A \leftrightarrow (HL + byte)$			

Notes 1. Except r = A.

2. Except r = A, X.

Remark One instruction clock cycle is one CPU clock cycle (fcPu) selected by the processor clock control register (PCC).

Mnemonic	Operands	Byte	Clock	Operation		Fla	g
					Z	AC	CY
MOVW	rp, #word	3	6	$rp \leftarrow word$			
	AX, saddrp	2	6	$AX \gets (saddrp)$			
	saddrp, AX	2	8	$(saddrp) \leftarrow AX$			
	AX, rp	1	4	AX ← rp			
	rp, AX	1	4	$rp \leftarrow AX$			
XCHW	AX, rp	1	8	$AX \leftrightarrow rp$			
ADD	A, #byte	2	4	A, CY \leftarrow A + byte	x	х	х
	saddr, #byte	3	6	(saddr), CY \leftarrow (saddr) + byte	x	х	х
	A, r	2	4	$A,CY \gets A + r$	x	х	x
	A, saddr	2	4	A, CY \leftarrow A + (saddr)	x	х	х
	A, !addr16	3	8	A, CY \leftarrow A + (addr16)	x	х	х
	A, [HL]	1	6	$A,CY \gets A + (HL)$	x	х	х
	A, [HL+byte]	2	6	A, CY \leftarrow A + (HL + byte)	x	х	х
ADDC	A, #byte	2	4	$A, CY \gets A + byte + CY$	x	х	x
	saddr, #byte	3	6	(saddr), CY \leftarrow (saddr) + byte + CY	x	х	x
	A, r	2	4	$A, CY \gets A + r + CY$	x	х	х
	A, saddr	2	4	$A, CY \gets A + (saddr) + CY$	x	х	х
	A, !addr16	3	8	A, CY \leftarrow A + (addr16) + CY	x	х	х
	A, [HL]	1	6	$A,CY \gets A + (HL) + CY$	x	х	x
	A, [HL+byte]	2	6	$A,CY \gets A + (HL + byte) + CY$	x	х	х
SUB	A, #byte	2	4	A, CY \leftarrow A – byte	x	х	х
	saddr, #byte	3	6	(saddr), CY \leftarrow (saddr) – byte	x	х	х
	A, r	2	4	$A, CY \gets A - r$	х	x	х
	A, saddr	2	4	A, CY \leftarrow A – (saddr)	x	х	х
	A, !addr16	3	8	A, CY \leftarrow A – (addr16)	x	х	х
	A, [HL]	1	6	$A, CY \gets A - (HL)$	x	х	х
	A, [HL+byte]	2	6	A, CY \leftarrow A – (HL + byte)	х	х	х

Note Only when rp = BC, DE, or HL.

Mnemonic	Operands	Byte	Clock	Operation		Flag	g
					Z	AC	CY
SUBC	A, #byte	2	4	A, CY \leftarrow A – byte – CY	x	х	х
	saddr, #byte	3	6	(saddr), CY \leftarrow (saddr) – byte – CY	х	х	x
	A, r	2	4	$A, CY \gets A - r - CY$	х	х	x
	A, saddr	2	4	A, CY \leftarrow A – (saddr) – CY	х	x	x
	A, !addr16	3	8	A, CY \leftarrow A – (addr16) – CY	х	x	x
	A, [HL]	1	6	$A,CY \gets A - (HL) - CY$	х	x	x
	A, [HL+byte]	2	6	A, CY \leftarrow A – (HL + byte) – CY	х	x	x
AND	A, #byte	2	4	$A \leftarrow A \land byte$	х		
	saddr, #byte	3	6	$(saddr) \leftarrow (saddr) \land byte$	х		
	A, r	2	4	$A \leftarrow A \wedge r$	х		
	A, saddr	2	4	$A \leftarrow A \land (saddr)$	х		
	A, !addr16	3	8	$A \leftarrow A \land (addr16)$	х		
	A, [HL]	1	6	$A \leftarrow A \land (HL)$	х		
	A, [HL+byte]	2	6	$A \leftarrow A \land (HL + byte)$	х		
OR	A, #byte	2	4	$A \leftarrow A \lor byte$	х		
	saddr, #byte	3	6	$(saddr) \leftarrow (saddr) \lor byte$	х		
	A, r	2	4	$A \leftarrow A \lor r$	х		
	A, saddr	2	4	$A \leftarrow A \lor (saddr)$	х		
	A, !addr16	3	8	$A \leftarrow A \lor (addr16)$	х		
	A, [HL]	1	6	$A \leftarrow A \lor (HL)$	х		
	A, [HL+byte]	2	6	$A \leftarrow A \lor (HL + byte)$	х		
XOR	A, #byte	2	4	$A \leftarrow A \forall$ byte	х		
	saddr, #byte	3	6	$(saddr) \leftarrow (saddr) \forall byte$	х		
	A, r	2	4	$A \leftarrow A \forall r$	х		
	A, saddr	2	4	$A \leftarrow A \forall$ (saddr)	x		
	A, !addr16	3	8	$A \leftarrow A \forall$ (addr16)	x		
	A, [HL]	1	6	$A \leftarrow A \nleftrightarrow (HL)$	x		
	A, [HL+byte]	2	6	A ← A ¥ (HL + byte)	х		

Mnemonic	Operands	Byte	Clock	Operation		Fla	g
					Z	AC	; C)
CMP	A, #byte	2	4	A – byte	х	х	x
	saddr, #byte	3	6	(saddr) – byte	x	х	х
	A, r	2	4	A – r	x	х	x
	A, saddr	2	4	A – (saddr)	x	х	х
	A, !addr16	3	8	A – (addr16)	x	х	х
	A, [HL]	1	6	A – (HL)	x	х	х
	A, [HL+byte]	2	6	A – (HL + byte)	x	х	х
ADDW	AX, #word	3	6	AX, CY \leftarrow AX + word	x	х	х
SUBW	AX, #word	3	6	AX, CY \leftarrow AX – word	x	х	х
CMPW	AX, #word	3	6	AX – word	x	х	х
INC	r	2	4	r ← r + 1	x	x	
	saddr	2	4	$(saddr) \leftarrow (saddr) + 1$	x	х	
DEC	r	2	4	r ← r − 1	x	х	
	saddr	2	4	$(saddr) \leftarrow (saddr) - 1$	x	х	
INCW	rp	1	4	$rp \leftarrow rp + 1$			
DECW	rp	1	4	$rp \leftarrow rp - 1$			
ROR	A, 1	1	2	$(CY,A_7 \leftarrow A_0,A_{m-1} \leftarrow A_m) \times 1$			х
ROL	A, 1	1	2	$(CY,A_0 \leftarrow A_7,A_{m+1} \leftarrow A_m) \times 1$			х
RORC	A, 1	1	2	$(CY \leftarrow A_0, A_7 \leftarrow CY, A_{m-1} \leftarrow A_m) \times 1$			х
ROLC	A, 1	1	2	$(CY \leftarrow A_7,A_0 \leftarrow CY,A_{m+1} \leftarrow A_m) \times 1$			х
SET1	saddr.bit	3	6	$(saddr.bit) \leftarrow 1$			
	sfr.bit	3	6	sfr.bit \leftarrow 1			
	A.bit	2	4	A.bit $\leftarrow 1$			
	PSW.bit	3	6	PSW.bit ← 1	x	х	х
	[HL].bit	2	10	(HL).bit ← 1			
CLR1	saddr.bit	3	6	$(saddr.bit) \leftarrow 0$			
	sfr.bit	3	6	sfr.bit \leftarrow 0			
	A.bit	2	4	A.bit $\leftarrow 0$			
	PSW.bit	3	6	PSW.bit ← 0	x	х	>
	[HL].bit	2	10	(HL).bit $\leftarrow 0$			
SET1	СҮ	1	2	CY ← 1			1
CLR1	СҮ	1	2	$CY \leftarrow 0$			(
NOT1	CY	1	2	$CY \leftarrow \overline{CY}$)

Mnemonic	Operands	Byte	Clock	Operation		Flag	J
					Z	AC	CY
CALL	!addr16	3	6	$(SP - 1) \leftarrow (PC + 3)_{H}, (SP - 2) \leftarrow (PC + 3)_{L},$ $PC \leftarrow addr16, SP \leftarrow SP - 2$			
CALLT	[addr5]	1	8	$(SP - 1) \leftarrow (PC + 1)_{H}, (SP - 2) \leftarrow (PC + 1)_{L},$ $PC_{H} \leftarrow (00000000, addr5 + 1),$ $PC_{L} \leftarrow (00000000, addr5), SP \leftarrow SP - 2$			
RET		1	6	$PC_{H} \gets (SP+1), PC_{L} \gets (SP), SP \gets SP+2$			
RETI		1	8	$\begin{array}{l} PC_{H} \leftarrow (SP+1), \ PC_{L} \leftarrow (SP), \\ PSW \leftarrow (SP+2), \ SP \leftarrow SP+3, \ NMIS \leftarrow 0 \end{array}$	R	R	R
PUSH	PSW	1	2	$(SP - 1) \leftarrow PSW, SP \leftarrow SP - 1$			-
	rp	1	4	$(SP - 1) \leftarrow rp_H, (SP - 2) \leftarrow rp_L, SP \leftarrow SP - 2$			
POP	PSW	1	4	$PSW \leftarrow (SP), SP \leftarrow SP + 1$	R	R	R
	rp	1	6	$rp_H \leftarrow (SP + 1), rp_L \leftarrow (SP), SP \leftarrow SP + 2$			
MOVW	SP, AX	2	8	$SP \leftarrow AX$			
	AX, SP	2	6	$AX \leftarrow SP$			
BR	!addr16	3	6	PC ← addr16			
	\$addr16	2	6	$PC \leftarrow PC + 2 + jdisp8$			
	AX	1	6	$PC_H \leftarrow A, PC_L \leftarrow X$			
BC	\$saddr16	2	6	$PC \leftarrow PC + 2 + jdisp8$ if $CY = 1$			
BNC	\$saddr16	2	6	$PC \leftarrow PC + 2 + jdisp8$ if $CY = 0$			
BZ	\$saddr16	2	6	$PC \leftarrow PC + 2 + jdisp8 \text{ if } Z = 1$			
BNZ	\$saddr16	2	6	$PC \leftarrow PC + 2 + jdisp8 \text{ if } Z = 0$			
BT	saddr.bit, \$addr16	4	10	$PC \leftarrow PC + 4 + jdisp8 \text{ if } (saddr.bit) = 1$			
	sfr.bit, \$addr16	4	10	$PC \leftarrow PC + 4 + jdisp8$ if sfr.bit = 1			
	A.bit, \$addr16	3	8	$PC \leftarrow PC + 3 + jdisp8$ if A.bit = 1			
	PSW.bit, \$addr16	4	10	$PC \leftarrow PC + 4 + jdisp8$ if PSW.bit = 1			
BF	saddr.bit, \$addr16	4	10	$PC \leftarrow PC + 4 + jdisp8 \text{ if } (saddr.bit) = 0$			
	sfr.bit, \$addr16	4	10	$PC \leftarrow PC + 4 + jdisp8$ if sfr.bit = 0			
	A.bit, \$addr16	3	8	$PC \leftarrow PC + 3 + jdisp8 \text{ if } A.bit = 0$			
	PSW.bit, \$addr16	4	10	$PC \leftarrow PC + 4 + jdisp8 \text{ if } PSW.bit = 0$			
DBNZ	B, \$addr16	2	6	$B \leftarrow B - 1$, then PC \leftarrow PC + 2 + jdisp8 if $B \neq 0$			
	C, \$addr16	2	6	$C \leftarrow C - 1$, then PC \leftarrow PC + 2 + jdisp8 if C $\neq 0$			
	saddr, \$addr16	3	8	(saddr) \leftarrow (saddr) – 1, then PC \leftarrow PC + 3 + jdisp8 if (saddr) \neq 0			
NOP		1	2	No Operation			
EI		3	6	$IE \leftarrow 1$ (Enable interrupt)			
DI		3	6	$IE \leftarrow 0$ (Disable interrupt)			
HALT		1	2	Set HALT mode			
STOP		1	2	Set STOP mode			

21.3 Instructions Listed by Addressing Type

(1) 8-bit instructions

MOV, XCH, ADD, ADDC, SUB, SUBC, AND, OR, XOR, CMP, INC, DEC, ROR, ROL, RORC, ROLC, PUSH, POP, DBNZ

2nd Operand	#byte	Α	r	sfr	saddr	!addr16	PSW	[DE]	[HL]	[HL+byte]	\$addr16	1	None
1st Operand													
A	ADD ADDC SUB SUBC AND OR XOR CMP		MOV ^{Note} XCH ^{Note} ADD SUB SUBC AND OR XOR CMP	MOV XCH	MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP	MOV ADD ADDC SUB SUBC AND OR XOR CMP	MOV	MOV XCH	MOV XCH ADD SUB SUBC AND OR XOR CMP	MOV XCH ADD SUB SUBC AND OR XOR CMP		ROR ROL RORC ROLC	
r	MOV	MOV											INC DEC
B, C											DBNZ		
sfr	MOV	MOV											
saddr	MOV ADD ADDC SUB SUBC AND OR XOR CMP	MOV									DBNZ		INC DEC
!addr16		MOV											
PSW	MOV	MOV											PUSH POP
[DE]		MOV											
[HL]		MOV											
[HL+byte]		MOV											

Note Except r = A.

(2) 16-bit instructions

MOVW, XCHW, ADDW, SUBW, CMPW, PUSH, POP, INCW, DECW

2nd Operand	#word	AX	rp ^{Note}	saddrp	SP	None
1st Operand						
AX	ADDW SUBW CMPW		MOVW XCHW	MOVW	MOVW	
rp	MOVW	MOVW ^{Note}				INCW DECW PUSH POP
saddrp		MOVW				
SP		MOVW				

Note Only when rp = BC, DE, or HL.

(3) Bit manipulation instructions

SET1, CLR1, NOT1, BT, BF

2nd Operand	\$addr16	None
1st Operand		
A.bit	BT BF	SET1 CLR1
sfr.bit	BT BF	SET1 CLR1
saddr.bit	BT BF	SET1 CLR1
PSW.bit	BT BF	SET1 CLR1
[HL].bit		SET1 CLR1
CY		SET1 CLR1 NOT1

(4) Call instructions/branch instructions

CALL, CALLT, BR, BC, BNC, BZ, BNZ, DBNZ

2nd Operand 1st Operand	AX	!addr16	[addr5]	\$addr16
Basic Instructions	BR	CALL BR	CALLT	BR BC BNC BZ BNZ
Compound Instructions				DBNZ

(5) Other instructions

RET, RETI, NOP, EI, DI, HALT, STOP

Parameter	Symbol	Conditions	Ratings	Unit
Power supply voltage	VDD		-0.3 to +4.6	V
	VPP	μPD78F9835 only, Note 1	-0.3 to +8.1	V
Input voltage	VII		-0.3 to V_{DD} + $0.3^{\text{Note 2}}$	V
Output voltage	V ₀₁	Other than below	-0.3 to V_{DD} + $0.3^{\text{Note 2}}$	V
	V _{O2}	LCD0 to LCD95, CAP0 to CAP3, VLC0 to VLC4	-0.3 to +6.5	V
Output current, high	Іон	1 pin	-10	mA
		ТО40	-24	mA
		Total for all pins	-30	mA
Output current, low	lo∟	1 pin	30	mA
		Total for all pins	90	mA
Operating ambient temperature	TA	During normal operation	-40 to +85	°C
		During flash memory programming	10 to 40	°C
Storage temperature	Tstg	Mask ROM version	-65 to +150	°C
		μPD78F9835	-40 to +125	°C


Absolute Maximum Ratings (T_A = 25°C)

- **Notes 1.** Make sure that the following conditions of the VPP voltage application timing are satisfied when the flash memory is written.
 - When supply voltage rises

VPP must exceed VDD 10 μ s or more after VDD has reached the lower-limit value (3.0 V) of the operating voltage range (see a in the figure below).

• When supply voltage drops

VDD must be lowered 10 μ s or more after VPP falls below the lower-limit value (3.0 V) of the operating voltage range of VDD (see b in the figure below).



- 2. Must be 4.6 V or lower.
- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
- **Remark** Unless otherwise specified, the characteristics of alternate-function pins are the same as those of port pins.

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic	IC X1 X2	Oscillation frequency (fx) ^{Note 1}		1.0		5.0	MHz
resonator		Oscillation stabilization time ^{Note 2}	After V _{DD} reaches oscillation voltage range MIN.			4	ms
Crystal		Oscillation frequency ^{Note 1}		1.0		5.0	MHz
resonator		Oscillation stabilization time ^{Note 2}				10	ms
RC	CL1 CL2	Oscillation frequency (fcc)		0.4		2.0	MHz
resonator		Oscillation stabilization time ^{Note 2}	After VDD reaches oscillation voltage range MIN.			10	μs

Main System Clock Oscillator Characteristics (T_A = -40 to +85°C, V_{DD} = 1.8 to 3.6 V, (Mask ROM Version), V_{DD} = 3.0 to 3.6 V (μ PD78F9835))


- Notes 1. Indicates only oscillator characteristics. See AC Characteristics for instruction execution time.
 - 2. Time required to stabilize oscillation after reset or STOP mode release.
- Cautions 1. When using the main system clock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.
 - Keep the wiring length as short as possible.
 - Do not cross the wiring with the other signal lines.
 - Do not route the wiring near a signal line through which a high fluctuating current flows.
 - Always make the ground point of the oscillator capacitor the same potential as Vss.
 - Do not ground the capacitor to a ground pattern through which a high current flows.
 - Do not fetch signals from the oscillator.
 - 2. When the main system clock is stopped and the device is operating on the subsystem clock, wait until the oscillation stabilization time has been secured by the program before switching back to the main system clock.

Recommended Oscillator Constant

Manufacturer	Part Number	Frequency (MHz)	Recommended Circuit Constant (pF)		Oscillation Voltage Range (VDD)		Remark
			C1	C2	MIN.	MAX.	
Murata Mfg.	CSBLA1M00J58-B0 ^{№te}	1.0	100	100	1.8	3.6	Rd = 2.2 kΩ
Co., Ltd. (Standard	CSTCR4M00G53-R0	4.0	_	-			On-chip capacitor
products)	CSTLS4M00G53-B0						version
	CSTCR5M00G53-R0	5.0					
	CSTLS5M00G53-B0						

Ceramic resonator (T_A = -40 to +85°C) (Mask ROM Version)

Note A limiting resistor (Rd = $2.2 \text{ k}\Omega$) is required when the CSBLA1M00J58-B0 (1.0 MHz) of Murata Mfg. Co., Ltd. is used as the ceramic resonator (see the figure below). A limiting resistor is not necessary when other recommended resonators are used.



Caution This oscillator constant is a reference value based on evaluation under a specific environment by the resonator manufacturer. If optimization of oscillator characteristics is necessary in the actual application, apply to the resonator manufacturer for evaluation on the implementation circuit.

The oscillation voltage and oscillation frequency indicate only oscillator characteristics. Use the μ PD78983x so that the internal operating conditions are within the specifications of the DC and AC characteristics.

Remark For the resonator selection and oscillator constant of the flash memory version, customers are required to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

Subsystem Clock Oscillator Characteristics

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator	LIC XT1 XT2	Oscillation frequency (fxT) ^{Note 1}		32	32.768	35	kHz
		Oscillation stabilization time ^{Note 2}				10	S

(T_A = -40 to +85°C, V_{DD} = 1.8 to 3.6 V (Mask ROM Version), V_{DD} = 3.0 to 3.6 V (µPD78F9835))

- Notes 1. Indicates only oscillator characteristics. See AC Characteristics for instruction execution time.
 - 2. Time required to stabilize oscillation after VDD reaches oscillation voltage range MIN.
- Cautions 1. When using the subsystem clock oscillator, wire as follows in the area enclosed by the broken lines in the above figure to avoid an adverse effect from wiring capacitance.
 - Keep the wiring length as short as possible.
 - Do not cross the wiring with the other signal lines.
 - Do not route the wiring near a signal line through which a high fluctuating current flows.
 - Always make the ground point of the oscillator capacitor the same potential as Vss.
 - Do not ground the capacitor to a ground pattern through which a high current flows.
 - Do not fetch signals from the oscillator.
 - The subsystem clock oscillator is designed as a low-amplitude circuit for reducing current consumption, and is more prone to malfunction due to noise than the main system clock oscillator. Particular care is therefore required with the wiring method when the subsystem clock is used.
- **Remark** For the resonator selection and oscillator constant, customers are required to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

DC Characteristics (1/3) (T_A = -40 to +85°C, V_{DD} = 1.8 to 3.6 V (Mask ROM Version), V_{DD} = 3.0 to 3.6 V (µPD78F9835))

	Parameter	Symbol	Condition	าร	MIN.	TYP.	MAX.	Unit
	Output current, low	lol	1 pin				10	mA
			All pins				80	mA
*			P30/SG0, P34/SG4 (when buzzer mode 2 is selected)	OE3 = 1, OE2 = 0, OE1 = 0, OE0 = X		3.4		mA
			Vol = Vdd	OE3 = 0, OE2 = 1, OE1 = 0, OE0 = X		1.9		mA
				OE3 = 0, OE2 = 0, OE1 = 1, OE0 = X		1.1		mA
				OE3 = 0, OE2 = 0, OE1 = 0, OE0 = X		0.38		mA
	Output current, high	Іон	1 pin				-1	mA
			TO40/P27	V _{OH} = 1.0 V, V _{DD} = 3.0 V	-6	-15	-24	mA
			All pins				-15	mA
*	*		P30/SG0, P34/SG4 (when buzzer mode 2 is selected)	OE3 = 1, OE2 = 0, OE1 = 0, OE0 = X		-3.0		mA
			Voh = Vss	OE3 = 0, OE2 = 1, OE1 = 0, OE0 = X		-1.5		mA
				OE3 = 0, OE2 = 0, OE1 = 1, OE0 = X		-0.75		mA
				OE3 = 0, OE2 = 0, OE1 = 0, OE0 = X	0	0	0	mA
*	Input voltage, high	VIH1	P00 to P07, P10, P11, P21,	V _{DD} = 2.7 to 3.6 V	0.7V _{DD}		V _{DD}	V
			P25, P27, P30 to P37, P60 to P62, P80 to P87	V _{DD} = 1.8 to 2.7 V	0.9Vdd		V _{DD}	V
		V _{IH2}	RESET, P20, P22 to P24,	V _{DD} = 2.7 to 3.6 V	0.8V _{DD}		VDD	V
			P26	$V_{DD} = 1.8$ to 2.7 V	0.9V _{DD}		VDD	V
		VIH3	X1 (CL1), X2 (CL2)		$V_{\text{DD}}-0.1$		VDD	V
		VIH4	XT1, XT2	1	Vон – 0.1		Vон	V
	Input voltage, low	VIL1	P00 to P07, P10, P11, P21,	V _{DD} = 2.7 to 3.6 V	0		0.3V _{DD}	V
			P25, P27, P30 to P37, P60 to P62, P80 to P87	V _{DD} = 1.8 to 2.7 V	0		0.1V _{DD}	V
		VIL2	RESET, P20, P22 to P24,	V _{DD} = 2.7 to 3.6 V	0		0.2V _{DD}	V
			P26	$V_{DD} = 1.8$ to 2.7 V	0		0.1VDD	V
		VIL3	X1 (CL1), X2 (CL2)				0.1	V
		VIL4	XT1, XT2		0		0.1	V

Parameter	Symbol	Conditio	ns	MIN.	TYP.	MAX.	Unit
Output voltage, high	Vон	Іон = –1 mA P00 to P07, P10, P11, P20	to P27, P30 to P37	V _{DD} - 1.0			V
	Vон2	P30/SG0, P34/SG4 (when buzzer mode 2 is selected)	OE3 = 1, OE2 = 0, OE1 = 0, OE0 = X		2.7		V
		$V_{DD} = 3.0 V$	OE3 = 0, OE2 = 1, OE1 = 0, OE0 = X		2.4		V
			OE3 = 0, OE2 = 0, OE1 = 1, OE0 = X		2.0		V
			OE3 = 0, OE2 = 0, OE1 = 0, OE0 = X		0.0		V
Output voltage, low	Vol	lo∟ = 10 mA P00 to P07, P10, P11, P20 t	oL = 10 mA P00 to P07, P10, P11, P20 to P27, P30 to P37			1.0	V
Input leakage current, high	Ішні	$V_{\text{IN}} = V_{\text{DD}}$	Other than X1 (CL1), X2 (CL2), XT1, XT2			3	μA
	Ілна	-	X1 (CL1), X2 (CL2)			20	μA
	Ілнз	VIN = VOH	XT1, XT2			3	μA
Input leakage current, low	Ilili	V _{IN} = 0 V	Other than X1 (CL1), X2 (CL2)			-3	μA
	Ilil2		X1 (CL1), X2 (CL2)			-20	μA
Output leakage current, high	Ігон	Vout = Vdd				3	μA
Output leakage current, low	Ilol	Vout = 0 V				-3	μA
Regulator voltage	V ROUT0	PSC0 = 00H, After reset, Af	ter STOP mode		Vdd		V
		PSC0 = 01H			1.4		V
Software pull-up resistor	Rı	V _{IN} = 0 V	P00 to P07, P10, P11, P20 to P27, P30 to P37	50	100	200	kΩ

DC Characteristics (2/3)

*

(T_A = -40 to +85°C, V_{DD} = 1.8 to 3.6 V (Mask ROM Version), V_{DD} = 3.0 to 3.6 V (µPD78F9835))

- **Remarks 1.** Unless otherwise specified, the characteristics of alternate-function pins are the same as those of port pins.
 - 2. Pin names enclosed in parentheses are for RC oscillation.

DC Characteristics (3/3) (T_A = -40 to +85°C, V_{DD} = 1.8 to 3.6 V (Mask ROM Version), V_{DD} = 3.0 to 3.6 V (μ PD78F9835))

Parameter	Symbol	Conditio	ns	MIN.	TYP.	MAX.	Unit
Power supply current ^{Note 1}	IDD1	5.0 MHz crystal oscillation	PCC = 00H		1.5	3	mA
(mask ROM version)		operation mode (SEL = L)	PCC = 02H		1.1	2	mA
		1.2 MHz RC oscillation	PCC = 00H		1.5	3	mA
		operation mode (SEL = H)	PCC = 02H		1.1	2	mA
	IDD2	5.0 MHz crystal oscillation HALT mode (SEL = L)			0.5	1.5	mA
		1.2 MHz RC oscillation HALT mode (SEL = H)			0.5	1.5	mA
	Idd3	32.768 kHz suboscillation	VAON20 = 1		15	40	μA
		operation mode ^{Note 2}	VAON20 = 0		10	35	μA
		32.768 kHz suboscillation	VAON20 = 1		12	36	μA
		HALT mode ^{Note 2}	VAON20 = 0		8	24	μA
	IDD4	STOP mode ^{Note 3}			1	10	μA
	Idd5	5.0 MHz crystal oscillation	PCC = 00H		2.5	5.0	mA
		A/D operation mode	PCC = 02H		2.1	4.2	mA
		1.2 MHz RC oscillation A/D	PCC = 00H		2.5	5.0	mA
		operation mode	PCC = 02H		2.1	4.2	mA
Power supply current ^{Note 1}	IDD1	5.0 MHz crystal oscillation	PCC = 00H		10	18	mA
(µPD78F9835)		operation mode (SEL = L)	PCC = 02H		8	16	mA
		1.2 MHz RC oscillation	PCC = 00H		10	18	mA
		operation mode (SEL = H)	PCC = 02H		8	16	mA
	IDD2	5.0 MHz crystal oscillation HALT mode (SEL = L)			6	12	mA
		1.2 MHz RC oscillation HALT mode (SEL = H)			6	12	mA
	Idds	32.768 kHz suboscillation	VAON20 = 1		7	12	mA
		operation mode ^{Note 2}	VAON20 = 0		7	12	mA
		32.768 kHz suboscillation	VAON20 = 1		3	6	mA
		HALT mode ^{Note 2}	VAON20 = 0		3	6	mA
	IDD4	STOP mode ^{Note 3}			1	10	μA
	IDD5	5.0 MHz crystal oscillation	PCC = 00H		11	20	mA
		A/D operation mode	PCC = 02H		9	18	mA
		1.2 MHz RC oscillation A/D	PCC = 00H		11	20	mA
		operation mode	PCC = 02H		9	18	mA

Notes 1. The port current (including the current that flows to the on-chip pull-up resistors) is not included.

- 2. When the main system clock is stopped.
- **3.** When the subsystem clock is stopped.
- **Remark** Unless otherwise specified, the characteristics of alternate-function pins are the same as those of port pins.

 \star


AC Characteristics

 \star

(1) Basic operation


(T_A = -40 to +85°C, V_{DD} = 1.8 to 3.6 V (mask ROM version), V_{DD} = 3.0 to 3.6 V (µPD78F9835))

Parameter	Symbol		Conditions			TYP.	MAX.	Unit
Cycle time (minimum	Тсч	with main system clock	Ceramic/	V _{DD} = 2.7 to 3.6 V	0.4		8.0	μs
instruction execution time)			crystal oscillation	V _{DD} = 1.8 to 3.6 V	1.6		8.0	μs
			RC	$V_{DD} = 2.0$ to 3.6 V	1.0		20	μs
			oscillation	V _{DD} = 1.8 to 3.6 V	1.6		20	μs
		Operating with	Operating with subsystem clock			122	125	μs
TI80 input frequency	fтı				0		4	MHz
TI80 input high-/low- level width	tтн, tт∟				0.1			μs
Interrupt input high- /low-level width	tintн, tintl	INTP0, INTP1			10			μs
Key return input low- level width	tkrl	KR00 to KR07	10			μs		
RESET low-level width	trsl				10			μs



TCY vs. VDD (Main system clock: ceramic/crystal oscillation)





 \star

(2) Serial interface (UART00)

(T_A = -40 to +85°C, V_{DD} = 1.8 to 3.6 V (mask ROM version), V_{DD} = 3.0 to 3.6 V (µPD78F9835))

Dedicated baud rate generator output

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		When fx = 5.0 MHz selected			78125	bps

(3) Serial interface (SIO10)

from SCK10↓

(T_A = -40 to +85°C, V_{DD} = 1.8 to 3.6 V (mask ROM version), V_{DD} = 3.0 to 3.6 V (µPD78F9835))

(a) 3-wire serial I/O mode (internal clock output) Parameter Conditions MIN. TYP. MAX. Symbol SCK10 cycle time VDD = 2.7 to 3.6 V 800 tkCY1 VDD = 1.8 to 3.6 V 3200 SCK10 high-/low-level $V_{DD} = 2.7 \text{ to } 3.6 \text{ V}$ tĸнı, tkcy1/2 - 50 width **t**ĸ∟1 VDD = 1.8 to 3.6 V tkcy1/2 - 150 SI10 setup time VDD = 2.7 to 3.6 V tsik1 150 (to SCK10↑) V_{DD} = 1.8 to 3.6 V 500 SI10 hold time tksi1 VDD = 2.7 to 3.6 V 400 (from SCK10[↑]) VDD = 1.8 to 3.6 V 600 $R = 1 \text{ k}\Omega, \text{ } C = 100 \text{ } \text{p}\text{F}^{\text{\tiny Note}}$ SO10 output delay time $V_{DD} = 2.7 \text{ to } 3.6 \text{ V}$ 0 250 tks01

Note R and C are the load resistance and load capacitance of the SO10 output line.

(b) 3-wire serial I/O mode (external clock input)

Parameter	Symbol	Conditi	MIN.	TYP.	MAX.	Unit	
SCK10 cycle time	tксү2	V _{DD} = 2.7 to 3.6 V		800			ns
		V _{DD} = 1.8 to 3.6 V		3200			ns
SCK10 high-/low-level	tкн2,	V _{DD} = 2.7 to 3.6 V	V _{DD} = 2.7 to 3.6 V				ns
width tr	tkl2	V _{DD} = 1.8 to 3.6 V		1600			ns
SI10 setup time	tsik2	V _{DD} = 2.7 to 3.6 V		100			ns
(to SCK10↑)		V _{DD} = 1.8 to 3.6 V		150			ns
(from SCK10 [↑])		$V_{DD} = 2.7 \text{ to } 3.6 \text{ V}$		400			ns
		V _{DD} = 1.8 to 3.6 V	V _{DD} = 1.8 to 3.6 V				ns
SO10 output delay time from $\overline{\text{SCK10}}\downarrow$	tkso2	$R = 1 \text{ k}\Omega, C = 100 \text{ pF}^{Note}$	V _{DD} = 2.7 to 3.6 V	0		300	ns
			V _{DD} = 1.8 to 3.6 V	0		1000	ns

 $V_{DD} = 1.8 \text{ to } 3.6 \text{ V}$

0


Note R and C are the load resistance and load capacitance of the SO10 output line.

Unit


ns

1000

AC Timing Test Points (Excluding X1 and XT1 Inputs)





RESET Input Timing



Serial Transfer Timing

3-wire serial I/O mode:





LCD Characteristics	
(T _A = -40 to +85°C, V _{DD} = 2.4 to 3.6 V (Mask ROM Version), V _{DD} = 3.0 to 3.6 V (μPD78F9835))	

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD output voltage differential (common)	Vodc	$I_0 = \pm 5 \ \mu A$	0		±0.2	V
LCD output voltage differential (segment)	Vods	$Io = \pm 5 \ \mu A$	0		±0.2	V
Boost voltage set time	tв	C = 0.47 μ F, after VAON20 is set	500			ms
LCD voltage	VLC0 ^{Note}	VLCD00 = 00H		3.8		V
		VLCD00 = 01H		3.9		v
		VLCD00 = 02H		4.0		V
		VLCD00 = 03H		4.1		V
		VLCD00 = 04H		4.2		V
		VLCD00 = 05H		4.3		V
		VLCD00 = 06H		4.4		V
		VLCD00 = 07H		4.5		V
		VLCD00 = 08H		4.6		V
		VLCD00 = 09H		4.7		V
		VLCD00 = 0AH		4.8		V
		VLCD00 = 0BH		4.9		V
		VLCD00 = 0CH		5.0		V
		VLCD00 = 0DH		5.1		V
		VLCD00 = 0EH		5.2		V
		VLCD00 = 0FH		5.3		V
	VLC1			4/5 VLC0		V
	VLC2			3/5 VLC0		V
	VLC3			2/5 VLC0		V
	VLC4			1/5 VLC0		V
Segment output voltage	Vods	Output level = V _{LC0}		VLC0		V
		Output level = V _{LC2}		3/5 VLC0		V
		Output level = VLC3		2/5 VLC0		V
Common signal output	Vodc	Output level = V _{LC0}		VLC0		V
		Output level = V _{LC1}		4/5 VLC0		V
		Output level = V _{LC4}		1/5 VLC0		V

Note The above voltage is the value when no external LCD load is connected.

8-Bit A/D Converter Characteristics (µPD78983xB, 78983xA, 78F9835 Only)

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.2 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V} (\mu\text{PD78983xB}, 78983xA), 3.0 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V} (\mu\text{PD78F9835}))$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution			8	8	8	bit
Overall error ^{Note}					1.5	LSB
Conversion time	t CONV		14			μs
Analog input voltage	VIAN		0		VDD	V


Note Excludes quantization error ($\pm 1/2$ LSB).


Parameter	Symbol	Conc	MIN.	TYP.	MAX.	Unit	
Data retention power supply voltage	VDDDR			1.8		3.6	V
Release signal set time	tSREL			0			μs
Oscillation stabilization wait time ^{Note 1}	twait	Release by RESET	Ceramic/crystal oscillation		2 ¹⁵ /fx		S
			RC oscillation		2 ⁷ /fcc		S
		Release by interrupt	Ceramic/crystal oscillation		Note 2		S
			RC oscillation		2 ⁷ /fcc		s

Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics (T_A = -40 to +85°C, V_{DD} = 1.8 to 3.6 V (Mask ROM Version), V_{DD} = 3.0 to 3.6 V (μ PD78F9835))

- Notes 1. Use a resonator whose oscillation stabilizes within the oscillation stabilization wait time.
 - Selection of 2¹²/fx, 2¹⁵/fx, or 2¹⁷/fx is possible with bits 0 to 2 (OSTS0 to OSTS2) of the oscillation stabilization time selection register (OSTS). For details, see 18.1.2 Registers controlling standby function.
- Remarks 1. fx: Main system clock oscillation frequency (ceramic/crystal oscillation)
 - **2.** fcc: Main system clock oscillation frequency (RC oscillation)

Data Retention Timing (STOP Mode Release by RESET)






Data Retention Timing (Standby Release Signal: STOP Mode Release by Interrupt Request Signal)

Flash Memory Writing and Erasing Characteristics (TA = 10 to 40°C, VDD = 3.0 to 3.6 V) (µPD78F9835 Only)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Write/erase operating frequency	fx	$3.0~V \leq V_{\text{DD}} \leq 3.6~V$	1		5	MHz
SCK cycle time	t _{kcy}		500			ns
Write current (V _{DD} pin) ^{Note}	Iddw	When VPP supply voltage = VPP1 (at 5.0 MHz operation)			21	mA
Write current (VPP pin) ^{Note}	IPPW	When VPP supply voltage = VPP1			50	mA
Erase current (V _{DD} pin) ^{№te}	Idde	When VPP supply voltage = VPP1 (at 5.0 MHz operation)			21	mA
Erase current (VPP pin) ^{Note}	IPPE	When VPP supply voltage = VPP1			100	mA
Total erase time	tera				20	s
Number of overwrites		Erase and write is considered as 1 cycle			20	Times
VPP supply voltage	V _{PP0}	During normal operation	0		0.2V _{DD}	V
	V _{PP1}	During flash memory programming	7.5	7.8	8.1	V

Note Excludes current flowing through ports (including on-chip pull-up resistors)



144-PIN PLASTIC LQFP (FINE PITCH) (20x20)

ΝΟΤΕ

Each lead centerline is located within 0.08 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
A	22.0±0.2
В	20.0±0.2
С	20.0±0.2
D	22.0±0.2
F	1.25
G	1.25
Н	0.22±0.05
1	0.08
J	0.5 (T.P.)
К	1.0±0.2
L	0.5±0.2
М	$0.17\substack{+0.03\\-0.07}$
N	0.08
Р	1.4
Q	0.10±0.05
R	3° ^{+4°} -3°
S	1.5±0.1
	S144GJ-50-UEN


CHAPTER 24 APPLICATION CIRCUIT EXAMPLE

Caution The information shown in this chapter is for explaining an application circuit example. The user shall assume all risk if this information is used when designing user's own system.

Application circuit example 1	 Dot LCD panel (64 × 32) Main clock: Ceramic or crystal (SEL pin: LOW) Buzzer port (P3x) is used (buzzer mode 1 or 2). TO82 for lighting LED Key matrix of P00 to P07, and P10, P11, P35, and P36 Infrared remote control signal transmission by TO40 Thermistor sensor using ANI0 and P37 External interface by UART
Application circuit example 2	 Dot LCD panel (64 × 32) Main clock: Ceramic or crystal (SEL pin: LOW) Buzzer port (P3x) is used (buzzer mode 1 or 2). Key matrix of P00 to P07, and P10, P11, P25, and P26 External interface by UART
Application circuit example 3	 Dot LCD panel (64 × 32) Main clock: RC oscillation (SEL pin: HIGH) Buzzer port (P3x) is used (buzzer mode 1 or 2). Key matrix of P00 to P07, and P10, P11, P25, and P26 External interface by UART
Application circuit example 4	 Dot LCD panel (64 × 32) Main clock: Ceramic or crystal (SEL pin: LOW) Buzzer port (P3x) is used (buzzer mode 1 or 2). TO82 for lighting LED Key matrix of P00 to P07, and P10, P11, P35, and P36 Thermistor sensor using ANI0 and P37 External interface by UART Remote control signal learning by remote controller amplifier and P26/RIN
Application circuit example 5	 Dot LCD panel (80 × 8) Main clock: Ceramic or crystal (SEL pin: LOW) Buzzer port (P3x) is used by using external resistor (buzzer mode 3). Key matrix of P00 to P07, and P10, P11, P25, and P26 External interface by UART and P8
Application circuit example 6	 Dot LCD panel (80 × 16) Main clock: Ceramic or crystal (SEL pin: LOW) Buzzer port (P3x) is used by using external resistor (buzzer mode 3). Key matrix of P00 to P07, and P10, P11, P25, and P26 External interface by UART
Application circuit example 7	 Dot LCD panel (48 × 48) Main clock: Ceramic or crystal (SEL pin: LOW) Buzzer port (P3x) is used by using external resistor (buzzer mode 3). Key matrix of P00 to P07, and P10, P11, P25, and P26 External interface by UART

 \star

Figure 24-1. Application Circuit Example 1



CHAPTER 24 APPLICATION CIRCUIT EXAMPLE





Figure 24-3. Application Circuit Example 3






Figure 24-5. Application Circuit Example 5




Figure 24-6. Application Circuit Example 6





Figure 24-7. Application Circuit Example 7



APPENDIX A DEVELOPMENT TOOLS

The following development tools are available for development of systems using the μ PD789835, 789835A, 789835B Subseries. Figure A-1 shows the development tools.


• Support of PC98-NX Series


Unless specified otherwise, products supported by IBM PC/AT[™] compatibles can be used in the PC98-NX Series. When using the PC98-NX Series, refer to the explanation of IBM PC/AT compatibles.

* ● Windows[™]

Unless specified otherwise, "Windows" indicates the following operating systems.

- Windows 3.1
- Windows 95
- Windows 98
- Windows 2000
- Windows NT[™] Version 4.0
- Windows XP





- Notes 1. The C compiler source file is not included in the software package.
 - The project manager is included in the assembler package. The project manager is used only for Windows.

A.1 Software Package

SP78K0S Software package	Various software tools for 78K/0S Series development are integrated into one package. The following tools are included. RA78K0S, CC78K0S, ID78K0S-NS, SM78K0S, various device files
	Part number: μ S××××SP78K0S

Remark ×××× in the part number differs depending on the operating system to be used.

$\mu S \times \times \times SP78K0S$

XXXX	Host Machine	OS	Supply Medium
AB17	PC-9800 series, IBM PC/AT	Japanese Windows	CD-ROM
BB17	compatibles	English Windows	

A.2 Language Processing Software

RA78K0S Assembler package	Program that converts program written in mnemonic into object codes that can be executed by microcontroller. In addition, automatic functions to generate symbol tables and optimize branch instructions are also provided. Used in combination with a device file (DF789835) (sold separately). < Caution when used in PC environment> The assembler package is a DOS-based application but may be used in the Windows
	environment by using the Project Manager of Windows (included in the assembler package). Part number: μS××××RA78K0S
CC78K0S C compiler package	Program that converts program written in C language into object codes that can be executed by microcontroller. Used in combination with an assembler package (RA78K0S) and device file (DF789835) (both sold separately). <caution environment="" in="" pc="" used="" when=""> The C compiler package is a DOS-based application but may be used in the Windows environment by using the Project Manager of Windows (included in the assembler package).</caution>
Note 1	Part number: µS××××CC78K0S
DF789835 ^{Note 1} Device file	File containing the information specific to the device. Used in combination with the RA78K0S, CC78K0S, ID78K0S-NS, and SM78K0S (sold separately).
	Part number: µS××××DF789835
CC78K0S-L ^{Note 2} C library source file	Source file of functions for generating object library included in C compiler package. Necessary for changing object library included in C compiler package according to customer's specifications. Since this is a source file, its working environment does not depend on any particular operating system.
	Part number: µSxxxxCC78K0S-L

- Notes 1. DF789835 is a file that can be used commonly with the RA78K0S, CC78K0S, ID78K0S-NS, and SM78K0S.
 - 2. CC78K0S-L is not included in the software package (SP78K0S).

μ S××××RA78K0S μ S××××CC78K0S

i				
	××××	Host Machine	OS	Supply Medium
	AB13	PC-9800 series, IBM PC/AT	Japanese Windows	3.5" 2HD FD
	BB13	compatibles	English Windows	CD-ROM
	AB17		Japanese Windows	
	BB17		English Windows	
	3P17	HP9000 series 700™	HP-UX™ (Rel.10.10)	
	3K17	SPARCstation [™]	SunOS™ (Rel.4.1.4), Solaris™ (Rel.2.5.1)	

μ S××××DF789835

μS<u>××××</u>CC78K0S-L

 xxxx	Host Machine	OS	Supply Medium
AB13	PC-9800 series, IBM PC/AT	Japanese Windows	3.5" 2HD FD
BB13	compatibles	English Windows	
3P16	HP9000 series 700	HP-UX (Rel.10.10)	DAT
3K13	SPARCstation	SunOS (Rel.4.1.4),	3.5" 2HD FD
3K15		Solaris (Rel.2.5.1)	1/4" CGMT

A.3 Control Software

 \star

PM plus Project manager	Control software designed so that the user program can be efficiently developed in the Windows environment. A series of jobs for user program development including starting the editor, building, and starting the debugger, can be executed on the PM plus. <caution></caution>
	The PM plus is included in the assembler package (RA78K0S).
	It cannot be used in an environment other than Windows.

A.4 Flash Memory Writing Tools

*	Flashpro III (FL-PR3, PG-FP3) Flashpro IV (FL-PR4, PG-FP4) Flash programmer	Dedicated flash programmer for microcontrollers incorporating flash memory
	FA-144GJ-UEN Flash memory writing adapter	Adapter for writing to flash memory and connected to Flashpro III or to Flashpro IV. FA-144GJ-UEN: for 144-pin plastic LQFP (GJ-UEN type)

Remark The FL-PR3, FL-PR4, and FA-144GJ-UEN are products made by Naito Densei Machida Mfg. Co., Ltd. (TEL +81-45-475-4191).

A.5 Debugging Tools (Hardware)

IE-78K0S-NS In-circuit emulator	In-circuit emulator for debugging hardware and software of application system using 78K/0S Series. Supports integrated debugger (ID78K0S-NS). Used in combination with AC adapter, emulation probe, and interface adapter for connecting the host machine.	
IE-78K0S-NS-A In-circuit emulator	IE-78K0S-NS with added coverage function and enhanced the debug function, enhancing the tracer and timer functions.	
IE-70000-MC-PS-B AC adapter	Adapter for supplying power from AC 100 to 240 V outlet.	
IE-70000-98-IF-C Interface adapter	Adapter necessary when using PC-9800 series PC (except notebook type) as host machine (C bus supported)	
IE-70000-CD-IF-A PC card interface	PC card and interface cable necessary when using notebook PC as host machine (PCMCIA socket supported)	
IE-70000-PC-IF-C Interface adapter	Interface adapter necessary when using IBM PC/AT compatible as host machine (ISA bus supported)	
IE-70000-PCI-IF-A Interface adapter	Adapter necessary when using personal computer incorporating PCI bus as host machine	
IE-789835-NS-EM1 Emulation board	Board for emulating peripheral hardware specific to device. Used in combination with in- circuit emulator.	
SWEX-144SD-1 Emulation probe	Probe for connecting in-circuit emulator and target system. Used in combination with NQPACK144SD and YQSOCKET144SDF.	
NQPACK144SD Conversion connector	Conversion connector to connect SWEX-144SD-1 and target system board on which 144-pin plastic LQFP (GJ-UEN type) can be mounted	
YQSOCKET144SDF Conversion socket	Conversion socket to connect SWEX-144SD-1 and target system board on which 144-pin plastic LQFP (GJ-UEN type) can be mounted	

Remark The SWEX-144SD-1, NQPACK144SD, and YQSOCKET144SDF are products made by TOKYO ELETECH CORPORATION.

For further information, contact: Daimaru Kogyo, Ltd.

Tokyo Electronics Department (TEL +81-3-3820-7112) Osaka Electronics Department (TEL +81-6-6244-6672)

A.6 Debugging Tools (Software)

ID78K0S-NS Integrated debugger	Debugger supporting in-circuit emulators for the 78K/0S Series: IE-78K0S-NS and IE- 78K0S-NS-A. The ID78K0S-NS is Windows-based software. This program enhances the debugging functions for C language. Therefore, it can display the trace results corresponding to the source program by using the window integration function that links the source program, disassembled display, and memory display with the trace results. Use this program in combination with a device file (DF789835) (sold separately).	
	Part number: µS××××ID78K0S-NS	
SM78K0S System simulator	System simulator for the 78K/0S Series. The SM78K0S is Windows-based software. C-source-level or assembler level debugging is possible while simulating the operation of the target system on the host machine. Using the SM78K0S enables logical and performance verification of an application independently of the hardware development. This enhances development efficiency and improves software quality. Use this program in combination with a device file (DF789835) (sold separately).	
	Part number: µSxxxxSM78K0S	
DF789835 ^{Note} Device file	File containing information specific to the device. Use this file in combination with the RA78K0S, CC78K0S, ID78K0S-NS, and SM78K0S (sold separately).	
	Part number: µSxxxxDF789835	

Note DF789835 is a file that can be used commonly with the RA78K0S, CC78K0S, ID78K0S-NS, and SM78K0S.

Remark ×××× in the part number differs depending on the operating system to be used and the supply medium.

 μ S××××ID78K0S-NS

 $\mu S \times \times \times SM78K0S$

	XXXX	Host Machine	OS	Supply Medium
	AB13	PC-9800 series, IBM PC/AT	Japanese Windows	3.5" 2HD FD
	BB13	compatibles	English Windows	
	AB17		Japanese Windows	CD-ROM
BB17	BB17		English Windows	

APPENDIX B CAUTIONS ON DESIGNING TARGET SYSTEM

Figures B-1 and B-2 show the conditions when connecting the emulation probe to the conversion connector. Follow the configuration below and consider the shape of parts to be mounted on the target system when designing a system.

SWEX-144SD-1, NQPACK144SD, and YQPACK144SD described in this appendix are products of TOKYO ELETECH CORPORATION.





Figure B-1. Distance Between In-Circuit Emulator and Conversion Connector





User's Manual U15559EJ2V1UD

APPENDIX C REGISTER INDEX

C.1 Register Index (Alphabetic Order of Register Name)

[A]

A/D conversion result register (ADCR)	
A/D converter mode register (ADM)	
A/D input select register (ADS)	
Asynchronous serial interface mode register 00 (ASIM00)	
Asynchronous serial interface status register 00 (ASIS00)	204
[B]	
Baud rate generator control register 00 (BRGC00)	
[C]	
Carrier generator output control register 40 (TCA40)	
Carrier generator output control register SG0 (TCASG0)	
[E]	
8-bit compare register 30 (CR30)	
8-bit compare register 40 (CR40)	
8-bit compare register 80 (CR80)	
8-bit compare register 81 (CR81)	
8-bit compare register 82 (CR82)	
8-bit compare register SG0 (CRSG0)	
8-bit H width compare register 40 (CRH40)	
8-bit timer counter 30 (TM30)	
8-bit timer counter 40 (TM40)	
8-bit timer counter 80 (TM80)	
8-bit timer counter 81 (TM81)	
8-bit timer counter 82 (TM82)	
8-bit timer counter SG0 (TMSG0)	
8-bit timer mode control register 30 (TMC30)	
8-bit timer mode control register 40 (TMC40)	
8-bit timer mode control register 80 (TMC80)	
8-bit timer mode control register 81 (TMC81)	
8-bit timer mode control register 82 (TMC82)	
8-bit timer mode control register SG0 (TMCSG0)	
External interrupt mode register 0 (INTM0)	

[I]

Interrupt mask flag register 0 (MK0)2	263
Interrupt mask flag register 1 (MK1)2	263
Interrupt mask flag register 2 (MK2)2	263
Interrupt request flag register 0 (IF0)2	262
Interrupt request flag register 1 (IF1)	

Interrupt request flag register 2 (IF2)	
[K]	
Key return mode register 00 (KRM00)	266
[L]	
LCD boost voltage level setting register 00 (VLCD00)	
LCD20 clock control register (LCDC20)	
LCD20 display mode register (LCDM20)	
[M]	
Multiplication data register A0 (MRA0)	
Multiplication data register B0 (MRB0)	251
Multiplier control register 0 (MULC0)	
[O]	
Oscillation stabilization time selection register (OSTS)	
[P]	
P3 function register (PF3)	
Port 0 (P0)	75
Port 1 (P1)	76
Port 2 (P2)	77
Port 3 (P3)	81
Port 6 (P6)	
Port 8 (P8)	
Port mode register 0 (PM0)	
Port mode register 1 (PM1)	
Port mode register 2 (PM2)	
Port mode register 3 (PM3)	
Power supply control register 0 (PSC0) Processor clock control register (PCC)	
Pull-up resistor option register 0 (PU0)	
Pull-up resistor option register B2 (PUB2)	
Pull-up resistor option register B3 (PUB3)	
[R]	
Receive buffer register 00 (RXB00)	
Remote control timer capture register 50 (CP50)	
Remote control timer capture register 51 (CP51)	
Remote control timer control register 50 (TMC50)	152

[S]

Serial operation mode register 10 (CSIM10)	201
16-bit multiplication result storage register 0H (MUL0H)	251
16-bit multiplication result storage register 0L (MUL0L)	251
Sound generator frequency setting register 00 (SGFC00)	159
Subclock control register (CSS)	92
Suboscillation mode register (SCKM)	91

Swapping function register 0 (SWP0)	
[T]	
Transmit shift register 00 (TXS00)	
Transmit/receive shift register 10 (SIO10)	
[W]	
Watch timer mode control register (WTM)	
Watchdog timer clock selection register (WDCS)	

C.2 Register Index (Alphabetic Order of Register Symbol)

[A]

ADCR: ADM:	A/D conversion result register A/D converter mode register	
ADS:	A/D input select register	
ASIM00:	Asynchronous serial interface mode register 00	
ASIS00:	Asynchronous serial interface status register 00	204
[B]		
BRGC00:	Baud rate generator control register 00	204
[C]		
CP50:	Remote control timer capture register 50	
CP51:	Remote control timer capture register 51	
CR30:	8-bit compare register 30	124
CR40:	8-bit compare register 40	
CR80:	8-bit compare register 80	
CR81:	8-bit compare register 81	
CR82:	8-bit compare register 82	
CRH40:	8-bit H width compare register 40	
CRSG0:	8-bit compare register SG0	
CSIM10:	Serial operation mode register 10	
CSS:	Subclock control register	
[1]		
IF0:	Interrupt request flag register 0	
IF1:	Interrupt request flag register 1	
IF2:	Interrupt request flag register 2	
INTM0:	External interrupt mode register 0	
[K]		
KRM00:	Key return mode register 00	
[L]		
LCDC20:	LCD20 clock control register	
LCDM20:	LCD20 display mode register	
[M]		
MK0:	Interrupt mask flag register 0	
MK1:	Interrupt mask flag register 1	
MK2:	Interrupt mask flag register 2	
MRA0:		
WILLAU.	Multiplication data register A0	251
MRB0:	Multiplication data register A0 Multiplication data register B0	
MRB0:	Multiplication data register B0	251

[O]		
OSTS:	Oscillation stabilization time selection register	
[P]		
P0:	Port 0	
P1:	Port 1	
P2:	Port 2	
P3:	Port 3	
P6:	Port 6	
P8:	Port 8	83
PCC:	Processor clock control register	
PF3:	P3 function register	
PM0:	Port mode register 0	84
PM1:	Port mode register 1	84
PM2:	Port mode register 2	
PM3:	Port mode register 3	84
PSC0:	Power supply control register 0	
PU0:	Pull-up resistor option register 0	85
PUB2:	Pull-up resistor option register B2	86
PUB3:	Pull-up resistor option register B3	86
[R]		
RXB00:	Receive buffer register 00	
[S]		
SCKM:	Suboscillation mode register	01
SGFC00:	Sound generator frequency setting register 00	
SIO10:	Transmit/receive shift register 10	
SWP0:	Swapping function register 0	
[T]		
TCA40:	Carrier generator output control register 40	129
TCASG0:	Carrier generator output control register SG0	
TM30:	8-bit timer counter 30	
TM40:	8-bit timer counter 40	
TM80:	8-bit timer counter 80	
TM81:	8-bit timer counter 81	
TM82:	8-bit timer counter 82	
TMC30:	8-bit timer mode control register 30	
TMC40:	8-bit timer mode control register 40	
TMC50:	Remote control timer control register 50	
TMC80:	8-bit timer mode control register 80	
TMC81:	8-bit timer mode control register 81	
TMC82:	8-bit timer mode control register 82	
TMCSG0:	8-bit timer mode control register SG0	
TMSG0:	8-bit timer counter SG0	
TXS00:	Transmit shift register 00	

[V]		
VLCD00:	LCD boost voltage level setting register 00	.229
[W]		
WDCS:	Watchdog timer clock selection register	.180
WDTM:	Watchdog timer mode register	.181
WTM:	Watch timer mode control register	.175

D.1 Major Revisions in This Edition

 \star

Paga	(1/3
Page	Description
Throughout	Addition of products in µPD789835B, 789835A Subseries
pp. 25 to 35	Total revision of CHAPTER 1 GENERAL
pp. 36, 38, 39, 74, 77, 81, 86	Change so that pull-up resistors of ports 2 and 3 can be used regardless of the I/O modes. 2.1 List of Pin Functions 2.2.3 P20 to P27 (Port 2) 2.2.4 P30 to P37 (Port 3) Table 4-1 Port Functions 4.2.3 Port 2 4.2.4 Port 3 4.3 (3) Pull-up resistor option register B2 (PUB2) 4.3 (4) Pull-up resistor option register B3 (PUB3)
p. 40	2.2.8 CAP0 to CAP3 2.2.10 VLc0 to VLc4 • Correction of capacitance
p. 41	Addition of description to 2.2.18 VPP (#PD78F9835 only)
p. 44	Modification of Type 5-AB in Figure 2-1 Pin I/O Circuits
p. 63	Modification of value after reset of carrier generator output control register 40 (TCA40) in Table 3-4 Special Function Registers
pp. 75, 77 to 81	Modification of the following figures Figure 4-2 Block Diagram of P00 to P07 Figure 4-4 Block Diagram of P20 Figure 4-5 Block Diagram of P21 Figure 4-6 Block Diagram of P22 to P24 and P26 Figure 4-7 Block Diagram of P25 and P27 Figure 4-8 Block Diagram of P30 to P37
p. 86	 4.3 (3) Pull-up resistor option register B2 (PUB2) 4.3 (4) Pull-up resistor option register B3 (PUB3) Change so that pull-up resistors of ports 2 and 3 can be used regardless of I/O modes Addition of Caution when output is used
pp. 93, 94	 5.4.1 Main system clock oscillator (crystal/ceramic oscillation) 5.4.2 Main system clock oscillator (RC oscillation) 5.4.3 Subsystem clock oscillator Deletion of description of external clock
pp. 117 to 119	Modification of 6.5 Cautions Related to 8-Bit Timer/Event Counters 80 to 82
pp. 122 to 124	Modification of the following figures Figure 7-1 Block Diagram of Timer 30 Figure 7-2 Block Diagram of Timer 40 Figure 7-3 Block Diagram of Output Controller (Timer 40)
p. 124	Addition of descriptions to 7.2 (2) 8-bit compare register 40 (CR40) and (3) 8-bit H width compare register 40 (CRH40)
p. 128	Modification of Figure 7-5 Format of 8-Bit Timer Mode Control Register 40

Page	Description
p. 129	Modification of Figure 7-6 Format of Carrier Generator Output Control Register 40
p. 144	Addition of description and Caution to 7.4.3 Operation as carrier generator
p. 145	Modification of Figure 7-17 Timing of Carrier Generator Operation (When CR40 = N, CRH40 = M (M > N))
p. 146	Modification of Figure 7-18 Timing of Carrier Generator Operation (When CR40 = N, CRH40 = M (M < N))
p. 150	Modification of 7.5 Notes on Using 8-Bit Timers 30, 40
p. 155	Revision of 9.1 Functions of Sound Generator
p. 159	Modification of Figure 9-3 Format of Carrier Generator Output Control Register SG0
p. 164	Modification of Figure 9-5 Format of P3 Function Register
pp. 165, 166	Addition of 9.4 Setting of Sound Generator
pp. 167 to 172	Addition of 9.5 Sound Generator Output Mode
p. 173	Modification of Figure 10-1 Block Diagram of Watch Timer
p. 174	Modification of interrupt request name in 10.1 (2) Interval timer
p. 176	Modification of value of maximum error in 10.4.1 Operation as watch timer
p. 177	Modification of Figure 10-3 Watch Timer/Interval Timer Operation Timing
p. 184	Addition of Caution to CHAPTER 12 8-BIT A/D CONVERTER (#PD78983xB, 78983xA, 78F9835 ONLY)
p. 197	Modification of Figure 13-1 Block Diagram of Serial Interface (SIO10)
p. 198	Modification of Figure 13-2 Block Diagram of Serial Interface (UART00)
p. 201	Addition of Caution to Figure 13-3 Format of Serial Operation Mode Register 10
p. 203	Modification of Table 13-2 Settings of Serial Interface Operating Mode
p. 205	Modification of Figure 13-6 Format of Baud Rate Generator Control Register 00
pp. 206, 207, 214	Modification of the following tables Table 13-3 Example of Relationship Between Main System Clock and Baud Rate (When fx = 5.0 MHz) Table 13-4 Example of Relationship Between Main System Clock and Baud Rate (When fx = 4.9152 MHz) Table 13-5 Example of Relationship Between Main System Clock and Baud Rate (When fx = 4.1943 MHz) Table 13-6 Example of Relationship Between Main System Clock and Baud Rate (When fx = 4.00 MHz) Table 13-7 Relationship Between Source Clock of 5-Bit Counter and Value n
pp. 225, 227, 229	Modification of the following figures Figure 14-1 Block Diagram of LCD Controller/Driver Figure 14-2 Format of LCD20 Display Mode Register Figure 14-4 Format of LCD Boost Voltage Level Setting Register 00
pp. 228, 229	Addition of the following tables Table 14-2 Frame Frequency (Hz) at 1/48 Duty (48 × 48 Mode) Table 14-3 Frame Frequency (Hz) at 1/32 Duty (64 × 32 Mode) Table 14-4 Frame Frequency (Hz) at 1/16 Duty (80 × 16 Mode) Table 14-5 Frame Frequency (Hz) at 1/8 Duty (80 × 8 Mode)
p. 233	Revision of 14.5 Setting LCD Controller/Driver
p. 250	Addition of 14.8 Supplying LCD Drive Voltages VLco, VLc1, VLc2, VLc3, and VLc4
p. 255	Revision of 16.1 Function of SWAP
p. 256	Addition of 16.3 Example of Executing SWAP
p. 266	 17.3 (5) Key return mode register 00 (KRM00) Change so that only 8-bit memory manipulation instruction can be used Deletion of reserved word definition of 0-bit and 4-bit to 7-bit names

	(3/5
Page	Description
p. 284	Modification of value after reset of carrier generator output control register 40 (TCA40) in Table 19-1 Status of Each Hardware After Reset
p. 286	Addition of description of A/D converter to Table 20-1 Differences Between µPD78F9835 and Mask ROM Versions
p. 288	Modification of Table 20-2 Communication Mode List
pp. 288, 290	Figure 20-2 Communication Mode Selection Format 20.1.3 On-board pin processing • Modification of write voltage to 7.8 V
pp. 304 to 318	 CHAPTER 22 ELECTRICAL SPECIFICATIONS Modification of target specification to official specification Addition of Note to Absolute Maximum Ratings Deletion of description of external clock from Main System Clock Oscillator Characteristics Addition of recommended oscillator constants of mask ROM versions Deletion of description of external clock from Subsystem Clock Oscillator Characteristics Modification of specification of supply current in DC Characteristics Modification of specification of cycle time (minimum instruction execution time) in AC Characteristics Modification of specification of transfer rate of serial interface (UART00) Modification of specification of Flash Memory Writing and Erasing Characteristics
pp. 320 to 327	Addition of CHAPTER 24 APPLICATION CIRCUIT EXAMPLE
pp. 328 to 333	Updating of APPENDIX A DEVELOPMENT TOOLS
p. 334	Addition of APPENDIX B CAUTIONS ON DESIGNING TARGET SYSTEM
pp. 341 to 343	Addition of APPENDIX D REVISION HISTORY