Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
 of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
 No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
 of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.

"Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.

- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



User's Manual



μ PD78014H Subseries

8-bit Single-chip Microcontrollers

| μ PD78011H | μ PD78011H(A) |
|-----------------|-----------------------|
| μ PD78012H | μ PD78012H(A) |
| μ PD78013H | μ PD78013H(A) |
| μ PD78014H | μ PD78014H(A) |
| μ PD78P018F | μ PD78P018F(A) |

Phase-out/Discontinued

[MEMO]



NOTES FOR CMOS DEVICES -

(1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

(2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

(3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

FIP, IEBus, and QTOP are trademarks of NEC Corporation.

MS-DOS, Windows, and Windows NT are either registered trademarks or trademarks of Microsoft Corporation in the United States and/or other countries.

IBM DOS, PC/AT, and PC DOS are trademarks of International Business Machines Corporation.

HP9000 series 700 and HP-UX are trademarks of Hewlett-Packard Company.

SPARCstation is a trademark of SPARC International, Inc.

SunOS is a trademark of Sun Microsystems, Inc.

Ethernet is a trademark of Xerox Corporation.

NEWS and NEWS-OS are trademarks of Sony Corporation.

OSF/Motif is a trademark of Open Software Foundation, Inc.

TRON is an abbreviation of the Realtime Operating system Nucleus.

ITRON is an abbreviation of Industrial TRON.



The export of these products from Japan is regulated by the Japanese government. The export of some or all of these products may be prohibited without governmental license. To export or re-export some or all of these products from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

License not needed : μ PD78P018FDW, 78P018FKK-S

The customer must judge the need for license : μ PD78011HCW-xxx, 78011HGC-xxx-AB8, 78011HGK-xxx-8A8,

 μ PD78011HCW(A)-xxx, 78011HGC(A)-xxx-AB8, 78011HGK(A)-xxx-8A8

μPD78012HCW-xxx, 78012HGC-xxx-AB8, 78012HGK-xxx-8A8,

 μ PD78012HCW(A)-xxx, 78012HGC(A)-xxx-AB8, 78012HGK(A)-xxx-8A8

μPD78013HCW-xxx, 78013HGC-xxx-AB8, 78013HGK-xxx-8A8,

μPD78013HCW(A)-xxx, 78013HGC(A)-xxx-AB8, 78013HGK(A)-xxx-8A8 μPD78014HCW-xxx, 78014HGC-xxx-AB8, 78014HGK-xxx-8A8,

 μ PD78014HCW(A)-xxx, 78014HGC(A)-xxx-AB8, 78014HGK(A)-xxx-8A8

μPD78P018FCW, 78P018FGC-AB8, 78P018FGK-8A8

 μ PD78P018FCW(A), 78P018FGC(A)-AB8

The application circuits and their parameters are for reference only and are not intended for use in actual design-ins.

The information in this document is subject to change without notice.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.



Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- · Ordering information
- · Product release schedule
- · Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.)

Santa Clara, California Tel: 408-588-6000 800-366-9782 Fax: 408-588-6130 800-729-9288

NEC Electronics (Germany) GmbH

Duesseldorf, Germany Tel: 0211-65 03 02 Fax: 0211-65 03 490

NEC Electronics (UK) Ltd.

Milton Keynes, UK Tel: 01908-691-133 Fax: 01908-670-290

NEC Electronics Italiana s.r.1.

Milano, Italy Tel: 02-66 75 41 Fax: 02-66 75 42 99

NEC Electronics (Germany) GmbH

Benelux Office Eindhoven, The Netherlands Tel: 040-2445845 Fax: 040-2444580

NEC Electronics (France) S.A.

Velizy-Villacoublay, France Tel: 01-30-67 58 00 Fax: 01-30-67 58 99

NEC Electronics (France) S.A.

Spain Office Madrid, Spain Tel: 01-504-2787 Fax: 01-504-2860

NEC Electronics (Germany) GmbH

Scandinavia Office Taeby, Sweden Tel: 08-63 80 820 Fax: 08-63 80 388

NEC Electronics Hong Kong Ltd.

Hong Kong Tel: 2886-9318 Fax: 2886-9022/9044

NEC Electronics Hong Kong Ltd.

Seoul Branch Seoul, Korea Tel: 02-528-0303 Fax: 02-528-4411

NEC Electronics Singapore Pte. Ltd.

United Square, Singapore 1130 Tel: 253-8311

Fax: 250-3583

NEC Electronics Taiwan Ltd.

Taipei, Taiwan Tel: 02-719-2377 Fax: 02-719-5951

NEC do Brasil S.A.

Cumbica-Guarulhos-SP, Brasil Tel: 011-6465-6810 Fax: 011-6465-6829

J97. 8



Major Revisions in This Edition

| Page | Description |
|--------------|---|
| | The following block diagrams were changed. |
| P.92 | • Figure 4-6 Block Diagram of P20, P21, P23 to P26 |
| P.93 | • Figure 4-7 Block Diagram of P22 and P27 |
| P.94 | • Figure 4-8 Block Diagram of P30 to P37 |
| P.111 | Table 5-2 Relationship Between CPU Clock and Minimum Instruction Execution Table was added. |
| P.168, 173 | Figures 7-10 and 7-13 Square Wave Output Operation Timing were added. |
| P.226, 244 | Caution indicating that serial interface channell 0 operation stops in SBI mode was added. |
| P.227, 246 | Condition to release (output ready signal) busy mode of serial interface channel 0 was added. |
| P.239 | Caution on wiring was added to 13.4.3 (a) Bus release signal (REL), (b) Command signal (CMD). |
| P.411 to 424 | APPENDIX B DEVELOPMENT TOOLS Entirely revised: Compatible with in-circuit emulator IE-78K0-NS and |
| | IE-78001-R-A. |
| P.425, 426 | APPENDIX C EMBEDDED SOFTWARE Entirely revised: Fussy Interface Development Support System was |
| | deleted. |
| P.433 | APPENDIX E REVISION HISTORY was added. |

The mark ★ shows major revised points.



INTRODUCTION

Readers

This manual is intended for user engineers who understand the functions of the μ PD78014H Subseries and wish to design and develop its application systems and programs.

Target products are as follows:

μPD78014H Subseries: μPD78011H, 78012H, 78013H, 78014H
 μPD78011H(A), 78012H(A), 78013H(A), 78014H(A)

Purpose

This manual is designed to deepen your understanding of the following functions using the following organization.

Organization

Two manuals are available for the μ PD78014H Subseries: this manual and Instruction Manual (common to the 78K/0 Series).

μPD78014H Subseries User's Manual (This manual)

- · Pin functions
- · Internal block functions
- Interrupt
- · Other internal peripheral functions
- Outline of μPD78P018F^{Note}

78K/0 Series User's Manual Instruction

- CPU function
- · Instruction set
- · Instruction description

Note The PROM version of the μ PD78011H, 78012H, 78013H, and 78014H is the μ PD78P018F, and that of the μ PD78011H(A), 78012H(A), 78013H(A), and 78014H(A) is the μ PD78P018F(A).

Caution Among the μ PD78P018F products, the μ PD78P018FDW and 78P018FKK-S do not have the reliability required for the mass production of systems. Use these models for experiment or function evaluation only.

How to Read This Manual

It is assumed that the readers of this manual have general knowledge on electric engineering, logic circuits, and microcontrollers.

 \square For the μ PD78011H(A), 78012H(A), 78013H(A), 78014H(A), and 78P018F(A) users:

 \rightarrow These devices are identical to the μ PD78011H, 78012H, 78013H, 78014H, and 78P018F, respectively, except for their quality grade. The users of these versions can use this manual just by changing the part numbers as follows:

```
\muPD78011H \rightarrow \muPD78011H(A)

\muPD78012H \rightarrow \muPD78012H(A)

\muPD78013H \rightarrow \muPD78013H(A)

\muPD78014H \rightarrow \muPD78014H(A)

\muPD78P018F \rightarrow \muPD78P018F(A)
```



| For the UDD70D040F uporou |
|--|
| \square For the μ PD78P018F users: |
| \rightarrow Check the differences between the μ PD78014H Subseries and the μ PD78P018F |
| Subseries in 1.12 Differences between μ PD78014H Subseries and μ PD78P018F |
| Subseries. Also read CHAPTER 19 OUTLINE OF μ PD78P018F to understand |
| the specific functions of the μ PD78P018F. Note that this manual does not |
| explain in detail the specific functions of the μ PD78P018F because these |
| functions are not available in the μ PD78014H Subseries. |
| \Box To understand the overall functions of the μ PD78014H Subseries |
| ightarrow Read this manual in the order of the TABLE OF CONTENTS. |
| ☐ How to read register formats |
| ightarrow The name of a bit whose number is encircled is reserved for the RA78K/0 and |
| is defined for the CC78K/0 by the header file sfrbit.h. |
| \square To learn the detailed functions of a register whose register name is known |
| ightarrow Refer to APPENDIX C REGISTER INDEX. |
| \Box To learn the details of the instruction functions of the μ PD78014H Subseries |
| ightarrow Refer to 78K/0 Series User's Manual - Instruction (U12326E) separately |
| available. |
| \Box To check the electrical characteristics of the μ PD78014H Subseries |
| → Refer to the Data Sheet separately available. |
| \Box For application examples of the functions of the μ PD78014H Subseries |
| → Refer to the Data Sheet separately available. |
| |

Caution The application examples shown in this manual assume that the device is to be used in general electronic equipment and its quality grade is "Standard". If an application example in this manual is used for applications that require the "Standard" quality grade, check the quality grade of the parts to be connected and circuit configurations beforehand.

Legend

Data significance : Left: higher digit, right: lower digit Active low : $\overline{\times\!\!\times\!\!\times}$ (top bar over pin or signal name)

Note : Footnote

Caution : Important information

Remark : Supplement

Numerical representation : Binary ... $\times\!\times\!\times\!\times$ or $\times\!\times\!\times\!B$

Decimal ... xxxx

Hexadecimal ... xxxxH



Related Documents

Some related documents listed below are preliminary editions but not so specified here.

• Device-related documents

| Document Name | Documer | Document Number | |
|--|-------------|-----------------|--|
| Dodaniem Name | English | Japanese | |
| μPD78011H, 78012H, 78013H, 78014H Data Sheet | U11898E | U11898J | |
| μPD78011H(A), 78012H(A), 78013H(A), 78014H(A) Data Sheet | U12174E | U12174J | |
| μPD78P018F Data Sheet | U10955E | U10955J | |
| μPD78P018F(A) Data Sheet | U12132E | U12132J | |
| μPD78014H Subseries User's Manual | This manual | U12220J | |
| 78K/0 Series User's Manual - Instruction | U12326E | U12326J | |
| 78K/0 Series Instruction List | - | U10903J | |
| 78K/0 Series Instruction Set | - | U10904J | |
| 78K/0 Series Application Note - Basic (I) | U12704E | U12704J | |

Caution The contents of the above related documents are subject to change without notice. Be sure to use the latest edition of a document for designing.



• Development tool-related documents (user's manual)

| | Document Name | | Document Number | |
|---|---|----------------------|-----------------|----------------|
| | | | English | Japanese |
| ſ | RA78K0 Assembler Package | Operation | U11802E | U11802J |
| | | Assembly Language | U11801E | U11801J |
| | | Structured Assembly | U11789E | U11789J |
| | | Language | | |
| | RA78K Series Structured Assembler Preprocessor | | EEU-1402 | U12323J |
| | CC78K0 C Compiler | Operation | U11517E | U11517J |
| | | Language | U11518E | U11518J |
| | CC78K/0 C Compiler Application Note | Programming Know-how | EEA-1208 | U13034J |
| | CC78K Series Library Source File | | _ | U12322J |
| Ī | PG-1500 PROM Programmer | | U11940E | U11940J |
| Ī | IE-78001-R-A | | EEU-1291 | EEU-704 |
| Ī | | | U10540E | EEU-5008 |
| ۲ | | | To be prepared | To be prepared |
| ۲ | | | To be prepared | To be prepared |
| ۲ | | | To be prepared | To be prepared |
| ۲ | IE-78K0-R-EX1 | | To be prepared | To be prepared |
| ľ | IE-78014-R-EM-A | | U10418E | EEU-962 |
| Ī | EP-78240 | | U10332E | EEU-986 |
| ľ | EP-78012GK-R | | EEU-1538 | EEU-5012 |
| ľ | SM78K0 System Simulator Windows™ Based | Reference | U10181E | U10181J |
| İ | SM78K Series External Part User Open Interface Specificat | tions | U10092E | U10092J |
| İ | ID78K0 Integrated Debugger EWS Based Reference | | _ | U11151J |
| ļ | ID78K0 Integrated Debugger PC Based | Reference | U11539E | U11539J |
| t | ID78K0 Integrated Debugger Windows Based | Guidance | U11649E | U11649J |
| , | ID-78K0-NS Integrated Debugger PC Based | Reference | To be prepared | U12900J |

Caution The contents of the above related documents are subject to change without notice. Be sure to use the latest edition of a document for designing.



• Embedded software-related documents (user's manual)

| Document Name | | Document Number | |
|---------------------------|--------------|-----------------|----------|
| | | English | Japanese |
| 78K/0 Series Real-time OS | Basics | U11537E | U11537J |
| | Installation | U11536E | U11536J |
| 78K/0 Series OS MX78K0 | Basics | U12257E | U12257J |

• Other related documents

| Document Name | Document Number | |
|---|-----------------|----------|
| Document Name | English | Japanese |
| IC Package Manual | C10943X | |
| Semiconductor Device Mounting Technology Manual | C10535E | C10535J |
| Quality Grades on NEC Semiconductor Devices | C11531E | C11531J |
| Reliability Quality Control on NEC Semiconductor Devices | C10983E | C10983J |
| Guide to Prevent Damage for Semiconductor Devices by Electro Static Discharge (ESD) | C11892E | C11892J |
| Guide to Quality Assurance for Semiconductor Devices | MEI-1202 | _ |
| Microcomputer Product Series Guide | _ | U11416J |

Caution The contents of the above related documents are subject to change without notice. Be sure to use the latest edition of a document for designing.

•

Phase-out/Discontinued

[MEMO]



CONTENTS

| CHAPTE | R 1 G | ENERAL | 29 |
|---------------|---------|---|----|
| 1.1 | Featur | es | 29 |
| 1.2 | Applic | ation Field | 30 |
| 1.3 | Orderi | ng Information | 30 |
| 1.4 | Qualit | y Grade | 31 |
| 1.5 | Pin Co | onfiguration (Top View) | 32 |
| 1.6 | 78K/0 | Series Expansion | 35 |
| 1.7 | Block | Diagram | 37 |
| 1.8 | Functi | onal Outline | 38 |
| 1.9 | Differe | ences between Standard and Special Versions | 39 |
| 1.10 | Mask | Option | 39 |
| 1.11 | Differe | ences between μ PD78018F Subseries and μ PD78014H Subseries | 40 |
| 1.12 | Differe | ences between μ PD78014H Subseries and μ PD78P018F | 40 |
| CHAPTE | R 2 PI | N FUNCTIONS | 41 |
| 2.1 | List of | Pin Functions | 41 |
| 2.2 | Descri | iption of Pin Functions | 45 |
| | 2.2.1 | P00 to P04 (Port0) | 45 |
| | 2.2.2 | P10 to P17 (Port1) | 45 |
| | 2.2.3 | P20 to P27 (Port2) | 46 |
| | 2.2.4 | P30 to P37 (Port3) | 47 |
| | 2.2.5 | P40 to P47 (Port4) | 47 |
| | 2.2.6 | P50 to P57 (Port5) | 48 |
| | 2.2.7 | P60 to P67 (Port6) | 48 |
| | 2.2.8 | AVREF | 48 |
| | 2.2.9 | AVDD | 48 |
| | 2.2.10 | AVss | 48 |
| | 2.2.11 | RESET | 49 |
| | 2.2.12 | X1 and X2 | 49 |
| | 2.2.13 | XT1 and XT2 | 49 |
| | 2.2.14 | V _{DD} | 49 |
| | 2.2.15 | Vss | 49 |
| | 2.2.16 | IC | 49 |
| 2.3 | I/O Cir | cuits of Pins and Handling of Unused Pins | 50 |
| CHAPTE | R 3 CF | PU ARCHITECTURE | 53 |
| 3.1 | Memo | ry Space | 53 |
| | 3.1.1 | Internal program memory space | 57 |
| | 3.1.2 | Internal data memory space | 58 |
| | 3.1.3 | Special function register (SFR) area | 58 |
| | 3.1.4 | External memory space | 58 |
| 3.2 | Proces | ssor Registers | 59 |
| | 3.2.1 | Control registers | 59 |
| | 3.2.2 | General-purpose registers | 62 |
| | 3.2.3 | Special function registers (SFRs) | 64 |



| 3.3 | Addre | ssing Instruction Address | 67 |
|--------|---------|--|-----------------|
| | 3.3.1 | Relative addressing | 67 |
| | 3.3.2 | Immediate addressing | 68 |
| | 3.3.3 | Table indirect addressing | 69 |
| | 3.3.4 | Register addressing | 70 |
| 3.4 | Addre | ssing of Operand Address | 7 |
| | 3.4.1 | Data memory addressing | 7 ² |
| | 3.4.2 | Implied addressing | 75 |
| | 3.4.3 | Register addressing | 76 |
| | 3.4.4 | Direct addressing | 7 |
| | 3.4.5 | Short direct addressing | 78 |
| | 3.4.6 | Special function register (SFR) addressing | 80 |
| | 3.4.7 | Register indirect addressing | 8′ |
| | 3.4.8 | Based addressing | 82 |
| | 3.4.9 | Based indexed addressing | 83 |
| | 3.4.10 | Stack addressing | 84 |
| CHAPTI | ER 4 PC | ORT FUNCTIONS | 85 |
| 4.1 | | ions of Ports | |
| 4.2 | Port C | Configuration | 88 |
| | 4.2.1 | Port 0 | 89 |
| | 4.2.2 | Port 1 | 9 [,] |
| | 4.2.3 | Port 2 | 92 |
| | 4.2.4 | Port 3 | 94 |
| | 4.2.5 | Port 4 | 95 |
| | 4.2.6 | Port 5 | 96 |
| | 4.2.7 | Port 6 | 97 |
| 4.3 | Regist | ters Controlling Port Functions | 99 |
| 4.4 | Opera | tion of Port Functions | 10 |
| | 4.4.1 | Writing to I/O port | 109 |
| | 4.4.2 | Reading from I/O port | 105 |
| | 4.4.3 | Arithmetic operation of I/O port | 109 |
| 4.5 | Mask | Option | 106 |
| CHAPTI | ER 5 CL | LOCK GENERATION CIRCUIT | 107 |
| 5.1 | Functi | ion of Clock Generation Circuit | 107 |
| 5.2 | Config | guration of Clock Generation Circuit | 107 |
| 5.3 | Regist | ter Controlling Clock Generation Circuit | 109 |
| 5.4 | Syster | m Clock Oscillation Circuits | 112 |
| | 5.4.1 | Main system clock oscillation circuit | 112 |
| | 5.4.2 | Subsystem clock oscillation circuit | 112 |
| | 5.4.3 | Divider circuit | 119 |
| | 5.4.4 | When subsystem clock is not used | 119 |
| 5.5 | Opera | tion of Clock Generation Circuit | 116 |
| | 5.5.1 | Operation of main system clock | 11 |
| | 5.5.2 | Operation of subsystem clock | 119 |
| 5.6 | Chang | ging Setting of System Clock and CPU Clock | 120 |
| | 5.6.1 | Time required for switching between system clock and CPU clock | 120 |
| | 5.6.2 | Switching between system clock and CPU clock | 12 ⁻ |



| CHAPTE | ER 6 16-BIT TIMER/EVENT COUNTER | 123 |
|------------|--|-----|
| 6.1 | Overview of μ PD78014H Subseries On-chip Timer | 123 |
| 6.2 | Functions of 16-bit Timer/Event Counter | 125 |
| 6.3 | Configuration of 16-bit Timer/Event Counter | 127 |
| 6.4 | Registers Controlling 16-bit Timer/Event Counter | 132 |
| 6.5 | Operation of 16-bit Timer/Event Counter | 139 |
| | 6.5.1 Operation as interval timer | 139 |
| | 6.5.2 Operation as PWM output | 141 |
| | 6.5.3 Operation as pulse width measurement | 143 |
| | 6.5.4 Operation as external event counter | 146 |
| | 6.5.5 Operation as square wave output | 147 |
| 6.6 | Notes on Using 16-bit Timer/Event Counter | |
| | | |
| CHAPTE | ER 7 8-BIT TIMER/EVENT COUNTER | |
| 7.1 | Function of 8-bit Timer/Event Counter | 151 |
| | 7.1.1 8-bit timer/event counter mode | 151 |
| | 7.1.2 16-bit timer/event counter mode | 154 |
| 7.2 | Configuration of 8-bit Timer/Event Counter | 156 |
| 7.3 | Registers Controlling 8-bit Timer/Event Counter | 160 |
| 7.4 | Operation of 8-bit Timer/Event Counter | 165 |
| | 7.4.1 8-bit timer/event counter mode | 165 |
| | 7.4.2 16-bit timer/event counter mode | 170 |
| 7.5 | Notes on Using 8-bit Timer/Event Counters | 174 |
| | | |
| | ER 8 WATCH TIMER | |
| 8.1 | Functions of Watch Timer | |
| 8.2 | Configuration of Watch Timer | |
| 8.3 | Registers Controlling Watch Timer | |
| 8.4 | Operation of Watch Timer | |
| | 8.4.1 Operation as watch timer | |
| | 8.4.2 Operation as interval timer | 183 |
| CHART | ER 9 WATCHDOG TIMER | 101 |
| 9.1 | Functions of Watchdog Timer | |
| 9.1 | Configuration of Watchdog Timer | |
| 9.2 | Registers Controlling Watchdog Timer | |
| 9.3 9.4 | Operation of Watchdog Timer | |
| 3.4 | 9.4.1 Operation as watchdog timer | |
| | · | |
| | 9.4.2 Operation as interval timer | 192 |
| СНАРТЕ | ER 10 CLOCK OUTPUT CONTROL CIRCUIT | 193 |
| 10.1 | Function of Clock Output Control Circuit | 193 |
| | Configuration of Clock Output Control Circuit | |
| | Registers Controlling Clock Output Function | |
| | | |
| | ER 11 BUZZER OUTPUT CONTROL CIRCUIT | |
| | Function of Buzzer Output Control Circuit | |
| | 2 Configuration of Buzzer Output Control Circuit | |
| 11.3 | Registers Controlling Buzzer Output Function | 198 |



| CHAPTE | R 12 A/D CONVERTER | 201 |
|--------|---|-----|
| 12.1 | Function of A/D Converter | 201 |
| 12.2 | Configuration of A/D Converter | 201 |
| 12.3 | Registers Controlling A/D Converter | 205 |
| 12.4 | Operation of A/D Converter | 208 |
| | 12.4.1 Basic operation of A/D converter | |
| | 12.4.2 Input voltage and conversion result | |
| | 12.4.3 Operation mode of A/D converter | |
| 12 5 | Notes on A/D Converter | |
| 12.0 | 10000 011 742 001140101 | 210 |
| CHAPTE | R 13 SERIAL INTERFACE CHANNEL 0 | 217 |
| _ | Functions of Serial Interface Channel 0 | |
| | Configuration of Serial Interface Channel 0 | |
| | Registers Controlling Serial Interface Channel 0 | |
| | Operation of Serial Interface Channel 0 | |
| 10.4 | 13.4.1 Operation stop mode | |
| | 13.4.2 Operation in 3-wire serial I/O mode | |
| | 13.4.3 Operation in SBI mode | |
| | 13.4.4 Operation in 2-wire serial I/O mode | |
| | · | |
| | 13.4.5 Manipulating SCK0/P27 pin output | 267 |
| CHARTE | R 14 SERIAL INTERFACE CHANNEL 1 | 260 |
| | Function of Serial Interface Channel 1 | |
| | | |
| | Configuration of Serial Interface Channel 1 | |
| | Registers Controlling Serial Interface Channel 1 | |
| 14.4 | Operation of Serial Interface Channel 1 | |
| | 14.4.1 Operation stop mode | |
| | 14.4.2 Operation in 3-wire serial I/O mode | |
| | 14.4.3 Operation in 3-wire serial I/O mode with automatic transmission/reception function | 285 |
| CHAPTE | R 15 INTERRUPT FUNCTIONS AND TEST FUNCTIONS | 313 |
| | Types of Interrupt Functions | |
| | Interrupt Sources and Configuration | |
| | Registers Controlling Interrupt Function | |
| | Interrupt Processing Operation | |
| 13.4 | 15.4.1 Non-maskable interrupt request acceptance operation | |
| | 15.4.2 Maskable interrupt request acceptance operation | |
| | 15.4.3 Software interrupt request acceptance operation | |
| | 15.4.4 Multiple interrupt processing | |
| | 15.4.5 Pending interrupt request | |
| 4 E E | | |
| 15.5 | Test Functions | |
| | 15.5.1 Registers controlling test functions | |
| | 15.5.2 Acceptance of test input signal | 337 |
| CHAPTE | R 16 EXTERNAL DEVICE EXTENSION FUNCTION | 330 |
| | External Device Extension Function | |
| | Registers Controlling External Device Extension Function | |
| | Timing of External Device Extension Function | |
| | Example of Connection with Memory | |
| | | |



| | R 17 STANDBY FUNCTION | |
|---------|---|-----|
| 17.1 | Standby Function and Configuration | 351 |
| | 17.1.1 Standby function | 351 |
| | 17.1.2 Registers controlling standby function | 352 |
| 17.2 | Operation of Standby Function | 353 |
| | 17.2.1 HALT mode | |
| | 17.2.2 STOP mode | 357 |
| | | |
| | R 18 RESET FUNCTION | |
| 18.1 | Reset Function | 361 |
| СНАРТЕ | ER 19 OUTLINE OF μPD78P018F | 365 |
| | Ordering Information | |
| | Quality Grade | |
| | Pin Configuration (Top View) | |
| | Block Diagram | |
| | Pin Function List | |
| | 19.5.1 Normal operating mode pins | |
| | 19.5.2 PROM programming mode pins | |
| 19.6 | Pin I/O Circuits and Recommended Connection of Unused Pins | |
| | Memory Map | |
| 19.8 | Memory Size Select Register | 381 |
| 19.9 | Internal Extended RAM Size Select Register | 383 |
| 19.1 | 0 PROM Programming | 384 |
| | 19.10.1 Operation mode | 384 |
| | 19.10.2 PROM write sequence | 386 |
| | 19.10.3 PROM read sequence | 390 |
| 19.1 | 1 Erasure | 391 |
| 19.1 | 2Opaque Film on Erasure Window | 391 |
| 19.1 | 3 Screening of One-time PROM Version | 391 |
| CHAPTE | R 20 INSTRUCTION SET | 393 |
| | Legend | |
| | 20.1.1 Operand representation and description formats | |
| | 20.1.2 Description of operation column | |
| | 20.1.3 Description in flag operation column | |
| 20.2 | Operation List | |
| | Instruction List by Addressing | |
| APPEND | DIX A DIFFERENCES BETWEEN μ PD78014, 78014H, AND 78018F SUBSERIES | 409 |
| ADDENIE | NIV D. DEVELOPMENT TOOL O | 444 |
| | DIX B DEVELOPMENT TOOLS | |
| B.1 | Language processing software | |
| B.2 | PROM Writing Tools | |
| | B.2.1 Hardware | |
| Б. | B.2.2 Software | |
| B.3 | Debugging Tools | |
| | B.3.1 Hardware | |
| | D.J.E JUILWAIE | 410 |



| B.4 | OS for IBM PC | 420 |
|--------|--|-----|
| B.5 | Upgrading Former In-circuit Emulators for 78K/0 Series to IE-78001 R-A | 420 |
| APPEN | DIX C EMBEDDED SOFTWARE | 425 |
| APPEN | DIX D REGISTER INDEX | 429 |
| D.1 | Register Index (By Name, in Alphabetical Order) | 429 |
| D.2 | Register Index (By Symbol, in Alphabetical Order) | 431 |
| APPENE | DIX E REVISION HISTORY | 433 |



LIST OF FIGURES (1/6)

| Figure No. | Title | Page |
|------------|---|-------|
| 2-1 | I/O Circuits of Pins | . 51 |
| 3-1 | Memory Map (μPD78011H) | . 53 |
| 3-2 | Memory Map (μPD78012H) | . 54 |
| 3-3 | Memory Map (μPD78013H) | . 55 |
| 3-4 | Memory Map (μPD78014H) | . 56 |
| 3-5 | Program Counter Configuration | . 59 |
| 3-6 | Program Status Word Configuration | . 59 |
| 3-7 | Stack Pointer Configuration | 60 |
| 3-8 | Data Saved to Stack Memory | . 61 |
| 3-9 | Data Restored from Stack Memory | . 61 |
| 3-10 | General-purpose Register Configuration | 63 |
| 3-11 | Data Memory Addressing (μPD78011H) | . 71 |
| 3-12 | Data Memory Addressing (μPD78012H) | . 72 |
| 3-13 | Data Memory Addressing (μPD78013H) | . 73 |
| 3-14 | Data Memory Addressing (μPD78014H) | . 74 |
| 4-1 | Types of Ports | . 85 |
| 4-2 | Block Diagram of P00 | . 89 |
| 4-3 | Block Diagram of P01 to P03 | . 90 |
| 4-4 | Block Diagram of P04 | . 90 |
| 4-5 | Block Diagram of P10 to P17 | . 91 |
| 4-6 | Block Diagram of P20, P21, and P23 to 26 | . 92 |
| 4-7 | Block Diagram of P22 and P27 | . 93 |
| 4-8 | Block Diagram of P30 to P37 | . 94 |
| 4-9 | Block Diagram of P40 to P47 | 95 |
| 4-10 | Block Diagram of Falling Edge Detection Circuit | . 95 |
| 4-11 | Block Diagram of P50 to P57 | . 96 |
| 4-12 | Block Diagram of P60 to P63 | . 98 |
| 4-13 | Block Diagram of P64 to P67 | . 98 |
| 4-14 | Format of Port Mode Register | . 101 |
| 4-15 | Format of Pull-up Resistor Option Register | . 102 |
| 4-16 | Format of Memory Extension Mode Register | . 103 |
| 4-17 | Format of Key Return Mode Register | . 104 |
| 5-1 | Block Diagram of Clock Generation Circuit | . 108 |
| 5-2 | Feedback Resistor of Subsystem Clock | . 109 |
| 5-3 | Format of Processor Clock Control Register | . 110 |
| 5-4 | External Circuit of Main System Clock Oscillation Circuit | . 112 |
| 5-5 | External Circuit of Subsystem Clock Oscillation Circuit | . 112 |
| 5-6 | Incorrect Examples of Resonator Connection | . 113 |
| 5-7 | Stopping Main System Clock | . 117 |
| 5-8 | Switching between System Clock and CPU Clock | . 121 |



LIST OF FIGURES (2/6)

| Figure No. Title | | Page | |
|------------------|--|------|--|
| 6-1 | Block Diagram of 16-bit Timer/Event Counter (Timer Mode) | 128 | |
| 6-2 | Block Diagram of 16-bit Timer/Event Counter (PWM Mode) | | |
| 6-3 | Block Diagram of 16-bit Timer/Event Counter Output Control Circuit | | |
| 6-4 | Format of Timer Clock Select Register 0 | | |
| 6-5 | Format of 16-bit Timer Mode Control Register | | |
| 6-6 | Format of 16-bit Timer Output Control Register | | |
| 6-7 | Format of Port Mode Register 3 | | |
| 6-8 | Format of External Interrupt Mode Register | | |
| 6-9 | Format of Sampling Clock Select Register | | |
| 6-10 | Configuration of Interval Timer | | |
| 6-11 | Interval Timer Operation Timing | | |
| 6-12 | Example of Configuration of D/A Converter Using PWM Output | | |
| 6-13 | Example of Application Circuit (TV Tuner) | | |
| 6-14 | Configuration of Pulse Width Measurement by Free Running | | |
| 6-15 | Pulse Width Measurement Timing by Free Running | | |
| | (with both rising and falling edges specified) | 144 | |
| 6-16 | Pulse Width Measurement Timing by Restarting Timer | | |
| | (with both rising and falling edges specified) | 145 | |
| 6-17 | Configuration of External Event Counter | | |
| 6-18 | External Event Counter Operation Timing (with rising edge specified) | | |
| 6-19 | Square Wave Output Timing | | |
| 6-20 | Start Timing of 16-bit Timer Register | | |
| 6-21 | Timing after Changing Value of Compare Register during Timer Count Operation | | |
| 6-22 | Data Hold Timing of Capture Register | | |
| 6-23 | Operation Timing of OVF0 Flag | | |
| 7-1 | Block Diagram of 8-bit Timer/Event Counter | 157 | |
| 7-2 | Block Diagram of 8-bit Timer/Event Counter Output Control Circuit 1 | 158 | |
| 7-3 | Block Diagram of 8-bit Timer/Event Counter Output Control Circuit 2 | 158 | |
| 7-4 | Format of Timer Clock Select Register 1 | 161 | |
| 7-5 | Format of 8-bit Timer Mode Control Register | 162 | |
| 7-6 | Format of 8-bit Timer Output Control Register | 163 | |
| 7-7 | Format of Port Mode Register 3 | 164 | |
| 7-8 | Interval Timer Operation Timing | 165 | |
| 7-9 | External Event Counter Operation Timing (with rising edge specified) | 168 | |
| 7-10 | Square Wave Output Operation Timings | 169 | |
| 7-11 | Interval Timer Operation Timing | 170 | |
| 7-12 | External Event Counter Operation Timing (with rising edge specified) | | |
| 7-13 | Square Wave Output Operation Timings | | |
| 7-14 | Start Timing of 8-bit Timer Register | | |
| 7-15 | External Event Counter Operation Timing | | |
| 7-16 | Timing after Changing Values of Compare Registers during Timer Count Operation | | |



LIST OF FIGURES (3/6)

| Figure No. Title | | Page | | | |
|------------------|--|------|--|--|--|
| 8-1 | Block Diagram of Watch Timer | 179 | | | |
| 8-2 | Format of Timer Clock Select Register 2 | | | | |
| 8-3 | Format of Watch Timer Mode Control Register | | | | |
| 9-1 | Block Diagram of Watchdog Timer | 187 | | | |
| 9-2 | Format of Timer Clock Select Register 2 | 189 | | | |
| 9-3 | Format of Watchdog Timer Mode Register | 190 | | | |
| 10-1 | Application Example of Remote Controller Output | 193 | | | |
| 10-2 | Block Diagram of Clock Output Control Circuit | 194 | | | |
| 10-3 | Format of Timer Clock Select Register 0 | 195 | | | |
| 10-4 | Format of Port Mode Register 3 | 196 | | | |
| 11-1 | Block Diagram of Buzzer Output Control Circuit | 197 | | | |
| 11-2 | Format of Timer Clock Select Register 2 | 199 | | | |
| 11-3 | Format of Port Mode Register 3 | 200 | | | |
| 12-1 | Block Diagram of A/D Converter | 202 | | | |
| 12-2 | Format of A/D Converter Mode Register | 206 | | | |
| 12-3 | Format of A/D Converter Input Select Register | 207 | | | |
| 12-4 | Basic Operation of A/D Converter | 209 | | | |
| 12-5 | Relations between Analog Input Voltage and A/D Conversion Result | 210 | | | |
| 12-6 | A/D Conversion by Hardware Start | 211 | | | |
| 12-7 | A/D Conversion by Software Start | 212 | | | |
| 12-8 | Example of Reducing Current Consumption in Standby Mode | 213 | | | |
| 12-9 | Processing Analog Input Pin | 214 | | | |
| 12-10 | A/D Conversion End Interrupt Request Generation Timing | 215 | | | |
| 12-11 | Processing of AVDD Pin | 216 | | | |
| 13-1 | Block Diagram of Serial Interface Channel 0 | 220 | | | |
| 13-2 | Format of Timer Clock Select Register 3 | 224 | | | |
| 13-3 | Format of Serial Operation Mode Register 0 | 225 | | | |
| 13-4 | Format of Serial Bus Interface Control Register | 227 | | | |
| 13-5 | Format of Interrupt Timing Specification Register | 229 | | | |
| 13-6 | Timing of 3-wire Serial I/O Mode | 233 | | | |
| 13-7 | Operations of RELT and CMDT | 234 | | | |
| 13-8 | Transfer Bit Sequence Select Circuit | 234 | | | |
| 13-9 | Example of Serial Bus Configuration by SBI | 236 | | | |
| 13-10 | SBI Transfer Timing | 238 | | | |
| 13-11 | Bus Release Signal | 239 | | | |
| 13-12 | Command Signal | 239 | | | |
| 13-13 | Address | 240 | | | |
| 13-14 | Selecting Slave by Address | 240 | | | |



LIST OF FIGURES (4/6)

| Figure No. | Title | Page |
|------------|---|-------|
| 13-15 | Command | 241 |
| 13-16 | Data | 241 |
| 13-17 | Acknowledge Signal | |
| 13-18 | Busy Signal and Ready Signal | |
| 13-19 | Operations of RELT, CMDT, RELD, and CMDD (Master) | |
| 13-20 | Operations of RELD and CMDD (Slave) | |
| 13-21 | Operation of ACKT | |
| 13-22 | Operation of ACKE | . 250 |
| 13-23 | Operation of ACKD | . 251 |
| 13-24 | Operation of BSYE | 251 |
| 13-25 | Pin Configuration | 254 |
| 13-26 | Address Transmission Operation from Master Device to Slave Device (WUP = 1) | . 256 |
| 13-27 | Command Transmission Operation from Master Device to Slave Device | |
| 13-28 | Data Transmission Operation from Master Device to Slave Device | |
| 13-29 | Data Transmission Operation from Slave Device to Master Device | . 259 |
| 13-30 | Example of Serial Bus Configuration by 2-wire Serial I/O | |
| 13-31 | Timing of 2-wire Serial I/O Mode | |
| 13-32 | Operations of RELT and CMDT | |
| 13-33 | Configuration of SCK0/P27 Pin | . 267 |
| 14-1 | Block Diagram of Serial Interface Channel 1 | . 271 |
| 14-2 | Format of Timer Clock Select Register 3 | . 274 |
| 14-3 | Format of Serial Operation Mode Register 1 | . 275 |
| 14-4 | Format of Automatic Data Transmission/Reception Control Register | . 277 |
| 14-5 | Format of Automatic Data Transmission/Reception Interval Time Specification Register | . 278 |
| 14-6 | Timing of 3-wire Serial I/O Mode | . 283 |
| 14-7 | Transfer Bit Order Switching Circuit | . 284 |
| 14-8 | Operation Timing of Basic Transmission/Reception Mode | . 292 |
| 14-9 | Flowchart of Basic Transmission/Reception Mode | . 293 |
| 14-10 | Internal Buffer RAM Operation when 6 Bytes Are Transmitted/Received | |
| | (in basic transmission/reception mode) | . 295 |
| 14-11 | Operation Timing of Basic Transmission Mode | . 296 |
| 14-12 | Flowchart of Basic Transmission Mode | . 297 |
| 14-13 | Internal Buffer RAM Operation when 6 Bytes Are Transmitted (in basic transmission mode) | . 299 |
| 14-14 | Operation Timing of Repetitive Transmission Mode | . 300 |
| 14-15 | Flowchart of Repetitive Transmission Mode | . 301 |
| 14-16 | Internal Buffer RAM Operation when 6 Bytes Are Transmitted | |
| | (in repetitive transmission mode) | . 303 |
| 14-17 | Stopping and Resuming Automatic Transmission/Reception | . 304 |
| 14-18 | System with Busy Control Option Enabled | . 305 |
| 14-19 | Operation Timing when Busy Control Option Is Used (when BUSY0 = 0) | . 306 |
| 14-20 | Busy Signal and Wait Release Timing (BUSY0 = 0) | . 306 |
| 14-21 | Operation Timing when Busy and Strobe Control Option Is Used (when BUSY0 = 0) | . 307 |



LIST OF FIGURES (5/6)

| Figure No. | Title | Page |
|------------|---|------|
| 14-22 | Operation Timing of Bit Shift Detection with Busy Signal (when BUSY0 = 1) | 308 |
| 14-23 | Interval Time of Automatic Transmission/Reception | 309 |
| 14-24 | Operation Timing When Automatic Transmission/Reception Function Is | |
| | Executed with Internal Clock | 310 |
| 15-1 | Basic Configuration of Interrupt Function | 315 |
| 15-2 | Format of Interrupt Request Flag Registers | 318 |
| 15-3 | Format of Interrupt Mask Flag Register | 319 |
| 15-4 | Format of Priority Specification Flag Register | 320 |
| 15-5 | Format of External Interrupt Mode Register | 321 |
| 15-6 | Format of Sampling Clock Select Register | |
| 15-7 | I/O Timing of Noise Eliminating Circuit (when rising edge is detected) | 323 |
| 15-8 | Configuration of Program Status Word | 324 |
| 15-9 | Flowchart from Non-maskable Interrupt Request Generation to Acceptance | 326 |
| 15-10 | Timing of Non-maskable Interrupt Request Acceptance | 326 |
| 15-11 | Acceptance of Multiple Non-maskable Interrupt Requests | |
| 15-12 | Interrupt Request Acceptance Program Algorithm | 329 |
| 15-13 | Interrupt Request Acceptance Timing (Minimum Time) | 330 |
| 15-14 | Interrupt Request Acceptance Timing (Maximum Time) | 330 |
| 15-15 | Example of Multiple Interrupt Processing | 332 |
| 15-16 | Pending Interrupt Request | 334 |
| 15-17 | Basic Configuration of Test Function | 335 |
| 15-18 | Format of Interrupt Request Flag Register 0H | 336 |
| 15-19 | Format of Interrupt Mask Flag Register 0H | 336 |
| 15-20 | Format of Key Return Mode Register | 337 |
| 16-1 | Memory Map when External Device Extension Function Is Used | 340 |
| 16-2 | Format of Memory Extension Mode Register | 342 |
| 16-3 | Format of Memory Size Select Register | 343 |
| 16-4 | Instruction Fetch from External Memory | 345 |
| 16-5 | Read Timing of External Memory | 346 |
| 16-6 | Write Timing of External Memory | 347 |
| 16-7 | Read-Modify-Write Timing of External Memory | 348 |
| 16-8 | Example of Connecting µPD78014H and Memories | 349 |
| 17-1 | Format of Oscillation Stabilization Time Select Register | 352 |
| 17-2 | Releasing HALT Mode by Interrupt Request | 355 |
| 17-3 | Releasing HALT Mode by RESET Input | 356 |
| 17-4 | Releasing STOP Mode by Interrupt Request | 359 |
| 17-5 | Releasing STOP Mode by RESET Input | 360 |
| | | |



LIST OF FIGURES (6/6)

| Figure No. | Title | Page |
|------------|---|------|
| 18-1 | Block Diagram of Reset Function | 361 |
| 18-2 | Reset Timing by RESET Input | 362 |
| 18-3 | Reset Timing by Overflow in Watchdog Timer | 362 |
| 18-4 | Reset Timing by RESET Input in STOP Mode | 362 |
| 19-1 | Pin I/O Circuit List | 378 |
| 19-2 | Memory Map (μPD78P018F) | 380 |
| 19-3 | Format of Memory Size Select Register | 382 |
| 19-4 | Format of Internal Extended RAM Size Select Register | 383 |
| 19-5 | Page Program Mode Flowchart | 386 |
| 19-6 | Page Program Mode Timing | 387 |
| 19-7 | Byte Program Mode Flowchart | 388 |
| 19-8 | Byte Program Mode Timing | 389 |
| 19-9 | PROM Read Timing | 390 |
| B-1 | Development Tool Configuration | 412 |
| B-2 | EV-9200GC-64 Dimensions (For reference only) | 421 |
| B-3 | EV-9200GC-64 Recommended Footprint (For reference only) | 422 |
| B-4 | TGK-064SBW Dimensions (For reference only) | 423 |



LIST OF TABLES (1/3)

| Table No. | Title | Page |
|-----------|--|------|
| 1-1 | Differences between Standard and Special Versions | 39 |
| 1-2 | Mask Option for Mask ROM Version | 39 |
| 1-3 | Differences between μ PD78018F Subseries and μ PD78014H Subseries | 40 |
| 2-1 | I/O Circuit Type of Each Pin | |
| 3-1 | Internal ROM Capacity | 57 |
| 3-2 | Vector Table | 57 |
| 3-3 | Internal High-speed RAM Capacity | 58 |
| 3-4 | Absolute Addresses of General-purpose Registers | 62 |
| 3-5 | Special Function Register List | 65 |
| 4-1 | Port Functions | 86 |
| 4-2 | Port Configuration | 88 |
| 4-3 | Pull-up Resistors in Port 6 | 97 |
| 4-4 | Setting of Port Mode Register and Output Latch when Multiplexed Function Is Used | 100 |
| 5-1 | Configuration of Clock Generation Circuit | 107 |
| 5-2 | Relationship between CPU Clock and Minimum Instruction Execution Time | |
| 5-3 | Maximum Time Required for Switching CPU Clock | 120 |
| 6-1 | Operations of Timer/Event Counters | 124 |
| 6-2 | Interval Time of 16-bit Timer/Event Counter | |
| 6-3 | Square Wave Output Range of 16-bit Timer/Event Counter | 126 |
| 6-4 | Configuration of 16-bit Timer/Event Counter | 127 |
| 6-5 | Interval Time of 16-bit Timer/Event Counter | 140 |
| 6-6 | Square Wave Output Range of 16-bit Timer/Event Counter | 147 |
| 7-1 | Interval Time of 8-bit Timer/Event Counter | 152 |
| 7-2 | Square Wave Output Range of 8-bit Timer/Event Counter | |
| 7-3 | Interval Time of 8-bit Timer/Event Counters Used as 16-bit Timer/Event Counter | 154 |
| 7-4 | Square Wave Output Range of 8-bit Timer/Event Counters Used as | |
| | 16-bit Timer/Event Counter | |
| 7-5 | Configuration of 8-bit Timer/Event Counter | 156 |
| 7-6 | Interval Time of 8-bit Timer/Event Counter 1 | 166 |
| 7-7 | Interval Time of 8-bit Timer/Event Counter 2 | 167 |
| 7-8 | Square Wave Output Range of 8-bit Timer/Event Counters | 169 |
| 7-9 | Interval Time when Two 8-bit Timer/Event Counters (TM1 and TM2) | |
| | Are Used as One 16-bit Timer/Event Counter | 171 |
| 7-10 | Square Wave Output Range when Two 8-bit Timer/Event Counters (TM1 and TM2) | |
| | Are Used as One 16-bit Timer/Event Counter | 173 |



LIST OF TABLES (2/3)

| Table No. | Little | Pag | |
|-----------|--|-----|--|
| 8-1 | Interval Time of Interval Timer | 177 | |
| 8-2 | Configuration of Watch Timer | 178 | |
| 8-3 | Interval Time of Interval Timer | 183 | |
| 9-1 | Runaway Detection Time of Watchdog Timer | 185 | |
| 9-2 | Interval Time | 185 | |
| 9-3 | Configuration of Watchdog Timer | 186 | |
| 9-4 | Inadvertent Loop Detection Time of Watchdog Timer | 191 | |
| 9-5 | Interval Time of Interval Timer | 192 | |
| 10-1 | Configuration of Clock Output Control Circuit | 194 | |
| 11-1 | Configuration of Buzzer Output Control Circuit | 197 | |
| 12-1 | Configuration of A/D Converter | 201 | |
| 13-1 | Differences between Channels 0 and 1 | 217 | |
| 13-2 | Differences in Modes of Serial Interface Channel 0 | 218 | |
| 13-3 | Configuration of Serial Interface Channel 0 | 219 | |
| 13-4 | Signals in SBI Mode | 252 | |
| 14-1 | Modes of Serial Interface Channel 1 | 269 | |
| 14-2 | Configuration of Serial Interface Channel 1 | 270 | |
| 14-3 | Interval Times by CPU Processing (with internal clock) | 310 | |
| 14-4 | Interval Times by CPU Processing (with external clock) | | |
| 15-1 | Interrupt Sources | 314 | |
| 15-2 | Flags Corresponding to Respective Interrupt Request Sources | 317 | |
| 15-3 | Time from Generation of Maskable Interrupt Request to Processing | 328 | |
| 15-4 | Interrupt Requests the Device Accepts Even during Interrupt Processing | 331 | |
| 15-5 | Test Input Sources | 335 | |
| 15-6 | Flags Corresponding to Test Input Signals | 335 | |
| 16-1 | Pin Functions in External Memory Extension Mode | 339 | |
| 16-2 | Status of Ports 4 to 6 in External Memory Extension Mode | 339 | |
| 16-3 | Value of Memory Size Select Register on Reset | 343 | |
| 17-1 | Operation Status in HALT Mode | 353 | |
| 17-2 | Operation after Release of HALT Mode | 356 | |
| 17-3 | Operation Status in STOP Mode | 358 | |
| 17-4 | Operation after Release of STOP Mode | 360 | |



LIST OF TABLES (3/3)

| Table No. | ole No. Title | | |
|-----------|--|-----|--|
| 18-1 | Status of Each Hardware after Reset | 363 | |
| 19-1 | I/O Circuit Type of Each Pin | 376 | |
| 19-2 | Set Value of Memory Size Select Register | 382 | |
| 19-3 | Operation Modes for PROM Programming | 384 | |
| 20-1 | Operand Representation and Description Formats | 394 | |
| A-1 | Major Differences between μ PD78014, 78014H, and 78018F Subseries | 409 | |
| B-1 | OS for IBM PC | | |
| B-2 | Upgrading Former In-circuit Emulators for 78K/0 Series to IE-78001-R-A | 420 | |

Phase-out/Discontinued

[MEMO]



CHAPTER 1 GENERAL

1.1 Features

- Low EMI (Electro Magnetic Interferece) noise compared with the μ PD78018F Subseries
- · High-capacity ROM and RAM

| Item | Program Memory | | Data Memory | |
|-------------|-----------------------------|------------------------------|------------------------------|---------------------|
| Part Number | (ROM) | Internal High-Speed RAM | Internal Extended RAM | Internal Buffer RAM |
| μPD78011H | 8 Kbytes | 512 bytes | _ | 32 bytes |
| μPD78012H | 16 Kbytes | | | |
| μPD78013H | 24 Kbytes | 1024 bytes | | |
| μPD78014H | 32 Kbytes | | | |
| μPD78P018F | 60 Kbytes ^{Note 1} | 1024 bytes ^{Note 2} | 1024 bytes ^{Note 3} | |

- Notes 1. The capacity of the internal PROM can be changed by using memory size select register (IMS).
 - 2. 512 or 1024 bytes is selectable by using IMS.
 - 3. The capacity of the internal extended RAM can be changed by using internal extended RAM size select register (IXS).
- External memory extension space: 64 Kbytes
- Variable minimum instruction execution time from high speed (0.4 μs: with 10.0-MHz main system clock) to ultra slow (122 μ s: with 32.768-kHz subsystem clock)
- · Instruction set suitable for system control
 - · Bit processing in entire address space
 - · Multiplication/division instructions
- I/O port: 53 lines (N-ch open-drain: 4 lines)
- 8-bit resolution A/D converter: 8 channels
 - · Low-voltage operation (AVDD = 1.8 to 5.5 V: operable in supply voltage range same as that of the CPU)
- · Serial interface: 2 channels
 - · 3-wire serial I/O / SBI / 2-wire serial I/O mode
- · 3-wire serial I/O mode (with automatic transmission/reception function): 1 channel
- Timer: 5 channels

· 16-bit timer/event counter : 1 channel · 8-bit timer/event counter : 2 channels · Watch timer : 1 channel Watchdog timer : 1 channel

- Vectored interrupt source: 14
- Test input: 2 lines
- Two types of clock oscillation circuits (main system clock and subsystem clock)
- Supply voltage: VDD = 1.8 to 5.5 V



1.2 Application Field

 μ PD78011H, 78012H, 78013H, 78014H:

Telephones, VCRs, audio sets, cameras, home appliances, etc.

 μ PD78011H(A), 78012H(A), 78013H(A), 78014H(A):

Electronic control units of automobile, gas detector/breakers, various safety equipment, etc.

1.3 Ordering Information

| Part Number | Package | Internal ROM |
|--|--|---------------|
| μPD78011HCW-××× | 64-pin plastic shrink DIP (750 mils) | Mask ROM |
| μ PD78011HGC-×××-AB8 | 64-pin plastic QFP (14 × 14 mm) | Mask ROM |
| μ PD78011HGK-×××-8A8 | 64-pin plastic LQFP (12 × 12 mm) | Mask ROM |
| μ PD78012HCW- $\times\!\!\times\!\!\times$ | 64-pin plastic shrink DIP (750 mils) | Mask ROM |
| μ PD78012HGC-×××-AB8 | 64-pin plastic QFP (14 × 14 mm) | Mask ROM |
| μ PD78012HGK-×××-8A8 | 64-pin plastic LQFP (12 × 12 mm) | Mask ROM |
| μ PD78013HCW- $\times\!\!\times\!\!\times$ | 64-pin plastic shrink DIP (750 mils) | Mask ROM |
| μ PD78013HGC-×××-AB8 | 64-pin plastic QFP (14 × 14 mm) | Mask ROM |
| μ PD78013HGK- $\times\!\times$ -8A8 | 64-pin plastic LQFP (12 × 12 mm) | Mask ROM |
| μ PD78014HCW- $\times\!\!\times\!\!\times$ | 64-pin plastic shrink DIP (750 mils) | Mask ROM |
| μ PD78014HGC- \times \times -AB8 | 64-pin plastic QFP (14 \times 14 mm) | Mask ROM |
| μ PD78014HGK-×××-8A8 | 64-pin plastic LQFP (12 × 12 mm) | Mask ROM |
| μ PD78011HCW(A)- \times \times | 64-pin plastic shrink DIP (750 mils) | Mask ROM |
| μ PD78011HGC(A)-×××-AB8 | 64-pin plastic QFP (14 \times 14 mm) | Mask ROM |
| μ PD78011HGK(A)- \times \times -8A8 | 64-pin plastic LQFP (12 × 12 mm) | Mask ROM |
| μ PD78012HCW(A)- \times \times | 64-pin plastic shrink DIP (750 mils) | Mask ROM |
| μ PD78012HGC(A)-××-AB8 | 64-pin plastic QFP (14 × 14 mm) | Mask ROM |
| μ PD78012HGK(A)-×××-8A8 | 64-pin plastic LQFP (12 × 12 mm) | Mask ROM |
| μ PD78013HCW(A)- \times \times | 64-pin plastic shrink DIP (750 mils) | Mask ROM |
| μ PD78013HGC(A)-××-AB8 | 64-pin plastic QFP (14 × 14 mm) | Mask ROM |
| μ PD78013HGK(A)-×××-8A8 | 64-pin plastic LQFP (12 × 12 mm) | Mask ROM |
| μ PD78014HCW(A)-××× | 64-pin plastic shrink DIP (750 mils) | Mask ROM |
| μ PD78014HGC(A)-×××-AB8 | 64-pin plastic QFP (14 × 14 mm) | Mask ROM |
| μ PD78014HGK(A)- \times \times -8A8 | 64-pin plastic LQFP (12 × 12 mm) | Mask ROM |
| μ PD78P018FCW | 64-pin plastic shrink DIP (750 mils) | One-time PROM |
| μ PD78P018FDW | 64-pin ceramic shrink DIP (with window) (750 mils) | EPROM |
| μ PD78P018FGC-AB8 | 64-pin plastic QFP (14 × 14 mm) | One-time PROM |
| μ PD78P018FGK-8A8 | 64-pin plastic LQFP (12 × 12 mm) | One-time PROM |
| μ PD78P018FKK-S | 64-pin ceramic WQFN (14 \times 14 mm) | EPROM |
| μ PD78P018FCW(A) | 64-pin plastic shrink DIP (750 mils) | One-time PROM |
| μ PD78P018FGC(A)-AB8 | 64-pin plastic QFP (14 \times 14 mm) | One-time PROM |



1.4 Quality Grade

| Part Number | Package | Quality Grade |
|---|--|----------------|
| μPD78011HCW-××× | 64-pin plastic shrink DIP (750 mils) | Standard |
| μPD78011HGC-××-AB8 | 64-pin plastic QFP (14 × 14 mm) | Standard |
| μ PD78011HGK- \times \times -8A8 | 64-pin plastic LQFP (12 × 12 mm) | Standard |
| μ PD78012HCW-××× | 64-pin plastic shrink DIP (750 mils) | Standard |
| μ PD78012HGC- $\times\times$ -AB8 | 64-pin plastic QFP (14 × 14 mm) | Standard |
| μ PD78012HGK- \times \times -8A8 | 64-pin plastic LQFP (12 × 12 mm) | Standard |
| μ PD78013HCW-××× | 64-pin plastic shrink DIP (750 mils) | Standard |
| μ PD78013HGC- \times \times -AB8 | 64-pin plastic QFP (14 × 14 mm) | Standard |
| μ PD78013HGK- \times \times -8A8 | 64-pin plastic LQFP (12 × 12 mm) | Standard |
| μ PD78014HCW-××× | 64-pin plastic shrink DIP (750 mils) | Standard |
| μ PD78014HGC- \times \times -AB8 | 64-pin plastic QFP (14 \times 14 mm) | Standard |
| μ PD78014HGK-xxx-8A8 | 64-pin plastic LQFP (12 \times 12 mm) | Standard |
| μ PD78011HCW(A)- \times \times | 64-pin plastic shrink DIP (750 mils) | Special |
| μ PD78011HGC(A)-×××-AB8 | 64-pin plastic QFP (14 × 14 mm) | Special |
| μ PD78011HGK(A)-×××-8A8 | 64-pin plastic LQFP (12 \times 12 mm) | Special |
| μ PD78012HCW(A)- \times \times | 64-pin plastic shrink DIP (750 mils) | Special |
| μ PD78012HGC(A)-×××-AB8 | 64-pin plastic QFP (14 \times 14 mm) | Special |
| μ PD78012HGK(A)-××-8A8 | 64-pin plastic LQFP (12 \times 12 mm) | Special |
| μ PD78013HCW(A)- $\times\!\times$ | 64-pin plastic shrink DIP (750 mils) | Special |
| μ PD78013HGC(A)-×××-AB8 | 64-pin plastic QFP (14 \times 14 mm) | Special |
| μ PD78013HGK(A)-××-8A8 | 64-pin plastic LQFP (12 \times 12 mm) | Special |
| μ PD78014HCW(A)- $\times\!\!\times\!\!$ | 64-pin plastic shrink DIP (750 mils) | Special |
| μ PD78014HGC(A)-××-AB8 | 64-pin plastic QFP (14 \times 14 mm) | Special |
| μ PD78014HGK(A)-××-8A8 | 64-pin plastic LQFP (12 \times 12 mm) | Special |
| μ PD78P018FCW | 64-pin plastic shrink DIP (750 mils) | Standard |
| μ PD78P018FDW | 64-pin ceramic shrink DIP (with window) (750 mils) | Not applicable |
| μ PD78P018FGC-AB8 | 64-pin plastic QFP (14 \times 14 mm) | Standard |
| μ PD78P018FGK-8A8 | 64-pin plastic LQFP (12 × 12 mm) | Standard |
| μ PD78P018FKK-S | 64-pin ceramic WQFN (14 \times 14 mm) | Not applicable |
| μ PD78P018FCW(A) | 64-pin plastic shrink DIP (750 mils) | Special |
| μ PD78P018FGC(A)-AB8 | 64-pin plastic QFP (14 \times 14 mm) | Special |
| | | |

Caution Of the μ PD78P018FDW, 78P018FKK-S, do not have a reliability intended for mass production of your systems. Use these models for experiment or function evaluation only.


Please refer to "Quality grades on NEC Semiconductor Devices" (Document number C11531E) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.



1.5 Pin Configuration (Top View)

• 64-pin plastic shrink DIP (750 mils)

μPD78011HCW-xxx, 78012HCW-xxx, 78013HCW-xxx, 78014HCW-xxx μPD78011HCW(A)-xxx, 78012HCW(A)-xxx, 78013HCW(A)-xxx, 78014HCW(A)-xxx



Cautions 1. Directly connect the IC (Internally Connected) pins to Vss.

- 2. The AV_{DD} pin serves as a power supply for both A/D converter and port circuitry. Connect this pin to a power supply unit different from but providing the same potential as the power supply to be connected to the V_{DD} pin, especially if the device is to be used in an application field where the EMI noise level is critical.
- 3. The AVss pin provides ground potential for both A/D converter and port circuitry. Connect this pin to a ground line different from but having the same potential as the ground line to be connected to the Vss pin, especially if the device is to be used in an application field where the EMI noise level is critical.




- 64-pin plastic QFP (14 × 14 mm)

 μPD78011HGC-xxx-AB8, 78012HGC-xxx-AB8, 78013HGC-xxx-AB8, 78014HGC-xxx-AB8
- 64-pin plastic LQFP (12 × 12 mm)

 μPD78011HGK-×××-8A8, 78012HGK-×××-8A8, 78013HGK-×××-8A8, 78014HGK-×××-8A8

 μPD78011HGK(A)-×××-8A8, 78012HGK(A)-×××-8A8, 78013HGK(A)-×××-8A8, 78014HGK(A)-×××-8A8

μPD78011HGC(A)-xxx-AB8, 78012HGC(A)-xxx-AB8, 78013HGC(A)-xxx-AB8, 78014HGC(A)-xxx-AB8



Cautions 1. Directly connect the IC (Internally Connected) pins to Vss.

- 2. The AV_{DD} pin serves as a power supply for both A/D converter and port circuitry. Connect this pin to a power supply unit different from but providing the same potential as the power supply to be connected to the V_{DD} pin, especially if the device is to be used in an application field where the EMI noise level is critical.
- 3. The AVss pin provides ground potential for both A/D converter and port circuitry. Connect this pin to a ground line different from but having the same potential as the ground line to be connected to the Vss pin, especially if the device is to be used in an application field where the EMI noise level is critical.



A8 to A15 : Address Bus P60 to P67 : Port6

AD0 to AD7 : Address/Data Bus **PCL** : Programmable Clock

ANI0 to ANI7 $\overline{\mathsf{RD}}$: Read Strobe : Analog Input

ASTB : Address Strobe RESET : Reset AV_{DD} : Analog Power Supply SB0, SB1 : Serial Bus SCK0, SCK1 AV_{REF} : Analog Reference Voltage : Serial Clock AVss : Analog Ground SIO, SI1 : Serial Input : Serial Output

BUSY : Busy SO0, SO1

BUZ : Buzzer Clock STB : Strobe IC : Internally Connected TI0 to TI2 : Timer Input INTP0 to INTP3: Interrupt from Peripherals TO0 to TO2 : Timer Output P00 to P04 : Port0 V_{DD} : Power Supply

P10 to P17 : Ground : Port1 Vss WAIT P20 to P27 : Port2 : Wait


P30 to P37 : Port3 $\overline{\mathsf{WR}}$: Write Strobe

P40 to P47 : Port4 X1, X2 : Crystal (Main System Clock) P50 to P57 XT1, XT2 : Crystal (Subsystem Clolck) : Port5



1.6 78K/0 Series Expansion

The 78K/0 Series expansion is shown below. The names in frames are subseries.



Note Under planning



Major differences among those subseries are indicated below.


| | Function | ROM | | Tin | ner | | 8-bit | 10-bit | 8-bit | Serial Interface | I/O | V _{DD} | External |
|------------------|-----------|--------------|-------|--------|-------|------|-------|--------|-------|------------------------------------|-----|-----------------|-----------|
| Subseries | | Capacity | 8-bit | 16-bit | Watch | WDT | A/D | A/D | D/A | Senai interiace | 2) | MIN. value | extension |
| Control | μPD78075B | 32 K to 40 K | 4 ch | 1 ch | 1 ch | 1 ch | 8 ch | _ | 2 ch | 3 ch (UART: 1 ch) | 88 | 1.8 V | √ |
| | μPD78078 | 48 K to 60 K | | | | | | | | | | | |
| | μPD78070A | _ | | | | | | | | | 61 | 2.7 V | |
| | μPD780058 | 24 K to 60 K | 2 ch | | | | | | | 3 ch (time-division UART: 1 ch) | 68 | 1.8 V | |
| | μPD78058F | 48 K to 60 K | | | | | | | | 3 ch (UART: 1 ch) | 69 | 2.7 V | |
| | μPD78054 | 16 K to 60 K | | | | | | | | | | 2.0 V | |
| | μPD780034 | 8 K to 32 K | | | | | _ | 8 ch | | 3 ch (UART: 1 ch, time | 51 | 1.8 V | |
| | μPD780024 | | | | | | 8 ch | _ | | -division 3-wire: 1 ch) | | | |
| | μPD78014H | | | | | | | | | 2 ch | 53 | | |
| | μPD78018F | 8 K to 60 K | | | | | | | | | | | |
| | μPD78014 | 8 K to 32 K | | | | | | | | | | 2.7 V | |
| | μPD780001 | 8 K | | _ | _ | | | | | 1 ch | 39 |] | _ |
| | μPD78002 | 8 K to 16 K | | | 1 ch | | _ | | | | 53 | | V |
| | μPD78083 | | | | _ | | 8 ch | | | 1 ch (UART: 1 ch) | 33 | 1.8 V | _ |
| Inverter | μPD780988 | 32 K to 60 K | 3 ch | Note 1 | _ | 1 ch | _ | 8 ch | _ | 3 ch (UART: 2 ch) | 47 | 4.0 V | √ |
| control | μPD780964 | 8 K to 32 K | | Note 2 | | | | | | 2 ch (UART: 2 ch) | | 2.7 V | |
| | μPD780924 | | | | | | 8 ch | _ | | | | | |
| FIP | μPD780208 | 32 K to 60 K | 2 ch | 1 ch | 1 ch | 1 ch | 8 ch | _ | _ | 2 ch | 74 | 2.7 V | _ |
| drive | μPD780228 | 48 K to 60 K | 3 ch | _ | _ | | | | | 1 ch | 72 | 4.5 V | |
| | μPD78044H | 32 K to 48 K | 2 ch | 1 ch | 1 ch | | | | | | 68 | 2.7 V | |
| | μPD78044F | 16 K to 40 K | | | | | | | | 2 ch | | | |
| LCD drive | μPD780308 | 48 K to 60 K | 2 ch | 1 ch | 1 ch | 1 ch | 8 ch | _ | _ | 3 ch (time-division UART: 1 ch) | 57 | 2.0 V | _ |
| | μPD78064B | 32 K | | | | | | | | 2 ch (UART: 1 ch) | | | |
| | μPD78064 | 16 K to 32 K | | | | | | | | | | | |
| IEBus | μPD78098B | 40 K to 60 K | 2 ch | 1 ch | 1 ch | 1 ch | 8 ch | _ | 2 ch | 3 ch (UART: 1 ch) | 69 | 2.7 V | V |
| support | μPD78098 | 32 K to 60 K | | | | | | | | | | | |
| Meter control | μPD780973 | 24 K to 32 K | 3 ch | 1 ch | 1 ch | 1 ch | 5 ch | _ | _ | 2 ch (UART: 1 ch) | 56 | 4.5 V | _ |

Notes 1. 16-bit timer: 2 channels

10-bit timer: 1 channel2. 10-bit timer: 1 channel



1.7 Block Diagram



Remark The internal ROM and RAM capacities differ depending on the product.



1.8 Functional Outline

| | Part Number | μPD78011H | μPD78012H | μPD78013H | μPD78014H | μPD78P018F | | |
|------------------------|------------------------|---|---|---------------|-----------|------------------------------|--|--|
| Item | | | | | | | | |
| Internal ROM | | Mask ROM | | | | PROM | | |
| memory | | 8 Kbytes | 8 Kbytes 16 Kbytes 24 Kbytes 32 Kbytes 60 | | | | | |
| | High-speed RAM | 512 bytes | | 1024 bytes | | 1024 bytes ^{Note 1} | | |
| | Extended RAM | | | _ | | 1024 bytes ^{Note 2} | | |
| | Buffer RAM | 32 bytes | | | | | | |
| Memory spa | ace | 64 Kbytes | | | | | | |
| General-pur | pose register | 8 bits \times 8 \times 4 ba | anks | | | | | |
| Minimum Instruction | With main system clock | 0.4 μs/0.8 μs/1.0 | 6 μs/3.2 μs/6.4 μs | (at 10.0 MHz) | | | | |
| execution time | With subsystem clock | 122 μs (at 32.76 | 68 kHz) | | | | | |
| Instruction s | set | 16-bit operation Multiplication/division (8 bits × 8 bits, 16 bits ÷ 8 bits) Bit manipulation (set, reset, test, Boolean operation) BCD correction, etc. | | | | | | |
| I/O port | | Total : 53 lines CMOS input : 2 lines CMOS I/O : 47 lines (Port lines to which internal pull-up resistor can be connected via software: 47 lines) N-ch open drain I/O : 4 lines (15 V, pull-up resistor can be connected by mask option to mask ROM version only: 4 lines) | | | | | | |
| A/D convert | er | 8-bit resolution × 8 channels Low-voltage operation: AVDD = 1.8 to 5.5 V | | | | | | |
| Serial interfa | ace | • 3-wire serial I/O/SBI/2-wire serial I/O mode selectable : 1 channel • 3-wire serial I/O mode (with automatic transfer/reception function of up to 32 bytes) : 1 channel | | | | | | |
| Timer | | 16-bit timer/event counter : 1 channel 8-bit timer/event counter : 2 channels Watch timer : 1 channel Watchdog timer : 1 channel | | | | | | |
| Timer outpu | t | 3 lines (14-bit PWM output: 1 line) | | | | | | |
| Clock outpu | t | 39.1 kHz, 78.1 kHz, 156 kHz, 313 kHz, 625 kHz, 1.25 MHz (with main system clock: 10.0 MHz) 32.768 kHz (with subsystem clock: 32.768 kHz) | | | | | | |
| Buzzer outp | out | 2.4 kHz, 4.9 kHz, 9.8 kHz (with main system clock: 10.0 MHz) | | | | | | |

Notes 1. The capacities of the internal PROM and internal high-speed RAM can be changed by using memory size select register (IMS).

2. The capacity of the internal extended RAM can be changed by using internal extended RAM size select register (IXS).



| | Part Number | μPD78011H | μPD78012H | μPD78013H | μPD78014H | μPD78P018F | | |
|--------------|---------------------|---|-----------|-----------|-----------|------------|--|--|
| Item | | | | | | | | |
| Vectored | Maskable | Internal: 8, exter | rnal: 4 | | | | | |
| interrupt | Non-maskable | Internal: 1 | | | | | | |
| source | Software | 1 | | | | | | |
| Test input | | Internal: 1, external: 1 | | | | | | |
| Supply volta | age | V _{DD} = 1.8 to 5.5 V | | | | | | |
| Operating a | ambient temperature | $T_A = -40 \text{ to } +85 ^{\circ}\text{C}$ | | | | | | |
| Package | | 64-pin plastic shrink DIP (750 mils) | | | | | | |
| | | • 64-pin plastic QFP (14 × 14 mm) | | | | | | |
| | | • 64-pin plastic LQFP (12 × 12 mm) | | | | | | |
| | | • 64-pin ceramic shrink DIP (with window) (750 mils): μPD78P018F only | | | | | | |
| | | • 64-pin ceramic WQFN (14 $	imes$ 14 mm): μ PD78P018F only | | | | | | |

1.9 Differences between Standard and Special Versions

Table 1-1. Differences between Standard and Special Versions

| | Part Number | Standard (μPD78011H, 78012H, 78013H, | Special (μPD78011H(A), 78012H(A), |
|---------------|-------------|--|---|
| Item | | 78014H, 78P018F) | 78013H(A), 78014H(A), 78P018F(A)) |
| Quality grade | | Standard | Special |
| Package | | 64-pin plastic shrink DIP (750 mils) 64-pin plastic QFP (14 × 14 mm) 64-pin plastic LQFP (12 × 12 mm) 64-pin ceramic shrink DIP (with window) (750 mil: μPD78P018F only) 64-pin ceramic WQFN (14 × 14 mm: μPD78P018F only) | 64-pin plastic shrink DIP (750 mils) 64-pin plastic QFP (14 × 14 mm) 64-pin plastic LQFP (12 × 12 mm: μPD78011H(A), 78012H(A), 78013H(A), 78014H(A) only) |

1.10 Mask Option

The mask ROM versions (μ PD78011H, 78012H, 78013H, 78014H) have a mask option. By specifying the mask option when placing your order, the pull-up resistors shown in Table 1-2 can be connected. By using the mask option when a pull-up resistor is necessary, the number of components and the mounting area can be reduced.

Table 1-2 shows the mask option for the μ PD78014H Subseries.

Table 1-2. Mask Option for Mask ROM Version

| Pin Name | Mask Option |
|------------|--|
| P60 to P63 | Pull-up resistors can be connected in 1-bit units. |



1.11 Differences between μ PD78018F Subseries and μ PD78014H Subseries

The μ PD78014H Subseries is the low EMI version of the μ PD78018F Subseries. The differences between the two subseries are shown in Table 1-3. The features not shown in the table are identical between the two subseries.

Table 1-3. Differences between μ PD78018F Subseries and μ PD78014H Subseries

| Part Number | μPD78018F Subseries | μPD78014H Subseries | |
|-----------------------|---------------------|---------------------|--|
| Item | | | |
| EMI noise prevention | Not provided | Provided | |
| Internal extended RAM | 1024 bytes | Not provided | |
| ROM correction | Provided | Not provided | |

1.12 Differences between μ PD78014H Subseries and μ PD78P018F

| Part Number | | | μPD78014F | μPD78P018F | | | | |
|--------------------------|---------------------|--|------------------|------------|-----------|-----------------------------|--|--|
| Item | | μPD78011H | μPD78012H | μPD78013H | μPD78014H | | | |
| EMI noise | prevention | Provided | | | | Not provided | | |
| Internal | ROM | Mask ROM | | | | One-time PROM/EPROM | | |
| memory | | 8 Kbytes | 16 Kbytes | 24 Kbytes | 32 Kbytes | 60 Kbytes ^{Note 1} | | |
| | Extended RAM | Not provided | 1024 bytesNote 2 | | | | | |
| | Buffer RAM | 32 Kbytes | | | | | | |
| Internally c | onnected pin | Provided | Not provided | | | | | |
| V _{PP} pin | V _{PP} pin | | Not provided | | | | | |
| ROM correction | | Not provided | Provided | | | | | |
| Electrical specification | | Refer to the Data Sheet of the respective part number. | | | | | | |

Notes 1. The capacity can be changed with the memory size select register (IMS).

2. The capacity can be changed with the internal extended RAM size select register (IXS).



CHAPTER 2 PIN FUNCTIONS

2.1 List of Pin Functions

(1) Port pins (1/2)

| Pin Name | I/O | | Function | After Reset | Alternate Function |
|-----------------------|-------|---|--|--------------|--------------------|
| P00 | Input | Port 0. | Input only | Input | INTP0/TI0 |
| P01 | I/O | 5-bit I/O port. | Can be specified for input/output bitwise. | Input | INTP1 |
| P02 | | | When used as input port, internal pull-up | | INTP2 |
| P03 | | | resistor can be connected by software. | | INTP3 |
| P04 ^{Note 1} | Input | | Input only | Input | XT1 |
| P10 to P17 | I/O | Port 1. 8-bit I/O port. Can be specified for in When used as input posoftware. Note 2 | Input | ANIO to ANI7 | |
| P20 | I/O | Port 2. | | Input | SI1 |
| P21 | | 8-bit I/O port. | anut/outnut hituigo | | SO1 |
| P22 | | 1 | put/output bitwise. ort, internal pull-up resistor can be connected by | | SCK1 |
| P23 | | software. | | | STB |
| P24 | | | | | BUSY |
| P25 | | | | | SI0/SB0 |
| P26 | | | | | SO0/SB1 |
| P27 | | | | | SCK0 |

Notes 1. To use the P04/XT1 pin as an input port line, set the bit 6 (FRC) of the processor clock control register (PCC) to 1 (do not use the internal feedback resistor of the subsystem clock oscillation circuit).

2. When using the P10/ANI0 through P17/ANI7 pins as the analog input lines of the A/D converter, set Port 1 to the input mode. The internal pull-up resistors are automatically disconnected.



(1) Port pins (2/2)

| Pin Name | I/O | | After Reset | Alternate Function | |
|------------|-----|--|---|--------------------|------|
| P30 | I/O | Port 3. | | Input | TO0 |
| P31 | | 8-bit I/O port. Can be specified for input/o | uutout hiturioo | | TO1 |
| P32 | | | nation blanks. Iternal pull-up resistor can be connected | | TO2 |
| P33 | | by software. | | | TI1 |
| P34 | | | | | TI2 |
| P35 | | | | | PCL |
| P36 | | | | | BUZ |
| P37 | | | | | _ |
| P40 to P47 | I/O | Port 4. 8-bit I/O port. Can be specified for input/o When used as input port, in software. Test input flag (KRIF) is set | Input | AD0 to AD7 | |
| P50 to P57 | I/O | Port 5. 8-bit I/O port. Can directly drive LED. Can be specified for input/o When used as input port, in software. | Input | A8 to A15 | |
| P60 | I/O | Port 6. | N-ch open-drain I/O port. | Input | _ |
| P61 | | 8-bit I/O port. | Connection of internal pull-up resistor can | | |
| P62 | | Can be specified for input/ output bitwise. | be specified by mask option. Can directly drive LED. | | |
| P63 | | | | | |
| P64 | | | When used as input port, internal pull-up | | RD |
| P65 | | | resistor can be connected by software. | | WR |
| P66 | | | | | WAIT |
| P67 | | | | | ASTB |

Caution For the port pins having alternate functions, the following operations are prohibited. If these prohibitions are not observed, the total error-free operation during A/D conversion cannot be guaranteed.

- <1> Changing the value of the output latch of the given port when it is used as a port
- <2> Changing the output level of the pin used as an output even if it is not used as a port



(2) Pins other than port pins (1/2)

| Pin Name | I/O | Function | After Reset | Alternate Function |
|------------|--------|---|-------------|--------------------|
| INTP0 | Input | External interrupt request input for which valid edge can be specified | Input | P00/TI0 |
| INTP1 | | (rising edge, falling edge, and both rising and falling edges) | | P01 |
| INTP2 | | | | P02 |
| INTP3 | | Falling edge detection external interrupt request input | | P03 |
| SI0 | Input | Serial data input of serial interface | Input | P25/SB0 |
| SI1 | | | | P20 |
| SO0 | Output | Serial data output of serial interface | Input | P26/SB1 |
| SO1 | | | | P21 |
| SB0 | I/O | Serial data I/O of serial interface | Input | P25/SI0 |
| SB1 | | | | P26/SO0 |
| SCK0 | I/O | Serial clock I/O of serial interface | Input | P27 |
| SCK1 | | | | P22 |
| STB | Output | Strobe output for serial interface automatic transmission/reception | Input | P23 |
| BUSY | Input | Busy input for serial interface automatic transmission/reception | Input | P24 |
| TI0 | Input | External count clock input to 16-bit timer (TM0) | Input | P00/INTP0 |
| TI1 | | External count clock input to 8-bit timer (TM1) | | P33 |
| TI2 | | External count clock input to 8-bit timer (TM2) | | P34 |
| TO0 | Output | 16-bit timer (TM0) output (shared by 14-bit PWM output) | Input | P30 |
| TO1 | | 8-bit timer (TM1) output | | P31 |
| TO2 | | 8-bit timer (TM2) output | | P32 |
| PCL | Output | Clock output (for trimming of main system clock, subsystem clock) | Input | P35 |
| BUZ | Output | Buzzer output | Input | P36 |
| AD0 to AD7 | I/O | Lower address/data bus when memory is externally extended | Input | P40 to P47 |
| A8 to A15 | Output | Higher address bus when memory is externally extended | Input | P50 to P57 |
| RD | Output | Strobe signal output for external memory read | Input | P64 |
| WR | | Strobe signal output for external memory write | 1 | P65 |
| WAIT | Input | Wait insertion when external memory is accessed | Input | P66 |
| ASTB | Output | Strobe output that externally latches address information output to ports 4 and 5 to access external memory | Input | P67 |



(2) Pins other than port pins (2/2)

| Pin Name | I/O | Function | After Reset | Alternate Function |
|------------------|-------|---|-------------|--------------------|
| ANI0 to ANI7 | Input | Analog input to A/D converter | Input | P10 to P17 |
| AVREF | Input | Reference voltage input to A/D converter | _ | _ |
| AV _{DD} | | Analog power to A/D converter (alternative to port power supply) | _ | _ |
| AVss | _ | Ground of A/D converter (alternative to ground potential of port) | _ | _ |
| RESET | Input | System reset input | _ | _ |
| X1 | Input | Connect crystal resonator for main system clock oscillation | _ | _ |
| X2 | | | _ | _ |
| XT1 | Input | Connect crystal resonator for subsystem clock oscillation | Input | P04 |
| XT2 | _ | | _ | _ |
| V _{DD} | _ | Positive power supply (except ports) | _ | _ |
| Vss | _ | Ground (except ports) | _ | _ |
| IC | _ | Internally connected. Directly connect to Vss | _ | _ |

- Cautions 1. The AV_{DD} pin serves as a power supply for both A/D converter and port circuitry. Connect this pin to a power supply unit different from but providing the same potential as the power supply to be connected to the V_{DD} pin, especially if the device is to be used in an application field where the EMI noise level is critical.
 - 2. The AVss pin provides ground potential for both A/D converter and port circuitry. Connect this pin to a ground line different from but having the same potential as the ground line to be connected to the Vss pin, especially if the device is to be used in an application field where the EMI noise level is critical.



2.2 Description of Pin Functions

2.2.1 P00 to P04 (Port0)

These pins constitute a 5-bit I/O port, port 0. In addition, these pins are also used to input external interrupt request signals, an external count clock to timer, a capture trigger signal, and to connect a crystal resonator for subsystem clock oscillation.

Port 0 can be specified in the following operation modes in 1-bit units.

(1) Port mode

In the port mode, P00 and P04 function as input port lines, and P01 through P03 function as I/O port lines. P01 through P03 can be set in the input or output port mode in 1-bit units by using port mode register 0 (PM0). When these pins are used as an input port, an internal pull-up resistor can be used if so specified by the pull-up resistor option register (PUO).

(2) Control mode

In this mode, P00 through P04 are used to input external interrupt requests, an external count clock to timer, and to connect a crystal resonator for subsystem clock oscillation.

(a) INTP0 to INTP3

INTP0 through INTP2 are external interrupt request input pins for which valid edge can be specified (rising edge, falling edge, and both rising and falling edges). INTP0 also functions as the capture trigger input pin of the 16-bit timer/event counter when a valid edge is input. INTP3 is a falling edge-triggered external interrupt input pin.

(b) TI0

External count clock input pin of the 16-bit timer/event counter

(c) XT1

Subsystem clock oscillation crystal connecting pin

2.2.2 P10 to P17 (Port1)

These pins form an 8-bit I/O port, port1. These pins also serve as the analog input pins of the A/D converter. They can be set in the following operation modes in 1-bit units.

(1) Port mode

In this mode, P10 through P17 constitute an 8-bit I/O port which can be set in the input or output mode in 1-bit units by using the port mode register 1 (PM1). When used as an input port, an internal pull-up resistor can be used if so specified by the pull-up resistor option register (PUO).

(2) Control mode

In this mode, P10 through P17 function as the analog input pins (ANI0 to ANI7) of the A/D converter. When these pins are specified to serve as analog input pins, the internal pull-up resistor is automatically disconnected.



2.2.3 P20 to P27 (Port2)

These pins constitute an 8-bit I/O port, port 2. In addition, these pins are also used to input/output the data of the serial interface, input/output a clock signal, input a busy signal used for automatic transfer/reception, and output a strobe signal.

Port 2 can be specified in the following operation modes in 1-bit units.

(1) Port mode

In the port mode, P20 and P27 function as an 8-bit I/O port. Port 2 can be set in the input or output mode in 1-bit units by using the port mode register 2 (PM2). When the port is used as an input port, an internal pull-up resistor can be used if so specified by the pull-up resistor option register (PUO).

(2) Control mode

In this mode, P20 through P27 input/output the data of the serial interface, input/output a clock, input a busy signal for automatic transfer/reception, and output a strobe signal.

(a) SI0, SI1, SO0, SO1

These are the serial data I/O pins of the serial interface.

(b) SCK0, SCK1

These are serial clock I/O pins of the serial interface.

(c) SB0, SB1

These are I/O pins of the NEC standard serial bus interface.

(d) BUSY

This pin inputs the busy signal for the automatic transmission/receive function of the serial interface.

(e) STB

This pin outputs a strobe signal for the automatic transmission/receive function of the serial interface.

Caution When using P20 through P27 as serial interface pins, the input/output mode and output latch must be set according to the functions to be used. For the details of the setting, refer to Figure 13-3. Format of Serial Operation Mode Register 0 and Figure 14-3. Format of Serial Operation Mode Register 1.



2.2.4 P30 to P37 (Port3)

These pins constitute an 8-bit I/O port, port 3. In addition, they also functions as timer I/O, clock output, and buzzer output pins.

Port 3 can be set in the following operation modes in 1-bit units.

(1) Port mode

In this mode, port 3 functions as an 8-bit I/O port which can be set in the input or output mode in 1-bit units by using the port mode register 3 (PM3). When used as an input port, an internal pull-up resistor can be used if so specified by the pull-up resistor option register (PUO).

(2) Control mode

In this mode, the pins of port 3 can be used as timer I/O, clock output, and buzzer output pins.

(a) TI1, TI2

These pins input an external count clock to the 8-bit timer/event counter.

(b) TO0 to TO2

Timer output pins.

(c) PCL

Clock output pin.

(d) BUZ

Buzzer output pin.

2.2.5 P40 to P47 (Port4)

These pins form an 8-bit I/O port, port 4. In addition, they also form an address/data bus.

When the falling edge of these pins is detected, the test input flag (KRIF) can be set to 1.

This port can be set in the following operation modes in 8-bit units.

(1) Port mode

In this mode, P40 through P47 function as an 8-bit I/O port which can be set in the input or output mode in 8-bit units by using the memory extension mode register (MM). When used as an input port, an internal pull-up resistor can be used if so specified by the pull-up resistor option register (PUO).

(2) Control mode

In this mode, P40 through P47 function as the lower address/data bus pins (AD0 to AD7) in the external memory extension mode. The pins used as address/data bus pins are automatically disconnected from the internal pull-up resistor.



2.2.6 P50 to P57 (Port5)

These pins form an 8-bit I/O port, port 5, which also serves as an address bus.

These pins can directly drive LEDs.

Port 5 can be set in the following operation modes in 1-bit units.

(1) Port mode

In this mode, P50 through P57 constitute an 8-bit I/O port which can be set in the input or output mode in 1-bit units by using the port mode register 5 (PM5). When used as an input port, an internal pull-up resistor can be used if so specified by the pull-up resistor option register (PUO).

(2) Control mode

In this mode, P50 through P57 function as the higher address bus pins (A8 to A15) in the external memory extension mode. The pins used as address bus pins are automatically disconnected from the internal pull-up resistor.

2.2.7 P60 to P67 (Port6)

These pins constitute an 8-bit I/O port, port 6, which can be also used to output control signals in the external memory extension mode.

P60 through P63 can directly drive LEDs.

Port 6 can be set in the following operation modes in 1-bit units.

(1) Port mode

In this mode, P60 through P67 constitute an 8-bit I/O port, which can be set in the input or output mode in 1-bit units by using the port mode register 6 (PM6).

P60 through P63 are N-ch open drain pins. These pins can be equipped with internal pull-up resistors by mask option.

When using P64 through P67 as input port pins, an internal pull-up resistor can be used if so specified by the pull-up resistor option register (PUO).

(2) Control mode

In this mode, P60 through P67 functions as control signal output pins (\overline{RD} , \overline{WR} , WAIT, and ASTB) in the external memory extension mode. The pins used as control signal output pins are automatically disconnected from the internal pull-up resistor.

Caution If the external wait state is not used in the external memory extension mode, P66 can be used as an I/O port pin.

2.2.8 **AV**REF

This pin inputs a reference voltage to the A/D converter.

Connect this pin to Vss when the A/D converter is not used.

2.2.9 AVDD

This is the analog power supply for the A/D converter and the power supply for port circuitries.

Keep this pin at the same voltage as the VDD pin even when the A/D converter is not used.

2.2.10 AVss

This is the ground pin for the A/D converter and the power supply for port circuitries.

Keep this pin at the same voltage as the Vss pin even when the A/D converter is not used.



2.2.11 **RESET**

This pin inputs an active-low system reset signal.

2.2.12 X1 and X2

These pins are used to connect a crystal resonator for main system clock oscillation.

To supply an external clock, input the clock to X1 and input the inverted signal to X2.

2.2.13 XT1 and XT2

These pins are used to connect a crystal resonator for subsystem clock oscillation.

To supply an external clock, input the clock to XT1 and input the inverted signal to XT2.

2.2.14 VDD

Positive power supply pin (except port)

2.2.15 Vss


Ground pin (except port)

2.2.16 IC

The IC (Internally Connected) pin is used to set the μ PD78011H, 78012H, 78013H, and 78014H in the test mode before shipment. In the normal operation mode, directly connect this pin to the Vss pin with as short a wiring length as possible.

If the wiring length between the IC pin and Vss pin is too long, or if a potential difference is generated between the IC pin and Vss pin because an external noise is superimposed on the IC pin, user's program may not run correctly.

• Directly connect the IC pin to the Vss pin.





2.3 I/O Circuits of Pins and Handling of Unused Pins

Table 2-1 shows the I/O circuit type of each pin and how to handle unused pins. For the configuration of each type of I/O circuit, refer to **Figure 2-1**.

Table 2-1. I/O Circuit Type of Each Pin

| Pin Name | I/O Circuit Type | I/O | Recommended Connection when Unused |
|----------------------|------------------|-------|--|
| P00/INTP0/TI0 | 2 | Input | Connect to Vss. |
| P01/INTP1 | 8-D | I/O | Independently connect to Vss via a resistor. |
| P02/INTP2 | | | |
| P03/INTP3 | | | |
| P04/XT1 | 16 | Input | Connect to V _{DD} . |
| P10/ANI0 to P17/ANI7 | 11-C | I/O | Independently connect to VDD or Vss via a |
| P20/SI1 | 8-D | | resistor. |
| P21/SO1 | 5-J | | |
| P22/SCK1 | 8-D | | |
| P23/STB | 5-J | | |
| P24/BUSY | 8-D | | |
| P25/SI0/SB0 | 10-C | | |
| P26/SO0/SB1 | | | |
| P27/SCK0 | | | |
| P30/TO0 | 5-J | | |
| P31/TO1 | | | |
| P32/TO2 | | | |
| P33/TI1 | 8-D | | |
| P34/TI2 | | | |
| P35/PCL | 5-J | | |
| P36/BUZ | | | |
| P37 | | | |
| P40/AD0 to P47/AD7 | 5-O | I/O | Independently connect to VDD via a resistor. |
| P50/A8 to P57/A15 | 5-J | I/O | Independently connect to VDD or Vss via a resistor. |
| P60 to P63 | 13-I | I/O | Independently connect to VDD via a resistor. |
| P64/RD | 15-J | | Independently connect to VDD or Vss via a |
| P65/WR | | | resistor. |
| P66/WAIT | | | |
| P67/ASTB | | | |
| RESET | 2 | Input | _ |
| XT2 | 16 | _ | Leave open. |
| AVREF | _ | | Connect to Vss. |
| AVDD | | | Connect to a power supply different from but providing the same potential as V _{DD} . |
| AVss | | | Connect to a ground line different from but having the same potential as Vss. |
| IC | | | Directly connect to Vss. |



Figure 2-1. I/O Circuits of Pins (1/2)







Figure 2-1. I/O Circuits of Pins (2/2)





CHAPTER 3 CPU ARCHITECTURE

3.1 Memory Space

Each model in the μ PD78014H Subseries can access a memory space of 64 Kbytes. Figures 3-1 through 3-4 show memory maps of the respective models.




Figure 3-1. Memory Map (μ PD78011H)



Figure 3-2. Memory Map (μPD78012H)






Figure 3-3. Memory Map (μ PD78013H)







Figure 3-4. Memory Map (μ PD78014H)





3.1.1 Internal program memory space

The internal program memory space stores programs and table data. This space is usually addressed by the program counter (PC).

Each model in the μ PD78014H Subseries is provided with the following internal ROM:

Table 3-1. Internal ROM Capacity

| Part Number | Internal ROM | | | | |
|-------------|--------------|---------------------------------|--|--|--|
| | Structure | Capacity | | | |
| μPD78011H | Mask ROM | 8192 × 8 bits (0000H to 1FFFH) | | | |
| μPD78012H | | 16384 × 8 bits (0000H to 3FFFH) | | | |
| μPD78013H | | 24576 × 8 bits (0000H to 5FFFH) | | | |
| μPD78014H | | 32768 × 8 bits (0000H to 7FFFH) | | | |

The following areas are allocated to the internal program memory space:

(1) Vector table area

A 64-byte area of addresses 0000H to 003FH is reserved as a vector table area. This area stores program start addresses to which execution branches when the RESET signal is input or when an interrupt request is generated. Of a 16-bit program start address, the lower 8 bits are stored in an even address, and the higher 8 bits are stored in an odd address.

Table 3-2. Vector Table

| Vector Table Address | Interrupt Source | Vector Table Address | Interrupt Source | |
|----------------------|------------------|----------------------|------------------|--|
| 0000H | RESET input | 0010H | INTCSI1 | |
| 0004H | INTWDT | 0012H | INTTM3 | |
| 0006H | INTP0 | 0014H | INTTM0 | |
| 0008H | INTP1 | 0016H | INTTM1 | |
| 000AH | INTP2 | 0018H | INTTM2 | |
| 000CH | INTP3 | 001AH | INTAD | |
| 000EH | INTCSI0 | 003EH | BRK instruction | |

(2) CALLT instruction table area

In a 64-byte area of addresses 0040H to 007FH, the subroutine entry address of a 1-byte call instruction (CALLT) can be stored.

(3) CALLF instruction entry area

From an area of addresses 0800H to 0FFFH, a subroutine can be directly called by using a 2-byte call instruction (CALLF).



3.1.2 Internal data memory space

The μ PD78014H Subseries has the following RAMs:

(1) Internal high-speed RAM

The μ PD78014H Subseries is provided with the following internal high-speed RAM.

Table 3-3. Internal High-Speed RAM Capacity

| Part Number | Internal High-Speed RAM |
|-------------|--------------------------------|
| μPD78011H | 512 × 8 bits (FD00H to FEFFH) |
| μPD78012H | |
| μPD78013H | 1024 × 8 bits (FB00H to FEFFH) |
| μPD78014H | |

A 32-byte area of addresses FEE0H to FEFFH is assigned four banks of general registers. Each bank consists of eight 8-bit registers.

The internal high-speed RAM can also be used as a stack memory area.

(2) Internal buffer RAM

To a 32-byte area of addresses FAC0H to FADFH, an internal buffer RAM is allocated. The internal buffer RAM is used to save the transmit/receive data of serial interface channel 1 (3-wire serial I/O mode with automatic transfer function). If not used in the 3-wire serial I/O mode with automatic transfer function, the internal buffer RAM can also be used as an ordinary RAM.

3.1.3 Special function register (SFR) area

Special function registers (SFRs) of on-chip peripheral hardware are allocated to an area of FF00H to FFFFH (refer to **Table 3-5**).

Caution Do not access an address to which no SFR is allocated.

3.1.4 External memory space

This is an external memory space that can be accessed by using the memory extension mode register (MM) setting. This space can store programs and table data, and can be assigned peripheral devices.



3.2 Processor Registers

The μ PD78014H Subseries is provided with the following processor registers:

3.2.1 Control registers

Each of these registers has a dedicated function such as to control the program sequence, status, and stack memory. The control registers include the program counter (PC), program status word (PSW), and stack pointer (SP).


(1) Program counter (PC)

The program counter is a 16-bit register that holds an address of the program to be executed next.

The contents of this register are automatically incremented according to the number of bytes of an instruction to be fetched when a normal operation is performed. When a branch instruction is executed, immediate data or the contents of a register is set to the program counter.

When the RESET signal is input, the value of the reset vector table at addresses 0000H and 0001H is set to the program counter.

Figure 3-5. Program Counter Configuration




(2) Program status word (PSW)

The program status word is an 8-bit register consisting of flags that are set or reset as a result of instruction execution.

The contents of the program status word are automatically pushed to the stack when an interrupt request is generated or when the PUSH PSW instruction is executed, and are automatically popped from the stack when the RETB, RETI, or POP PSW instruction is executed.

The contents of the program status word are set to 02H when the RESET signal is input.

Figure 3-6. Program Status Word Configuration



(a) Interrupt enable flag (IE)

This flag controls acknowledgement of an interrupt request by the CPU.

When this flag is reset to 0, the device enters DI (disable interrupt) status and does not acknowledge any interrupt requests other than non-maskable ones.

When this flag is set to 1, the device enters EI (enable interrupt) status and acknowledges interrupts if there are. Acknowledgement of interrupt requests is controlled by the in-service priority flag (ISP), interrupt mask flag corresponding to each interrupt source, and priority flag.

The IE flag is reset to 0 when the DI instruction is executed or when an interrupt request is acknowledged, and is set to 1 when the EI instruction is executed.

(b) Zero flag (Z)

This flag is set to 1 when the result of an operation performed is zero; otherwise, it is reset to 0.



(c) Register bank select flags (RBS0 and RBS1)

These 2-bit flags select one of the four register banks.

Information of 2 bits that indicate the register bank selected by execution of the "SEL RBn" instruction is stored in these flags.

(d) Auxiliary carry flag (AC)

This flag is set to 1 when a carry occurs from bit 3 or a borrow to bit 3 occurs as a result of an operation performed; otherwise, it is reset to 0.

(e) In-service priority flag (ISP)

This flag controls the priority of maskable vectored interrupts that can be acknowledged.

When this flag is 0, acknowledgement of the vectored interrupt requests for which the lower priority is specified by the priority specification flag register (PR0L, PR0H) is disabled (refer to **15.3 (3) Priority specification flag register**).

Whether an interrupt request is actually acknowledged or not depends on the interrupt enable flag (IE) content.


(f) Carry flag (CY)

This flag records an overflow or underflow that occurs as the result of executing an add or subtract instruction. It also records the value shifted out when a rotate instruction is executed. In addition, it also functions as a bit accumulator when a bit operation instruction is executed.

(3) Stack pointer (SP)

This is a 16-bit register that holds the first address of the stack area in the memory. As the stack area, only the internal high-speed RAM area can be specified (FD00H to FEFFH for μ PD78011H and 78012H while FB00H to FEFFH for μ PD78013H and 78014H).

Figure 3-7. Stack Pointer Configuration



The contents of the stack pointer are decremented when data is written (saved) to the stack memory, and incremented when data are read (restored) from the stack memory.

The data saved/restored as a result of each stack operation are as shown in Figures 3-8 and 3-9.

Caution The contents of the SP become undefined when the RESET signal is input. Be sure to initialize the SP before executing an instruction.



Figure 3-8. Data Saved to Stack Memory





Figure 3-9. Data Restored from Stack Memory





3.2.2 General-purpose registers

General-purpose registers are mapped to the specific addresses of the data memory (FEE0H to FEFFH). Four banks of general-purpose registers, each consisting of eight 8-bit registers (X, A, C, B, E, D, L, and H) are available.

Each register can be used as an 8-bit register. Moreover, two 8-bit registers can be used as a register pair, which are 16-bit registers (AX, BC, DE, and HL).

Each register can be described not only in function name (X, A, C, B, E, D, L, H, AX, BC, DE, or HL) but also in absolute name (R0 to R7, RP0 to RP3).

The register bank used for instruction execution is set by the CPU control instruction (SEL RBn). Because four register banks are provided, an efficient program can be developed by using one register bank for ordinary processing and another bank for interrupt request.


Table 3-4. Absolute Addresses of General-Purpose Registers

| | Register | | Absolute | | Reg | Absolute | | |
|-----------|------------------|------------------|----------|-----------|------------------|------------------|---------|--|
| Bank Name | Function Name | Absolute Name | Address | Bank Name | Function Name | Absolute Name | Address | |
| | Н | R7 | FEFFH | - | Н | R7 | FEEFH | |
| | L | R6 | FEFEH | | L | R6 | FEEEH | |
| | D | R5 | FEFDH | | D | R5 | FEEDH | |
| BANK0 | E | R4 | FEFCH | BANK2 | E | R4 | FEECH | |
| DANKO | В | R3 | FEFBH | DAINAZ | В | R3 | FEEBH | |
| | С | R2 | FEFAH | | С | R2 | FEEAH | |
| | А | R1 | FEF9H | | А | R1 | FEE9H | |
| | Х | R0 | FEF8H | | Х | R0 | FEE8H | |
| | Н | R7 | FEF7H | | Н | R7 | FEE7H | |
| | L | R6 | FEF6H | | L | R6 | FEE6H | |
| | D | R5 | FEF5H | | D | R5 | FEE5H | |
| BANK1 | E | R4 | FEF4H | BANK3 | E | R4 | FEE4H | |
| 2 | В | R3 | FEF3H | | В | R3 | FEE3H | |
| | С | R2 | FEF2H | | С | R2 | FEE2H | |
| | А | R1 | FEF1H | | А | R1 | FEE1H | |
| | Х | R0 | FEF0H | | Х | R0 | FEE0H | |




Figure 3-10. General-Purpose Register Configuration

(a) Absolute name



(b) Function name





3.2.3 Special function registers (SFRs)

Unlike the general-purpose registers, special function registers have their own functions and are allocated to an area of addresses FF00H to FFFFH.

The special function registers can also be manipulated in the same manner as the general-purpose registers by using operation, transfer, and bit manipulation instructions. The bit units in which one register is to be manipulated (1, 8, or 16 bits) differ from that of another register.

The bit unit for manipulation is specified as follows:

• 1-bit manipulation

A symbol reserved by the assembler is described as the operand (sfr.bit) of a 1-bit manipulation instruction. An address can also be specified.

• 8-bit manipulation

A symbol reserved by the assembler is described as the operand (sfr) of an 8-bit manipulation instruction. An address can also be specified.

• 16-bit manipulation

A symbol reserved by the assembler is described as the operand (sfrp) of a 16-bit manipulation instruction. To specify address, describe an even address.

Table 3-5 lists the special function register. The meanings of the symbols in this table are as follows:

• 1-bit manipulation

Symbol

These symbols indicate the addresses of the special function registers.

They are reserved words for the RA78K/0 and defined by header file sfrbit.h for the CC78K/0. These symbols can be described as the operands of instructions when the RA78K/0, ID78K0, ID78K0-NS, or SM78K0 is used.

• R/W

Indicates whether the special function register in question can be read or written.

R/W: Read/write
R: Read only
W: Write only

· Bit units for manipulation

Circles in this column indicate the bit units (1, 8, 16) in which the special function register in question can be manipulated. Dashes indicate impossible manipulation bit units.

After reset

Indicates the status of the special function register when the RESET signal is input.



Table 3-5. Special Function Register List (1/2)

| Address | Special Function Register (SFR) Name | Symbol | | D/M | Access Unit | | | After Reset | | |
|--|--------------------------------------|--------|-----|-----|-------------|--------|---------|-------------|---|-----|
| Address Special Function Register (SFR) Name | | Symbol | | R/W | 1 bit | 8 bits | 16 bits | Allei Resel | | |
| FF00H | Port 0 | P0 | | P0 | | R/W | 0 | 0 | - | 00H |
| FF01H | Port 1 | P1 | | | 0 | 0 | _ | - | | |
| FF02H | Port 2 | F | P2 | | 0 | 0 | - | - | | |
| FF03H | Port 3 | F | 23 | | 0 | 0 | _ | - | | |
| FF04H | Port 4 | F | P4 | | 0 | 0 | _ | Undefined | | |
| FF05H | Port 5 | F | P5 | | 0 | 0 | _ | - | | |
| FF06H | Port 6 | F | P6 | | 0 | 0 | _ | - | | |
| FF10H FF11H | 16-bit compare register | CF | R00 | | _ | - | 0 | | | |
| FF12H FF13H | 16-bit capture register | CF | R01 | R | - | | 0 | | | |
| FF14H FF15H | 16-bit timer register | ТІ | M0 | | - | - | 0 | 0000H | | |
| FF16H | 8-bit compare register | CR10 | | R/W | _ | 0 | _ | Undefined | | |
| FF17H | 8-bit compare register | CR20 | | | _ | 0 | _ | | | |
| FF18H | 8-bit timer register 1 | TMS | TM1 | R | _ | 0 | 0 | 00H | | |
| FF19H | 8-bit timer register 2 | | TM2 | | _ | 0 | | | | |
| FF1AH | Serial I/O shift register 0 | SI | O0 | R/W | _ | 0 | _ | Undefined | | |
| FF1BH | Serial I/O shift register 1 | SI | O1 | | _ | 0 | _ | | | |
| FF1FH | A/D conversion result register | AD | CR | R | _ | 0 | _ | | | |
| FF20H | Port mode register 0 | Pl | M0 | R/W | 0 | 0 | _ | 1FH | | |
| FF21H | Port mode register 1 | PI | M1 | | 0 | 0 | _ | FFH | | |
| FF22H | Port mode register 2 | PI | M2 | | 0 | 0 | _ | | | |
| FF23H | Port mode register 3 | PI | М3 | | 0 | 0 | _ | | | |
| FF25H | Port mode register 5 | PI | M5 | | 0 | 0 | _ | | | |
| FF26H | Port mode register 6 | Pl | M6 | | 0 | 0 | _ | | | |
| FF40H | Timer clock select register 0 | TCL0 | | | 0 | 0 | _ | 00H | | |
| FF41H | Timer clock select register 1 | TCL1 | | | _ | 0 | _ | | | |
| FF42H | Timer clock select register 2 | TCL2 | | | _ | 0 | - | | | |
| FF43H | Timer clock select register 3 | TCL3 | | | _ | 0 | _ | 88H | | |
| FF47H | Sampling clock select register | SCS | | | _ | 0 | - | 00H | | |
| FF48H | 16-bit timer mode control register | TMC0 | | | 0 | 0 | - | | | |
| FF49H | 8-bit timer mode control register | TMC1 | | | 0 | 0 | - | 1 | | |
| FF4AH | Watch timer mode control register | TN | 1C2 | | 0 | 0 | - | 1 | | |
| FF4EH | 16-bit timer output control register | TC | C0 | | 0 | 0 | _ | | | |



Table 3-5. Special Function Register List (2/2)

| Address | Special Function Register (SFR) Name | Symbol | | D/M | Access Unit | | | After Reset |
|--|--|--------|-------|-----|-------------|--------|---------|-------------|
| Address Special Function Register (SFR) Name | | Symbol | | R/W | 1 bit | 8 bits | 16 bits | Ailei Resei |
| FF4FH | 8-bit timer output control register | TOC1 | | R/W | 0 | 0 | - | 00H |
| FF60H | Serial operation mode register 0 | С | CSIM0 | | 0 | 0 | - | |
| FF61H | Serial bus interface control register | S | SBIC | | 0 | 0 | _ | |
| FF62H | Slave address register | 5 | SVA | | _ | 0 | _ | Undefined |
| FF63H | Interrupt timing specification register | 5 | SINT | - | 0 | 0 | _ | 00H |
| FF68H | Serial operation mode register 1 | С | SIM1 | - | 0 | 0 | _ | |
| FF69H | Automatic data transmission/reception control register | А | DTC | | 0 | 0 | - | |
| FF6AH | Automatic data transmission/reception address pointer | А | .DTP | | - | 0 | - | |
| FF6BH | Automatic transmission/reception interval specification register | A | ADTI | | 0 | 0 | - | |
| FF80H | A/D converter mode register | ADM | | | 0 | 0 | _ | 01H |
| FF84H | A/D converter input select register | Α | DIS | | _ | 0 | _ | 00H |
| FFD0H to FFDFH | External access area ^{Note 1} | | | | 0 | 0 | - | Undefined |
| FFE0H | Interrupt request flag register 0L | IF0 | IF0L | - | 0 | 0 | 0 | 00H |
| FFE1H | Interrupt request flag register 0H | | IF0H | - | 0 | 0 | - | |
| FFE4H | Interrupt mask flag register 0L | MK0 | MK0L | - | 0 | 0 | 0 | FFH |
| FFE5H | Interrupt mask flag register 0H | | МКОН | - | 0 | 0 | | |
| FFE8H | Priority specification flag register 0L | PR0 | PR0L | | 0 | 0 | 0 | |
| FFE9H | Priority specification flag register 0H | PR0H | | - | 0 | 0 | | |
| FFECH | External interrupt mode register | INTM0 | | | _ | 0 | _ | 00H |
| FFF0H | Memory size select register | IMS | | W | _ | 0 | - | Note 2 |
| FFF6H | Key return mode register | KRM | | R/W | 0 | 0 | _ | 02H |
| FFF7H | Pull-up resistor option register | PUO | | • | 0 | 0 | _ | 00H |
| FFF8H | Memory extension mode register | MM | | | 0 | 0 | - | 10H |
| FFF9H | Watchdog timer mode register | WDTM | | | 0 | 0 | - | 00H |
| FFFAH | Oscillation stabilization time select register | OSTS | | | - | 0 | - | 04H |
| FFFBH | Processor clock control register | F | CC | 1 | 0 | 0 | - | |

Notes 1. The external access area cannot be accessed by SFR addressing. Access this area by means of direct addressing.

2. The value on reset differs depending on the part number as shown below:

42H for μ PD78011H, 44H for μ PD78012H, C6H for μ PD78013H, C8H for μ PD78014H



3.3 Addressing Instruction Address

An instruction address is determined by the contents of the program counter (PC). The contents of the PC is usually automatically incremented by the number of bytes of an instruction to be fetched (by 1 per byte) every time an instruction is excuted. When an instruction that causes program execution to branch is performed, the address information of the branch destination is set to the PC by means of the following addressing (for details of each instruction, refer to **78K/0 Series User's Manual - Instruction (U12326E)**).


3.3.1 Relative addressing

[Function]

The 8-bit immediate data (displacement value: jdisp8) of the instruction code is added to the first address of the next instruction, the resultant sum is transferred to the program counter (PC), and the program branches. The displacement value is treated as signed 2's complement data (–128 to +127), and bit 7 serves as a sign bit. In other words, in the relative addressing, program branches to an address in the range –128 to +127 counting from the first address of the instruction that follows a branch instruction.

This addressing is used when "BR \$addr16" instruction or conditional branch instruction is executed.

[Operation]



When S = 0, all bits of a are 0. When S = 1, all bits of a are 1.




3.3.2 Immediate addressing

[Function]


The immediate data in an instruction word is transferred to the program counter (PC), and execution branches. This addressing is used when the "CALL !addr16", "BR !addr16", or "CALLF !addr11" instruction is executed. CALL !addr16 and BR !addr16 instructions branches to the entire memory area while CALLF !addr11 branches to the area 0800H to 0FFFH.

[Operation]

When "CALL !addr16" or "BR !addr16" instruction is executed



When "CALLF !addr11" instruction is executed






3.3.3 Table indirect addressing

[Function]

The contents of a specific location table (branch destination address) addressed by the immediate data of bits 1 to 5 of an instruction code are transferred to the program counter (PC), and program execution branches. This addressing is used when the "CALLT [addr5]" instruction is executed. In this addressing, the address value stored in the memory table (40H to 7FH) is referenced, based on which a program can branch to anywhere in the entire memory space.

[Operation]






3.3.4 Register addressing

[Function]

The contents of the register pair (AX) specified by an instruction word are transferred to the program counter (PC), and program execution branches.

This addressing is used when the "BR AX" instruction is executed.

[Operation]





3.4 Addressing of Operand Address

3.4.1 Data memory addressing

The method of specifying the address of the instruction to be executed next or the address of the register or memory to be manipulated when an instruction is executed is called addressing.

The address of the instruction to be executed next is specified by the program counter (PC) (for details, refer to **3.3 Addressing Instruction Address**).

To address the memory to be manipulated when an instruction is executed, the μ PD78014H Subseries are provided with many addressing modes to facilitate manipulation of the memory. By using these addressing modes, special function registers (SFRs) and general-purpose registers can be addressed according to their own functions. Figures 3-11 through 3-14 illustrate the addressing of the data memory.




Figure 3-11. Data Memory Addressing (μ PD78011H)



Figure 3-12. Data Memory Addressing (μ PD78012H)






Figure 3-13. Data Memory Addressing (μPD78013H)







Figure 3-14. Data Memory Addressing (μPD78014H)





3.4.2 Implied addressing

[Function]

This addressing is to automatically (implicitly) address a register that functions as an accumulator (A or AX) in the general-purpose register area.

Of the instruction words of the μ PD78014H Subseries, those that use implied addressing are as follows:

| Instruction | Register Specified by Implied Addressing | |
|-------------|---|--|
| MULU | Register A to store multiplicand and register AX to store product | |
| DIVUW | Register AX to store dividend and quotient | |
| ADJBA/ADJBS | Register A to store numeric value subject to decimal adjustment | |
| ROR4/ROL4 | Register A to store digit data subject to digit rotation | |

[Operand Format]

No specific operand format is used because the operand format is automatically determined by an instruction.

[Example]

MULU X

The product between registers A and X is stored in register AX as a result of executing a multiply instruction of 8 bits x 8 bits. In this operation, registers A and AX are specified by implied addressing.



3.4.3 Register addressing

[Function]

This addressing accesses as an operand a general-purpose register selected by the register specification code (Rn,RPn) in an instruction word from the register bank specified by the register bank select flags (RBS0 and RBS1).

Register addressing is used when an instruction that has the following operand format is executed. When an 8-bit register is specified, one of the eight registers is specified by 3 bits in the instruction code.


[Operand Format]

| Representation | Description |
|----------------|------------------------|
| r | X, A, C, B, E, D, L, H |
| rp | AX, BC, DE, HL |


r and rp can be described not only in function name (X, A, C, B, E, D, L, H, AX, BC, DE, or HL) but also in absolute name (R0 to R7, RP0 to RP3).

[Example]

MOV A, C; To select C register as r



INCW DE; To select DE register pair as rp





3.4.4 Direct addressing

[Function]


This addressing is to directly address a memory area specified by the immediate data in an instruction word as an operand address.


[Operand Format]

| Representation | Description |
|----------------|--------------------------------|
| addr16 | Label or 16-bit immediate data |

[Example]

MOV A, !FE00H; To specify FE00H as !addr16







3.4.5 Short direct addressing

[Function]

This addressing directly addresses a memory area to be manipulated from a fixed space by using the 8-bit data in an instruction word.

The fixed memory space which this addressing is applicable to is a 256-byte space of FE20H to FF1FH. The internal high-speed RAM is mapped to addresses FE20H to FEFFH, and special function registers (SFRs) are mapped to addresses FF00H to FF1FH.

The SFR area (FF00H to FF1FH) supports short direct addressing. Mapped in this area are ports, and compare and capture registers of timer/event counters that are frequently accessed on program. These SFRs can be manipulated with a few bytes and clocks.

Bit 8 of the effective address is 0 if the 8-bit immediate data is in a range of 20H to FFH, and 1 if the data is in a range of 00H to 1FH. Refer to **[Operation]** on the following page.


[Operand Format]


| Representation | Description | | |
|----------------|--|--|--|
| saddr | Label or immediate data FE20H to FF1FH | | |
| saddrp | Label or immediate data FE20H to FF1FH (even address only) | | |



[Example]

MOV FE30H, #50H; To specify FE30H as saddr and 50H as immediate data







3.4.6 Special function register (SFR) addressing

[Function]

This addressing is to address special function registers (SFRs) mapped to the memory by using an 8-bit immediate data in an instruction word.


This addressing is applied to a 240-byte space of FF00H to FFCFH and FFE0H to FFFFH. However, the SFRs mapped to an area of FF00H to FF1FH can also be accessed by means of short direct addressing.


[Operand Format]

| Representation | Description | |
|----------------|---|--|
| sfr | Special function register name | |
| sfrp | Name of special function register that can be manipulated in 16-bit units (even address only) | |

[Example]

MOV PM0, A: To select PM0 (FF20H) as sfr







3.4.7 Register indirect addressing

[Function]

This addressing is to address a memory area by using the contents of the register pair specified as an operand. The register pair to be accessed is specified by the register bank selection flag (RBS0, RBS1) and the register-pair specification code in instruction codes. This addressing can address the entire memory space.


[Operand Format]

| Representation | Description | |
|----------------|-------------|--|
| _ | [DE], [HL] | |

[Example]

MOV A, [DE]; To select [DE] as register pair

Instruction code 1 0 0 0 0 1 0 1





3.4.8 Based addressing

[Function]

This addressing is to address a memory area by using the result of adding 8-bit immediate data to the contents of the HL register pair as a base register. The HL register pair is selected from the register bank specified by the register bank select flags (RBS0 and RBS1). The addition is executed by extending the offset data to 16 bits as a positive number. A carry from the 16th bit is ignored. This addressing is used to address the entire memory space.

[Operand Format]

| Representation | Description |
|----------------|-------------|
| _ | [HL + byte] |

[Example]

MOV A, [HL+10H]; To specify 10H as byte

Instruction code

| 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | |
|---|---|---|---|---|---|---|---|--|
|---|---|---|---|---|---|---|---|--|

0 0 0 1 0 0 0 0



3.4.9 Based indexed addressing

[Function]

This addressing is to address a memory area by using the result of adding the contents of the B or C register specified in an instruction word to the HL register pair as a base register. HL, B, or C register to be accessed is selected from the register bank specified by the register bank select flags (RBS0 and RBS1). The addition is executed by extending the content of B or C register to 16 bits as a positive number. A carry from the 16th bit is ignored.

This addressing is used to address the entire memory space.

[Operand Format]

| Representation | Description |
|----------------|--------------------|
| _ | [HL + B], [HL + C] |

[Example]

When MOV A, [HL+B]

Instruction code 1 0 1 0 1 0 1 1



3.4.10 Stack addressing

[Function]

This addressing is to indirectly address the stack area by using the contents of the stack pointer (SP).

This addressing is automatically used to save/restore register contents when the PUSH, POP, subroutine call, or return instruction is executed, or when an interrupt request is generated.

The stack addressing can access the internal high-speed RAM area only.

[Example]

When PUSH DE is executed

Instruction code

1 0 1 1 0 1 0 1



CHAPTER 4 PORT FUNCTIONS

4.1 Functions of Ports

The μ PD78014H Subseries is provided with two input port pins and 51 I/O port pins. Figure 4-1 shows these port pins. Each port can be manipulated in 1-bit or 8-bit units and controlled in various ways. Moreover, some port pins also serve as the I/O pins of the internal hardware.




Figure 4-1. Types of Ports



Table 4-1. Port Functions

| Pir | n Name | | Fund | ction | Alternate Function |
|--------|------------|---|--|--|--------------------|
| Port 0 | P00 | 5-bit I/O port. Input only. | | | INTP0/TI0 |
| | P01 | | Can be specifi | ed for input/output bitwise. | INTP1 |
| | P02 | | When used as input port, internal pull-up resistor can | | INTP2 |
| | P03 | | be connected | by software. | INTP3 |
| | P04 | | Input only. | | XT1 |
| Port 1 | P10 to P17 | 8-bit I/O port. Can be specified for input/output bitwise. When used as input port, internal pull-up resistor can be connected by software. | | | ANI0 to ANI7 |
| Port 2 | P20 | 8-bit I/O port. | | | SI1 |
| | P21 | Can be specified for input/ | | resistor can be connected by software. | SO1 |
| | P22 | when used as input port, i | internar pull-up r | esistor can be connected by software. | SCK1 |
| | P23 | | | | STB |
| | P24 | | | | BUSY |
| | P25 | | | | SI0/SB0 |
| | P26 | | | | SO0/SB1 |
| | P27 | | SCK0 | | |
| Port 3 | P30 | 8-bit I/O port. | TO0 | | |
| | P31 | Can be specified for input/output bitwise. When used as input port, internal pull-up resistor can be connected by software. | | | TO1 |
| | P32 | When used as input port, i | TO2 | | |
| | P33 | | TI1 | | |
| | P34 | | TI2 | | |
| | P35 | | | | PCL |
| | P36 | | | BUZ | |
| | P37 | | _ | | |
| Port 4 | P40 to P47 | 8-bit I/O port. Can be specified for input/ When used as input port, i Test input flag (KRIF) is se | internal pull-up r | resistor can be connected by software. | AD0 to AD7 |
| Port 5 | P50 to P57 | 8-bit I/O port. Can directly drive LED. Can be specified for input/ When used as input port, i | | resistor can be connected by software. | A8 to A15 |
| Port 6 | P60 | 8-bit I/O port. | | N-ch open drain I/O port. | _ |
| | P61 | Can be specified for input/ | output bitwise. | Internal pull-up resistor can be specified | |
| | P62 | | | by mask option. Can directly drive LED. | |
| | P63 | | When used as input port, internal pull-u | | |
| | P64 | | | | RD |
| | P65 | | | resistor can be connected by software. | WR |
| | P66 | | | | WAIT |
| | P67 | | | | |



- Caution For the port pins having alternate functions (refer to 2.1 (1) Port pins), the following operations are prohibited. If these prohibitions are not observed, the operation within the total error rating during A/D conversion cannot be guaranteed.
 - <1> Changing the value of the output latch of the given port when it is used as a port
 - <2> Changing the output level of the pin used as an output even if it is not used as a port



4.2 Port Configuration

A port consists of the following hardware:

Table 4-2. Port Configuration

| | Item | Configuration | | |
|------------------|---------------------|---|--|--|
| Control register | | Port mode register (PMm: m = 0, 1, 2, 3, 5, or 6) Pull-up resistor option register (PUO) Memory extension mode register (MM) ^{Note} Key return mode register (KRM) | | |
| Port Total | | 53 lines | | |
| | Input | 2 lines | | |
| | I/O | 51 lines | | |
| Pull-up resistor | Total | 51 lines | | |
| | Software control | 47 lines | | |
| | Mask option control | 4 lines | | |

Note The memory extension mode register (MM) specifies the input/output mode of port 4.



4.2.1 Port 0

This is a 5-bit I/O port with output latch. P01 to P03 pins can be specified in the input or output mode in 1-bit units by using the port mode register 0 (PM0). P00 and P04 pins are input port pins. When P01 to P03 pins are used as input port pins, internal pull-up resistors can be connected in 3-bit units by using the pull-up resistor option register (PUO).

The five port pins are also used to input external interrupt requests, an external count clock to the timer, and connect a crystal for oscillator for subsystem clock oscillation.

Port 0 is set in the input mode when the RESET signal is input.

Figures 4-2 through 4-4 show the block diagrams of port 0.

Caution Because port 0 is also used as an external interrupt request input pin, an interrupt request flag is set when the port is specified in the output mode and its output level is changed. When using port 0 in the output mode, therefore, set the interrupt mask flag to 1.


RD © P00/INTP0/TI0

Figure 4-2. Block Diagram of P00

RD: read signal of port 0




Figure 4-3. Block Diagram of P01 to P03



PUO: pull-up resistor option register

PM : port mode register
RD : read signal of port 0
WR : write signal of port 0

Figure 4-4. Block Diagram of P04



RD: read signal of port 0



4.2.2 Port 1

This is an 8-bit I/O port with output latch. It can be specified in the input or output mode in 1-bit units by using the port mode register 1 (PM1). When using P10 to P17 pins as input port pins, internal pull-up resistors can be connected in 8-bit units by using the pull-up resistor option register (PUO).


The pins of this port are also used as the analog input pins of the A/D converter.

This port is set in the input mode when the RESET signal is input.

Figure 4-5 shows the block diagram of port 1.

Caution The internal pull-up resistor cannot be connected to the pin that is used as the analog input pin of the A/D converter.

Figure 4-5. Block Diagram of P10 to P17



PUO: pull-up resistor option register

PM : port mode register
RD : read signal of port 1
WR : write signal of port 1



4.2.3 Port 2

This is an 8-bit I/O port with output latch. P20 to P27 pins can be specified in the input or output mode in 1-bit units by using the port mode register 2 (PM2). When using P20 to P27 pins as input port pins, internal pull-up resistors can be connected in 8-bit units by using the pull-up resistor option register (PUO).

The pins of this port are also used as the data I/O pin, clock I/O pin, busy signal input pin for automatic transmission/reception, and strobe signal output pin of the serial interface.

This port is set in the input mode when the RESET signal is input.

Figures 4-6 and 4-7 show the block diagrams of port 2.

- Cautions 1. When using the pins of port 2 as multiplexed pins, the I/O or output latch must be set according to the function to be used. For how to set the latches, refer to Figure 13-3. Format of Serial Operation Mode Register 0 and Figure 14-3. Format of Serial Operation Mode Register 1.
 - 2. To read the status of the pin in the SBI mode, set PM2n of PM2 to 1 (n = 5, 6) (refer to 13.4.3 (10) Slave busy status judgement).





Figure 4-6. Block Diagram of P20, P21, and P23 to 26

PUO: pull-up resistor option register

PM : port mode register RD : read signal of port 2 WR : write signal of port 2



Figure 4-7. Block Diagram of P22 and P27



PUO: pull-up resistor option register

PM: port mode register
RD: read signal of port 2
WR: write signal of port 2



4.2.4 Port 3


This is an 8-bit I/O port with output latch. P30 to P37 pins can be specified in the input or output mode in 1-bit units by using the port mode register 3 (PM3). When using P30 to P37 pins as input port pins, internal pull-up resistors can be connected in 8-bit units by using the pull-up resistor option register (PUO).

The pins of this port are also used as the timer I/O, clock output, and buzzer output pins.

This port is set in the input mode when the RESET signal is input.

Figure 4-8 shows the block diagram of port 3.

Figure 4-8. Block Diagram of P30 to P37



PUO: pull-up resistor option register

PM: port mode register
RD: read signal of port 3
WR: write signal of port 3



4.2.5 Port 4

This is an 8-bit I/O port with output latch. P40 to P47 pins can be specified in the input or output mode in 8-bit units by using the memory extension mode register (MM). When using P40 to P47 pins as input port pins, internal pull-up resistors can be connected in 8-bit units by using the pull-up resistor option register (PUO).

When the falling edge of any of the pins of this port is detected, a test input flag (KRIF) can be set to 1.

These port pins are also multiplexed with an address/data bus that is used in the external memory extension mode.

This port is set in the input mode when the RESET signal is input.

Figure 4-9 shows the block diagram of port 4, and Figure 4-10 shows the block diagram of the falling edge detection circuit.




Figure 4-9. Block Diagram of P40 to P47

PUO: pull-up resistor option register

MM: memory extension mode register

RD : read signal of port 4 WR : write signal of port 4




Figure 4-10. Block Diagram of Falling Edge Detection Circuit



4.2.6 Port 5


This is an 8-bit I/O port with output latch. P50 to P57 pins can be specified in the input or output mode in 1-bit units by using the port mode register 5 (PM5). When using P50 to P57 pins as input port pins, internal pull-up resistors can be connected in 8-bit units by using the pull-up resistor option register (PUO).

Port 5 can directly drive an LED.

These port pins are also multiplexed with an address bus that is used in the external memory extension mode. This port is set in the input mode when the $\overline{\text{RESET}}$ signal is input.

Figure 4-11 shows the block diagram of port 5.

Figure 4-11. Block Diagram of P50 to P57



PUO: pull-up resistor option register

PM: port mode register
RD: read signal of port 5
WR: write signal of port 5



4.2.7 Port 6

This is an 8-bit I/O port with output latch. P60 to P67 pins can be specified in the input or output mode in 1-bit units by using the port mode register 6 (PM6).

This port can be connected with pull-up resistors as described in the following table. The number of bits in units of which the pull-up resistor can be connected differs depending on whether the high- or low-order 4 bits of the port are involved.

Table 4-3. Pull-up Resistors in Port 6

| | High-order 4 Bits (P64 to P67 pins) | Low-order 4 Bits (P60 to P63 pins) | |
|------------------|---|---|--|
| Mask ROM version | Internal pull-up resistor can be connected in 4-bit units by PUO6 | Internal pull-up resistor can be connected in 1-bi units by mask option | |

PUO6: bit 6 of pull-up resistor option register (PUO)

P60 to P63 pins can directly drive an LED.

P64 to P67 pins are also used to output control signals in the external memory extension mode.


This port is set in the input mode when the $\overline{\text{RESET}}$ signal is input.

Figures 4-12 and 4-13 show the block diagrams of port 6.

- Cautions 1. P66 can be used as an I/O port pins when no external wait state is used in the external memory extension mode.
 - 2. The value of the low-level input leakage current flowing through P60 through P63 differs depending on the following conditions:
 - When pull-up resistor is connected: always $-3 \mu A$ (MAX.)
 - · When pull-up resistor is not connected
 - For duration of 3 clocks (without wait) when a read instruction
 is executed to port 6 (P6) or port mode register 6 (PM6)
 : -200 μA (MAX.)
 - · Others : $-3 \mu A \text{ (MAX.)}$




Figure 4-12. Block Diagram of P60 to P63



PM : port mode register
RD : read signal of port 6
WR : write signal of port 6

Figure 4-13. Block Diagram of P64 to P67



PUO: pull-up resistor option register

PM : port mode register
RD : read signal of port 6
WR : write signal of port 6



4.3 Registers Controlling Port Functions

The following four types of registers control the ports:

- Port mode registers (PM0, PM1, PM2, PM3, PM5, PM6)
- Pull-up resistor option register (PUO)
- Memory extension mode register (MM)
- Key return mode register (KRM)

(1) Port mode registers (PM0, PM1, PM2, PM3, PM5, PM6)

These registers set the corresponding ports in the input or output mode in 1-bit units.

PM0, PM1, PM2, PM3, PM5, and PM6 are manipulated by a 1-bit or 8-bit memory manipulation instruction. When the RESET signal is input, the contents of PM0 are set to 1FH, and those of the other registers are set to FFH.

To use the multiplexed function of a port pin, set the port mode register corresponding to that pin and the output latch as shown in Table 4-4.

Cautions 1. P00 and P04 pins are input only pins.

- 2. P40 to P47 pins are specified in the input or output mode by the memory extension mode register (MM).
- 3. Because port 0 is multiplexed with external interrupt request input pins, interrupt request flags are set when the output mode of the port function is specified and the output level is changed. To use this port in the output mode, therefore, set 1 to the interrupt mask flags in advance.



Table 4-4. Setting of Port Mode Register and Output Latch when Multiplexed Function Is Used

| Pin Name | Multiplexed Function | | PM×× P×× | | Pin Name | Multiplexed | Function | PM×× | P×× |
|-----------------------|----------------------|--------|-----------|------|---------------|-------------|----------|------|------|
| 1 III I Vallio | Name | I/O | | | i iii ivaille | Name | I/O | | |
| P00 | INTP0 | Input | 1 (fixed) | None | P36 | BUZ | Output | 0 | 0 |
| | TI0 | Input | 1 (fixed) | None | P40 to P47 | AD0 to AD7 | I/O | ×No | te 2 |
| P01 to P03 | INTP1 to INTP3 | Input | 1 | × | P50 to P57 | A8 to A15 | Output | ×No | te 2 |
| P04 ^{Note 1} | XT1 | Input | 1 (fixed) | None | P64 | RD | Output | ×No | te 2 |
| P10 to P17Note 1 | ANI0 to ANI7 | Input | 1 | × | P65 | WR | Output | ×No | te 2 |
| P30 to P32 | TO0 to TO2 | Output | 0 | 0 | P66 | WAIT | Input | ×No | te 2 |
| P33, P34 | TI1, TI2 | Input | 1 | × | P67 | ASTB | Output | ×No | te 2 |
| P35 | PCL | Output | 0 | 0 | | | | | |

Notes 1. The contents of the read data are undefined if a read instruction is excuted to these ports while they are used as multiplexed function pins.

2. When using the multiplexed function of P40 to P47, P50 to P57, and P64 to P67 pins, set the function by using the memory extension mode register (MM).

Caution When using the pins of port 2 as serial interface pins, the input/output and output latch must be set in accordance with the function to be used. For the details of setting, refer to Figure 13-3. Format of Serial Operation Mode Register 0 and Figure 14-3. Format of Serial Operation Mode Register 1.

Remark \times : don't care (need not to be set)

PMxx: port mode register Pxx: output latch of port



Figure 4-14. Format of Port Mode Register

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Addr | ess | After reset | R/W |
|--------|------|------|------|------|------|------|------|------|------|-------|------------------------------------|--------------|
| PM0 | 0 | 0 | 0 | 1 | РМ03 | PM02 | PM01 | 1 | FF2 | :0H | 1FH | R/W |
| | | | | | | | | | | | | |
| PM1 | PM17 | PM16 | PM15 | PM14 | PM13 | PM12 | PM11 | PM10 | FF2 | 1H | FFH | R/W |
| | | | | | | | | | | | | |
| PM2 | PM27 | PM26 | PM25 | PM24 | PM23 | PM22 | PM21 | PM20 | FF2 | 2H | FFH | R/W |
| | | | | | | | | | | | | |
| РМ3 | РМ37 | РМ36 | PM35 | РМ34 | РМ33 | PM32 | PM31 | PM30 | FF2 | 23H | FFH | R/W |
| | | | | | | | | | | | | |
| PM5 | PM57 | PM56 | PM55 | PM54 | PM53 | PM52 | PM51 | PM50 | FF2 | 25H | FFH | R/W |
| | | | | | | | | | | | | |
| PM6 | PM67 | PM66 | PM65 | PM64 | PM63 | PM62 | PM61 | PM60 | FF2 | 26H | FFH | R/W |
| | | | | | | | | | | | | |
| | | | | | | | | | PMmn | | ts I/O mode of 0, 1, 2, 3, 5, 6 | • |
| | | | | | | | | | 0 | Outpu | ıt mode (outpu | t buffer ON) |
| | | | | | | | | | 1 | Input | mode (output l | ouffer OFF) |



(2) Pull-up resistor option register (PUO)

This register sets whether the internal pull-up resistor is connected to each port. The internal pull-up resistor can be connected only to the port pin which is specified by PUO to be connected to the internal pull-up resistor and the bit which is set in the input mode. The bit which is set in the output mode, and is used as the analog input pin of the A/D converter cannot be connected to the internal pull-up resistor, regardless of the setting of PUO.


PUO is set by a 1-bit or 8-bit memory manipulation instruction.

This register is set to 00H when the RESET signal is input.

Cautions 1. P00 and P04 pins are not provided with an internal pull-up resistor.

2. When using the multiplexed functions of ports 1, 4, and 5, and P64 to P67 pins, the internal pull-up resistor cannot be used even when PUOm is set to 1 (m = 1, 4 to 6).

Figure 4-15. Format of Pull-up Resistor Option Register





(3) Memory extension mode register (MM)

This register sets port 4 in the input or output mode.

MM is set by a 1-bit or 8-bit memory manipulation instruction.

This register is set to 10H when the RESET signal is input.

Remark MM also has functions to set the number of wait states and an external extension area, in addition to the function to set the input/output mode of port 4.

Figure 4-16. Format of Memory Extension Mode Register

| Symbol | | | | • | | | • | 0 | , ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | After reset | R/W |
|--------|---|---|-----|-----|---|-----|-----|-----|---|-------------|-----|
| MM | 0 | 0 | PW1 | PW0 | 0 | MM2 | MM1 | ММО | FFF8H | 10H | R/W |

| MM2 | MM1 | MM0 | | ingle-chip/ | | P4 | to P67 pin sta | itus | | |
|---------|--------------------------|----------|-----------------------|--------------------------------------|----------------------|-------|----------------|-----------|-----------|-----------------------|
| IVIIVIZ | IVIIVIZ IVIIVI I IVIIVIO | | memory extension mode | | P40 to P47 | | P50 to P53 | P54, P55 | P56, P57 | P64 to P67 |
| 0 | 0 | 0 | Cinala al | Port | Port Input Port mode | | | | | |
| 0 | 0 | 1 | Single-ch | mode | Output | | | | | |
| 0 | 1 | 1 | | 256-byte mode | · | | Port mode | | | |
| 1 | 0 | 0 | Memory | ension | | . 407 | | Port mode | | P64 = RD P65 = WR |
| 1 | 0 | 1 | mode | | | o AD7 | A8 to A11 | A12, A13 | Port mode | P66 = WAIT P67 = ASTB |
| 1 | 1 | 1 | | Full address mode ^{Note} | | | | A12, A13 | A14, A15 | |
| | Others | i | Setting prohibited | | | | | | | |

| PW1 | PW0 | Wait control | | | | | | |
|-----|-----|-----------------------------------|--|--|--|--|--|--|
| 0 | 0 | No wait | | | | | | |
| 0 | 1 | Wait (1 wait state inserted) | | | | | | |
| 1 | 0 | Setting prohibited | | | | | | |
| 1 | 1 | Wait control by external wait pin | | | | | | |

Note The full address mode is a mode in which all the areas of the 64-Kbyte address space, except the internal ROM, RAM, SFR, and prohibited areas, can be externally extended.

Remark P60 to P63 pins are set in the port mode regardless of whether the single-chip mode or memory extension mode is specified.




(4) Key return mode register (KRM)

This register enables/disables releasing the standby mode by key return signals (detection of the falling edge of port 4).

KRM is set by a 1-bit or 8-bit memory manipulation instruction.

This register is set to 02H when the RESET signal is input.

Figure 4-17. Format of Key Return Mode Register



Caution Be sure to clear KRIF to 0 to detect the falling edge of port 4 (KRIF is not cleared to 0 automatically).



4.4 Operation of Port Functions

The operation of a port differs depending on whether the port is set in the input or output mode, as described below.

4.4.1 Writing to I/O port

(1) In output mode

A value can be written to the output latch of a port by using a transfer instruction. The contents of the output latch can be output from the pins of the port.

The data once written to the output latch is retained until new data is written to the output latch.

(2) In input mode

A value can be written to the output latch by using a transfer instruction. However, the status of the port pin is not changed because the output buffer is OFF.

The data once written to the output latch is retained until new data is written to the output latch.

Caution A 1-bit memory manipulation instruction is executed to manipulate 1 bit of a port. However, this instruction accesses the port in 8-bit units. When this instruction is executed to manipulate a bit of an input/output port, therefore, the contents of the output latch of the pin that is set in the input mode and not subject to manipulation become undefined.

4.4.2 Reading from I/O port

(1) In output mode

The contents of the output latch can be read by using a transfer instruction. The contents of the output latch are not changed.

(2) In input mode

The status of a pin can be read by using a transfer instruction. The contents of the output latch are not changed.

4.4.3 Arithmetic operation of I/O port

(1) In output mode

An arithmetic operation can be performed with the contents of the output latch. The result of the operation is written to the output latch. The contents of the output latch are output from the port pins.

The data once written to the output latch is retained until new data is written to the output latch.

(2) In input mode

The contents of the output latch become undefined. However, the status of the pin is not changed because the output buffer is OFF.

Caution A 1-bit memory manipulation instruction is executed to manipulate 1 bit of a port. However, this instruction accesses the port in 8-bit units. When this instruction is executed to manipulate a bit of an input/output port, therefore, the contents of the output latch of the pin that is set in the input mode and not subject to manipulation become undefined.



4.5 Mask Option

The P60 to P63 pins can be connected to an internal pull-up resistor in 1-bit units by mask option.



CHAPTER 5 CLOCK GENERATION CIRCUIT

5.1 Function of Clock Generation Circuit

The clock generation circuit generates the clock to be supplied to the CPU and peripheral hardware. The following two types of system clock oscillation circuits are available.

(1) Main system clock oscillation circuit

This circuit oscillates a frequency of 1.0 to 10.0 MHz. Oscillation can be stopped by executing the STOP instruction or by setting the processor clock control register (PCC).

(2) Subsystem clock oscillation circuit

This circuit oscillates a frequency of 32.768 kHz. Oscillation cannot be stopped. When the subsystem clock oscillation circuit is not used, it can be set by using the processor clock control register (PCC) that the internal feedback resistor is not used, so that the power dissipation in the STOP mode can be reduced.

5.2 Configuration of Clock Generation Circuit


The clock generation circuit consists of the following hardware:

Table 5-1. Configuration of Clock Generation Circuit

| Item | Configuration |
|---------------------|--|
| Control register | Processor clock control register (PCC) |
| Oscillation circuit | Main system clock oscillation circuit |
| | Subsystem clock oscillation circuit |



Figure 5-1. Block Diagram of Clock Generation Circuit





5.3 Register Controlling Clock Generation Circuit

The clock generation circuit is controlled by the processor clock control register (PCC). This register selects the CPU clock and division ratio, starts/stops the operation of the main system clock oscillation circuit, and sets whether the internal feedback resistor of the subsystem clock oscillation circuit is used or not.

PCC is set by a 1-bit or 8-bit memory manipulation instruction.

This register is set to 04H when the RESET signal is input.

Figure 5-2. Feedback Resistor of Subsystem Clock







Figure 5-3. Format of Processor Clock Control Register



Notes 1. Bit 5 is a read-only bit.

2. To stop oscillation of the main system clock while the CPU operates on the subsystem clock, use MCC. Do not use the STOP instruction.

Caution Be sure to clear bit 3 to 0.

Remarks 1. fx : main system clock oscillation frequency

2. fxt: subsystem clock oscillation frequency



The fastest instruction of the μ PD78014H Subseries is executed by in four CPU clocks. The relationship between the CPU clock (fcpu) and minimum instruction execution time is as shown in Table 5-2.

Table 5-2. Relationship between CPU Clock and Minimum Instruction Execution Time

| CPU Clock (fcpu) | Minimum Instruction Execution Time: 4/fcpu |
|-------------------|--|
| fx | 0.4 μs |
| fx/2 | 0.8 μs |
| fx/2 ² | 1.6 μs |
| fx/2 ³ | 3.2 μs |
| fx/2 ⁴ | 6.4 μs |
| fхт | 122 μs |

fx = 10.0 MHz, fxT = 32.768 kHz

fx: Main system clock oscillation frequency $fx\tau$: Subsystem clock oscillation frequency



5.4 System Clock Oscillation Circuits

5.4.1 Main system clock oscillation circuit


The main system clock oscillation circuit is oscillated by the crystal or ceramic resonator (10.0 MHz TYP.) connected across the X1 and X2 pins.

An external clock can also be input to the circuit. In this case, input the clock signal to the X1 pin, and input the reversed signal to the X2 pin.


Figure 5-4 shows the external circuit of the main system clock oscillation circuit.

Figure 5-4. External Circuit of Main System Clock Oscillation Circuit

(a) Crystal or ceramic oscillation



(b) External clock



Caution Do not execute STOP instruction nor set MCC (bit 7 of processor clock control register (PCC)) to 1. If the STOP instruction is executed or MCC is set to 1, X-in system clock is stopped and the X2 pin is pulled up to V_{DD}.

5.4.2 Subsystem clock oscillation circuit


The subsystem clock oscillation circuit is oscillated by the crystal resonator connected across the XT1 and XT2 pins (32.768 kHz TYP.).

An external clock can also be input to the circuit. In this case, input the clock signal to the XT1 pin, and input the reversed signal to the XT2 pin.


Figure 5-5 shows the external circuit of the subsystem clock oscillation circuit.

Figure 5-5. External Circuit of Subsystem Clock Oscillation Circuit

(a) Crystal oscillation



(b) External clock



Refer to **Cautions** on the following pages.




- Caution 1. When using the main system clock or subsystem clock oscillator circuit, to avoid influence of wiring capacity, etc. wire the portion enclosed by broken line in Figures 5-4 and 5-5 as follows:
 - . Keep the wiring length as short as possible.
 - Do not cross the wiring with any other signal lines. Do not route the wiring in the vicinity of a line through which a high alternating current flows.
 - Always keep the ground of the capacitor of the oscillation circuit at the same potential as
 Vss. Do not ground the capacitor to a ground pattern through which a high current flows.
 - Do not extract a signal from the oscillation circuit.

Note that the amplification factor of the subsystem clock oscillation circuit is kept low to reduce the current dissipation.

Figure 5-6 shows incorrect examples of resonator connection.

Figure 5-6. Incorrect Examples of Resonator Connection (1/2)





Remark X1 and X2 in this figure should be XT1 and XT2 when the subsystem clock is used. Connect a resistor to XT2 in series.




Figure 5-6. Incorrect Examples of Resonator Connection (2/2)

- (c) Wiring near high alternating current
- (d) Current flowing through ground line of oscillation circuit (potential at points A, B, and C fluctuates)





(e) Signal are fetched



Remark When using a subsystem clock, replace X1 and X2 with XT1 and XT2, respectively. Also, insert resistors in series on the XT2 side.

Caution 2. When XT2 and X1 are wired in parallel, the cross-talk noise of X1 may increase with XT2, resulting in malfunctioning. To prevent that from occurring, it is recommended to avoid wiring XT2 and X1 in parallel and to connect the IC pin between XT2 and X1 directly to Vss.

CHAPTER 5 CLOCK GENERATION CIRCUIT



5.4.3 Divider circuit

The divider circuit divides the output of the main system clock oscillation circuit (fx) to generate various clocks.

5.4.4 When subsystem clock is not used

When the subsystem clock is not necessary for a power-saving operation or watch operation, handle the XT1 and XT2 pins as follows:

XT1: Connect to VDD XT2: Leave open

In this status, however, a tiny amount of current leaks via the internal feedback resistor of the subsystem clock oscillation circuit when the main system clock is stopped. To suppress this leakage current, it is possible to remove the above internal feedback resistor, by using the bit 6 (FRC) of the processor clock control register (PCC). At this time, process the XT1 and XT2 pins in the same manner as above.



5.5 Operation of Clock Generation Circuit

The clock generation circuit generates the following clocks and control the operation modes of the CPU, such as the standby mode:

- Main system clock fx
- Subsystem clock fxT
- CPU clock fcpu
- · Clock to peripheral hardware

The operation of the clock generation circuit is determined by the processor clock control register (PCC), as follows:

- (a) The slowest mode (6.4 μ s: at 10.0-MHz operation) of the main system clock is selected when the \overline{RESET} signal is generated (PCC = 04H). While a low level is input to the \overline{RESET} pin, oscillation of the main system clock is stopped.
- (b) Five types of CPU clocks (0.4 μ s, 0.8 μ s, 1.6 μ s, 3.2 μ s, and 6.4 μ s: at 10.0-MHz operation) can be selected by the PCC setting with the main system clock selected.
- (c) Two standby modes, STOP and HALT, can be used when the main system clock is selected. In a system where the subsystem clock is not used, the current consumption in the STOP mode can be further reduced by specifying not to use the internal feedback resistor by using the bit 6 (FRC) of PCC.
- (d) The subsystem clock can be selected by PCC and the microcontroller can operate with a low current consumption (122 μ s: at 32.768-kHz operation).
- (e) Oscillation of the main system clock can be stopped by PCC with the subsystem clock selected. Moreover, the HALT mode can be used. However, the STOP mode cannot be used (oscillation of the subsystem clock cannot be stopped).
- (f) The clock to the peripheral hardware is supplied by dividing the main system clock. However, the subsystem clock is supplied to the watch timer and clock output function only. Therefore, the watch function and clock output function can be continuously used even in the standby status. The other peripheral hardware is stopped when the main system clock is stopped because the peripheral hardware operates on the main system clock (except, however, the external clock input operation).



5.5.1 Operation of main system clock

When the main system clock is used (when bit 5 (CLS) of the processor clock control register (PCC) is 0), the following operations are performed by the PCC setting:

- (a) Because the operation guaranteeing instruction execution speed differs depending on the supply voltage, the minimum instruction execution time can be changed by using the bits 0 to 2 (PCC0 to PCC2) of PCC.
- (b) Oscillation of the main system clock is not stopped even when bit 7 (MCC) of PCC is set to 1 when the microcontroller operates on the main system clock. When bit 4 (CSS) of PCC is later set to 1 and then subsystem clock is selected (CLS = 1), oscillation of the main system clock is stopped (refer to **Figure 5-7**).

Figure 5-7. Stopping Main System Clock (1/2)

(a) When CSS is set and then MCC is set during main system clock operation








Figure 5-7. Stopping Main System Clock (2/2)

(b) When MCC is set during main system clock operation



(c) When MCC is set and then CSS is set during main system clock oscillation



CHAPTER 5 CLOCK GENERATION CIRCUIT



5.5.2 Operation of subsystem clock

When the subsystem clock is used (when bit 5 (CLS) of the processor clock control register (PCC) is 1), the following operations are performed:

- (a) Minimum instruction execution time is held constant (122 μ s: at 32.768-kHz operation) regardless of the setting of bits 0 to 2 (PCC0 to PCC2) of PCC.
- (b) The watchdog timer stops counting.

Caution Do not execute the STOP instruction during subsystem clock operation.



5.6 Changing Setting of System Clock and CPU Clock

5.6.1 Time required for switching between system clock and CPU clock

The system clock or CPU clock can be selected by using bits 0 to 2 (PCC0 to PCC2) and bit 4 (CSS) of the processor clock control register (PCC).

Actually, the specified clock is not selected immediately after the setting of PCC has been changed, and the old clock is used for the duration of several instructions after that (refer to **Table 5-3**).

Whether the system operates on the main system clock or subsystem clock can be learned by using bit 5 (CLS) of PCC.

| | Valu tchin | | fore | | Set Value after Switching | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|-----|---------------|------|------|-----------------|---------------------------|--------|-----------------|-----|---------------|--------|-----------------|--|-----------------------------|-----------------|-------------------------------|-----|-----------------------------|---|---------------|-----|---------------|--|---------------|-----|---------------|------|---------------|--|---------------|--|------------------------|--|---------------|--|--|--|---|---|--|--|
| 000 | DOOO | 2001 | | | PCC2 | PCC1 | PCC | css | PCC2 | PCC1 | PCC0 | css | PCC2 | PCC1 | PCC0 | css | PCC2 | PCC1 | PCC0 | css | PCC2 | PCC1 | PCC0 | css | PCC2 | PCC1 | PCC0 | | | | | | | | | | | | | |
| css | PCC2 | PCC1 | PCC0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | × | × | × | | | | | | | | | | | | | |
| | 0 | 0 | 0 | 16 instructions | | | 16 instructions | | | 16 | 16 instructions | | | 16 instructions | | | ons | fx/4fxT instructions (77 instructions) | | | | | | | | | | | | | | | | | | | | | | |
| | 0 | 0 | 1 | 8 | instr | uctio | ns | | | \ | _ | 8 instructions 8 instructions 8 instructions | | | 8 instructions 8 instructions | | | 8 instructions fx/8fxT instructions (39 instructions) | | | | | | | | | | | | | | | | | | | | | | |
| 0 | 0 | 1 | 0 | 4 | instr | uctio | ns | 4 | instr | uctio | าร | | | _ | 4 instructions | | ns | 4 instructions | | | ns | fx/16fxT instructions (20 instructions) | | | | | | | | | | | | | | | | | | |
| | 0 | 1 | 1 | 2 i | nstr | uctior | าร | 2 | instru | uctior | าร | 2 | instru | uctio | าร | | | 2 instructions | | | ns | fx/32fxT instructions (10 instructions) | | | | | | | | | | | | | | | | | | |
| | 1 | 0 | 0 | 1 | inst | ructio | n | 1 | instr | uctio | n | 1 | 1 instruction | | 1 instruction | | 1 instruction | | 1 instruction | | 1 instruction | | 1 instruction | | 1 instruction | | 1 instruction | | 1 instruction | | I instruction 1 instru | | 1 instruction | | | | _ | fx/64fxT instructions (5 instructions) | | |
| 1 | × | × | × | 1 | inst | ructic | n | 1 | 1 instruction | | 1 instruction | | 1 instruction 1 instruction | | 1 instruction 1 instruction | | 1 instruction 1 instruction | | n | | | | | | | | | | | | | | | | | | | | | |

Table 5-3. Maximum Time Required for Switching CPU Clock

Caution Do not select the division ratio of the CPU clock (PCC0 to PCC2) and switch the main system clock to the subsystem clock (CSS $0 \rightarrow 1$) at the same time.

However, the division ratio of the CPU clock (PCC0 to PCC2) can be selected and the subsystem clock can be switched to the main system clock at the same time (CSS 1 \rightarrow 0).

Remarks 1. One instruction is the minimum instruction execution time of the CPU clock before switching.


2. (): fx = 10.0 MHz or fxT = 32.768 kHz



5.6.2 Switching between system clock and CPU clock

The following figure illustrates how the system clock is switched to the CPU clock or vice versa.

Figure 5-8. Switching between System Clock and CPU Clock



- <1> The CPU is reset when the RESET pin is made low on power application. The effect of resetting is released when the RESET pin is later made high, and the main system clock starts oscillating. At this time, the time during which oscillation stabilizes (2¹⁸/fx) is automatically secured.
 - After that, the CPU starts instruction execution at the slowest speed of the main system clock (6.4 μ s: at 10.0-MHz operation).
- <2> After the time during which the VDD voltage rises to the level at which the CPU can operate at the highest speed has elapsed, processor clock control register (PCC) is rewritten so that the highest speed can be selected.
- <3> A drop of the VDD voltage is detected by using an interrupt request signal. If this happens, the subsystem clock is selected (at this time, the subsystem clock must be in the oscillation stabilization status).
- <4> The recovery of VDD voltage to the original level is detected by using an interrupt request signal, 0 is set to bit 7 of PCC (MCC), and oscillation of the main system clock is started. After the time required for oscillation to stabilize has elapsed, PCC is rewritten, so that the highest speed can be selected.

Caution To select the main system clock again when the system operates on the subsystem clock with the main system clock stopped, be sure to secure the oscillation stabilization time by program, and then select the main system clock.

Phase-out/Discontinued

[MEMO]



CHAPTER 6 16-BIT TIMER/EVENT COUNTER

6.1 Overview of μ PD78014H Subseries On-chip Timer

This chapter explains the 16-bit timer/event counter. The following is an overview of timers and related functions that are provided in the μ PD78014H Subseries.

(1) 16-bit timer/event counter (TM0)

This timer can be used as an interval timer, for PWM output, for pulse width measurement (infrared remote controller signal reception function), as an external event counter, and for output of square waves of any frequency.

(2) 8-bit timer/event counters (TM1 and TM2)

These counters can be used as interval timers, external event counters, and for output of square waves of any frequency. Moreover, the two 8-bit timer/event counters can be used in combination as a 16-bit time/event counter (refer to CHAPTER 7 8-BIT TIMER/EVENT COUNTER).

(3) Watch timer (TM3)

This timer can be used to set a flag every 0.5 second or to generate an interrupt request at any time intervals set in advance at the same time (refer to **CHAPTER 8 WATCH TIMER**).

(4) Watchdog timer (WDTM)

The watchdog timer can also be used to generate a non-maskable interrupt request, maskable interrupt request, or RESET signal at any time intervals set in advance (refer to **CHAPTER 9 WATCHDOG TIMER**).

(5) Clock output control circuit

This circuit supplies a clock obtained by dividing the main system clock, and the subsystem clock to other devices (refer to CHAPTER 10 CLOCK OUTPUT CONTROL CIRCUIT).

(6) Buzzer output control circuit

This circuit outputs a buzzer frequency that is obtained by dividing the main system clock (refer to **CHAPTER**11 BUZZER OUTPUT CONTROL CIRCUIT).



Table 6-1. Operations of Timer/Event Counters

| | | 16-bit Timer/ Event Counter | 8-bit Timer/ Event Counter | Watch Timer | Watchdog Timer |
|-----------|-------------------------|--------------------------------|-------------------------------|-----------------------------|-----------------------------|
| Operation | Interval timer | 1 channel | 2 channels | 1 channel ^{Note 1} | 1 channel ^{Note 2} |
| mode | External event counter | 0 | 0 | - | - |
| Function | Timer output | 0 | 0 | - | _ |
| | PWM output | 0 | _ | - | _ |
| | Pulse width measurement | 0 | _ | - | _ |
| | Square wave output | 0 | 0 | - | _ |
| | Interrupt request | 0 | 0 | 0 | 0 |
| | Test input | - | _ | 0 | _ |

- **Notes** 1. Watch timer can be used as a watch timer and an interval timer at the same time.
 - 2. Watchdog timer has a watchdog timer and interval timer functions. Select one of them.



6.2 Functions of 16-Bit Timer/Event Counter

The 16-bit timer/event counter (TM0) has the following functions:

- Interval timer
- PWM output
- · Pulse width measurement
- · External event counter
- · Square wave output

The PWM output and pulse width measurement functions can be used at the same time.

(1) Interval timer

When the 16-bit timer/event counter is used as an interval timer, it generates an interrupt request at any time intervals set in advance.

Table 6-2. Interval Time of 16-Bit Timer/Event Counter

| Minimum Interval Time | Maximum Interval Time | Resolution | | |
|-----------------------|-----------------------------------|-----------------------|--|--|
| 2 × TI0 input cycle | 2 ¹⁶ × TI0 input cycle | TI0 input edge cycle | | |
| 2 ² × 1/fx | 2 ¹⁷ × 1/fx | 2 × 1/fx | | |
| (400 ns) | (13.1 ms) | (200 ns) | | |
| 2 ³ × 1/fx | 2 ¹⁸ × 1/fx | 2 ² × 1/fx | | |
| (800 ns) | (26.2 ms) | (400 ns) | | |
| 2 ⁴ × 1/fx | 2 ¹⁹ × 1/fx | 2 ³ × 1/fx | | |
| (1.6 μs) | (52.4 ms) | (800 ns) | | |

Remarks 1. fx : main system clock oscillation frequency

2. (): fx = 10.0-MHz operation

(2) PWM output

The 16-bit timer/event counter can be used for PWM output with a resolution of 14 bits.

(3) Pulse width measurement

The 16-bit timer/event counter can be used to measure the pulse width of an externally input signal.

(4) External event counter

The number of pulses of an externally input signal can be measured.

(5) Square wave output

A square wave of any frequency can be output.



Table 6-3. Square Wave Output Range of 16-Bit Timer/Event Counter

| Minimum Pulse Width | Maximum Pulse Width | Resolution | | |
|-----------------------------------|-------------------------------------|-----------------------------------|--|--|
| 2 × TI0 input cycle | 2 ¹⁶ × TI0 input cycle | TI0 input edge cycle | | |
| 2 ² × 1/fx (400 ns) | 2 ¹⁷ × 1/fx (13.1 ms) | 2 × 1/fx (200 ns) | | |
| 2 ³ × 1/fx (800 ns) | 2 ¹⁸ × 1/fx (26.2 ms) | $2^2 \times 1/f_X$ (400 ns) | | |
| 2 ⁴ × 1/fx (1.6 μs) | 2 ¹⁹ × 1/fx (52.4 ms) | 2 ³ × 1/fx (800 ns) | | |

Remarks 1. fx : main system clock oscillation frequency

2. (): fx = 10.0-MHz operation



6.3 Configuration of 16-Bit Timer/Event Counter

The 16-bit timer/event counter consists of the following hardware:


Table 6-4. Configuration of 16-Bit Timer/Event Counter

| Item | Configuration | | | | | |
|------------------|--|--|--|--|--|--|
| Timer register | 16 bits × 1 (TM0) | | | | | |
| Register | Compare register : 16 bits \times 1 (CR00) Capture register : 16 bits \times 1 (CR01) | | | | | |
| Timer output | 1 (TO0) | | | | | |
| Control register | Timer clock select register 0 (TCL0) 16-bit timer mode control register (TMC0) 16-bit timer output control register (TOC0) Port mode register 3 (PM3) External interrupt mode register (INTM0) Sampling clock select register (SCS) Note | | | | | |

Note Refer to Figure 15-1 Basic Configuration of Interrupt Function.



Figure 6-1. Block Diagram of 16-Bit Timer/Event Counter (Timer Mode)




Notes 1. Edge detection circuit

2. For the configuration of the output control circuit of the 16-bit timer/event counter, refer to Figure 6-3.




Figure 6-2. Block Diagram of 16-Bit Timer/Event Counter (PWM Mode)



Remark The output control circuit is shown enclosed by dotted line.



Figure 6-3. Block Diagram of 16-Bit Timer/Event Counter Output Control Circuit



 $\label{eq:Remark} \textbf{Remark} \quad \text{The output control circuit is shown enclosed by dotted line}.$



(1) 16-bit compare register (CR00)

This register always compares its set value in CR00 with the count value of the 16-bit timer register (TM0). When the two values coincide, an interrupt request (INTTM0) is generated.

When TM0 is set as an interval timer, this register is used to hold interval time. When TM0 is set for PWM output, this register is used to set a pulse width.

CR00 is set by a 16-bit memory manipulation instruction in a range of 0001H to FFFFH.

The contents of this register become undefined when the RESET signal is input.

Cautions 1. Set data of PWM (14 bits) to the higher 14 bits of CR00. At this time, set the lower 2 bits to 00.

- 2. Set CR00 to any value other than 0000H. Thus, one pulse will not be counted when the timer is used as an event counter.
- 3. If the new value of CR00 is less than the value of the 16-bit timer register (TM0), TM0 continues counting, overflows, and counts again from 0. If the new value of CR00 is less than the previous value, it is necessary to restart the timer.

(2) 16-bit capture register (CR01)

This 16-bit register captures the contents of the 16-bit timer register (TM0).

The capture trigger is the valid edge input to the INTP0/TI0 pin. The valid edge of INTP0 is set by the external interrupt mode register (INTM0).

CR01 is read by a 16-bit memory manipulation instruction.

The contents of this register become undefined when the RESET signal is input.

Caution If the valid edge of the TI0/P00 pin is input while CR01 is read, CR01 does not perform the capture operation but holds data. However, the interrupt request flag (RIF0) is set by detection of the valid edge.

(3) 16-bit timer register (TM0)

This 16-bit register counts the number of count pulses.

The value of TM0 can be read by a 16-bit memory manipulation instruction.

This register is initialized to 0000H when the RESET signal is input.

Caution Because the value of TM0 is read via CR01, the value of CR01 is destroyed.



6.4 Registers Controlling 16-Bit Timer/Event Counter

The following six types of registers control the 16-bit timer/event counter:

- Timer clock select register 0 (TCL0)
- 16-bit timer mode control register (TMC0)
- 16-bit timer output control register (TOC0)
- Port mode register 3 (PM3)
- External interrupt mode register (INTM0)
- Sampling clock select register (SCS)

(1) Timer clock select register 0 (TCL0) (refer to Figure 6-4)

This register sets the count clock of the 16-bit timer register.

TCL0 is set by a 1-bit or 8-bit memory manipulation instruction.

This register is set to 00H when the RESET signal is input.

Remark TCL0 also has a function to set the clock for PCL output, in addition to the function to set the count clock of the 16-bit timer register.

(2) 16-bit timer mode control register (TMC0) (refer to Figure 6-5)

This register sets an operation mode of the 16-bit timer, clear mode of the 16-bit timer register, and output timing, and detects an overflow.


TMC0 is set by a 1-bit or 8-bit memory manipulation instruction.

This register is set to 00H when the RESET signal is input.

Caution The 16-bit timer register (TM0) starts operation when a value other than 0, 0, 0 is set to TMC01 to TMC03 (operation stop mode). To stop the operation, set TMC01 to TMC03 to 0, 0, 0.



Figure 6-4. Format of Timer Clock Select Register 0



- Cautions 1. The valid edge of the TI0/INTP0 pin is set by the external interrupt mode register (INTM0). The frequency of a sampling clock is selected by the sampling clock select register (SCS).
 - 2. To enable PCL output, set TCL00 to TCL03, and then set CLOE to 1 by using a 1-bit memory manipulation instruction.
 - 3. Read the count value from TM0, not from the 16-bit capture register (CR01), when TI0 is used as the count clock of TM0.
 - 4. To write data other than that already written to TCL0, stop the timer operation once.

Remarks 1. fx : main system clock oscillation frequency

2. fxt : subsystem clock oscillation frequency

3. TIO : input pin of 16-bit timer/event counter

4. TM0: 16-bit timer register

5. (): at fx = 10.0-MHz or fxT = 32.768-kHz operation

6. For PCL, refer to CHAPTER 10 CLOCK OUTPUT CONTROL CIRCUIT.



Figure 6-5. Format of 16-Bit Timer Mode Control Register

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | <0> | Address | After reset | R/W |
|--------|---|---|---|---|-------|-------|-------|------|---------|-------------|-----|
| TMC0 | 0 | 0 | 0 | 0 | TMC03 | TMC02 | TMC01 | OVF0 | FF48H | 00H | R/W |

| OVF0 | Detects overflow in 16-bit timer register | | | | | | |
|------|---|--|--|--|--|--|--|
| 0 | Overflow does not occur | | | | | | |
| 1 | Overflow occurs | | | | | | |

| TMC03 | TMC02 | TMC01 | Selects operation mode or clear mode | Selects timing of TO0 output | Generates interrupt request |
|-------|-------|-------|--|---|--|
| 0 | 0 | 0 | Stops operation (TM0 is cleared to 0) | Not affected | Not generated |
| 0 | 0 | 1 | PWM mode (free running) | PWM pulse output | |
| 0 | 1 | 0 | | Coincidence between TM0 and CR00 | |
| 0 | 1 | 1 | Free running mode Coincidence between TM0 and CR00 or valid edge of TI0 | | |
| 1 | 0 | 0 | Clear and start | Coincidence between TM0 and CR00 | Generated when TM0 coincides with CR00 |
| 1 | 0 | 1 | at valid edge of Tl0 | Coincidence between TM0 and CR00 or valid edge of Tl0 | |
| 1 | 1 | 0 | Clear and start at coincidence | Coincidence between TM0 and CR00 | |
| 1 | 1 | 1 | between TM0 and CR00 | Coincidence between TM0 and CR00 or valid edge of Tl0 | |

- Cautions 1. Before changing the clear mode and output timing of TO0, stop the timer operation (set TMC01 through TMC03 to 0, 0, 0).
 - 2. The valid edge of the TI0/INTP0 pin is set by the external interrupt mode register (INTM0). The frequency of the sampling clock is selected by the sampling clock select register (SCS).
 - 3. When using the PWM mode, set the PWM mode and then set data to CR00.
 - 4. When a mode in which the 16-bit timer is cleared and started on coincidence between TM0 and CR00 is selected, the OVF0 flag is set to 1 when the value of TM0 changes from FFFFH to 0000H with FFFFH set to CR00.

Remark TO0 : output pin of 16-bit timer/event counter

TIO : input pin of 16-bit timer/event counter

TM0 : 16-bit timer register CR00 : 16-bit compare register




(3) 16-bit timer output control register (TOC0)

This register controls the operation of the 16-bit timer/event counter output control circuit. It sets/resets an R-S flip-flop (LV0), sets an active level in the PWM mode, enables/disables inversion of the output in a mode other than PWM mode, and sets a data output mode.

TOC0 is set by a 1-bit or 8-bit memory manipulation instruction.

This register is set to 00H when the RESET signal is input.

Figure 6-6. Format of 16-Bit Timer Output Control Register



Cautions 1. Be sure to stop the timer operation before setting TOC0.

2. 0 is read from LVS0 and LVR0 after data has been set to these bits.



(4) Port mode register 3 (PM3)

This register sets the input/output mode of port 3 in 1-bit units.

When the P30/TO0 pin is used as a timer output pin, set 0 to the PM30 bit of this register and the output latch of the P30 pin.

PM3 is set by a 1-bit or 8-bit memory manipulation instruction.

This register is set to FFH when the RESET signal is input.

Figure 6-7. Format of Port Mode Register 3





(5) External interrupt mode register (INTM0)

This register sets the valid edges of the INTP0 to INTP2 pins.


INTM0 is set by an 8-bit memory manipulation register.

This register is set to 00H when the RESET signal is input.

Remarks 1. The INTP0 pin is multiplexed with TI0/P00.

2. INTP3 is fixed to the falling edge.

Figure 6-8. Format of External Interrupt Mode Register



Caution Before setting the valid edge of the INP0/TI0/P00 pin, clear the bits 1 through 3 (TMC01 through TMC03) of the 16-bit timer mode control register (TMC0) to 0, 0, 0, and stop the timer operation.




(6) Sampling clock select register (SCS)

This register sets the clock with which the valid edge input to INTP0 is to be sampled. When a remote controller signal is eliminated by using INTP0, digital noise is eliminated by sampling clock.

SCS is set by an 8-bit memory manipulation instruction.

This register is set to 00H when the RESET signal is input.

Figure 6-9. Format of Sampling Clock Select Register



Caution $f_x/2^{N+1}$ is the clock supplied to the CPU, and $f_x/2^6$ and $f_x/2^7$ are the clocks supplied to the hardware. $f_x/2^{N+1}$ is stopped in the HALT mode.

Remarks 1. N : value (N = 0 to 4) set to bits 0 to 2 (PCC0 to PCC2) of processor clock control register (PCC)

2. fx : main system clock oscillation frequency

3. (): at fx = 10.0-MHz operation



6.5 Operation of 16-Bit Timer/Event Counter

6.5.1 Operation as interval timer

The 16-bit timer/event counter operates as an interval timer when bits 2 and 3 (TMC02 and TMC03) of the 16-bit timer mode control register (TMC0) are set to 1, 1, and repeatedly generates an interrupt request at time intervals specified by the count value set to the 16-bit compare register (CR00) in advance.

When the count value of the 16-bit timer register (TM0) coincides with the value set to CR00, the value of TM0 is cleared to 0 and TM0 continues counting. At the same time, an interrupt request signal (INTTM0) is generated.

The count clock of the 16-bit timer/event counter can be selected by bits 4 to 6 (TCL04 to TCL06) of the timer clock select register 0 (TCL0).

For the operation when the value of compare register is changed during timer counter operation, refer to **6.6 (3)**Operation after changing value of compare register during timer count operation.





Figure 6-10. Configuration of Interval Timer



Figure 6-11. Interval Timer Operation Timing



Remark Interval time = $(N + 1) \times t$: N = 0001H to FFFFH

Table 6-5. Interval Time of 16-Bit Timer/Event Counter

| TCL06 | TCL05 | TCL04 | Minimum Interval Time | Maximum Interval time | Resolution | | |
|-------|--------|-------|---|-----------------------------------|-----------------------------------|--|--|
| 0 | 0 | 0 | 2 × TI0 input cycle | 2 ¹⁶ × TI0 input cycle | TI0 input edge cycle | | |
| 0 | 1 | 0 | 2 ² × 1/fx (400 ns) | $2^{17} \times 1/fx$ (13.1 ms) | 2 × 1/fx (200 ns) | | |
| 0 | 1 | 1 | 2 ³ × 1/fx (800 ns) | $2^{18} \times 1/fx$ (26.2 ms) | 2 ² × 1/fx (400 ns) | | |
| 1 | 0 | 0 | 2 ⁴ × 1/fx (1.6 <i>μ</i> s) | $2^{19} \times 1/fx$ (52.4 ms) | 2 ³ × 1/fx (800 ns) | | |
| | Others | | Setting prohibited | | | | |

Remarks 1. fx : main system clock oscillation frequency

2. TCL04 to TCL06: bits 4 to 6 of timer clock selection register (TCL0).

3. () : at fx = 10.0-MHz operation



6.5.2 Operation as PWM output

The 16-bit timer/event counter performs PWM output when bits 1 to 3 (TMC01 to 03) of the 16-bit timer mode control register (TMC0) are set to 1, 0, 0, and outputs a pulse whose duty ratio is determined by the value set to the 16-bit compare register (CR00), from the TO0/P30 pin.

Set the active level width of the PWM pulse to the higher 14 bits of CR00. Select the active level by the bit 1 (TOC01) of the 16-bit timer output control register (TOC0).

The PWM pulse has a resolution of 14 bits. It can be converted into an analog voltage when integrated by an external low-pass filter (LPF). This pulse is created by using the basic cycle determined by $2^8/\Phi$ and subcycle determined by $2^{14}/\Phi$ in combination, and is designed to shorten the time constant of the external LPF. Count clock Φ can be selected by bits 4 to 6 (TCL04 to TCL06) of the timer clock select register 0 (TCL0).

PWM output can be enabled or disabled by the bit 0 (TOE0) of TOC0.

- Cautions 1. Set CR00 after selecting the PWM operation mode.
 - 2. Be sure to write 0 to the bits 0 and 1 of CR00.
 - 3. When an external clock is input from the TI0/P00/INTP0 pin, do not select the PWM operation mode.



By integrating the PWM pulse with a 14-bit resolution by using an external low-pass filter, the pulse can be converted into an analog voltage which can be used for electronic tuning and D/A conversion.

The analog output voltage (Van) used for D/A conversion, whose configuration is shown in Figure 6-12, can be calculated by the following expression:

$$V_{AN} = V_{REF} \times \frac{Value \text{ of compare register (CR00)}}{2^{16}}$$

where,

VREF: reference voltage of external switching circuit

Figure 6-12. Example of Configuration of D/A Converter Using PWM Output





Figure 6-13 shows an example where the PWM output is converted into an analog voltage and applied for a TV tuner of voltage synthesizer type.

Figure 6-13. Example of Application Circuit (TV Tuner)





6.5.3 Operation as pulse width measurement

The 16-bit timer register (TM0) can be used to measure the pulse width of the signal input to the TI0/P00 pin. Measurement is carried out in two ways. One is to measure the pulse width with the TM0 in the free running status, and the other is to measure the pulse width by restarting the timer in synchronization with the valid edge of the signal input to the TI0/P00 pin.

(1) Free running pulse width measurement

If an edge specified by the external interrupt mode register (INTM0) is input to the TI0/P00 pin while the 16-bit timer register (TM0) operates, the value of TM0 is captured to the 16-bit capture register (CR01), and an external interrupt request signal (INTP0) is set.

Three types of edges can be selected by bits 2 and 3 (ES10 and ES11) of INTM0: rising, falling, and both rising and falling edges.

To detect the valid edge, sampling is performed at the cycle selected by the sampling clock select register (SCS). The value of TM0 is not captured until the valid edge is detected two times. Consequently, noise that may be superimposed on a pulse with a short pulse width can be eliminated.

Figure 6-14. Configuration of Pulse Width Measurement by Free Running







Figure 6-15. Pulse Width Measurement Timing by Free Running (with both rising and falling edges specified)






(2) Pulse width measurement by restarting timer

The pulse width of the signal input to the TI0/P00 pin is measured by clearing TM0 and restarting counting after the count value of the 16-bit timer register (TM0) has been captured to the 16-bit capture register (CR01), when the valid edge is detected on the TI0/P00 pin.

Three types of edges can be selected by bits 2 and 3 (ES10 and ES11) of external interrupt mode register (INTM0): rising, falling, and both rising and falling edges.

To detect the valid edge, sampling is performed at the cycle selected by the sampling clock select register (SCS). The value of TM0 is not captured until the valid edge is detected two times. Consequently, noise that may be superimposed on a pulse with a short pulse width can be eliminated.

Figure 6-16. Pulse Width Measurement Timing by Restarting Timer (with both rising and falling edges specified)





6.5.4 Operation as external event counter

The external event counter counts the number of clock pulses externally input to the TI0/P00 pin by using the 16-bit timer register (TM0).

Each time the valid edge specified by the external interrupt mode register (INTM0) is input, the value of TM0 is incremented.

When the measured value of TM0 coincides with the value of the 16-bit compare register (CR00), TM0 is cleared to 0, and an interrupt request signal (INTTM0) is generated.

★ Set CR00 to a value other than 0000H (one-pulse count cannot be performed).

Three types of edges can be selected by bits 2 and 3 (ES10 and ES11) of INTM0: rising, falling, and both rising and falling edges.

To detect the valid edge, sampling is performed at the cycle selected by the sampling clock select register (SCS). The value of TM0 is not captured until the valid edge is detected two times. Consequently, noise that may be superimposed on a pulse with a short pulse width can be eliminated.

Valid edge of TI0

16-bit compare register (CR00)

16-bit timer register (TM0)

OVF0


INTPO

16-bit capture register (CR01)

Figure 6-17. Configuration of External Event Counter

Figure 6-18. External Event Counter Operation Timing (with rising edge specified)

Internal bus





6.5.5 Operation as square wave output

The 16-bit timer/event counter can be used to output square waves of any frequency at time intervals specified by the count value set to the 16-bit compare register (CR00) in advance.

When the bits 0 and 1 (TOE0 and TOC01) of the 16-bit timer output control register (TOC0) are set to 1, the output status of the TO0/P30 pin is inverted at time intervals specified by the count value set to CR00 in advance. In this way, square waves of any frequency can be output.

Table 6-6. Square Wave Output Range of 16-Bit Timer/Event Counter


| TCL06 | TCL05 | TCL04 | Minimum Pulse Width Maximum Pulse Width | | Resolution |
|-------|-------|-------|---|-------------------------------------|-----------------------------------|
| 0 | 0 | 0 | 2 × TI0 input cycle | 2 ¹⁶ × TI0 input cycle | TI0 input edge cycle |
| 0 | 1 | 0 | 2 ² × 1/fx (400 ns) | $2^{17} \times 1/fx$ (13.1 ms) | 2 × 1/fx (200 ns) |
| 0 | 1 | 1 | 2 ³ × 1/fx (800 ns) | $2^{18} \times 1/fx$ (26.2 ms) | 2 ² × 1/fx (400 ns) |
| 1 | 0 | 0 | $2^4 \times 1/fx$ (1.6 μ s) | 2 ¹⁹ × 1/fx (52.4 ms) | 2 ³ × 1/fx (800 ns) |

Remarks 1. fx : main system clock oscillation frequency

2. TCL04 to TCL06: bits 4 through 6 of timer clock select register 0 (TCL0)

3. () : at fx = 10.0-MHz operation

Figure 6-19. Square Wave Output Timing



Note The initial value of TO0 output can be set by bits 2 and 3 (LVR0 and LVS0) of 16-bit timer output control register (TOC0).




6.6 Notes on Using 16-Bit Timer/Event Counter

(1) Error on starting timer

An error of up to 1 clock occurs after the timer has been started until a coincidence signal is generated. This is because the 16-bit timer register (TM0) is started in asynchronization with the count pulse.

Figure 6-20. Start Timing of 16-Bit Timer Register



(2) Setting of 16-bit compare register


Set a value other than 0000H to the 16-bit compare register (CR00).

Therefore, one pulse cannot be counted when the 16-bit timer/event counter operates as an event counter.

(3) Operation after changing value of compare register during timer count operation

If a new value of the 16-bit compare register (CR00) is less than the value of the 16-bit timer register (TM0), TM0 continues counting, overflows, and restarts counting from 0. Therefore, if the new value of CR00 (M) is less than its old value (N), it is necessary to restart the timer after changing the value of CR00.

Figure 6-21. Timing after Changing Value of Compare Register during Timer Count Operation



 $\textbf{Remark} \quad N > X > M$



Capture operation ignored

(4) Data hold timing of capture register

When the valid edge is input to the TI0/P00 pin while data is read from the 16-bit capture register (CR01), CR01 does not perform the capture operation, but holds the data. However, the interrupt request flag (PIF0) is set when the valid edge is detected.

Count pulse

TM0 count value

N

N+1

N+2

M

M+1

M+2

Edge input

Interrupt request flag

Capture read signal

Value captured to CR01

X

N+1

X

Figure 6-22. Data Hold Timing of Capture Register

(5) Setting valid edge

Set the valid edge of the TI0/P00/INTP0 pin after setting the bits 1 to 3 (TMC01 to TMC03) of the 16-bit timer mode control register (TMC0) to 0, 0, 0 and then stopping the timer operation. The valid edge is set by using bits 2 and 3 (ES10 and ES11) of the external interrupt mode register (INTM0).

(6) Operation of OVF0 flag

The OVF0 flag is set to 1 in the following case:

Mode in which the timer is cleared and started on coincidence between TM0 and CR00 is selected

↓ CR00 is set to FFFFH

TM0 counts up from FFFFH to 0000H




Figure 6-23. Operation Timing of OVF0 Flag

Phase-out/Discontinued

[MEMO]



CHAPTER 7 8-BIT TIMER/EVENT COUNTER

7.1 Function of 8-Bit Timer/Event Counter

The μ PD78014H Subseries is provided with 8-bit timer/event counters which can be used in the following two modes:

- 8-bit timer/event counter mode : Two channels of 8-bit timer/event counters are individually used.
- 16-bit timer/event counter mode: Two channels of 8-bit timer/event counters are used in combination as a 16-bit timer/event counter.

7.1.1 8-bit timer/event counter mode

The 8-bit timer/event counters 1 and 2 (TM1 and TM2) have the following functions:

- Interval timer
- · External event counter
- Square wave output



(1) 8-bit interval timer

When an 8-bit timer/event counter is used as an interval timer, it generates an interrupt request at any time intervals set in advance.

Table 7-1. Interval Time of 8-Bit Timer/Event Counter

| Minimum Interval Time | Maximum Interval Time | Resolution |
|------------------------|-------------------------|------------------------|
| 2 ² × 1/fx | $2^{10} \times 1/f_X$ | $2^2 \times 1/f_X$ |
| (400 ns) | (102.4 μs) | (400 ns) |
| 2 ³ × 1/fx | $2^{11} \times 1/f_X$ | $2^3 \times 1/f_X$ |
| (800 ns) | (204.8 μs) | (800 ns) |
| 2 ⁴ × 1/fx | $2^{12} \times 1/f_X$ | $2^4 \times 1/f_X$ |
| (1.6 μs) | (409.6 μs) | (1.6 μs) |
| 2 ⁵ × 1/fx | $2^{13} \times 1/f_X$ | 2 ⁵ × 1/fx |
| (3.2 μs) | (819.2 μs) | (3.2 μs) |
| 2 ⁶ × 1/fx | $2^{14} \times 1/f_X$ | 2 ⁶ × 1/fx |
| (6.4 μs) | (1.64 ms) | (6.4 μs) |
| 2 ⁷ × 1/fx | $2^{15} \times 1/f_X$ | 2 ⁷ × 1/fx |
| (12.8 μs) | (3.28 ms) | (12.8 μs) |
| 28 × 1/fx | $2^{16} \times 1/f_X$ | 28 × 1/fx |
| (25.6 μs) | (6.55 ms) | (25.6 μs) |
| 2 ⁹ × 1/fx | $2^{17} \times 1/f_{X}$ | 29 × 1/fx |
| (51.2 μs) | (13.1 ms) | (51.2 μs) |
| 2 ¹⁰ × 1/fx | 2 ¹⁸ × 1/fx | 2 ¹⁰ × 1/fx |
| (102.4 μs) | (26.2 ms) | (102.4 μs) |
| 2 ¹² × 1/fx | 2 ²⁰ × 1/fx | 2 ¹² × 1/fx |
| (409.6 μs) | (104.9 ms) | (409.6 μs) |

Remarks 1. fx : main system clock oscillation frequency



(2) External event counter

The number of pulses of an externally input signal can be measured.

(3) Square wave output

A square wave of any frequency can be output.

Table 7-2. Square Wave Output Range of 8-Bit Timer/Event Counter

| Minimum Pulse Width | Maximum Pulse Width | Resolution |
|------------------------|------------------------|-----------------------|
| $2^2 \times 1/f_X$ | 2 ¹⁰ × 1/fx | $2^2 \times 1/f_X$ |
| (400 ns) | (102.4 μs) | (400 ns) |
| $2^3 \times 1/f_X$ | 2 ¹¹ × 1/fx | $2^3 \times 1/f_X$ |
| (800 ns) | (204.8 μs) | (800 ns) |
| $2^4 \times 1/f_X$ | 2 ¹² × 1/fx | $2^4 \times 1/f_X$ |
| (1.6 μs) | (409.6 μs) | (1.6 μs) |
| 2 ⁵ × 1/fx | 2 ¹³ × 1/fx | 2 ⁵ × 1/fx |
| (3.2 μs) | (819.2 μs) | $(3.2 \ \mu s)$ |
| $2^6 \times 1/f_X$ | 2 ¹⁴ × 1/fx | $2^6 \times 1/f_X$ |
| (6.4 μs) | (1.64 ms) | $(6.4 \ \mu s)$ |
| 2 ⁷ × 1/fx | 2 ¹⁵ × 1/fx | $2^7 \times 1/f_X$ |
| (12.8 <i>μ</i> s) | (3.28 ms) | $(12.8 \ \mu s)$ |
| 28 × 1/fx | 2 ¹⁶ × 1/fx | 28 × 1/fx |
| (25.6 μs) | (6.55 ms) | $(25.6 \ \mu s)$ |
| 2 ⁹ × 1/fx | 2 ¹⁷ × 1/fx | 2 ⁹ × 1/fx |
| (51.2 <i>μ</i> s) | (13.1 ms) | (51.2 <i>μ</i> s) |
| 2 ¹⁰ × 1/fx | 2 ¹⁸ × 1/fx | $2^{10} \times 1/f_X$ |
| (102.4 μs) | (26.2 ms) | $(102.4 \mu s)$ |
| 2 ¹² × 1/fx | 2 ²⁰ × 1/fx | $2^{12} \times 1/f_X$ |
| (409.6 μs) | (104.9 ms) | $(409.6 \ \mu s)$ |

Remarks 1. fx : main system clock oscillation frequency



7.1.2 16-bit timer/event counter mode

(1) 16-bit interval timer

When two 8-bit timer/event counters are used in combination as a 16-bit interval timer, it generates an interrupt request at any time intervals set in advance.

Table 7-3. Interval Time of 8-Bit Timer/Event Counters Used as 16-Bit Timer/Event Counter

| Minimum Interval Time | Maximum Interval Time | Resolution |
|------------------------|------------------------|------------------------|
| $2^2 \times 1/f_X$ | 2 ¹⁸ × 1/fx | $2^2 \times 1/f_X$ |
| (400 ns) | (26.2 ms) | (400 ns) |
| $2^3 \times 1/f_X$ | 2 ¹⁹ × 1/fx | $2^3 \times 1/f_X$ |
| (800 ns) | (52.4 ms) | (800 ns) |
| $2^4 \times 1/f_X$ | 2 ²⁰ × 1/fx | 2 ⁴ × 1/fx |
| (1.6 μs) | (104.9 ms) | (1.6 μs) |
| 2 ⁵ × 1/fx | 2 ²¹ × 1/fx | 2 ⁵ × 1/fx |
| (3.2 μs) | (209.7 ms) | (3.2 μs) |
| $2^6 \times 1/f_X$ | 2 ²² × 1/fx | 2 ⁶ × 1/fx |
| (6.4 μs) | (419.4 ms) | (6.4 μs) |
| 2 ⁷ × 1/fx | 2 ²³ × 1/fx | 2 ⁷ × 1/fx |
| (12.8 μs) | (838.9 ms) | (12.8 <i>μ</i> s) |
| 28 × 1/fx | 2 ²⁴ × 1/fx | 28 × 1/fx |
| (25.6 μs) | (1.7 s) | (25.6 μs) |
| 2 ⁹ × 1/fx | 2 ²⁵ × 1/fx | 29 × 1/fx |
| (51.2 <i>μ</i> s) | (3.4 s) | (51.2 <i>μ</i> s) |
| 2 ¹⁰ × 1/fx | 2 ²⁶ × 1/fx | 2 ¹⁰ × 1/fx |
| (102.4 μs) | (6.7 s) | (102.4 <i>μ</i> s) |
| 212 × 1/fx | 2 ²⁸ × 1/fx | 2 ¹² × 1/fx |
| (409.6 μs) | (26.8 s) | (409.6 μs) |

Remarks 1. fx : main system clock oscillation frequency



(2) External event counter

The number of pulses of an externally input signal can be measured.

(3) Square wave output

A square wave of any frequency can be output.

Table 7-4. Square Wave Output Range of 8-Bit Timer/Event Counters Used as 16-Bit Timer/Event Counter

| Minimum Pulse Width | Maximum Pulse Width | Resolution |
|------------------------|------------------------|------------------------|
| 2 ² × 1/fx | $2^{18} \times 1/f_X$ | 2 ² × 1/fx |
| (400 ns) | (26.2 ms) | (400 ns) |
| 2 ³ × 1/fx | 2 ¹⁹ × 1/fx | 2 ³ × 1/fx |
| (800 ns) | (52.4 ms) | (800 ns) |
| 2 ⁴ × 1/fx | 2 ²⁰ × 1/fx | 2 ⁴ × 1/fx |
| (1.6 μs) | (104.9 ms) | (1.6 <i>μ</i> s) |
| 2 ⁵ × 1/fx | $2^{21} \times 1/f_X$ | 2 ⁵ × 1/fx |
| (3.2 μs) | (209.7 ms) | (3.2 μs) |
| 2 ⁶ × 1/fx | 2 ²² × 1/fx | 26 × 1/fx |
| (6.4 μs) | (419.4 ms) | (6.4 μs) |
| 2 ⁷ × 1/fx | 2 ²³ × 1/fx | 2 ⁷ × 1/fx |
| (12.8 μs) | (838.9 ms) | (12.8 μs) |
| 28 × 1/fx | $2^{24} \times 1/f_X$ | 28 × 1/fx |
| (25.6 μs) | (1.7 s) | (25.6 μs) |
| 29 × 1/fx | 2 ²⁵ × 1/fx | 29 × 1/fx |
| (51.2 μs) | (3.4 s) | (51.2 μs) |
| 2 ¹⁰ × 1/fx | $2^{26} \times 1/f_X$ | 2 ¹⁰ × 1/fx |
| (102.4 μs) | (6.7 s) | (102.4 μs) |
| 2 ¹² × 1/fx | 2 ²⁸ × 1/fx | 2 ¹² × 1/fx |
| (409.6 μs) | (26.8 s) | (409.6 <i>μ</i> s) |

Remarks 1. fx : main system clock oscillation frequency



7.2 Configuration of 8-Bit Timer/Event Counter

An 8-bit timer/event counter consists of the following hardware:

Table 7-5. Configuration of 8-Bit Timer/Event Counter

| Item | Configuration |
|------------------|--|
| Timer register | 8 bits × 2 (TM1, TM2) |
| Register | Compare register: 8 bits × 2 (CR10, CR20) |
| Timer output | 2 (TO1, TO2) |
| Control register | Timer clock select register 1 (TCL1) 8-bit timer mode control register (TMC1) 8-bit timer output control register (TOC1) Port mode register 3 (PM3) Note Port 3 (P3) |

Note Refer to Figure 4-8. Block Diagram of P30 to P37.



Figure 7-1. Block Diagram of 8-Bit Timer/Event Counter








Figure 7-2. Block Diagram of 8-Bit Timer/Event Counter Output Control Circuit 1



Caution Bit 1 of port mode register 3 (PM3)

Remark The output control circuit is shown enclosed by broken line.

Figure 7-3. Block Diagram of 8-Bit Timer/Event Counter Output Control Circuit 2



Caution Bit 2 of port mode register 3 (PM3)

Remarks 1. The output control circuit is shown enclosed by broken line.

2. fsck: serial clock frequency



(1) 8-bit compare registers (CR10 and CR20)

These 8-bit registers always compare their set values with the count values of the 8-bit timer registers 1 and 2 (TM1 and TM2). CR10 compares its set value with TM1, while CR20 compares its set value with TM2. When the value of a compare register coincides with the count value of the corresponding timer register, the compare register generates an interrupt request (INTTM1 or INTTM2).

When TM1 or TM2 is used as an interval timer, the corresponding compare register can also be used to hold interval time.

CR10 and CR20 are set by an 8-bit memory manipulation instruction, and cannot be set by a 16-bit memory manipulation instruction. When TM1 and TM2 are used as 8-bit timer/event counters, a value in a range of 00H to FFH can be set to the corresponding compare registers. When the two 8-bit timer/event counters are used in combination as a 16-bit timer/event counter, a value in a range of 0000H to FFFH can be set to the two compare registers.

The contents of these registers become undefined when the RESET signal is input.

- Cautions 1. Set data to these registers when the two 8-bit timer/event counters are used as a 16-bit timer/event counter after stopping the operation of the timer.
 - 2. When the values of CR10 and CR20 after changing are less than the values of 8-bit timer register (TM1 and TM2), TM1 and TM2 continue counting and start counting from 0 after overflow. For this reason, when the values of CR10 and CR20 after changing are less than the values before changing, restart the timer after changing CR10 and CR20.

(2) 8-bit timer registers 1 and 2 (TM1 and TM2)

These 8-bit registers count the number of count pulses.

When TM1 and TM2 are used individually, the value of each timer register can be read by an 8-bit memory manipulation instruction. When the two timer registers are used in combination as a 16-bit timer, the value of the 16-bit timer register (TMS) can be read by a 16-bit memory manipulation instruction.

These registers are initialized to 00H when the RESET signal is input.



7.3 Registers Controlling 8-Bit Timer/Event Counter

The following four types of registers control the 8-bit timer/event counters:

- Timer clock select register 1 (TCL1)
- 8-bit timer mode control register (TMC1)
- 8-bit timer output control register (TOC1)
- Port mode register 3 (PM3)

(1) Timer clock select register 1 (TCL1)


This register sets the count clocks of the 8-bit timer registers 1 and 2.

TCL1 is set by an 8-bit memory manipulation instruction.

This register is set to 00H when the RESET signal is input.



Figure 7-4. Format of Timer Clock Select Register 1



Caution To write data other than that already written to TCL1, stop the timer operation once.

Remarks 1. fx : main system clock oscillation frequency

TI1: input pin of 8-bit timer register 1
 TI2: input pin of 8-bit timer register 2




(2) 8-bit timer mode control register (TMC1)

This register enables or disables the operations of 8-bit timer registers 1 and 2, and sets an operation mode of 8-bit timer register 1, 2.

TMC1 is set by a 1-bit or 8-bit memory manipulation instruction.

This register is set to 00H when the RESET signal is input.

Figure 7-5. Format of 8-Bit Timer Mode Control Register



- Cautions 1. When changing the operation mode, stop the timer operations beforehand.
 - 2. When TM1 is used as a 16-bit timer register (TMS), enable or disable the operation of TMS by using the TCE1 bit of the 8-bit timer mode control register (TMC1).




(3) 8-bit timer output control register (TOC1)

This register controls the operations of the 8-bit timer/event counter output control circuits 1 and 2. It sets/resets an R-S flip-flops (LV1, LV2), enables/disables inversion of the timer output F/F, and enables/ disables the outputs of 8-bit timer registers 1 and 2.

TOC1 is set by a 1-bit or 8-bit memory manipulation instruction.

This register is set to 00H when the RESET signal is input.

Figure 7-6. Format of 8-Bit Timer Output Control Register



Cautions 1. Be sure to stop the timer operation before setting TOC1.

2. 0 is read from LVS1, LVS2, LVR1, and LVR2 after data has been set to these bits.



(4) Port mode register 3 (PM3)

This register sets the input/output mode of port 3 in 1-bit units.

When the P31/TO1 and P32/TO2 pins are used as timer output pins, set 0 to the PM31 and PM32 bits of this register and the output latch of the P31 and P32 pins.

PM3 is set by a 1-bit or 8-bit memory manipulation instruction.

This register is set to FFH when the RESET signal is input.

Figure 7-7. Format of Port Mode Register 3





7.4 Operation of 8-Bit Timer/Event Counter

7.4.1 8-bit timer/event counter mode

(1) Operation as interval timer

The 8-bit timer/event counters operate as interval timers and repeatedly generate an interrupt request at time intervals specified by the count values set to the corresponding 8-bit compare registers (CR10 and CR20) in advance.

When the count values of the 8-bit timer registers 1 and 2 (TM1 and TM2) coincide with the values set to the corresponding compare registers CR10 and CR20, the values of TM1 and TM2 are cleared to 0, TM1 and TM2 continue counting, and at the same time, interrupt request signals (INTTM1 and INTTM2) are generated. The count clock of the TM1 can be selected by bits 0 to 3 (TCL10 to TCL13) of the timer clock select register 1 (TCL1), and the count clock of the TM2 can be selected by the bits 4 to 7 (TCL14 to TCL17) of TCL1. For the operation when the value of compare register is changed during timer count operation, refer to **7.5**

(3) Operation after changing value of compare register during timer count operation.




Figure 7-8. Interval Timer Operation Timing

Remark Interval time = $(N + 1) \times t$: N = 00H to FFH



Table 7-6. Interval Time of 8-Bit Timer/Event Counter 1

| TCL13 | TCL12 | TCL11 | TCL10 | Minimum Interval Time | Maximum Interval Time | Resolution |
|-------|-------|-------|-------|--|--------------------------------------|--|
| 0 | 0 | 0 | 0 | TI1 input cycle | 28 × TI1 input cycle | TI1 input edge cycle |
| 0 | 0 | 0 | 1 | TI1 input cycle | 28 × TI1 input cycle | TI1 input edge cycle |
| 0 | 1 | 1 | 0 | 2 ² × 1/fx (400 ns) | $2^{10} \times 1/fx$ (102.4 μ s) | 2 ² × 1/fx (400 ns) |
| 0 | 1 | 1 | 1 | $2^{3} \times 1/fx$ (800 ns) | $2^{11} \times 1/fx$ (204.8 μ s) | 2 ³ × 1/fx (800 ns) |
| 1 | 0 | 0 | 0 | 2 ⁴ × 1/fx (1.6 μs) | 2 ¹² × 1/fx (409.6 μs) | 2 ⁴ × 1/fx (1.6 μs) |
| 1 | 0 | 0 | 1 | $2^{5} \times 1/fx$ (3.2 μ s) | 2 ¹³ × 1/fx (819.2 μs) | 2 ⁵ × 1/fx (3.2 μs) |
| 1 | 0 | 1 | 0 | $2^6 	imes 1/fx$ (6.4 μ s) | 2 ¹⁴ × 1/fx (1.64 ms) | $2^{6} \times 1/fx$ (6.4 μ s) |
| 1 | 0 | 1 | 1 | $2^{7} \times 1/fx$ (12.8 μ s) | 2 ¹⁵ × 1/fx (3.28 ms) | $2^{7} \times 1/\text{fx}$ (12.8 μ s) |
| 1 | 1 | 0 | 0 | 2 ⁸ × 1/fx (25.6 <i>μ</i> s) | 2 ¹⁶ × 1/fx (6.55 ms) | 2 ⁸ × 1/fx (25.6 μs) |
| 1 | 1 | 0 | 1 | 2 ⁹ × 1/fx (51.2 <i>μ</i> s) | 2 ¹⁷ × 1/fx (13.1 ms) | 2 ⁹ × 1/fx (51.2 <i>μ</i> s) |
| 1 | 1 | 1 | 0 | $2^{10} \times 1/fx$ (102.4 μ s) | 2 ¹⁸ × 1/fx (26.2 ms) | 2 ¹⁰ × 1/fx (102.4 μs) |
| 1 | 1 | 1 | 1 | 2 ¹² × 1/fx (409.6 μs) | $2^{20} \times 1/fx$ (104.9 ms) | 2 ¹² × 1/fx (409.6 μs) |
| | Oth | ers | • | | Setting prohibited | |

Remarks 1. fx : main system clock oscillation frequency

2. TCL10 to TCL13: bits 0 to 3 of timer clock selection register 1 (TCL1)



Table 7-7. Interval Time of 8-Bit Timer/Event Counter 2

| TCL17 | TCL16 | TCL15 | TCL14 | Minimum Interval Time | Maximum Interval Time | Resolution |
|-------|-------|-------|-------|---|--------------------------------------|--------------------------------------|
| 0 | 0 | 0 | 0 | TI2 input cycle | 28 × TI2 input cycle | TI2 input edge cycle |
| 0 | 0 | 0 | 1 | TI2 input cycle | 28 × TI2 input cycle | TI2 input edge cycle |
| 0 | 1 | 1 | 0 | $2^2 \times 1/fx$ (400 ns) | $2^{10} \times 1/fx$ (102.4 μ s) | 2 ² × 1/fx (400 ns) |
| 0 | 1 | 1 | 1 | $2^{3} \times 1/fx$ (800 ns) | $2^{11} \times 1/fx$ (204.8 μ s) | 2 ³ × 1/fx (800 ns) |
| 1 | 0 | 0 | 0 | 2 ⁴ × 1/fx (1.6 μs) | $2^{12} \times 1/fx$ (409.6 μ s) | 2 ⁴ × 1/fx (1.6 μs) |
| 1 | 0 | 0 | 1 | 2 ⁵ × 1/fx (3.2 μs) | 2 ¹³ × 1/fx (819.2 μs) | 2 ⁵ × 1/fx (3.2 μs) |
| 1 | 0 | 1 | 0 | $2^6 	imes 	ext{1/fx}$ (6.4 μ s) | 2 ¹⁴ × 1/fx (1.64 ms) | $2^6 \times 1/fx$ (6.4 μ s) |
| 1 | 0 | 1 | 1 | $2^{7} \times 1/fx$ (12.8 μ s) | 2 ¹⁵ × 1/fx (3.28 ms) | 2 ⁷ × 1/fx (12.8 μs) |
| 1 | 1 | 0 | 0 | 2 ⁸ × 1/fx (25.6 <i>μ</i> s) | 2 ¹⁶ × 1/fx (6.55 ms) | 2 ⁸ × 1/fx (25.6 μs) |
| 1 | 1 | 0 | 1 | 2 ⁹ × 1/fx (51.2 <i>μ</i> s) | 2 ¹⁷ × 1/fx (13.1 ms) | 2 ⁹ × 1/fx (51.2 μs) |
| 1 | 1 | 1 | 0 | $2^{10} \times 1/\text{fx}$ (102.4 μ s) | 2 ¹⁸ × 1/fx (26.2 ms) | 2 ¹⁰ × 1/fx (102.4 μs) |
| 1 | 1 | 1 | 1 | 2 ¹² × 1/fx (409.6 μs) | $2^{20} \times 1/fx$ (104.9 ms) | 2 ¹² × 1/fx (409.6 μs) |
| | Oth | ers | • | | Setting prohibited | |

Remarks 1. fx : main system clock oscillation frequency

2. TCL14 to TCL17: bits 4 to 7 of timer clock selection register 1 (TCL1)




(2) Operation as external event counter

The external event counter counts the number of clock pulses externally input to the TI1/P33 and TI2/P34 pins by using the 8-bit timer registers 1 and 2 (TM1 and TM2).

Each time the valid edge specified by the timer clock select register 1 (TCL1) is input, the values of TM1 and TM2 are incremented. Either the rising edge or falling edge can be specified as the valid edge.

When the count values of TM1 and TM2 coincide with the values of the corresponding 8-bit compare registers (CR10 and CR20), TM1 and TM2 are cleared to 0, and interrupt request signals (INTTM1 and INTTM2) are generated.

Figure 7-9. External Event Counter Operation Timing (with rising edge specified)



Remark N = 00H to FFH



(3) Operation as square wave output

The 8-bit timer/event counters can be used to output square waves of any frequency at time intervals specified by the values set to the corresponding 8-bit compare registers (CR10 and CR20) in advance.

When bit 0 or 4 (TOE1 or TOE2) of the 8-bit timer output control register (TOC1) is set to 1, the output status of the TO1/P31 or TO2/P32 pin is inverted at time intervals specified by the values set to CR10 or CR20 in advance. In this way, square waves of any frequency can be output.

Table 7-8. Square Wave Output Range of 8-Bit Timer/Event Counters


| TCL13 | TCL12 | TCL11 | TCL10 | Minimum Pulse Width | Maximum Pulse Width | Resolution |
|-------|-------|-------|-------|--|--------------------------------------|--------------------------------------|
| 0 | 1 | 1 | 0 | $2^2 \times 1/fx$ (400 ns) | $2^{10} \times 1/fx$ (102.4 μ s) | $2^2 \times 1/fx$ (400 ns) |
| 0 | 1 | 1 | 1 | 2 ³ × 1/fx (800 ns) | 2 ¹¹ × 1/fx (204.8 μs) | 2 ³ × 1/fx (800 ns) |
| 1 | 0 | 0 | 0 | 2 ⁴ × 1/fx (1.6 μs) | 2¹² × 1/fx (409.6 μs) | $2^4 	imes 1/fx$ (1.6 μ s) |
| 1 | 0 | 0 | 1 | 2 ⁵ × 1/fx (3.2 μs) | 2 ¹³ × 1/fx (819.2 μs) | $2^{5} \times 1/fx$ (3.2 μ s) |
| 1 | 0 | 1 | 0 | 2 ⁶ × 1/fx (6.4 μs) | 2 ¹⁴ × 1/fx (1.64 ms) | $2^{6} \times 1/fx$ (6.4 μ s) |
| 1 | 0 | 1 | 1 | 2 ⁷ × 1/fx (12.8 μs) | 2 ¹⁵ × 1/fx (3.28 ms) | $2^{7} \times 1/fx$ (12.8 μ s) |
| 1 | 1 | 0 | 0 | 2 ⁸ × 1/fx (25.6 μs) | 2 ¹⁶ × 1/fx (6.55 ms) | 2 ⁸ × 1/fx (25.6 μs) |
| 1 | 1 | 0 | 1 | 2 ⁹ × 1/fx (51.2 <i>μ</i> s) | 2 ¹⁷ × 1/fx (13.1 ms) | 2 ⁹ × 1/fx (51.2 μs) |
| 1 | 1 | 1 | 0 | 2 ¹⁰ × 1/fx (102.4 μs) | 2 ¹⁸ × 1/fx (26.2 ms) | $2^{10} \times 1/fx$ (102.4 μ s) |
| 1 | 1 | 1 | 1 | 2 ¹² × 1/fx (409.6 μs) | 2 ²⁰ × 1/fx (104.9 ms) | 2 ¹² × 1/fx (409.6 μs) |

Remarks 1. fx : main system clock oscillation frequency

2. TCL10 to TCL13: bits 0 to 3 of timer clock selection register 1 (TCL1)

3. () : at fx = 10.0-MHz operation

Figure 7-10. Square Wave Output Operation Timings



Note Initial value of TO1 output can be set at bits 2 and 3 (LVS1 and LVR1) of the 8-bit timer output control register (TOC1).



7.4.2 16-bit timer/event counter mode

When bit 2 (TMC12) of the 8-bit timer mode control register (TMC1) is set to 1, the 16-bit timer/event counter mode is selected.

The count clocks are selected with bits 0 to 3 (TCL10 to TCL13) of timer clock select register (TCL1). The overflow signal of 8-bit timer/event counter 1 (TM1) becomes a count clock of 8-bit timer/event counter 2 (TM2). Count operation enable/disable is selected with bit 0 (TCE1) of TMC1.

★ (1) Interval timer operation

The 8-bit timer/event counter operates as interval timer which generates interrupt requests repeatedly at intervals of the count value preset to 2-channel 8-bit compare registers (CR10 and CR20). When setting the count value, the upper 8-bit value is set as CR20 and the lower 8-bit value as CR10. For the count value (interval time) which can be set refer to **Table 7-9**.

When the 8-bit timer register 1 (TM1) and CR10 values match and the 8-bit timer register 2 (TM2) and CR20 values match, counting continues with the TM1 and TM2 values cleared to 0 and the interrupt request signal (INTTM2) is generated. For the operation timings of the interval timer, refer to **Figure 7-11**.

Count clock can be selected with bits 0 to 3 (TCL10 to TCL13) of the timer clock select register 1 (TCL1). The overflow signal of the TM1 becomes a count clock of the TM2.




Figure 7-11. Interval Timer Operation Timing

Remark Interval time = $(N + 1) \times t$: N = 0000H to FFFFH



Caution Even when the two 8-bit timers are used in combination in a 16-bit timer/event counter mode, when the count value of TM1 coincides with the value of CR10, an interrupt request (INTTM1) is generated, and the F/F of the 8-bit timer/event counter output control circuit 1 is inverted. When using the 8-bit timers as a 16-bit interval timer, set mask flag TMMK1, which disables accepting INTTM1, to 1.

To read the count value of the 16-bit timer register (TMS), use a 16-bit memory manipulation instruction.

Table 7-9. Interval Time when Two 8-Bit Timer/Event Counters (TM1 and TM2)

Are Used as One 16-Bit Timer/Event Counter

| TCL13 | TCL12 | TCL11 | TCL10 | Minimum Interval Time | Maximum Interval Time | Resolution |
|-------|-------|-------|-------|---|--------------------------------------|--------------------------------------|
| 0 | 0 | 0 | 0 | TI1 input cycle | 28 × TI1 input cycle | TI1 input edge cycle |
| 0 | 0 | 0 | 1 | TI1 input cycle | 28 × TI1 input cycle | TI1 input edge cycle |
| 0 | 1 | 1 | 0 | 2 ² × 1/fx (400 ns) | 2 ¹⁸ × 1/fx (26.2 ms) | 2 ² × 1/fx (400 ns) |
| 0 | 1 | 1 | 1 | $2^3 \times 1/fx$ (800 ns) | $2^{19} \times 1/fx$ (52.4 ms) | $2^{3} \times 1/fx$ (800 ns) |
| 1 | 0 | 0 | 0 | 2 ⁴ × 1/fx (1.6 μs) | $2^{20} \times 1/fx$ (104.9 ms) | 2 ⁴ × 1/fx (1.6 μs) |
| 1 | 0 | 0 | 1 | 2 ⁵ × 1/fx (3.2 μs) | 2 ²¹ × 1/fx (209.7 ms) | $2^{5} \times 1/fx$ (3.2 μ s) |
| 1 | 0 | 1 | 0 | $2^{6} \times 1/fx$ (6.4 μ s) | 2 ²² × 1/fx (419.4 ms) | $2^6 \times 1/fx$ (6.4 μ s) |
| 1 | 0 | 1 | 1 | $2^{7} \times 1/fx$ (12.8 μ s) | $2^{23} \times 1/fx$ (838.9 ms) | $2^{7} \times 1/fx$ (12.8 μ s) |
| 1 | 1 | 0 | 0 | 2 ⁸ × 1/fx (25.6 μs) | $2^{24} \times 1/fx$ (1.7 s) | 2 ⁸ × 1/fx (25.6 μs) |
| 1 | 1 | 0 | 1 | 2 ⁹ × 1/fx (51.2 <i>μ</i> s) | $2^{25} \times 1/fx$ (3.4 s) | 2 ⁹ × 1/fx (51.2 μs) |
| 1 | 1 | 1 | 0 | $2^{10} \times 1/\text{fx}$ (102.4 μ s) | $2^{26} \times 1/fx$ (6.7 s) | 2 ¹⁰ × 1/fx (102.4 μs) |
| 1 | 1 | 1 | 1 | 2 ¹² × 1/fx (409.6 μs) | 2 ²⁸ × 1/fx (26.8 s) | 2 ¹² × 1/fx (409.6 μs) |
| | Oth | ers | | | Setting prohibited | |

Remarks 1. fx : main system clock oscillation frequency

2. TCL10 to TCL13: bits 0 to 3 of timer clock selection register 1 (TCL1)




(2) Operation as external event counter

The external event counter counts the number of clock pulses externally input to the TI1/P33 pin by using the two channels of 8-bit timer registers 1 and 2 (TM1 and TM2).

★ Each time the valid edge specified by the timer clock select register 1 (TCL1) is input, TM1 is incremented. When TM1 overflows, TM2 is incremented based on the overflow signal. Either the rising edge or falling edge can be specified as the edge.

When the count values of TM1 and TM2 coincide with the values of the corresponding 8-bit compare registers (CR10 and CR20), TM1 and TM2 are cleared to 0, and an interrupt request signal (INTTM2) is generated.

Figure 7-12. External Event Counter Operation Timing (with rising edge specified)



Caution Even when the two 8-bit timers are used in combination in a 16-bit timer/event counter mode, when the count value of TM1 coincides with the value of CR10, an interrupt request (INTTM1) is generated, and the F/F of the 8-bit timer/event counter output control circuit 1 is inverted. When using the 8-bit timers as a 16-bit interval timer, set mask flag TMMK1, which disables accepting INTTM1, to 1.

To read the count value of the 16-bit timer register (TMS), use a 16-bit memory manipulation instruction.



(3) Operation as square wave output

The 8-bit timers/event counters can be used to output square waves of any frequency at time intervals specified by the values set to the corresponding 8-bit compare registers (CR10 and CR20) in advance. When setting count values, set the value of high order 8 bit to CR20 and low order 8 bit to CR10.

When the bit 4 (TOE2) of the 8-bit timer output control register (TOC1) is set to 1, the output status of the TO2/P32 pin is inverted at time intervals specified by the count values set to CR10 or CR20 in advance. In this way, square waves of any frequency can be output.

Table 7-10. Square Wave Output Range when Two 8-Bit Timer/Event Counters (TM1 and TM2)


Are Used as One 16-Bit Timer/Event Counter

| TCL13 | TCL12 | TCL11 | TCL10 | Minimum Pulse Width | Maximum Pulse Width | Resolution |
|-------|-------|-------|-------|--|--------------------------------------|--|
| 0 | 1 | 1 | 0 | $2^2 \times 1/fx$ (400 ns) | $2^{18} \times 1/fx$ (26.2 ms) | $2^2 \times 1/fx$ (400 ns) |
| 0 | 1 | 1 | 1 | 2 ³ × 1/fx (800 ns) | 2 ¹⁹ × 1/fx (52.4 ms) | 2 ³ × 1/fx (800 ns) |
| 1 | 0 | 0 | 0 | $2^4 \times 1/fx$ (1.6 μ s) | $2^{20} \times 1/fx$ (104.9 ms) | 2 ⁴ × 1/fx (1.6 μs) |
| 1 | 0 | 0 | 1 | 2 ⁵ × 1/fx (3.2 μs) | $2^{21} \times 1/fx$ (209.7 ms) | $2^{5} \times 1/fx$ (3.2 μ s) |
| 1 | 0 | 1 | 0 | $2^{6} \times 1/fx$ (6.4 μ s) | 2 ²² × 1/fx (419.4 ms) | $2^{6} \times 1/\text{fx}$ (6.4 μ s) |
| 1 | 0 | 1 | 1 | $2^{7} \times 1/\text{fx}$ (12.8 μ s) | 2 ²³ × 1/fx (838.9 ms) | $2^7 \times 1/\text{fx}$ (12.8 μ s) |
| 1 | 1 | 0 | 0 | 2 ⁸ × 1/fx (25.6 <i>μ</i> s) | 2 ²⁴ × 1/fx (1.7 s) | 2 ⁸ × 1/fx (25.6 μs) |
| 1 | 1 | 0 | 1 | 2 ⁹ × 1/fx (51.2 μs) | 2 ²⁵ × 1/fx (3.4 s) | 2 ⁹ × 1/fx (51.2 μs) |
| 1 | 1 | 1 | 0 | $2^{10} \times 1/fx$ (102.4 μ s) | 2 ²⁶ × 1/fx (6.7 s) | 2 ¹⁰ × 1/fx (102.4 μs) |
| 1 | 1 | 1 | 1 | $2^{12} \times 1/fx$ (409.6 μ s) | 2 ²⁸ × 1/fx (26.8 s) | 2 ¹² × 1/fx (409.6 μs) |

Remarks 1. fx : main system clock oscillation frequency

2. TCL10 to TCL13: bits 0 to 3 of timer clock selection register 1 (TCL1)

Figure 7-13. Square Wave Output Operation Timings






7.5 Notes on Using 8-Bit Timer/Event Counters

(1) Error on starting timer

An error of up to 1 clock occurs after the timer has been started until a coincidence signal is generated. This is because the 8-bit timer registers 1 and 2 (TM1 and TM2) are started in asynchronization with the count pulse.

Figure 7-14. Start Timing of 8-Bit Timer Register



(2) Setting of 8-bit compare registers

The 8-bit compare registers (CR10 and CR20) can be set to 00H.

Therefore, one pulse can be counted when an 8-bit timer/event counter operates as an event counter. When the two 8-bit timer/event counters are used together as a 16-bit timer/event counter, set bit 0 (TCE1) of the 8-bit timer mode control register (TMC1) to 0 and stop the timers, in order to write values to CR10 and

CR20.

TI1 and TI2 inputs

CR10, CR20

00H

TM1 and TM2 count values

00H

00H

00H

TO1, TO2


Figure 7-15. External Event Counter Operation Timing



(3) Operation after changing value of compare register during timer count operation

If a new value of an 8-bit compare register (CR10 or CR20) is less than the value of the corresponding 8-bit timer register (TM1 or TM2), TM1 and TM2 continue counting, overflow, and restart counting from 0. Therefore, if the new values of CR10 and CR20 (M) are less than their old values (N), it is necessary to restart the timers after changing the values of CR10 and CR20.

Figure 7-16. Timing after Changing Values of Compare Registers during Timer Count Operation



Remark N > X > M

Phase-out/Discontinued

[MEMO]



CHAPTER 8 WATCH TIMER

8.1 Functions of Watch Timer

The watch timer has the following functions:

- · Watch timer
- Interval timer

The watch timer and interval timer can be used at the same time.

(1) Watch timer

The watch timer sets a flag (WTIF) at time intervals of 0.5 or 0.25 seconds by using the 32.768-kHz subsystem clock.

By using the 8.38-MHz main system clock, the flag (WTIF) is set at a time interval of 0.5 or 0.25 seconds. By using the 4.19-MHz (4.194304 MHz TYP.) main system clock, the flag (WTIF) is set at a time interval of 0.5 or 1 seconds. At the other frequencies, the flag is not set at a time interval of 0.5/0.25 or 0.5/1 seconds.

Caution When the 8.38-MHz or 4.19-MHz system clock is used, the time interval includes a slight error.

(2) Interval timer

When the watch timer is used as an interval timer, it generates an interrupt request (INTTM3) at time intervals set in advance.

Table 8-1. Interval Time of Interval Timer

| Interval Time | At fx = 10.0 MHz | At fx = 8.38 MHz | At fx = 4.19 MHz | At fxT = 32.768 kHz |
|--------------------------|------------------|------------------|------------------|---------------------|
| $2^4 \times 1/\text{fw}$ | 409.6 μs | 489 μs | 978 μs | 488 μs |
| 2 ⁵ × 1/fw | 819.2 μs | 978 μs | 1.96 ms | 977 μs |
| 2 ⁶ × 1/fw | 1.64 ms | 1.96 ms | 3.91 ms | 1.95 ms |
| 2 ⁷ × 1/fw | 3.28 ms | 3.91 ms | 7.82 ms | 3.91 ms |
| 28 × 1/fw | 6.55 ms | 7.82 ms | 15.6 ms | 7.81 ms |
| 29 × 1/fw | 13.1 ms | 15.6 ms | 31.3 ms | 15.6 ms |

 $\textbf{Remark} \quad \text{fx} \ : \text{main system clock oscillation frequency}$

fxr: subsystem clock oscillation frequency

fw: watch timer clock frequency



8.2 Configuration of Watch Timer

The watch timer consists of the following hardware:

Table 8-2. Configuration of Watch Timer

| Item | Configuration |
|------------------|---|
| Counter | 5 bits x 1 |
| Control register | Timer clock select register 2 (TCL2) Watch timer mode control register (TMC2) |

8.3 Registers Controlling Watch Timer

The following two registers control the watch timer:

- Timer clock select register 2 (TCL2)
- Watch timer mode control register (TMC2)

(1) Timer clock select register 2 (TCL2) (refer to Figure 8-2.)

This register sets the count clock of the watch timer.

TCL2 is set by an 8-bit memory manipulation instruction.

This register is set to 00H when the RESET signal is input.

Remark TCL2 also has a function to set the count clock of the watchdog timer and the frequency of buzzer output, in addition to the function to set the count clock of the watch timer.



Figure 8-1. Block Diagram of Watch Timer







Figure 8-2. Format of Timer Clock Select Register 2



Caution To write new data to TCL2, stop the timer operation once.

Remarks 1. fx : main system clock oscillation frequency

2. f_{XT} : subsystem clock oscillation frequency

3. × : don't care

4. (): at fx = 10.0-MHz or fxT = 32.768-kHz operation




(2) Watch timer mode control register (TMC2)

This register sets an operation mode of the watch timer, sets a set time of the watch flag, enables/disables the operation of the prescaler and 5-bit counter, and sets the interval time of the prescaler.

TMC2 is set by using a 1-bit or 8-bit memory manipulation instruction.

This register is set to 00H when the RESET signal is input.

Figure 8-3. Format of Watch Timer Mode Control Register



Note Do not clear the prescaler frequently when using the watch timer.

Remarks 1. fw : watch timer clock frequency $(fx/2^8 \text{ or } fxT)$

2. (): at fw = 32.768-kHz operation



8.4 Operation of Watch Timer

8.4.1 Operation as watch timer

The watch timer operates at time intervals of 0.5 or 0.25 seconds when the 32.768-kHz subsystem clock or 8.38-MHz main system clock is used. When the 4.19-MHz main system clock is used, the watch timer can operate at time intervals of 0.5 or 1 seconds.

Caution When the 8.38-MHz or 4.19-MHz system clock is used, a slight error occurs.

When fx = 8.38 MHz

$$\frac{2^8}{f_X} \times 2^{14} = \frac{2^{22}}{8.38 \times 10^6} = 0.5005136 \dots \text{ (seconds)}$$

When fx = 4.19 MHz

$$\frac{2^8}{fx} \times 2^{13} = \frac{2^{21}}{4.19 \times 10^6} = 0.5005136 \dots \text{ (seconds)}$$

When fxT = 32.768 kHz

$$\frac{1}{f_{XT}} \times 2^{14} = \frac{2^{14}}{32.768 \times 10^3} = 0.50000 \text{ ... (seconds)}$$

When fx = 10.0 MHz (this is not subject)

$$\frac{2^8}{fx} \times 2^{14} = \frac{2^{22}}{10.0 \times 10^6} = 0.4194304 \dots \text{ (seconds)}$$

The watch timer sets the test input flag (WTIF) to 1 at fixed time intervals. When WTIF is set to 1, the standby status (STOP/HALT mode) is released.

By setting bit 2 (TMC22) of the watch timer mode control register (TMC2) to 0, the 5-bit counter is cleared, and the count operation is stopped.

To operate the interval timer at the same time, set 0 to TMC22, so that the watch timer can be started from zero seconds (maximum error: 15.6-ms at 32.768-kHz operation).



8.4.2 Operation as interval timer

The watch timer also operates as an interval timer that repeatedly generates an interrupt request at time intervals specified by a count value set in advance.

The interval time can be selected by the bits 4 to 6 (TMC24 to TMC26) of the watch timer mode control register (TMC2).

Table 8-3. Interval Time of Interval Timer

| TMC26 | TMC25 | TMC24 | Interval Time | At fx = 10.0 MHz | At fx = 8.38 MHz | At fx = 4.19 MHz | At fxt = 32.768 kHz |
|---------------------------|-------|-------|--------------------|------------------|------------------|------------------|---------------------|
| 0 | 0 | 0 | $2^4 	imes 1/f_W$ | 409.6 μs | 489 μs | 978 μs | 488 μs |
| 0 | 0 | 1 | $2^5 \times 1/f_W$ | 819.2 μs | 978 μs | 1.96 ms | 977 μs |
| 0 | 1 | 0 | $2^6 	imes 1/f_W$ | 1.64 ms | 1.96 ms | 3.91 ms | 1.95 ms |
| 0 | 1 | 1 | $2^7 \times 1/f_W$ | 3.28 ms | 3.91 ms | 7.82 ms | 3.91 ms |
| 1 | 0 | 0 | $2^8 \times 1/f_W$ | 6.55 ms | 7.82 ms | 15.6 ms | 7.81 ms |
| 1 | 0 | 1 | $2^9 \times 1/f_W$ | 13.1 ms | 15.6 ms | 31.3 ms | 15.6 ms |
| Others Setting prohibited | | | | | | | |

Remark fx : main system clock oscillation frequency

fxT : subsystem clock oscillation frequency fw : watch timer clock frequency (fx/2 8 or fxT)

TMC24 to TMC26: bits 4 to 6 of watch timer mode control register (TMC2)

Phase-out/Discontinued

[MEMO]



CHAPTER 9 WATCHDOG TIMER

9.1 Functions of Watchdog Timer

The watchdog timer has the following functions:

- · Watchdog timer
- Interval timer

Caution Select the watchdog timer mode or interval timer mode by using the watchdog timer mode register (WDTM). (The watchdog timer and interval timer cannot be used simultaneously.)

(1) Watchdog timer mode

The watchdog timer is used to detect program runaway. When the runaway is detected, a non-maskable interrupt request or the $\overline{\text{RESET}}$ signal can be generated.

Table 9-1. Runaway Detection Time of Watchdog Timer

| Runaway Detection Time | At fx = 10.0 MHz | Runaway Detection Time | At fx = 10.0 MHz |
|---------------------------|------------------|---------------------------|------------------|
| $2^{12} \times 1/f_X$ | 409.6 μs | $2^{16} \times 1/f_X$ | 6.55 ms |
| $2^{13} \times 1/f_X$ | 819.2 μs | 2 ¹⁷ × 1/fx | 13.1 ms |
| $2^{14} \times 1/f_X$ | 1.64 ms | 2 ¹⁸ × 1/fx | 26.2 ms |
| $2^{15} \times 1/f_X$ | 3.28 ms | 2 ²⁰ × 1/fx | 104.9 ms |

Remark fx: main system clock oscillation frequency

(2) Interval timer mode

When the watchdog timer is used as an interval timer, it generates an interrupt request at time intervals set in advance.

Table 9-2. Interval Time

| Interval Time | At fx = 10.0 MHz | Interval Time | At fx = 10.0 MHz |
|-----------------------|------------------|------------------------|------------------|
| $2^{12} \times 1/f_X$ | 409.6 μs | $2^{16} \times 1/f_X$ | 6.55 ms |
| $2^{13} \times 1/f_X$ | 819.2 μs | $2^{17} \times 1/f_X$ | 13.1 ms |
| $2^{14} \times 1/f_X$ | 1.64 ms | 2 ¹⁸ × 1/fx | 26.2 ms |
| $2^{15} \times 1/f_X$ | 3.28 ms | $2^{20} \times 1/f_X$ | 104.9 ms |

Remark fx: main system clock oscillation frequency



9.2 Configuration of Watchdog Timer


The watchdog timer consists of the following hardware:

Table 9-3. Configuration of Watchdog Timer

| Item | Configuration |
|------------------|--------------------------------------|
| Control register | Timer clock select register 2 (TCL2) |
| | Watchdog timer mode register (WDTM) |



Figure 9-1. Block Diagram of Watchdog Timer





9.3 Registers Controlling Watchdog Timer

The following two registers control the watchdog timer:

- Timer clock select register 2 (TCL2)
- Watchdog timer mode register (WDTM)

(1) Timer clock select register 2 (TCL2) (refer to Figure 9-2)

This register sets the count clock of the watchdog timer.


TCL2 is set by an 8-bit memory manipulation instruction.

This register is set to 00H when the RESET signal is input.

Remark TCL2 also has a function to set the count clock of the watch timer and the frequency of buzzer output, in addition to the function to set the count clock of the watchdog timer.



Figure 9-2. Format of Timer Clock Select Register 2



Caution To write new data to TCL2, stop the timer operation once.

Remarks 1. fx : main system clock oscillation frequency

2. fxt: subsystem clock oscillation frequency

 $\mathbf{3.} \times : don't care$

4. (): at fx = 10.0-MHz or fxT = 32.768-kHz operation




(2) Watchdog timer mode register (WDTM)

This register sets an operation mode of the watchdog timer, and enables/disables counting of the watchdog timer.

WDTM is set by a 1-bit or 8-bit memory manipulation instruction.

This register is set to 00H when the RESET signal is input.

Figure 9-3. Format of Watchdog Timer Mode Register



Notes 1. Once WDTM3 and WDTM4 have been set to 1, they cannot be cleared to 0 by software.

- 2. The watchdog timer starts operating as an interval timer as soon as the RUN bit has been set to 1.
- 3. Once RUN has been set to 1, it cannot be cleared to 0 by software. Therefore, when counting is started, it cannot be stopped by any means other than RESET input.
- Cautions 1. When the watchdog timer is cleared by setting 1 to RUN, the actual overflow time is up to 0.5% shorter than the time set by the timer clock select register 2 (TCL2).
 - 2. To use watchdog timer modes 1 and 2, set the WDTM4 bit to 1 after confirming that the interrupt request flag (TMIF4) is 0.

If WDTM4 is set when TMIF4 is 1, a non-maskable interrupt request occurs regardless of the contents of WDTM3.

Remark x: don't care



9.4 Operation of Watchdog Timer

9.4.1 Operation as watchdog timer

The watchdog timer detects a runaway when bit 4 (WDTM4) of the watchdog timer mode register (WDTM) is set to 1.

The count clock (runaway detection time interval) of the watchdog timer can be selected by bits 0 to 2 (TCL20 to TCL22) of the timer clock select register 2 (TCL2). By setting bit 7 (RUN) of WDTM to 1, the watchdog timer is started. Set RUN to 1 within the set runaway detection time interval after the watchdog timer has been started. By setting RUN to 1, the watchdog timer can be cleared and started counting. If RUN is not set to 1, and the runaway detection time is exceeded, the system is reset or a non-maskable interrupt request is generated by the value of bit 3 (WDTM3) of WDTM.

The watchdog timer continues operation in the HALT mode, but stops in the STOP mode. Therefore, set RUN to 1 before entering the STOP mode to clear the watchdog timer, and then execute the STOP instruction.

Cautions 1. The actual runaway detection time may be up to 0.5% shorter than the set time.

2. The count operation of the watchdog timer is stopped when the subsystem clock is selected as the CPU clock.

Table 9-4. Runaway Detection Time of Watchdog Timer

| TCL22 | TCL21 | TCL20 | Runaway Detection Time | At $fx = 10.0 \text{ MHz}$ |
|-------|-------|-------|------------------------|----------------------------|
| 0 | 0 | 0 | $2^{12} \times 1/f_X$ | 409.6 μs |
| 0 | 0 | 1 | $2^{13} \times 1/fx$ | 819.2 <i>μ</i> s |
| 0 | 1 | 0 | $2^{14} \times 1/fx$ | 1.64 ms |
| 0 | 1 | 1 | $2^{15} \times 1/fx$ | 3.28 ms |
| 1 | 0 | 0 | $2^{16} \times 1/fx$ | 6.55 ms |
| 1 | 0 | 1 | $2^{17} \times 1/fx$ | 13.1 ms |
| 1 | 1 | 0 | $2^{18} \times 1/f_X$ | 26.2 ms |
| 1 | 1 | 1 | $2^{20} \times 1/fx$ | 104.9 ms |

Remark fx : main system clock oscillation frequency

TCL20 to TCL22: Bits 0 to 2 of timer clock selection register 2 (TCL2)



9.4.2 Operation as interval timer

When bit 4 (WDTM4) of the watchdog timer mode register (WDTM) is set to 0, the watchdog timer also operates as an interval timer that repeatedly generates an interrupt request at time intervals specified by a count value set in advance.

Bits 0 through 2 (TCL20 through TCL22) of the timer clock select register 2 (TCL2) can be used to select a count clock (interval time). When bit 7 (RUN) of WDTM is set to 1, the watchdog timer starts operating as an interval timer.

In the interval timer mode, the interrupt mask flag (TMMK4) and priority specification flag (TMPR4) are valid, and a maskable interrupt request (INTWDT) can be generated. The default priority of INTWDT is set the highest of all the maskable interrupt requests.

The interval timer continues operation in the HALT mode, but stops in the STOP mode. Therefore, set bit 7 of WDTM (RUN) to 1 before entering the STOP mode to clear the interval timer, and then execute the STOP instruction.

- Cautions 1. Once bit 4 (WDTM4) of WDTM has been set to 1 (when the watchdog timer mode is selected), the interval timer mode is not set, unless the RESET signal is input.
 - 2. The interval time immediately after it has been set by WDTM may be up to 0.5% shorter than the set time.
 - 3. The watchdog timer stops its counting operation when the subsystem clock is selected as the CPU clock.

Table 9-5. Interval Time of Interval Timer

| TCL22 | TCL21 | TCL20 | Interval Time | At fx = 10.0 MHz |
|-------|-------|-------|------------------------|------------------|
| 0 | 0 | 0 | $2^{12} \times 1/f_X$ | 409.6 μs |
| 0 | 0 | 1 | $2^{13} \times 1/f_X$ | 819.2 <i>μ</i> s |
| 0 | 1 | 0 | $2^{14} \times 1/f_X$ | 1.64 ms |
| 0 | 1 | 1 | $2^{15} \times 1/f_X$ | 3.28 ms |
| 1 | 0 | 0 | $2^{16} \times 1/f_X$ | 6.55 ms |
| 1 | 0 | 1 | $2^{17} \times 1/f_X$ | 13.1 ms |
| 1 | 1 | 0 | $2^{18} \times 1/f_X$ | 26.2 ms |
| 1 | 1 | 1 | 2 ²⁰ × 1/fx | 104.9 ms |

Remark fx : main system clock oscillation frequency

TCL20 to TCL22: Bits 0 to 2 of timer clock selection register 2 (TCL2)



CHAPTER 10 CLOCK OUTPUT CONTROL CIRCUIT

10.1 Function of Clock Output Control Circuit

The clock output control circuit outputs a carrier when a remote controller signal is transmitted, or a clock to be supplied to peripheral LSIs. It outputs the clock selected by the timer clock select register 0 (TCL0) from the PCL/P35 pin.


The clock pulse is output in the following procedure:

- <1> Select the output frequency of the clock pulse by using bits 0 to 3 (TCL00 to TCL03) of TCL0 (output of the clock pulse is disabled).
- <2> Set 0 to the output latch of the P35 pin.
- <3> Set 0 to bit 5 (PM35) of the port mode register 3 (PM3) (to set the output mode).
- <4> Set bit 7 (CLOE) of TCL0 to 1.

Caution When 1 is set to the output latch of the P35 pin, clock output cannot be used.

Remark The clock output control circuit is designed not to output a narrow pulse when clock output is enabled or disabled (refer to * in **Figure 10-1**).

Figure 10-1. Application Example of Remote Controller Output






10.2 Configuration of Clock Output Control Circuit

The clock output control circuit consists of the following hardware:

Table 10-1. Configuration of Clock Output Control Circuit

| Item | Configuration |
|------------------|---|
| Control register | Timer clock select register 0 (TCL0) Port mode register 3 (PM3) Port 3 (P3) |

Figure 10-2. Block Diagram of Clock Output Control Circuit



10.3 Registers Controlling Clock Output Function

The following two registers control the clock output function:

- Timer clock select register 0 (TCL0)
- Port mode register 3 (PM3)

(1) Timer clock select register 0 (TCL0)

This register sets the clock for PCL output.


TCL0 is set by a 1-bit or 8-bit memory manipulation instruction.

This register is set to 00H when the RESET signal is input.

Remark TCL0 also has a function to set the count clock of the 16-bit timer register in addition to a function to set the clock for PCL output.



Figure 10-3. Format of Timer Clock Select Register 0



- Cautions 1. The valid edge of the TI0/P00/INTP0 pin is set by the external interrupt mode register (INTM0).

 The frequency of a sampling clock is selected by the sampling clock select register (SCS).
 - 2. To enable PCL output, set TCL00 to TCL03, and then set CLOE to 1 by using a 1-bit memory manipulation instruction.
 - 3. Read the count value from TM0, not from the 16-bit capture register (CR01), when TI0 is used as the count clock of TM0.
 - 4. To write data other than that already written to TCL0, stop the timer operation once.

Remarks 1. fx : main system clock oscillation frequency

2. f_{XT} : subsystem clock oscillation frequency

3. TIO: input pin of 16-bit timer/event counter

4. TM0: 16-bit timer register

5. () : at fx = 10.0-MHz or fxT = 32.768-kHz operation



(2) Port mode register 3 (PM3)

This register sets the input/output mode of port 3 in 1-bit units.

When the P35/PCL pin is used as a clock output function, set 0 to the PM35 bit of this register and the output latch of the P35 pin.

PM3 is set by a 1-bit or 8-bit memory manipulation instruction.

This register is set to FFH when the RESET signal is input.

Figure 10-4. Format of Port Mode Register 3





CHAPTER 11 BUZZER OUTPUT CONTROL CIRCUIT

11.1 Function of Buzzer Output Control Circuit

The buzzer output control circuit outputs a square wave with a frequency of 2.4 kHz, 4.9 kHz, or 9.8 kHz. The buzzer frequency selected by using the timer clock select register 2 (TCL2) is output from the BUZ/P36 pin.

The buzzer frequency is output in the following procedure:

- <1> Select a buzzer output frequency by the bits 5 to 7 (TCL25 to TCL27) of TCL2.
- <2> Set 0 to the output latch of the P36 pin.
- <3> Set 0 to bit 6 (PM36) of port mode register 3 (PM3) (to set the output mode).

Caution When 1 is set to the output latch of the P36 pin, the buzzer output function cannot be used.


11.2 Configuration of Buzzer Output Control Circuit

The buzzer output control circuit consists of the following hardware:

Table 11-1. Configuration of Buzzer Output Control Circuit

| Item | Configuration |
|------------------|--------------------------------------|
| Control register | Timer clock select register 2 (TCL2) |
| | Port mode register 3 (PM3) |
| | Port 3 (P3) |

Figure 11-1. Block Diagram of Buzzer Output Control Circuit





11.3 Registers Controlling Buzzer Output Function

The following two types of registers control the buzzer output function:

- Timer clock select register 2 (TCL2)
- Port mode register 3 (PM3)

(1) Timer clock select register 2 (TCL2)

This register sets the frequency of buzzer output.


TCL2 is set by an 8-bit memory manipulation instruction.

This register is set to 00H when the RESET signal is input.

Remark TCL2 also has a function to set the count clock of the watch timer and the count clock of the watchdog timer, in addition to the function to set the frequency of buzzer output.



Figure 11-2. Format of Timer Clock Select Register 2



Caution To write data other than that already written to TCL2, stop the timer operation once.

Remarks 1. fx : main system clock oscillation frequency

2. fxt: subsystem clock oscillation frequency

3. \times : don't care

4. () : at fx = 10.0-MHz or fxT = 32.768-kHz operation



(2) Port mode register 3 (PM3)

This register sets the input/output mode of port 3 in 1-bit units.

When the P36/BUZ pin is used as a buzzer output function, set 0 to the PM36 bit of this register and the output latch of the P36 pin.

PM3 is set by a 1-bit or 8-bit memory manipulation instruction.

This register is set to FFH when the $\overline{\text{RESET}}$ signal is input.

Figure 11-3. Format of Port Mode Register 3





CHAPTER 12 A/D CONVERTER

12.1 Function of A/D Converter

The A/D converter converts an analog input signal into a digital value, and consists of eight channels (ANI0 to ANI7) with a resolution of 8 bits.

This A/D converter is of successive approximation type, and the result of conversion is held by an 8-bit A/D conversion result register (ADCR).

A/D conversion can be started in the following two ways:

(1) Hardware start

Conversion is started by trigger input (INTP3).

(2) Software start

Conversion is started by setting the A/D conversion mode register (ADM).

Select one channel from ANI0 to ANI7 as an analog input, and start A/D conversion. In the case of hardware starting, an interrupt request (INTAD) is generated when an A/D conversion operation is completed, and the conversion operation stops. In the case of software starting, A/D conversion operations are repeated while generating an interrupt request (INTAD) each time one A/D conversion is completed.

Caution For the port pins having alternate (refer to 2.1 List of Pin Functions (1) Port pins), the following operations are prohibited. If these prohibitions are not observed, the operation within the total error rating during A/D conversion cannot be guaranteed.

- <1> Changing the value of the output latch of the given port when it is used as a port
- <2> Changing the output level of the pin used as an output even if it is not used as a port

12.2 Configuration of A/D Converter


The A/D converter consists of the following hardware:

Table 12-1. Configuration of A/D Converter

| Item | Configuration |
|------------------|---|
| Analog input | 8 channels (ANI0 to ANI7) |
| Control register | A/D converter mode register (ADM) A/D converter input select register (ADIS) |
| Register | Successive approximation register (SAR) A/D conversion result register (ADCR) |



Figure 12-1. Block Diagram of A/D Converter



Notes 1. Selector that selects the number of channels used for analog input.

2. Selector selecting a channel for A/D conversion.



(1) Successive approximation register (SAR)

This register compares the voltage value of analog input with the value of a voltage tap (compare voltage) from the series resistor string, and holds the result of the comparison starting from the most significant bit (MSB).

When the result is retained to the least significant bit (LSB) (end of A/D conversion), the contents of SAR are transferred to the A/D conversion result register (ADCR).

(2) A/D conversion result register (ADCR)

This register holds the result of A/D conversion result. Each time A/D conversion has been completed, the result of the conversion is loaded to this register from the successive approximation register (SAR).

ADCR can be read by an 8-bit memory manipulation instruction.

The contents of this register become undefined when the RESET signal is input.

(3) Sample and hold circuit

The sample and hold circuit samples analog input signals sequentially sent from the input circuit on a one-by-one basis, and sends the sampled signals to the voltage comparator. This circuit holds the sampled analog input voltage value during A/D conversion.

(4) Voltage comparator

The voltage comparator compares the analog input with the output voltage of the series resistor string.

(5) Series resistor string

The series resistor string is connected between AVREF and AVss and generates a voltage to be compared with an analog input.

(6) ANI0 to ANI7 pins

These are eight channels of analog input pins of the A/D converter. They input analog signals that are converted to digital values.

Pins other than those pins selected for analog input by A/D converter input select register (ADIS) can be used as I/O ports.

- Cautions 1. Observe the specified input voltage range of ANI0 to ANI7. If a voltage of AVREF or higher, or AVss or lower (even within the range of absolute maximum ratings) is applied to a channel, the converted value of that channel becomes undefined, or the converted value of the other channels may be affected.
 - 2. ANI0 to ANI7 are also used as I/O port pins (PORT 1).

To use these pins as analog input pins, specify the input mode.

When A/D conversion is performed with any of ANI0 to ANI7 selected, do not execute the input instruction to PORT 1 while conversion is in progress; otherwise, the conversion resolution may be degraded.

If a digital pulse is applied to the pins adjacent to the pins currently used for A/D conversion, the expected value of the A/D conversion may not be obtained due to coupling noise. Therefore, do not apply a pulse to the pins adjacent to the pin under A/D conversion.



(7) AVREF pin

This pin inputs a reference voltage to the A/D converter.

Based on the voltage applied between AVREF and AVss, the signal input to ANI0 to ANI7 is converted into a digital signal.

In the standby mode, the current flowing through the series resistor string can be reduced by inputting a voltage of AVss level to the AVREF pin.

Caution A series resistor string of about 10 k Ω is connected between the AVREF and AVss pins. If the output impedance of the reference voltage source is high, therefore, the reference voltage error increases by connecting the impedance in parallel with the series resistor string between the AVREF and AVss pins.

(8) AVss pin

This pin provides ground potential for the A/D converter and port circuitries. Be sure to use this pin at the same voltage as that on the Vss pin always even when the A/D converter is not used.

(9) AVDD pin

This pin supplies power to the A/D converter's analog unit and the port circuitries. Be sure to use this pin at the same voltage as that on the V_{DD} pin always even when the A/D converter is not used.



12.3 Registers Controlling A/D Converter

The following two registers control the A/D converter:

- A/D converter mode register (ADM)
- A/D converter input select register (ADIS)

(1) A/D converter mode register (ADM)

This register sets the channel of an analog input to be converted into a digital value, conversion time, starts/ stops conversion operation, and sets an external trigger.

ADM is set by a 1-bit or 8-bit memory manipulation instruction.

This register is set to 01H when the $\overline{\text{RESET}}$ signal is input.



Figure 12-2. Format of A/D Converter Mode Register

| Symbol | <7> | <6> | 5 | 4 | 3 | 2 | 1 | 0 | Address | After reset | R/W |
|--------|-----|-----|-----|-----|------|------|------|-----|---------|-------------|-----|
| ADM | cs | TRG | FR1 | FR0 | ADM3 | ADM2 | ADM1 | HSC | FF80H | 01H | R/W |

| ADM3 | ADM2 | ADM1 | Selects analog input channel |
|------|------|------|------------------------------|
| 0 | 0 | 0 | ANIO . |
| 0 | 0 | 1 | ANI1 |
| 0 | 1 | 0 | ANI2 |
| 0 | 1 | 1 | ANI3 |
| 1 | 0 | 0 | ANI4 |
| 1 | 0 | 1 | ANI5 |
| 1 | 1 | 0 | ANI6 |
| 1 | 1 | 1 | ANI7 |

| FR1 | FR0 | HSC | Selects A/D conversion timeNote1 | | | | | | |
|---------------------------|-----|-----|----------------------------------|---|--------------------------------------|---------|---------|--|--|
| | | | | At fx = 10.0 MHz | | | | | |
| 0 | 0 | 1 | 160/fx | Setting prohibited ^{Note 2} | 19.1 <i>μ</i> s | 32.0 μs | 38.1 μs | | |
| 0 | 1 | 1 | 80/f× | 80/fx Setting prohibited ^{Note 2} Setting prohibited ^{Note 2} Setting prohibited ^{Note 2} 19.1 μ s | | | | | |
| 1 | 0 | 0 | 100/f× | Setting prohibited ^{Note 2} | Setting prohibited ^{Note 2} | 20.0 μs | 23.9 μs | | |
| 1 | 0 | 1 | 200/fx | 200/fx 20.0 μs 23.9 μs 40.0 μs 47.7 μs | | | | | |
| Others Setting prohibited | | | | | | | | | |

| TRG | Selects external trigger | | | | |
|-----|--|--|--|--|--|
| 0 | No external trigger (software start mode) | | | | |
| 1 | Conversion started by external trigger (hardware start mode) | | | | |

| CS | Controls A/D conversion operation | | | | |
|----|-----------------------------------|--|--|--|--|
| 0 | Stops operation | | | | |
| 1 | Starts operation | | | | |

Notes 1. Set these bits so that the A/D conversion time is 19.1 μ s or more.

2. This setting is prohibited because the A/D conversion time is less than 19.1 μ s.

Cautions 1. To reduce the power dissipation of the A/D converter in the standby mode, clear bit 7 (CS) to 0 to stop A/D conversion, and then execute the HALT or STOP instruction.

> 2. To resume A/D conversion that has been once stopped, clear the interrupt request flag (ADIF) to 0 and then start the A/D conversion.

Remark fx: main system clock oscillation frequency



(2) A/D converter input select register (ADIS)

This register sets whether the ANI0/P10 to ANI7/P17 pins are used as the analog input channels of the A/D converter or as port pins. Pins not selected as analog input channels can be used as I/O port pins. ADIS is set by an 8-bit memory manipulation instruction.

This register is set to 00H when the RESET signal is input.

Cautions 1. Set an analog input channel in the following procedure:

- <1> Set the number of analog input channels by ADIS.
- <2> Select one channel for A/D conversion by using the A/D converter mode register (ADM) from the channels set as analog inputs by ADIS.
- The channel set as an analog input by ADIS is not connected to the internal pull-up resistor regardless of the value of bit 1 (PUO1) of the pull-up resistor option register (PUO).

Figure 12-3. Format of A/D Converter Input Select Register

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | After reset | R/W |
|--------|---|---|---|---|-------|-------|-------|-------|---------|-------------|-----|
| ADIS | 0 | 0 | 0 | 0 | ADIS3 | ADIS2 | ADIS1 | ADIS0 | FF84H | 00H | R/W |

| ADIS3 | ADIS2 | ADIS1 | ADIS0 | Selects number of analog input channels | |
|-------|--------|-------|-------|---|--|
| 0 | 0 | 0 | 0 | None (P10 to P17) | |
| 0 | 0 | 0 | 1 | 1 channel (ANI0, P11 to P17) | |
| 0 | 0 | 1 | 0 | 2 channels (ANI0, ANI1, P12 to P17) | |
| 0 | 0 | 1 | 1 | 3 channels (ANI0 to ANI2, P13 to P17) | |
| 0 | 1 | 0 | 0 | 4 channels (ANI0 to ANI3, P14 to P17) | |
| 0 | 1 | 0 | 1 | 5 channels (ANI0 to ANI4, P15 to P17) | |
| 0 | 1 | 1 | 0 | 6 channels (ANI0 to ANI5, P16 to P17) | |
| 0 | 1 | 1 | 1 | 7 channels (ANI0 to ANI6, P17) | |
| 1 | 0 | 0 | 0 | 8 channels (ANI0 to ANI7) | |
| | Others | | | Setting prohibited | |



12.4 Operation of A/D Converter

12.4.1 Basic operation of A/D converter

- <1> Set the number of analog input channels by using the A/D converter input select register (ADIS).
- <2> Select one channel for A/D conversion by using the A/D converter mode register (ADM) from the channels set as analog inputs by ADIS.
- <3> The voltage input to the selected analog input channel is sampled by the sample and hold circuit.
- <4> When the voltage has been sampled for a specific time, the sample and hold circuit enters the hold status, and holds the input analog voltage until A/D conversion is completed.
- <5> Bit 7 of the successive approximation register (SAR). The tap selector selects (1/2)AVREF as the voltage tap of the series resistor string.
- <6> The voltage difference between the voltage tap of the series resistor string and the analog input is compared by the voltage comparator. If the analog input is higher than (1/2)AVREF, the MSB of SAR remains set. If it is less than (1/2)AVREF, the MSB is reset.
- <7> Next, bit 6 of SAR is automatically set, and the next voltage difference is compared. Here the voltage tap of the series resistor string is selected as follows, according to the value of bit 7 to which the result of the first comparison has been already set.
 - Bit 7 = 1 : (3/4)AVREF
 - Bit $7 = 0 : (1/4)AV_{REF}$


This voltage tap and analog input voltage are compared, and bit 6 of SAR is manipulated as follows, according to the result of the comparison:

- Analog input voltage ≥ voltage tap : bit 6 = 1
- Analog input voltage < voltage tap : bit 6 = 0
- <8> In this way, all the bits of SAR, including bit 0, are compared.
- <9> When all the 8 bits of SAR have been compared, SAR holds the valid digital result whose values are transferred and latched to the A/D conversion result register (ADCR).

At the same time, an A/D conversion end interrupt request (INTAD) can be generated.



Figure 12-4. Basic Operation of A/D Converter



The A/D conversion is performed continuously, until bit 7 (CS) of the A/D converter mode register (ADM) is reset to 0 by software.

If the data of the ADM is rewritten during the A/D conversion, the conversion is initialized. If the CS bit is set to 1 at this time, conversion is performed again from the start.

The contents of the ADCR become undefined when the $\overline{\text{RESET}}$ signal is input.



12.4.2 Input voltage and conversion result

The relation between the analog voltage input to the analog input pins (ANI0 to ANI7) and A/D conversion result (value stored to A/D conversion result register (ADCR)) is as follows:

ADCR = INT
$$(\frac{V_{IN}}{AV_{REF}} \times 256 + 0.5)$$

or,

$$(\text{ADCR} - 0.5) \times \frac{\text{AV}_{\text{REF}}}{256} \le \text{V}_{\text{IN}} < (\text{ADCR} + 0.5) \times \frac{\text{AV}_{\text{REF}}}{256}$$


Remark INT(): function returning integer of value in ()

VIN : analog input voltage AVREF : AVREF pin voltage

ADCR: value of A/D conversion result register (ADCR)

Figure 12-5 shows the relations between the analog input voltage and A/D conversion result.

Figure 12-5. Relations between Analog Input Voltage and A/D Conversion Result





12.4.3 Operation mode of A/D converter

Select one analog input channel from ANI0 to ANI7 for A/D conversion by using the A/D converter input select register (ADIS) and A/D converter mode register (ADM) and start the A/D conversion.

The A/D conversion can be started in the following two ways:

- Hardware start: Conversion is started by trigger input (INTP3).
- Software start : Conversion is started by setting ADM.

The result of the A/D conversion is stored in the A/D conversion result register (ADCR), and at the same time, an interrupt request signal (INTAD) is generated.

(1) A/D conversion operation by hardware start

The A/D conversion stands by when both bits 6 (TRG) and 7 (CS) of A/D converter mode register (ADM) are set to 1. When an external trigger signal (INTP3) is input, the voltage applied to the analog input pin specified by bits 1 to 3 (ADM1 to ADM3) of ADM is converted into a digital value.

When the A/D conversion has been completed, the result of the conversion is stored in the A/D conversion result register (ADCR), and an interrupt request signal (INTAD) is generated. Once the A/D conversion has been started and when one A/D conversion has been completed, the next A/D conversion is not started unless a new external trigger signal is input.

If data whose CS is 1 is written again to ADM during A/D conversion, the AD conversion under execution is stopped, and stands by until a new external trigger signal is input. When the external trigger signal is input, A/D conversion is performed again from the start.

When 0 is written to the CS bit of ADM during A/D conversion, the conversion is immediately stopped.




Figure 12-6. A/D Conversion by Hardware Start

Remark n = 0, 1, ..., 7m = 0, 1, ..., 7



(2) A/D conversion by software start

m = 0, 1, ..., 7

By setting bit 6 (TRG) of the A/D converter mode register (ADM) to 0 and setting bit 7 (CS) to 1, the voltage applied to the analog input pin specified by bits 1 to 3 (ADM1 to ADM3) of ADM is converted into digital values. When the A/D conversion has been completed, the result of the conversion is stored in the A/D conversion result register (ADCR), and an interrupt request signal (INTAD) is generated. When the A/D conversion has been started once, and one A/D conversion has been completed, the next A/D conversion is immediately started. In this way, A/D conversion is repeatedly executed until new data is written to ADM.

If data whose CS is 1 is written again to ADM during A/D conversion, the conversion under execution is stopped, and the A/D conversion of the newly written data is started.

If data whose CS is 0 is written to ADM during A/D conversion, the conversion is immediately stopped.




Figure 12-7. A/D Conversion by Software Start




12.5 Notes on A/D Converter

(1) Current consumption in standby mode

The A/D converter operates on the main system clock. Therefore, its operation is stopped in the STOP mode, or in the HALT mode on the subsystem clock. Even at this time, a current flows into the AVREF pin, and it is necessary to cut this current in order to reduce the current consumption of the entire system. In the case shown in Figure 12-8 below, the current consumption can be reduced if a low level is output to the output ports in the standby mode. However, the actual AVREF voltage is not accurate, and therefore, the conversion value itself is not accurate but can be used for relative comparison only.

Figure 12-8. Example of Reducing Current Consumption in Standby Mode



μPD78014H Subseries

(2) ANI0 to ANI7 input range

Observe the rated range of the ANI0 to ANI7 input voltage. If a voltage of AVREF or higher, or AVss or lower (even in the range of absolute maximum ratings) is input to an analog input channel, the converted value of that channel becomes undefined. In addition, the converted values of the other channels may also be affected.



(3) Countermeasures against noise

To keep the resolution of 8 bits, noise superimposed on the AVREF and ANI0 to ANI7 pins must be suppressed as much as possible. The higher the output impedance of the analog input source, the greater the effect. To suppress noise, connecting an external capacitor as shown in Figure 12-9 is recommended.

If there is a possibility that noise AVREF or higher, or AVss or lower is input, clamp the noise by using a diode with a low V F (0.3 V MAX.). Reference **AV**REF AVREF voltage input ANI0 to ANI7 C = 100 to1000 pF V_{DD} Note AV_{DD} AVss Vss 777

Figure 12-9. Processing Analog Input Pin

Note In order to lower the level of EMI noise, supply different supply voltages to V_{DD} and AV_{DD}, and connect Vss and AVss to different ground lines.

(4) ANIO/P10 to ANI7/P17

The analog input pins (ANI0 to ANI7) are also used as I/O port pins (PORT 1).

To use these pins as the analog input pins, specify the input mode.

When A/D conversion is performed with any of ANI0 to ANI7 selected, do not execute the input instruction to PORT 1 while conversion is in progress; otherwise, the conversion resolution may be degraded.

If a digital pulse is applied to the pins adjacent to the pins currently used for A/D conversion, the expected value of the A/D conversion may not be obtained due to coupling noise. Therefore, do not apply a pulse to the adjacent pins to the pin under A/D conversion.

(5) Input impedance to AVREF pin

A series resistor string of about 10 $k\Omega$ is connected between the AVREF and AVss pins.

If the output impedance of the reference voltage source is high, therefore, an error of the reference voltage increases by connecting the impedance in parallel with the series resistor string between the AVREF and AVss pins.



(6) Interrupt request flag (ADIF)

The interrupt request flag (ADIF) is not cleared even when the contents of the A/D converter mode register (ADM) are changed.

When the analog input pin is changed during A/D conversion, therefore, the chances are that the A/D conversion result of the old analog input. At this time, interrupt request flags are set immediately before the contents of ADM are rewritten. Consequently, ADIF may be set even if A/D conversion for the newly specified analog input pin has not yet been completed when ADIF is read immediately after ADM has been rewritten (refer to **Figure 12-10**).

To resume A/D conversion that has been once stopped, clear ADIF before resuming the conversion.

Rewriting ADM Rewriting ADM ADIF is set, but conversion (ANIn conversion starts) (ANIm conversion starts) of ANIm is not completed A/D conversion ANIn ANIn ANIm ANIm **ADCR** ANIn **ANIn** ANIm ANIm INTAD

Figure 12-10. A/D Conversion End Interrupt Request Generation Timing

Remark n = 0, 1, ..., 7m = 0, 1, ..., 7



(7) AVDD pin

The AV_{DD} pin is the power supply pin to the analog circuit and supplies power to the input circuit of ANI0/P10 to ANI7/P17.

Therefore, even in the application which can be switched over to backup power source, be sure to apply the same voltage as V_{DD} as shown in Figure 12-11.

Note
VDD
AVDD
AVDD
VSS
AVSS

Figure 12-11. Processing of AVDD Pin

Note In order to lower the level of EMI noise, supply different supply voltages to V_{DD} and AV_{DD}, and connect Vss and AVss to different ground lines.

(8) Port operations during A/D conversion

For the port pins having alternate functions (refer to **2.1 (1) Port pins**), the following operations are prohibited. If these prohibitions are not observed, the total error-free operation during A/D conversion cannot be guaranteed.

- <1> Changing the value of the output latch of the given port when it is used as a port
- <2> Changing the output level of the pin used as an output even if it is not used as a port



CHAPTER 13 SERIAL INTERFACE CHANNEL 0

The $\mu PD78014H$ Subseries is provided with two channels of clocked serial interfaces.

The differences between channels 0 and 1 are as indicated in the table below (for the details of serial interface channel 1, refer to **CHAPTER 14 SERIAL INTERFACE CHANNEL 1**).

Table 13-1. Differences between Channels 0 and 1

| Serial Tr | ansfer Mode | Channel 0 | Channel 1 | |
|----------------------|-------------------|--|--|--|
| 3-wire serial I/O | Clock selection | fx/2 ² Note, fx/2 ³ , fx/2 ⁴ , fx/2 ⁵ , fx/2 ⁶ , fx/2 ⁷ , fx/2 ⁸ , fx/2 ⁹ , external clock, TO2 output | fx/2 ^{2Note} , fx/2 ³ , fx/2 ⁴ , fx/2 ⁵ , fx/2 ⁶ , fx/2 ⁷ , fx/2 ⁸ , fx/2 ⁹ , external clock, TO2 output | |
| | Transfer method | MSB first/LSB first selectable | MSB first/LSB first selectable Automatic transmission/reception function | |
| | Transfer end flag | Serial interface channel 0 transfer end interrupt request flag (CSIIF0) | Serial interface channel 1 transfer end interrupt request flag (CSIIF1 and TRF) Not available | |
| SBI (serial bus inte | rface) | Available | | |
| 2-wire serial I/O | | | | |

Note Can be set only when the main system clock oscillates at 4.19 MHz or less.



13.1 Functions of Serial Interface Channel 0

Serial interface channel 0 has the following four modes:

Table 13-2. Differences in Modes of Serial Interface Channel 0

| Operation Mode | Pins Used | Features | Applications |
|------------------------------|--|---|--|
| Operation stop mode | _ | Mode used when no serial transfer is performedPower dissipation can be reduced. | - |
| 3-wire serial I/O mode | SCK0 (serial clock), SO0 (serial output), SI0 (serial input) | Short data transfer processing time because independent input and output lines are used, allowing simultaneous transmission and reception. MSB/LSB selectable for first bit of 8-bit data by serial transfer. | Useful for connecting peripheral I/Os and display controllers with conventional clocked serial interface such as |
| SBI mode | SCKO (serial clock), SB0 or SB1 (serial data bus) | Because serial bus consists of two signal lines, number of ports can be reduced and wiring distance on PWB can be shortened even when plural microcontrollers are connected. High-speed serial interface conforming to NEC's standard bus format. Serial bus has address, command, data information. Wake-up function for hand-shake, output function of acknowledge and busy signals available. Any data transfer format can be supported by the program | 75X/XL Series, 78K Series, and 17K Series |
| 2-wire serial I/O mode | SCK0 (serial clock), SB0 or SB1 (serial data bus) | and lines for hand-shake conventionally necessary for connecting multiple devices can be eliminated. | |

Caution During the operation of serial interface channel 0, do not change the operation mode being used (3-wire serial I/O, 2-wire serial I/O, or SBI).

When changing the operation mode, stop the serial operation beforehand.



13.2 Configuration of Serial Interface Channel 0

Serial interface channel 0 consists of the following hardware:


Table 13-3. Configuration of Serial Interface Channel 0

| Item | Configuration |
|------------------|--|
| Register | Serial I/O shift register 0 (SIO0) Slave address register (SVA) |
| Control register | Timer clock select register 3 (TCL3) Serial operation mode register 0 (CSIM0) Serial bus interface control register (SBIC) Interrupt timing specification register (SINT) Port mode register 2 (PM2) ^{Note} Port 2 (P2) |

Note Refer to Figure 4-6 Block Diagram of P20, P21, P23 to P26 and Figure 4-7 Block Diagram of P22, P27.



Figure 13-1. Block Diagram of Serial Interface Channel 0



Remark The output control selects CMOS output or N-ch open drain output.



(1) Serial I/O shift register 0 (SIO0)

This 8-bit register converts parallel data into serial data, and transmits/receives serial data (shift operation) in synchronization with the serial clock.

SIO0 is set by an 8-bit memory manipulation instruction.

When the bit 7 (CSIE0) of the serial operation mode register 0 (CSIM0) is 1, the serial operation is started when data is written to SIO0.

The data written to SIO0 is output to the serial output line (SO0) or serial data bus (SB0/SB1) for transmission. When data is received, it is read from the serial input line (SI0) or SB0/SB1 to SIO0.

In the SBI mode and 2-wire serial I/O mode bus configuration, the input and output pins are shared. Therefore, the device that is to receive data must write FFH to SIO0 in advance (except, however, when an address is received by setting 1 to bit 5 (WUP) of CSIM0).

In the SBI mode, the busy status can be released by writing data to SIO0. In this case, bit 7 (BSYE) of the serial bus interface control register (SBIC) is not cleared to 0.

The contents of SIO0 become undefined when the RESET signal is input.

(2) Slave address register (SVA)

This 8-bit register sets the value of a slave address when the microcontroller is connected to the serial bus as a slave device. This register is not used in the 3-wire serial I/O mode.

SVA is set by an 8-bit memory manipulation instruction.

The master outputs a slave address to the slaves connected to it, to select a specific slave. The slave address output by the master and the value of the SVA are compared by an address comparator. If the two addresses coincide, the slave is selected. At this time, bit 6 (COI) of the serial operation mode register 0 (CSIM0) is set to 1.

By setting bit 4 (SVAM) of the interrupt timing specification register (SINT), it is possible to compare addresses with 7-bit data which is created by masking LSB of 8-bit data.

If no coincidence is detected when the address is received, bit 2 (RELD) of the serial bus interface control register (SBIC) is cleared to 0. In the SBI mode, the wake-up function can be used by setting bit 5 (WUP) of CSIM0 to 1. In this case, an interrupt request signal (INTCI0) is generated only when the slave address output by the master coincides with the value of SVA. This is interrupt signal indicates that the master requests communication. If bit 5 (SIC) of the interrupt timing specification register (SINT) is set to 1, the wake-up function cannot be used even if WUP is set to 1 (the interrupt request signal is generated on detection of bus release). Clear SIC to 0 when using the wake-up function.

When the microcontroller transmits data as the master or a slave in the SBI mode or 2-wire serial I/O mode, errors can be detected by using the SVA value.

The contents of SVA become undefined when the RESET signal is input.



(3) SO0 latch

This latch retains the levels of SI0/SB0/P25 and SO0/SB1/P26 pins. It can also be directly controlled by software. In the SBI mode, this latch is set when the eighth serial clock has been input.

(4) Serial clock counter

This counter counts the serial clocks output or input during transmission/reception operation, and checks whether 8-bit data has been transmitted/received.

(5) Serial clock control circuit

This circuit controls supply of the serial clock to the serial I/O shift register 0 (SIO0). When the internal system clock is used, it also controls the clock output to the SCKO/P27 pin.

(6) Interrupt request signal generation circuit

This circuit controls generation of an interrupt request signal. It generates an interrupt request signal in the following cases:

• In 3-wire serial I/O mode and 2-wire serial I/O mode

Generates the interrupt request signal each time eight serial clocks have been counted.

• In SBI mode

When WUP^{Note} is 0 Generates the interrupt request signal each time eight serial clocks have been counted.

When WUPNote is 1 Generates the interrupt request signal when the values of the serial I/O shift register 0 (SIO0) and slave address register (SVA) coincide after an address has been received.

Note WUP: wake-up function specification bit. Bit 5 of serial operation mode register 0 (CSIM0). Clear bit 5 (SIC) of the interrupt timing specification register (SINT) to 0 when using the wake-up function (WUP = 1).

(7) Busy/acknowledge output circuit and bus release/command/acknowledge detection circuit

These circuits output and detect various control signals in the SBI mode.

They do not operate in the 3-wire serial I/O mode and 2-wire serial I/O mode.



13.3 Registers Controlling Serial Interface Channel 0

The following four types of registers control serial interface channel 0:

- Timer clock select register 3 (TCL3)
- Serial operation mode register 0 (CSIM0)
- Serial bus interface control register (SBIC)
- Interrupt timing specification register (SINT)

(1) Timer clock select register 3 (TCL3) (refer to Figure 13-2)

This register sets the serial clock of serial interface channel 0.

TCL3 is set by an 8-bit memory manipulation instruction.

This register is set to 88H when the RESET signal is input.

Remark TCL3 also has a function to set the serial clock of serial interface channel 1 in addition to the function to set the serial clock of serial interface channel 0.

(2) Serial operation mode register 0 (CSIM0) (refer to Figure 13-3)

This register sets the serial clock and operation mode of serial interface channel 0, enables/disables the operation of the interface, sets the wake-up function, and indicates the coincidence signal of the address comparator.

CSIM0 is set by a 1-bit or 8-bit memory manipulation instruction.


This register is set to 00H when the $\overline{\text{RESET}}$ signal is input.

Caution During the operation of serial interface channel 0, do not change the operation mode being used (3-wire serial I/O, 2-wire serial I/O, or SBI).

When changing the operation mode, stop the serial operation beforehand.



Figure 13-2. Format of Timer Clock Select Register 3



Note Can be set only when the main system clock oscillates at 4.19 MHz or less.

Caution To write data other than that already written to TCL3, stop the serial transfer once.

Remarks 1. fx: main system clock oscillation frequency

2. (): at fx = 10.0-MHz operation



Figure 13-3. Format of Serial Operation Mode Register 0 (1/2)

| Symbol | <7> | <6> | <5> | 4 | 3 | 2 | 1 | 0 | Address | After reset | R/W |
|--------|-------|-----|-----|--------|--------|--------|--------|--------|---------|-------------|------------|
| CSIM0 | CSIE0 | COI | WUP | CSIM04 | CSIM03 | CSIM02 | CSIM01 | CSIM00 | FF60H | 00H | R/W Note 1 |

| R/W | CSIM01 | CSIM00 | Selects clock of serial interface channel 0 | | | | | | |
|-----|--------|--------|--|--|--|--|--|--|--|
| | 0 | × | Clock externally input to \$\overline{SCK0}\$ pin | | | | | | |
| | 1 | 0 | Output of 8-bit timer register 2 (TM2) | | | | | | |
| | 1 | 1 | Clock specified by bits 0 to 3 of timer clock select register 3 (TCL3) | | | | | | |

R/W сым сым сым SO0/SB1/P26 SCK0/P27 Operation SI0/SB0/P25 First bit P25 PM26 P26 PM27 P27 PM25 mode pin function pin function pin function 03 02 04 MSB 0 SCK0 3-wire serial SIO Note 2 SO0 0 0 0 0 1 × I/O mode (input) (CMOS output) (CMOS I/O) 1 LSB SB1 (N-ch open 0 0 0 0 1 P25 (CMOS I/O) × drain I/O) SCK0 (CMOS I/O) 1 0 SBI mode MSB SB0 (N-ch open 1 P26 (CMOS I/O) 1 0 0 0 × X drain I/O) SB1 0 0 0 0 P25 (CMOS I/O) (N-ch open × 1 drain I/O) SCK0 2-wire serial (N-ch open MSB 1 1 I/O mode drain I/O) SB0 (N-ch open 1 0 0 0 1 P26 (CMOS I/O) × × drain I/O)

| R/W | WUP | Controls wake-up function ^{Note 4} |
|-----|-----|---|
| | 0 | Generates interrupt request signal in all modes each time serial transfer is executed |
| | 1 | Generates interrupt request signal when address received after bus has been released in SBI mode (when CMDD = RELD = 1) coincides with data of slave address register (SVA) |

Notes 1. Bit 6 (COI) is a read-only bit.

- 2. This pin can be used as P25 (CMOS input) when used only for transmission.
- 3. This pin can be freely used for port function.
- **4.** Clear bit 5 (SIC) of the interrupt timing specification register (SINT) to 0 when using the wake-up function (WUP = 1).

 $\textbf{Remark} \quad \times \qquad : \ \, \text{don't care}$

 $\begin{array}{ll} PM\!\!\times\!\!\times\! : & port \; mode \; register \\ P\!\!\times\!\!\times & : & output \; latch \; of \; a \; port \end{array}$



Figure 13-3. Format of Serial Operation Mode Register 0 (2/2)

| R | COI | Slave address comparison result flag Note 1 |
|---|-----|--|
| | 0 | Data of slave address register (SVA) does not coincide with data of serial I/O shift register 0 (SIO0) |
| | 1 | Data of slave address register (SVA) coincides with data of serial I/O shift register 0 (SIO0) |

| R/W | CSIE0 | Controls operation of serial interface channel 0 Note 2 |
|-----|-------|---|
| | 0 | Stops operation |
| | 1 | Enables operation |

Notes 1. COI is set to 0 when CSIE0 = 0.

2. In the SBI mode, serial interface channel 0 operation stops (CSIE ← 0) when WUP is cleared to.
 If WUP is not cleared to 0, P25 is fixed high level and it cannot be used as a normal port.



(3) Serial bus interface control register (SBIC)

This register sets the operation of the serial bus interface and indicates the status.

SBIC is set by a 1-bit or 8-bit memory manipulation instruction.

This register is set to 00H when the RESET signal is input.

Figure 13-4. Format of Serial Bus Interface Control Register (1/2)

| Symbol | <7> | <6> | <5> | <4> | <3> | <2> | <1> | <0> | Address | After reset | R/W | |
|--------|-------|---------|---|-----------|------|------|------|------|------------|---------------|----------|--|
| SBIC | BSYE | ACKD | ACKE | ACKT | CMDD | RELD | CMDT | RELT | FF61H | 00H | R/W Note | |
| | | | | | | | | | | | | |
| R/W | RELT | SO0 | Used to output bus release signal. SO0 latch is set to 1 when RELT = 1. After setting SO0 latch, RELT is automatically cleared to 0. This bit is also cleared to 0 when CSIE0 = 0. | | | | | | | | | |
| | | | | | | | | | | | | |
| R/W | CMDT | SO0 | Used to output command signal. SO0 latch is cleared to 0 when CMDT = 1. After clearing SO0 latch, CMDT is automatically cleared to 0. This bit is also cleared to 0 when CSIE0 = 0. | | | | | | | | | |
| | | | | | | | | | | | | |
| R | RELD | Bus r | elease | detection | on | | | | | | | |
| | Clear | conditi | on (REI | _D = 0) | | | | | Set condit | ion (RELD = 1 |) | |
| | | | | | | | | | | | | |

| Clear condition (RELD = 0) | Set condition (RELD = 1) |
|---|---|
| When transfer start instruction is executed When values of SIO0 and SVA do not coincide when address is received When CSIE0 = 0 When RESET is input | When bus release signal (REL) is detected |

| R | CMDD | ommand detection | | | | | | | | |
|---|--------------|---|---------------------------------------|--|--|--|--|--|--|--|
| | Cleari | ng conditions (CMDD = 0) | Setting condition (CMDD = 1) | | | | | | | |
| | • Wh • Wh | en transfer start instruction is executed en bus release signal (REL) is detected en CSIE0 = 0 en RESET is input | When command signal (CMD) is detected | | | | | | | |

Note Bits 2, 3, and 6 (RELD, CMDD, and ACKD) are read-only bits.

Remark CSIE0: bit 7 of serial operation mode register 0 (CSIM0)



Figure 13-4. Format of Serial Bus Interface Control Register (2/2)

| R/W | ACKT | Outputs acknowledge signal in synchronization with falling edge of clock of $\overline{SCK0}$ immediately after instruction that sets this bit to 1 has been executed. After acknowledge signal has been output, this bit is automatically cleared to 0. This bit is also cleared to 0 when transfer of serial interface is started or when CSIE0 = 0. |
|-----|------|--|
|-----|------|--|

| R/W | ACKE | Acknowledge signal ou | Acknowledge signal output control | | | | | | | | | |
|-----|------|-------------------------------|---|--|--|--|--|--|--|--|--|--|
| | 0 | Disables automatic ou | tput of acknowledge signal (output by ACKT is enabled) | | | | | | | | | |
| | | Before completion of transfer | Outputs acknowledge signal in synchronization with falling edge of 9th clock of $\overline{\text{SCK0}}$ (automatically outputs when ACKE = 1). | | | | | | | | | |
| | 1 | After completion of transfer | Outputs acknowledge signal in synchronization with falling edge of clock of \$\overline{SCKO}\$ immediately after instruction that sets this bit to 1 has been executed (automatically output when ACKE = 1). However, this bit is not automatically cleared to 0 after acknowledge signal has been output. | | | | | | | | | |

| R | ACKD | Acknowledge detection | | | | | | | | | |
|---|--------------------|---|--|--|--|--|--|--|--|--|--|
| | Cleari | ing conditions (ACKD = 0) | Setting condition (ACKD = 1) | | | | | | | | |
| | bu: ha: • Wh | falling edge of clock of SCK0 immediately after sy mode is released after transfer start instruction s been executed en CSIE0 = 0 en RESET is input | When acknowledge signal (ACK) is detected at rising edge of clock of SCK0 after completion of transfer | | | | | | | | |

| R/W | Note BSYE | Synchronous busy signal output control | | | |
|-----|--|---|--|--|--|
| | 0 | Disables output of busy signal in synchronization with falling edge of clock of $\overline{\text{SCK0}}$ immediately after instruction that clears this bit to 0 has been executed. | | | |
| | Outputs busy signal from falling edge of clock of SCKO following acknowledge signal. | | | | |

- ★ Note The busy mode can be released when transfer by the serial interface has been started. However, the BSYE flag is not cleared to 0.
 - Remarks 1. Bits 0, 1, and 4 (RELT, CMDT, and ACKT) are 0 when they are read after data has been set.
 - 2. CSIE0: bit 7 of serial operation mode register 0 (CSIM0)




(4) Interrupt timing specification register (SINT)

This register sets the bus release interrupt and address mask function, and indicates the status of the level of the $\overline{SCKO}/P27$ pin.

SINT is set by a 1-bit or 8-bit memory manipulation instruction.

This register is set to 00H when the RESET signal is input.

Figure 13-5. Format of Interrupt Timing Specification Register



Notes 1. Bit 6 (CLD) is a read-only bit.

2. Set SIC to 0 when using the wake-up function in SBI mode.

3. CLD is 0 when CSIE0 = 0.

Caution Be sure to set bits 0 through 3 to 0.

Remark SVA : slave address register

CSIIF0: interrupt request flag for INTCSI0

CSIE0: bit 7 of serial operation mode register 0 (CSIM0)



13.4 Operation of Serial Interface Channel 0

Serial interface channel 0 operates in the following four operation modes:

- · Operation stop mode
- 3-wire serial I/O mode
- · SBI mode
- · 2-wire serial I/O mode

13.4.1 Operation stop mode

Serial transfer is not executed in this mode. Consequently, the power dissipation can be reduced.

The serial I/O shift register 0 (SIO0) can be used as an ordinary 8-bit register because it does not perform the shift operation.

In the operation stop mode, the P25/SIO/SB0, P26/SO0/SB1, and P27/SCK0 pins can be used as ordinary I/O port pins.

(1) Register setting

The operation stop mode is set by using the serial operation mode register 0 (CSIM0).

CSIM0 is set by using a 1-bit or 8-bit memory manipulation instruction.

This register is set to 00H when the RESET signal is input.

| Symbol | <7> | <6> | <5> | 4 | 3 | 2 | 1 | 0 | Address | After reset | R/W |
|--------|-------|--------|--|--------|--------|--------|--------|--------|---------|-------------|-----|
| CSIM0 | CSIE0 | COI | WUP | CSIM04 | CSIM03 | CSIM02 | CSIM01 | CSIM00 | FF60H | 00H | R/W |
| | | | | | | | | | | | |
| R/W | CSIE0 | Serial | Serial interface channel 0 operation control | | | | | | | | |
| | 0 | Stops | Stops operation | | | | | | | | |
| | 1 | Enable | s opera | tion | | | | | | | |

13.4.2 Operation in 3-wire serial I/O mode

This mode is useful for connecting peripheral I/Os and display controllers that have the conventional clocked serial interface of the 75X/XL Series, 78K Series, and 17K Series.

In this mode, communication is established by using three signal lines: serial clock (SCK0), serial output (SO0), and serial input (SI0).

(1) Register setting

The 3-wire serial I/O mode is set by using the serial operation mode register 0 (CSIM0) and serial bus interface control register (SBIC).

(a) Serial operation mode register 0 (CSIM0)

CSIM0 is set by a 1-bit or 8-bit memory manipulation instruction.

This register is set to 00H when the RESET signal is input.

CHAPTER 13 SERIAL INTERFACE CHANNEL 0



| Symbol | | | | | | | | | | After reset | R/W |
|--------|-------|-----|-----|--------|--------|--------|--------|--------|-------|-------------|-----------------------|
| CSIM0 | CSIE0 | COI | WUP | CSIM04 | CSIM03 | CSIM02 | CSIM01 | CSIM00 | FF60H | 00H | R/W ^{Note 1} |

| R/W | CSIM01 | CSIM00 | Selects clock of serial interface channel 0 | | | | |
|-----|--------|--------|--|--|--|--|--|
| | 0 | × | Clock externally input to \$\overline{SCK0}\$ pin | | | | |
| | 1 | 0 | Output of 8-bit timer register 2 (TM2) | | | | |
| | 1 | 1 | Clock specified by bits 0 to 3 of timer clock select register 3 (TCL3) | | | | |

| R/W | CSIM | CSIM | | PM25 | P25 | PM26 | P26 | PM27 | P27 | Operation | First bit | SI0/SB0/P25 | SO0/SB1/P26 | SCK0/P27 | | |
|-----|------|------|-----|---------|--------|---------|-------|---------|-----------------------------|---------------|------------|--------------------|---------------|--------------|--|--|
| | 04 | 03 | 02 | 1 10123 | 1 23 | I WIZO | 1 20 | 1 10127 | 1 27 | mode | T HOLDIC | pin function | pin function | pin function | | |
| | 0 | × | 0 | 1 | × | 0 | 0 | 0 | 1 | 3-wire serial | MSB | SIONote 2 | SO0 | SCK0 | | |
| | | | 1 | ' | ^ | | | | | I/O mode | LSB | (input) | (CMOS output) | (CMOS I/O) | | |
| | 1 | 0 | SE | 3I mo | de (F | Refer | to 13 | 3.4.3 | 4.3 Operation in SBI mode.) | | | | | | | |
| | 1 | 1 | 2-\ | wire s | serial | l I/O r | node | (Ref | er to | 13.4.4 Operat | ion in 2-w | /ire serial I/O mo | ode.) | | | |

| R/W | WUP | Controls wake-up function ^{Note 3} |
|-----|-----|---|
| | 0 | Generates interrupt request signal in all modes each time serial transfer is executed |
| | 1 | Generates interrupt request signal when address received after bus has been released in SBI mode (when CMDD = RELD = 1) coincides with data of slave address register (SVA) |

| R/W | CSIE0 | Controls operation of serial interface channel 0 |
|-----|-------|--|
| | 0 | Stops operation |
| | 1 | Enables operation |

Notes 1. Bit 6 (COI) is a read-only bit.

2. This pin can be used as P25 (CMOS input) when used only for transfer.

3. Be sure to set WUP to 0 in the 3-wire serial I/O mode.

Remark × : don't care

 $PM\times\times$: port mode register $P\times\times$: output latch of a port



(b) Serial bus interface control register (SBIC)

SBIC is set by a 1-bit or 8-bit memory manipulation instruction.

This register is set to 00H when the $\overline{\text{RESET}}$ signal is input.

| Symbol | <7> | <6> | <5> | <4> | <3> | <2> | <1> | <0> | Address | After reset | R/W | | |
|--------|------|--|---|------|------|------|------|------|---------|-------------|-----|--|--|
| SBIC | BSYE | ACKD | ACKE | ACKT | CMDD | RELD | CMDT | RELT | FF61H | 00H | R/W | | |
| | | | | | | | | | | | | | |
| R/W | RELT | | SO0 latch is set to 1 when RELT = 1. After setting SO0 latch, RELT is automatically cleared to 0. This bit is also cleared to 0 when CSIE0 = 0. | | | | | | | | | | |
| | | | | | | | | | | | | | |
| R/W | CMDT | SO0 latch is cleared to 0 when CMDT = 1. After clearing SO0 latch, CMDT is automatically cleared to 0. This bit is also cleared to 0 when CSIE0 = 0. | | | | | | | | | | | |

CSIE0: bit 7 of serial operation mode register 0 (CSIM0)



(2) Communication operation

In the 3-wire serial I/O mode, data is transmitted/received in 8-bit units. Data is transmitted/received on a 1-bit-by-1-bit basis in synchronization with the serial clock.

The shift operation of the serial I/O shift register 0 (SIO0) is performed in synchronization with the falling edge of the serial clock ($\overline{SCK0}$). The transmitted data is retained by the SO0 latch and output from the SO0 pin. The receive data input to the SI0 pin is latched to SIO0 at the rising edge of $\overline{SCK0}$.

When the 8-bit data has been completely transferred, the operation of SIO0 is automatically stopped, and an interrupt request flag (CSIIF0) is set.

SCK₀ DI7 DI3 DI0 SI0 DI6 DI5 DI4 DI2 DI1 DO4 DO3 DO2 SO₀ DO7 DO6 DO5 DO1 DO0 CSIIF0 Transfer ends Transfer starts in synchronization with falling edge of SCK0

Figure 13-6. Timing of 3-wire Serial I/O Mode

The SO0 pin serves as a CMOS output pin and outputs the status of the SO latch. The output status of the SO0 pin can be manipulated by setting the bits 0 (RELT) and 1 (CMDT) of the serial bus interface control register (SBIC).

However, do not perform this manipulation during serial transfer.


The output level of the $\overline{SCK0}$ pin is controlled by manipulating the P27 output latch in the output mode (mode of the internal system clock) (refer to 13.4.5 Manipulating $\overline{SCK0/P27}$ pin output).



(3) Signals

Figure 13-7 shows the operations of RELT and CMDT.

Figure 13-7. Operations of RELT and CMDT



(4) MSB/LSB first selection

In the 3-wire serial I/O mode, whether data is transferred with the MSB or LSB first can be selected.

Figure 13-8 shows the configuration of the serial I/O shift register 0 (SIO0) and internal bus. As shown in the figure, data can be read/written with the MSB/LSB inverted.

Whether the MSB or LSB is transferred first can be specified by using the bit 2 (CSIM02) of the serial operation mode register 0 (CSIM0).




Figure 13-8. Transfer Bit Sequence Select Circuit

The first bit is selected by changing the bit order in which data is written to SIO0. The shift sequence of SIO0 is always the same.

Therefore, specifying whether the MSB or LSB is the first bit should be performed before writing data to the shift register.



(5) Transfer start

Serial transfer is started by setting the transfer data to the serial I/O shift register 0 (SIO0) when the following two conditions are satisfied:

- Operation control bit of serial interface channel 0 (CSIE0) = 1
- When internal serial clock is stopped or SCK0 is high after 8-bit serial transfer

Caution Even if CSIE0 is set to "1" after data has been written to SIO0, transfer is not started.

Serial transfer is automatically stopped at the end of 8-bit transfer, and an interrupt request flag (CSIIF0) is set

13.4.3 Operation in SBI mode

SBI (serial bus interface) is a high-speed serial interface mode conforming to NEC's serial bus format.

SBI is a clocked serial I/O method in a format with a function for bus configuration added, so that a single master can communicate with two or more devices with a high-speed serial bus consisting of two signal lines. Therefore, the number of ports and wirings on a printed wiring board can be reduced when the serial bus consists of plural microcontrollers and peripheral ICs.

The master can output "addresses" that select the target device(s) for serial communication, "commands" that directs the target device(s), and actual "data" to the slaves via serial data bus. A slave can identify the received data as an "address", "command", or "data" by hardware. This function can simplify the portion in application program that controls channel 0.

The SBI function is provided to some devices such as the 75X/XL Series and 78K Series.


Figure 13-9 shows an example of configuration of the serial bus when a CPU or peripheral IC with a serial interface conforming to SBI is used.

Because the serial data bus pin SB0 (SB1) in SBI is an open-drain output pin, the serial data bus line is wired-ORed. A pull-up resistor is necessary for the serial data bus line.

When using the SBI mode, refer to (11) Notes on SBI mode (d).



Figure 13-9. Example of Serial Bus Configuration by SBI



Caution When the master is exchanged with a slave, a pull-up resistor is necessary for the serial clock line (SCK0) because switching over between the input and output mode of the serial clock line (SCK0) is performed asynchronously between the master and the slave.



(1) Function of SBI

With the existing serial I/O method, many ports and wirings are necessary to identify a chip select signal, command, data, and busy status when a serial bus consists of plural devices because only a data transfer function is provided. To perform this control by software, the work load of the software increases.

SBI can constitute a serial bus by using two signal lines: serial clock SCKO and serial data bus SBO (SB1). Therefore, the number of ports of the microcontroller and the wiring length on the printed wiring board can be reduced effectively.

SBI has the following functions:

(a) Address/command/data identification function

Serial data is identified as an address, a command, or data.

(b) Chip select status by address

The master selects a slave chip by transferring an address to the slave.

(c) Wake-up function

The slave can easily judge that it has received an address (chip select judgement), by using the wakeup function (which can be set or released by software).

When the wake-up function is set, an interrupt request signal (INTCSI0) is generated when the slave receives an address that matches the address of the slave.

Therefore, even when the master communicates with two or more devices, the CPU of the slaves other than that selected can operate regardless of serial communication.

(d) Acknowledge signal (ACK) control function

An acknowledge signal is controlled to check reception of serial data.

(e) Busy signal (BUSY) control function

A busy signal that indicates the busy status of the slave is controlled.



(2) Definition of SBI


This section describes the serial data format of SBI, and the meaning of used data.

The serial data transferred by SBI are classified into "addresses", "commands", and "data".


Figure 13-10 shows the transfer timing of the address, command, and data.

Figure 13-10. SBI Transfer Timing

Address transfer



Data transfer



Remark The broken line indicates the READY status.


The bus release signal and command signal are output by the master. $\overline{\text{BUSY}}$ is output by the slave. $\overline{\text{ACK}}$ can be output by both the master and slave (usually, this signal is output by the 8-bit data reception side). The master continues outputting the serial clock from the start of 8-bit data transfer, until $\overline{\text{BUSY}}$ is released.



(a) Bus release signal (REL)

The bus release signal is the positive transition signal of the SB0 (SB1) line, i.e., transition from the low to high level, when the $\overline{SCK0}$ line is high (when the serial clock is not output). This signal is output by the master.

Figure 13-11. Bus Release Signal




The bus release signal indicates that the master is to transmit an address to the slave. The slave is provided with hardware that detects the bus release signal.

Caution A transition of the SB0 (SB1) line from low to high is recognized as a bus release signal while the SCK0 line is high. Therefore shifting of the change timing of the bus due to the influence of the board capacitance, etc., may cause incorrect identification as a bus release signal, regardless of whether data is being transmitted. For this reason, special care must be taken regarding wiring.

(b) Command signal (CMD)

The command signal is the negative transition signal of the SB0 (SB1) line, i.e., transition from the high to low level, when the $\overline{SCK0}$ line is high (when the serial clock is not output). This signal is output by the master.

Figure 13-12. Command Signal



A command signal indicates that a command is going to be sent from the master device to a slave device. (However, the command signal following a bus release signal indicates that an address is going to be sent next.)

The slave is provided with hardware that detects the command signal.


Caution A transition of the SB0 (SB1) line from high to low is recognized as a bus release signal while the SCK0 line is high. Therefore shifting of the change timing of the bus due to the influence of the board capacitance, etc., may cause incorrect identification as a command signal, regardless of whether data is being transmitted. For this reason, special care must be taken regarding wiring.



(c) Address


An address is an 8-bit data which the master outputs to the slaves connected to the bus lines in order to select a specific slave.

Figure 13-13. Address



The 8-bit data that follows the bus release signal and command signal is defined as an address. The slave detects this condition by hardware and checks by hardware whether the 8-bit data matches the identification number of the slave itself (slave address). If the 8-bit data matches the slave address of a slave, that slave is selected. After that, the slave communicates with the master, until it is later directed to be disconnected from the master.

Figure 13-14. Selecting Slave by Address





(d) Command and data

The master transmits commands or transmits/receives data to the slave it has selected by transmitting an address.

SCKO

SCKO

SCKO

SCKO

SBO (SB1)

COmmand signal

SCKO

SCKO

Command Signal

SCKO

SCKO

SCKO

SCKO


SCKO

COmmand

COmmand

Command

Figure 13-16. Data




The 8-bit data following the command signal is defined as a command. The 8-bit data that does not follow the command signal is defined as data. The method of using the command and data can be arbitrarily determined by the communication specifications.



(e) Acknowledge signal (ACK)

The acknowledge signal is used for confirmation of reception of serial data between the transmission and reception sides.

Figure 13-17. Acknowledge Signal



Remark The broken line indicates the READY status.


The acknowledge signal is a one-shot pulse synchronized with the falling edge of $\overline{SCK0}$ after 8-bit data has been transferred. Its position is arbitrary, and may be synchronized with $\overline{SCK0}$ of clock n. After the transmission side has transferred 8-bit data, it checks whether the reception side has returned an acknowledge signal. If no acknowledge signal is returned within a specific time after data transmission, it is judged that the data was not received correctly.



(f) Busy signal (BUSY), ready signal (READY)

The busy signal informs the master that the slave is getting ready for transmitting/receiving data. The ready signal informs the master that the slave is ready to transmit/receive data.

Figure 13-18. Busy Signal and Ready Signal



Remark The broken line indicates the READY status.

With SBI, the slave informs the master of the busy status by making the SB0 (SB1) line low.

The busy signal is output following the acknowledge signal output by the master or the slave. The busy signal is set or released in synchronization with the falling edge of $\overline{SCK0}$. The master automatically ends outputting serial clock $\overline{SCK0}$ when the busy signal is released.

The master can start the next transfer when the busy signal has been released and the ready signal is issued.

Caution In the SBI mode, the BUSY signal keeps being output after a release of BUSY is directed until the next falling edge of the serial clock (SCK0). If the WUP bit is set to 1 inadvertently during that period, BUSY cannot be released. Therefore, be sure to release BUSY and set SB0 (SB1) pin to high before setting WUP bit to 1.

(3) Register setting

The SBI mode is set by the serial operation mode register 0 (CSIM0), serial bus interface control register (SBIC), and interrupt timing specification register (SINT).

(a) Serial operation mode register 0 (CSIM0)

CSIM0 is set by a 1-bit or 8-bit memory manipulation instruction.

This register is set to 00H when the RESET signal is input.

CHAPTER 13 SERIAL INTERFACE CHANNEL 0



| | | | | | | | | | | After reset | R/W |
|-------|-------|-----|-----|--------|--------|--------|--------|--------|-------|-------------|-----------------------|
| CSIM0 | CSIE0 | COI | WUP | CSIM04 | CSIM03 | CSIM02 | CSIM01 | CSIM00 | FF60H | 00H | R/W ^{Note 1} |

| R/W | CSIM01 | CSIM00 | Selects clock of serial interface channel 0 |
|-----|--------|--------|--|
| | 0 | × | Clock externally input to \$\overline{SCK0}\$ pin |
| | 1 | 0 | Output of 8-bit timer register 2 (TM2) |
| | 1 | 1 | Clock specified by bits 0 to 3 of timer clock select register 3 (TCL3) |

| R/W | CSIM 04 | CSIM 03 | l | PM25 | P25 | PM26 | P26 | PM27 | P27 | Operation mode | First bit | SI0/SB0/P25 | SO0/SB1/P26 pin function | SCK0/P27 pin function |
|-----|------------|------------|----|--------|--------|--------|--------|------|-------|----------------|------------|---------------------------------|---------------------------------|--------------------------|
| | 0 | × | 3- | wire s | serial | I/O r | node | (Ref | er to | 13.4.2 Operat | ion in 3-v | vire serial I/O mo | ode.) | · |
| | | | 0 | Note 2 | Note 2 | 0 | 0 | 0 | 1 | | | P25 (CMOS I/O) | SB1 (N-ch open drain I/O) | SCK0 (CMOS I/O) |
| | 1 | 0 | 1 | 0 | 0 | Note 2 | Note 2 | 0 | 1 | SBI mode | MSB | SB0 (N-ch open drain I/O) | P26 (CMOS I/O) | (CIVIOS I/O) |
| | 1 | 1 | 2- | wire s | serial | I/O r | node | (Ref | er to | 13.4.4 Operat | ion in 2-v | vire serial I/O mo | ode.) | |

| R/W | WUP | Controls wake-up functionNote 3 |
|-----|-----|---|
| | 0 | Generates interrupt request signal in all modes each time serial transfer is executed |
| | 1 | Generates interrupt request signal when address received after bus has been released in SBI mode (when CMDD = RELD = 1) coincides with data of slave address register (SVA) |

| R | COI | Slave address comparison result flagNote 4 | | |
|---|--|--|--|--|
| | 0 | Data of slave address register (SVA) does not coincide with data of serial I/O shift register 0 (SIO0) | | |
| | 1 Data of slave address register (SVA) coincides with data of serial I/O shift register 0 (SIO0) | | | |

| R/W | CSIE0 | Controls operation of serial interface channel 0 Note 5 |
|-----|-------|---|
| | 0 | Stops operation |
| | 1 | Enables operation |

Notes 1. Bit 6 (COI) is a read-only bit.

- 2. This pin can be freely used for port function.
- 3. Clear bit 5 (SIC) of the interrupt timing specification register (SINT) to 0 when using the wakeup function (WUP = 1).
- **4.** When CSIE0 = 0, COI is 0.
- 5. In the SBI mode, serial interface channel 0 operaion stops (CSIE ← 0) when WUP is cleared to 0. If WUP is not cleared to 0, P25 is fixed to high level and it cannot be used as a normal port.

Remark \times : don't care

PMxx: port mode register Pxx: output latch of a port



(b) Serial bus interface control register (SBIC)

SBIC is set by a 1-bit or 8-bit memory manipulation instruction.

This register is set to 00H when the RESET signal is input.

| C y C | Sy | m | b | 0 |
|--------------|----|---|---|---|
|--------------|----|---|---|---|

| symbol | <7> | <6> | <5> | <4> | <3> | <2> | <1> | <0> | Address | After reset | R/W |
|--------|------|------|------|------|------|------|------|------|---------|-------------|---------------------|
| SBIC | BSYE | ACKD | ACKE | ACKT | CMDD | RELD | CMDT | RELT | FF61H | 00H | R/W ^{Note} |

R/W

| | Used to output bus release signal. |
|------|---|
| RELT | SO0 latch is set to 1 when RELT = 1. Atter setting SO0 latch, RELT is automatically cleared to 0. |
| | This bit is also cleared to 0 when CSIE0 = 0. |

R/W

Used to output command signal. CMDT SO0 latch is cleared to 0 when CMDT = 1. After clearing SO0 latch, CMDT is automatically cleared to 0. This bit is also cleared to 0 when CSIE0 = 0.

| R | RELD | Bus release detection | |
|---|--------------------|---|---|
| | Clear | ing conditions (RELD = 0) | Setting condition (RELD = 1) |
| | • Wh ad • Wh | nen transfer start instruction is executed nen values of SIO0 and SVA do not coincide when dress is received nen CSIE0 = 0 nen RESET is input | When bus release signal (REL) is detected |

| R | CMDD | Command detection | |
|---|--------|--|---------------------------------------|
| | Cleari | ng conditions (CMDD = 0) | Setting condition (CMDD = 1) |
| | • Wh | en transter start instruction is executed en bus release signal (REL) is detected en CSIE0 = 0 en RESET is input | When command signal (CMD) is detected |

R/W

ACKT

Outputs an acknowledge signal in synchronization with the falling edge of the SCKO clock immediately after the instruction that sets this bit to 1 has been executed, and then is automatically cleared to 0. Used as ACKE = 0.

This bit is also cleared to 0 when transfer of serial interface is started or when CSIE0 = 0.

Bits 2, 3, and 6 (RELD, CMDD, and ACKD) are read-only bits.

Remarks

- 1. Bits 0, 1, and 4 (RELT, CMDT, ACKT) are 0 when they are read after data has been set.
- 2. CSIE0: bit 7 of serial operation mode register 0 (CSIM0)

CHAPTER 13 SERIAL INTERFACE CHANNEL 0



R/W

| ٧ | ACKE | Controls output of acki | Controls output of acknowledge signal | | | | | |
|---|------|---|---|--|--|--|--|--|
| | 0 | Disables automatic output of acknowledge signal (output by ACKT is enabled) | | | | | | |
| | | Before completion of transfer | Outputs acknowledge signal in synchronization with falling edge of 9th clock of $\overline{SCK0}$ (automatically output when ACKE = 1). | | | | | |
| | 1 | After completion of transfer | Outputs acknowledge signal in synchronization with falling edge of clock of \overline{SCKO} immediately after instruction that sets this bit to 1 has been executed (automatically output when ACKE = 1). However, this bit is not automatically cleared to 0 after acknowledge signal has been output. | | | | | |

| R | ACKD | Detects acknowledge | |
|---|------------------|---|--|
| | Clear | ing conditions (ACKD = 0) | Setting condition (ACKD = 1) |
| | bu ha • Wh | falling edge of clock of SCK0 immediately after sy mode is released after transfer start instruction s been executed then CSIE0 = 0 | When acknowledge signal (ACK) is detected at rising edge of clock of SCK0 after completion of transfer |

R/W

| V | Note BSYE | Controls synchronous busy signal output |
|---|--------------|--|
| | 0 | Disables output of busy signal in synchronization with falling edge of clock of $\overline{SCK0}$ immediately after instruction that clears this bit to 0 has been executed. |
| | 1 | Outputs busy signal from falling edge of clock of \$\overline{SCK0}\$ following acknowledge signal. |

Note The busy mode can be released when transfer by the serial interface has been started. However, the BSYE flag is not cleared to 0.


Remark CSIE0: bit 7 of serial operation mode register 0 (CSIM0)



(c) Interrupt timing specification register (SINT)

SINT is set by a 1-bit or 8-bit memory manipulation instruction.

This register is set to 00H when the RESET signal is input.



Notes 1. Bit 6 (CLD) is a read-only bit.

2. Set SIC to 0 when using the wake-up function in the SBI mode.

3. CLD is 0 when CSIE0 = 0.

Caution Be sure to set bits 0 through 3 to 0.

Remark SVA : slave address register

CSIIF0: interrupt request flag for INTCSI0

CSIE0: bit 7 of serial operation mode register 0 (CSIM0)



(4) Signals

Figures 13-19 through 13-24 show the signals of serial bus interface control register (SBIC) and the operations of the flags of SBIC. Table 13-4 lists the signals of SBI.

Figure 13-19. Operations of RELT, CMDT, RELD, and CMDD (Master)




Figure 13-20. Operations of RELD and CMDD (Slave)







Figure 13-21. Operation of ACKT




Caution Do not set ACKT before end of transfer.




Figure 13-22. Operation of ACKE


(a) When ACKE = 1 at end of transfer




(b) When set after transfer



(c) When ACKE = 0 at end of transfer



(d) If period of ACKE = 1 is short




If set and clear during this period and ACKE = 0 at falling edge of $\overline{SCK0}$




Figure 13-23. Operation of ACKD

(a) If ACK signal is output during 9th clock period of SCK0



(b) If ACK signal is output after 9th clock of SCK0



(c) Clearing timing when transfer start command is issued during BUSY




Figure 13-24. Operation of BSYE






Table 13-4. Signals in SBI Mode (1/2)

| Signal Name | Output Device | Definition | Timing Chart | Output Condition | Influence on Flag | Meaning of Signal |
|--------------------------------|------------------|---|--------------------|--|-----------------------------------|--|
| Bus release signal (REL) | Master | At rising edge of SB0 (SB1) when $\overline{SCK0} = 1$ | SCK0 "H" SB0 (SB1) | Setting of RELT | RELD is set. CMDD is cleared. | Subsequently outputs CMD signal and indicates that transmit data is address. |
| Command signal (CMD) | Master | At falling edge of SB0 (SB1) when SCK0 = 1 | SCK0 "H" SB0 (SB1) | Setting of CMDT | CMDD is set. | i) Data transmitted after REL signal is output is address. ii) Data transferred without REL signal outputis command. |
| Acknowledge signal (ACK) | Master/ slave | Low-level signal output to SB0 (SB1) for duration of 1 clock of SCK0 after serial reception has been completed. | | <1> ACKE = 1 <2> Setting of ACKT | ACKD is set. | Reception completed. |
| Busy signal (BUSY) | Slave | [Synchronous busy signal] Low-level signal output to SB0 (SB1) following acknowledge signal | SB0 (SB1) D0 READY | • BSYE = 1 | _ | Serial reception disabled because processing is in progress. |
| Ready signal (READY) | Slave | High-level signal output to SB0 (SB1) before start and after completion of serial transfer | SB0 (SB1) D0 READY | <1> BSYE = 0 <2> Instruction execution that writes data to SIO0 (transfer start command) | _ | Serial reception enabled status |



Table 13-4. Signals in SBI Mode (2/2)

| Signal Name | Output Device | Definition | Timing Chart | Output Condition | Influence on Flag | Meaning of Signal |
|------------------------|------------------|--|--------------------------------|---|--|---|
| Serial clock (SCK0) | Master | Synchronous clock for output of address/command/data, ACK signal, and synchronous BUSY signal. Address/command/data is transferred when first eight of this signal are output. | SCKO 1 2 7 8 9 10 SB0(SB1) | Execution of instruction that writes data to SIO0 when CSIE0 = 1 (serial transfer start | CSIIF0 is set (rising edge of 9th clock of SCK0) Note 1. | Timing of signal output to serial data bus |
| Address (A7 to A0) | Master | 8-bit data transferred in synchronization with SCK0 after REL and CMD signals have been output. | SCK0 1 2 7 8 SB0 (SB1) REL CMD | command) ^{Note 2} | | Address value of slave device on serial bus |
| Command (C7 to C0) | Master | 8-bit data transferred in synchronization with SCK0 after only CMD signal is output (REL signal is not output). | SB0 (SB1) CMD T 8 CMD | | | Command or message to slave device |
| Data (D7 to D0) | Master/ slave | 8-bit data transferred in synchronization with SCK0 when both REL and CMD signals are not output. | SCK0 1 2 7 8 SB0 (SB1) | | | Numeric value processed by slave or master device |

Notes 1. When WUP = 0, CSIIF0 is always set at the rising edge of the 9th clock of SCKO.

When WUP = 1, an address is received. Only when this address matches the value of the slave address register (SVA), CSIIF0 is set (if the address does not match, RELD is cleared).

2. In the BUSY status, transfer is not started until the READY status is set.



(5) Pin configuration


The configuration of the serial clock pin SCKO and serial data bus pin SB0 (SB1) is as follows:

- (a) SCK0Pin that inputs/outputs serial clock
 - <1> Master CMOS, push-pull output
 - <2> Slave Schmitt input
- (b) SB0 (SB1) Serial data input/output dual pin.

N-ch open drain output and Schmitt input for both master and slave

Because the serial data bus line is of N-ch open drain output, an external pull-up resistor is necessary.

Figure 13-25. Pin Configuration



Caution Because it is necessary to set the N-ch open drain gate to high-impedance state when data is received, write FFH to serial I/O shift register 0 (SIOO) in advance. Setting it to high impedance is allowed at any time even during transfer. However, when the wake-up function specification bit (WUP) = 1, the N-ch open-drain is always set to high-impedance state; therefore, it is not necessary to write FFH to SIOO before reception.



(6) Method of detecting address matching

In the SBIC mode, a specific slave device can be selected when the master transmits a slave address. Whether the slave address output by the master coincides with the value of the slave address register (SVA) of a slave is automatically detected by hardware. When the wake-up function specification (WUP: bit 5 of serial operation mode register (CSIM0)) is 1 and only if the slave address transmitted by the master coincides with the address set to the SVA, CSIIF0 is set.

If bit 5 (SIC) of the interrupt timing specification register is set to 1, the wake-up function does not operate even if WUP is set to 1 (an interrupt request signal is generated on detection of bus release). Clear SIC to 0 to use the wake-up function.

- Cautions 1. Whether a slave is selected or not is detected by matching of a slave address that has been received after the bus release signal has been issued (RELD = 1).

 To detect matching of addresses, an address match interrupt (INTCSI0) that is generated when WUP = 1 is usually used. Therefore, check whether a slave device is selected or not by reception of a slave address when WUP = 1.
 - 2. To detect whether a slave is selected or not when WUP = 0 without using the interrupt, do so by transmitting/receiving a command set by program in advance, instead of using the address matching detection method.

(7) Error detection

In the SBI mode, the status of the serial bus SB0 (SB1) is also loaded to the serial I/O shift register 0 (SIO0) of the device that is transmitting data; therefore, a transmit error can be detected by the following method:

(a) By comparing data of SIO0 before start and after completion of transmission

In this case, it is judged that an error has occurred if two data are different.

(b) By using slave address register (SVA)

The transmission data is set to SIO0 and SVA and transmission is executed. After completion of transmission, the COI bit (match signal from address comparator) of the serial operation mode register 0 (CSIM0) is tested. If this bit is "1", it is judged that transmission has been completed normally. If it is "0", it is judged that an error has occurred.

(8) Communication operation

In the SBI mode, the master usually selects one slave device for communication from two or more devices by outputting an "address" to the serial bus.

After the target device for communication has been determined, commands and data are transmitted/received between the master device and slave device, realizing serial communication.

Figures 13-26 through 13-29 show the timing chart of data communication.

The serial I/O shift register 0 (SIO0) performs shift operation in synchronization with the falling edge of the serial clock ($\overline{SCK0}$). The transmit data is latched to the SO0 latch, and is output from the SB0/P25 or SB1/P26 pin, starting from the MSB. The receive data input to the SB0 (or SB1) pin at the rising edge of $\overline{SCK0}$ is latched to the SIO0.



Figure 13-26. Address Transmission Operation from Master Device to Slave Device (WUP = 1)






Figure 13-27. Command Transmission Operation from Master Device to Slave Device






Figure 13-28. Data Transmission Operation from Master Device to Slave Device







Figure 13-29. Data Transmission Operation from Slave Device to Master Device





(9) Transfer start

Serial transfer is started by setting the transfer data to the serial I/O shift register 0 (SIO0) when the following two conditions are satisfied:

- Operation control bit of serial interface channel 0 (CSIE0) = 1
- Internal serial clock is stopped or SCK0 is high after 8-bit serial transfer
- Cautions 1. Transfer is not started even when CSIE0 is set to "1" after data has been written to SIO0.
 - 2. Because the N-ch open-drain must be set to high-impedance state during data reception, write FFH to SIO0 in advance.
 - However, when the wake-up function specification bit (WUP) = 1, the N-ch open-drain is always set to high-impedance state, and FFH needs not to be written to SIO0 before reception.
 - If data is written to SIO0 when the slave is busy, that data is not lost.
 When SB0 (or SB1) input goes high (ready) after the busy status has been released, transfer is started.

When 8-bit transfer has been completed, serial transfer is automatically stopped, and an interrupt request flag (CSIIF0) is set.

Be sure to perform the following setting to the pin (SB0 or SB1) that is used to input/output data before serial transfer of 1 byte after the RESET signal has been input:

- <1> Set 1 to the output latches of P25 and P26.
- <2> Set bit 0 (RELT) of the serial bus interface control register (SBIC) to 1.
- <3> Set 0 to the output latches of P25 and P26 to which 1 has been set before.

(10) Checking busy status of a slave

Check whether a slave is in the busy status from the device in the master mode, in the following procedure:

- <1> Detect generation of the acknowledge signal (ACK) or interrupt request signal.
- <2> Set the port mode register PM25 (or PM26) of the SB0/P25 (or SB1/P26) pin in the input mode.
- <3> Read the status of the pin (if the pin is high, it is in the ready status).

After detecting the ready status, set 0 to the port mode register, to restore the output mode.

(11) Notes on SBI mode

- (a) Whether a slave is selected or not is detected by matching of a slave address that has been received after the bus release signal has been issued (RELD = 1).
 - To detect matching of addresses, an address match interrupt request (INTCSI0) that is generated when WUP = 1 is usually used. Therefore, detect whether a slave is selected or not by reception of a slave address when WUP = 1.
- (b) To detect whether a slave is selected or not when WUP = 0 without using the interrupt, do so by transmitting/receiving a command set by program in advance, instead of using the address matching method.

CHAPTER 13 SERIAL INTERFACE CHANNEL 0



- (c) In the SBI mode, output of the BUSY signal continues until the next serial clock (SCK0) falling edge after a BUSY releasing command has been issued. If WUP is set to 1 by mistake during this period, the BUSY signal will not be released. For this reason, be sure to release the BUSY status, and make sure that the SB0 (SB1) pin has gone high before setting WUP = 1.
- (d) Be sure to perform the following setting to the pin that is used to input/output data before serial transfer of 1 byte after the RESET signal has been input:
 - <1> Set 1 to the output latches of P25 and P26.
 - <2> Set bit 0 (RELT) of the serial bus interface control register (SBIC) to 1.
 - <3> Set 0 to the output latches of P25 and P26 to which 1 has been set before.
- (e) A transition of the SB0 (SB1) line from low to high or high to low is recognized as a bus release signal or command signal while the SCK0 line is high. Therefore shifting of the change timing of the bus due to the influence of the board capacitance, etc., may cause incorrect identification as a bus release signal (command signal), regardless of whether data is being transmitted. For this reason, special care must be taken regarding wiring.




13.4.4 Operation in 2-wire serial I/O mode

The 2-wire serial I/O mode can be used with any communication format by program.

Basically, two lines, serial clock ($\overline{SCK0}$) and serial data I/O (SB0 or SB1), are used to establish communication in this mode.

Figure 13-30. Example of Serial Bus Configuration by 2-wire Serial I/O



(1) Register setting

The 2-wire serial I/O mode is set by using the serial operation mode register 0 (CSIM0), serial bus interface control register (SBIC), and interrupt timing specification register (SINT).

(a) Serial operation mode register 0 (CSIM0)

CSIM0 is set by a 1-bit or 8-bit memory manipulation instruction.

This register is set to 00H when the $\overline{\text{RESET}}$ signal is input.

CHAPTER 13 SERIAL INTERFACE CHANNEL 0



| Symbol | <7> | <6> | <5> | 4 | 3 | 2 | 1 | 0 | Address | After reset | R/W |
|--------|-------|-----|-----|--------|--------|--------|--------|--------|---------|-------------|-----------------------|
| CSIM0 | CSIE0 | COI | WUP | CSIM04 | CSIM03 | CSIM02 | CSIM01 | CSIM00 | FF60H | 00H | R/W ^{Note 1} |

| R/W | CSIM01 | CSIM00 | Selects clock of serial interface channel 0 |
|-----|--------|--------|--|
| | 0 | × | Clock externally input to \$\overline{SCK0}\$ pin |
| | 1 | 0 | Output of 8-bit timer register 2 (TM2) |
| | 1 | 1 | Clock specified by bits 0 to 3 of timer clock select register 3 (TCL3) |

| R/W | CSIM 04 | CSIM 03 | | PM25 | P25 | PM26 | P26 | PM27 | P27 | Operation mode | First bit | SIO/SB0/P25 pin function | SO0/SB1/P26 pin function | SCK0/P27 pin function | |
|-----|------------|------------|---|--------|--------|--------|--------|------|-----|----------------|-----------|---------------------------------|--|--------------------------|--|
| | 0 | × | 3-wire serial I/O mode (Refer to 13.4.2 Operation in 3-wire serial I/O mode.) | | | | | | | | | | | | |
| | 1 | 0 | SBI mode (Refer to 13.4.3 Operation in SBI mode.) | | | | | | | | | | | | |
| | 4 | 4 | 0 | Note 2 | Note 2 | 0 | 0 | 0 | 1 | 2-wire serial | MSB | P25 (CMOS I/O) | 25 (CMOS I/O) SB1 (N-ch open drain I/O) | | |
| | | | 1 | 0 | 0 | Note 2 | Note 2 | 0 | 1 | I/O mode | IVIOD | SB0 (N-ch open drain I/O) | P26 (CMOS I/O) | (N-ch open drain I/O) | |

| R/W | WUP | Controls wake-up function ^{Note 3} |
|-----|-----|---|
| | 0 | Generates interrupt request signal in all modes each time serial transfer is executed |
| | 1 | Generates interrupt request signal when address received after bus has been released in SBI mode (when CMDD = RELD = 1) coincides with data of slave address register (SVA) |

| R | COI | Slave address comparison result flag ^{Note 4} |
|---|-----|--|
| | 0 | Data of slave address register (SVA) does not coincide with data of serial I/O shift register 0 (SIO0) |
| | 1 | Data of slave address register (SVA)coincides with data of serial I/O shift register 0 (SIO0) |

| R/W | CSIE0 | Controls operation of serial interface channel 0 |
|-----|-------|--|
| | 0 | Stops operation |
| | 1 | Enables operation |

Notes 1. Bit 6 (COI) is a read-only bit.

2. This pin can be used freely as a port pin.

3. Be sure to set WUP to 0 in the 2-wire serial I/O mode.

4. COI is 0 when CSIE0 = 0.

Remark × : don't care

> $PM\times\!\!\times$: port mode register $P \times \times$: output latch of a port



(b) Serial bus interface control register (SBIC)

SBIC is set by a 1-bit or 8-bit memory manipulation instruction.

This register is set to 00H when the RESET signal is input.

| Symbol | <7> | <6> | <5> | <4> | <3> | <2> | <1> | <0> | Address | After reset | R/W | |
|--------|------|------|------|------|------|------|------|------|---------|-------------|-----|--|
| SBIC | BSYE | ACKD | ACKE | ACKT | CMDD | RELD | CMDT | RELT | FF61H | 00H | R/W | |
| | | | | | | | | | | | | |
| | | | | | | | | | | | | |

RELT SO0 latch is set to 1 when RELT = 1. After setting SO0 latch, RELT is automatically cleared to 0.


This bit is also cleared to 0 when CSIE0 = 0.

CMDT SO0 latch is cleared to 0 when CMDT = 1. After clearing SO0 latch, CMDT is automatically cleared to 0. This bit is also cleared to 0 when CSIE0 = 0.

CSIE0: bit 7 of serial operation mode register 0 (CSIM0)

(c) Interrupt timing specification register (SINT)

SINT is set by a 1-bit or 8-bit memory manipulation instruction. This register is set to 00H when the $\overline{\text{RESET}}$ signal is input.



Notes 1. Bit 6 (CLD) is a read-only bit.

2. CLD is 0 when CSIE0 = 0.

Caution Be sure to set bits 0 through 3 to 0.

Remark CSIIF0: interrupt request flag for INTCSI0

CSIE0: bit 7 of serial operation mode register 0 (CSIM0)



(2) Communication operation

In the 2-wire serial I/O mode, data is transmitted/received in 8-bit units. Data is transmitted/received on a 1-bit-by-1-bit basis in synchronization with the serial clock.

The shift operation of the serial I/O shift register 0(SIO0) is performed in synchronization with the falling edge of the serial clock ($\overline{SCK0}$). The transmitted data is retained by the SO0 latch and output from the SB0/P25 (or SB1/P26) pin, starting from the MSB. The received data input from the SB0 (or SB1) pin is latched to SIO0 at the rising edge of $\overline{SCK0}$.

When the 8-bit data has been completely transferred, the operation of SIO0 is automatically stopped, and an interrupt request flag (CSIIF0) is set.

SCKO

1 2 3 4 5 6 7 8 9

SB0 (SB1)

D7 D6 D5 D4 D3 D2 D1 D0

Transfer ends

Transfer starts in synchronization with falling edge of SCKO

Figure 13-31. Timing of 2-wire Serial I/O Mode

The pin of the SB0 (or SB1) pin specified as the serial data bus must be externally pulled up because this pin is an N-ch open drain I/O pin. When data is received, write FFH to SIO0 in advance because the N-ch transistor must be set to high impedance.

Because the SB0 (or SB1) pin outputs the status of the SO0 latch, the output status of the SB0 (or SB1) pin can be manipulated by setting the bit 0 (RELT) and bit 1 (CMDT) of serial bus interface control register (SBIC). However, do not manipulate the output status of the pin during serial transfer.


The output level of the SCK0 pin is controlled by manipulating the P27 output latch in the output mode (mode of the internal system clock) (refer to 13.4.5 Manipulating SCK0/P27 pin output).



(3) Signals

Figure 13-32 shows the operations of RELT and CMDT.

Figure 13-32. Operations of RELT and CMDT



(4) Transfer start

Serial transfer is started by setting the transfer data to the serial I/O shift register 0 (SIO0) when the following two conditions are satisfied:

- Operation control bit of serial interface channel 0 (CSIE0) = 1
- When internal serial clock is stopped or SCKO is high after 8-bit serial transfer

Cautions 1. Even if CSIE0 is set to "1" after data has been written to SIO0, transfer is not started.

2. Write FFH to SIO0 in advance because the N-ch open drain must be set to high impedance during data reception.

Serial transfer is automatically stopped at the end of 8-bit transfer, and an interrupt request flag (CSIIF0) is set.

(5) Error detection

In the 2-wire serial I/O mode, the status of the serial bus SB0 (SB1) under transmission is also loaded to serial I/O shift register 0 (SIO0) of the device that is transmitting data; therefore, a transfer error can be detected by the following method:

(a) By comparing data of SIO0 before start of and after completion of transmission
In this case, it is judged that an transmission error has occurred if two data are different.

(b) By using slave address register (SVA)

The transmitted data is set to SIO0 and SVA and transmission is executed. After completion of transmission, the COI bit (match signal from address comparator) of the serial operation mode register 0 (CSIM0) is tested. If this bit is "1", it is judged that transmission has been completed normally. If it is "0", it is judged that a transmission error has occurred.



13.4.5 Manipulating SCK0/P27 pin output


Because the SCK0/P27 pin is provided with an output latch, it can also perform static output through software manipulation, in addition to output through the ordinary serial clock.

By manipulating the P27 output latch, the value of SCK0 can be arbitrarily set by software (the SI0/SB0 and SO0/SB1 pins are controlled by bit 0 (RELT), bit 1 (CMDT) of serial bus interface control register (SBIC)).

The SCKO/P27 pin output is manipulated as follows:

- <1> Set the serial operation mode register 0 (CSIM0) (SCK0 pin: output mode, serial operation: enabled). SCK0 = 1 while serial transfer is stopped.
- <2> Manipulate the P27 output latch by using a bit manipulation instruction.

Figure 13-33. Configuration of SCK0/P27 Pin



Phase-out/Discontinued

[MEMO]



CHAPTER 14 SERIAL INTERFACE CHANNEL 1

14.1 Function of Serial Interface Channel 1

Serial interface channel 1 has the following three modes:

Table 14-1. Modes of Serial Interface Channel 1

| Operation Mode | Pins Used | Features | Applications |
|---|--|---|--|
| Operation stop mode | _ | Mode used when serial transfer is not executed Can reduce power dissipation | - |
| 3-wire serial I/O mode | SCK1 (serial clock) SO1 (serial output) SI1 (serial input) | Independent input and output lines. Short data transfer processing time because transmission and reception can be executed simultaneously First bit of 8-bit data to be serial transferred can be specified to be MSB or LSB | Useful for connecting peripheral I/Os and display controllers with conventional clocked serial interface such as |
| 3-wire serial I/O mode with automatic transmission/ reception function (switchable between MSB first and LSB first) | SCK1 (serial clock) SO1 (serial output) SI1 (serial input) | This mode has all the 3-wire serial I/O mode functions with the automatic transmit/receive function added. Can transmit/receive up to 32 bytes of data. Therefore, data can be transmitted/received by hardware to/from display controller/driver device for OSD (on-screen display) that operates independently of CPU. As a result, workload of software can be reduced. | 75X/XL Series, 78K Series, and 17K Series |



14.2 Configuration of Serial Interface Channel 1

Serial interface channel 1 consists of the following hardware:

Table 14-2. Configuration of Serial Interface Channel 1

| Configuration |
|--|
| Serial I/O shift register 1 (SIO1) Automatic data transmission/reception address pointer (ADTP) |
| Timer clock select register 3 (TCL3) Serial operation mode register 1 (CSIM1) Automatic data transmission/reception control register (ADTC) Automatic data transmission/reception time interval specification register (ADTI) Port mode register 2 (PM2) ^{Note} |
| 7 7 |

Note Refer to Figure 4-6 Block Diagram of P20, P21, P23 to P26 and Figure 4-7 Block Diagram of P22, P27.



Internal bus

Internal bus Automatic data transmission/ **Buffer RAM** reception address pointer (ADTP) Internal bus Automatic data transmission/ Automatic data Serial operation mode ATE reception time interval transmission/reception register 1 control register specification register DIR DIR CSIM CSIM 11 10 STRB BUSY BUSY CSIE1 DIR ATE RE ARLD ERCE ERR TRF ADTI7 ADTI4 ADTI3 ADTI2 ADTI1 ADTI0 Serial I/O shift SI1/P20 ⊚ register 1 (SIO1) ADTI0 to ADTI4 Coincidence **TRF** PM21 SO1/P21 ⊚ P21 output latch Selector 5-bit counter STB/P23 © Hand-BUSY/P24 @ shake ARLD Serial clock counter ► INTCSI1 SI01 write Selector Clear Selector \Box fx/2² to fx/2⁹ SCK1/P22 ⊚ Selector R TO₂ S PM22 P22 output latch TCL TCL TCL TCL 37 36 35 Timer clock select register 3

Figure 14-1. Block Diagram of Serial Interface Channel 1



(1) Serial I/O shift register 1 (SIO1)

This 8-bit register converts parallel data into serial data, and transmits/receives serial data (shift operation) in synchronization with the serial clock.

SIO1 is set by an 8-bit memory manipulation instruction.

When bit 7 (CSIE1) of the serial operation mode register 1 (CSIM1) is 1, the shift operation is started when data is written to SIO1.

When data is transmitted the data written to SIO1 is output to the serial output line (SO1). When data is received, it is read from the serial input line (SI1) to SIO1.

The contents of SIO1 become undefined when the RESET signal is input.

Caution Do not write data to SIO1 when the automatic transmission/reception operation is performed.

(2) Automatic data transmission/reception address pointer (ADTP)

This register stores a value of (number of transmission data bytes - 1) when the automatic transmission/reception function is performed. Its contents are automatically decremented when data transmission/reception is executed.

ADTP is set by an 8-bit memory manipulation instruction. At this time, set the higher 3 bits to 0.

The contents of this register are set to 00H when the RESET signal is input.

Caution Do not write data to ADTP when the automatic transmission/reception operation is performed.

(3) Serial clock counter

This counter counts the serial clocks output or input during transmission/reception operation, and checks whether 8-bit serial data has been transmission/received.



14.3 Registers Controlling Serial Interface Channel 1

The following four types of registers control serial interface channel 1:

- Timer clock select register 3 (TCL3)
- Serial operation mode register 1 (CSIM1)
- Automatic data transmission/reception control register (ADTC)
- Automatic data transmission/reception time interval specification register (ADTI)

(1) Timer clock select register 3 (TCL3)

This register sets the serial clock of serial interface channel 1.


TCL3 is set by an 8-bit memory manipulation instruction.

This register is set to 88H when the RESET signal is input.

Remark TCL3 also has a function to set the serial clock of serial interface channel 0 in addition to the function to set the serial clock of serial interface channel 1.



Figure 14-2. Format of Timer Clock Select Register 3



Note Can be set only when the main system clock oscillates at 4.19 MHz or less.

Caution To write data other than that already written to TCL3, stop the serial transfer once.

Remarks 1. fx : main system clock oscillation frequency

2. (): at fx = 10.0 MHz



(2) Serial operation mode register 1 (CSIM1)

This register sets the serial clock and operation mode, and enables/disables the operation and automatic transmission/reception operation of serial interface channel 1.

CSIM1 is set by a 1-bit or 8-bit memory manipulation instruction.

This register is set to 00H when the RESET signal is input.

Figure 14-3. Format of Serial Operation Mode Register 1

| | | | | | | | | | | After reset | R/W |
|-------|-------|-----|-----|---|---|---|--------|--------|-------|-------------|-----|
| CSIM1 | CSIE1 | DIR | ATE | 0 | 0 | 0 | CSIM11 | CSIM10 | FF68H | 00H | R/W |

| CSIM11 | CSIM10 | Selects clock of serial interface channel 1 |
|--------|--------|--|
| 0 | × | Clock externally input to SCK1 pinNote 1 |
| 1 | 0 | Output of 8-bit timer register 2 (TM2) |
| 1 | 1 | Clock specified by bits 4 to 7 of timer clock select register 3 (TCL3) |

| ATE | Selects operation mode of serial interface channel 1 |
|-----|---|
| 0 | 3-wire serial I/O mode |
| 1 | 3-wire serial I/O mode with automatic transmission/reception function |

| DIR | First bit | SI1 pin function | SO1 pin function |
|-----|-----------|------------------|------------------|
| 0 | MSB | SI1/P20 | SO1 |
| 1 | LSB | (input) | (CMOS output) |

| CSIE1 | CSIM 11 | PM20 | P20 | PM21 | P21 | PM22 | P22 | Shift register 1 operation | Serial clock count operation control | SI1/P20 pin function | SO1/P21 pin function | SCK1/P22 pin function |
|-------|------------|--------|--------|--------|--------|--------|--------|----------------------------|--|-------------------------|-------------------------|--------------------------|
| 0 | × | Note 2 | Note 2 | Note 2 | Note 2 | Note 2 | Note 2 | Operation disabled | Clear | P20 (CMOS I/O) | P21 (CMOS I/O) | P22 (CMOS I/O) |
| 4 | 0 | Note 3 | Note 3 | | | 1 | × | Operation | Count | SI1 ^{Note 3} | SO1 | SCK1 (input) |
| 1 | 1 | | × | 0 | 0 | 0 | 1 | enabled | operation | (input) | (CMOS output) | SCK1 (CMOS output) |

- Notes 1. When external clock input is selected by setting CSIM11 to 0, set bit 1 (BUSY1) and bit 2 (STRB) of the automatic data transmission/reception control register (ADTC) to 0, 0.
 - 2. These pins can be used freely as port pins.
 - 3. When data is only transmitted, this pin can be used as P20 (CMOS I/O) (set bit 7 (RE) of ADTC to 0).

Remark × : don't care

> PM×x : port mode register Pxx : output latch of a port



(3) Automatic data transmission/reception control register (ADTC)


This register enables/disables automatic transmission reception, operation mode, strobe output and busy input and indicates execution of automatic transmission/reception.

ADTC is set by a 1-bit or 8-bit memory manipulation instruction.

The contents of this register are reset to 00H when the RESET signal is input.



Figure 14-4. Format of Automatic Data Transmission/Reception Control Register



Notes 1. Bits 3 and 4 (TRF and ERR) are read-only bits.

2. The completion of automatic transmission/reception should be judged with TRF instead of the interrupt request flag (CSIIF1).

Caution Set STRB and BUSY1 of ADTC to 0, 0 when external clock input is selected by setting bit 1 (CSIM11) of the serial operation mode register 1 (CSIM1) to 0.

Remark x: don't care



(4) Automatic data transmission/reception interval time specification register (ADTI)

This register sets the interval time at which data is transferred by the automatic transmission/reception function.

ADTI is set by using a 1-bit or 8-bit memory manipulation instruction.

This register is set to 00H when the RESET signal is input.

Figure 14-5. Format of Automatic Data Transmission/Reception Interval Time Specification Register (1/2)

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | After reset | R/W |
|--------|-------|---|---|-------|-------|-------|-------|-------|---------|-------------|-----|
| ADTI | ADTI7 | 0 | 0 | ADTI4 | ADTI3 | ADTI2 | ADTI1 | ADTI0 | FF6BH | 00H | R/W |

| ADTI7 | Controls interval time of data transfer |
|-------|--|
| 0 | Interval time not controlled by ADTI ^{Note 1} |
| 1 | Interval time controlled by ADTI (ADTI0 to ADTI4) |

| ADTI4 | ADTI3 | ADTI2 | ADTI1 | ADTI0 | Specifies interval time of data tra | nsfer (fx = 10.0-MHz operation) |
|-------|-------|-------|-------|-------|-------------------------------------|---------------------------------|
| | | | | | Minimum valueNote 2 | Maximum valueNote 2 |
| 0 | 0 | 0 | 0 | 0 | 18.4 μs + 0.5/fscκ | 20.0 μs + 1.5/fscκ |
| 0 | 0 | 0 | 0 | 1 | 31.2 μs + 0.5/fscκ | 32.8 μs + 1.5/fscκ |
| 0 | 0 | 0 | 1 | 0 | 44.0 μ s + 0.5/fscκ | 45.6 μs + 1.5/fscκ |
| 0 | 0 | 0 | 1 | 1 | 56.8 μs + 0.5/fscκ | 58.4 μs + 1.5/fscκ |
| 0 | 0 | 1 | 0 | 0 | $69.6 \mu s + 0.5/fscκ$ | 71.2 μs + 1.5/fscκ |
| 0 | 0 | 1 | 0 | 1 | 82.4 μs + 0.5/fscκ | 84.0 μs + 1.5/fscκ |
| 0 | 0 | 1 | 1 | 0 | 95.2 μs + 0.5/fscκ | 96.8 μs + 1.5/fscκ |
| 0 | 0 | 1 | 1 | 1 | 108.0 <i>μ</i> s + 0.5/fscκ | 109.6 μs + 1.5/fscκ |
| 0 | 1 | 0 | 0 | 0 | 120.8 μs + 0.5/fscκ | 122.4 μs + 1.5/fscκ |
| 0 | 1 | 0 | 0 | 1 | 133.6 <i>μ</i> s + 0.5/fscκ | 135.2 <i>μ</i> s + 1.5/fscκ |
| 0 | 1 | 0 | 1 | 0 | 146.4 μs + 0.5/fscκ | 148.0 μs + 1.5/fscκ |
| 0 | 1 | 0 | 1 | 1 | 159.2 μs + 0.5/fscκ | 160.8 μs + 1.5/fscκ |
| 0 | 1 | 1 | 0 | 0 | 172.0 μs + 0.5/fscκ | 173.6 μs + 1.5/fscκ |
| 0 | 1 | 1 | 0 | 1 | 184.8 μs + 0.5/fscκ | 186.4 μs + 1.5/fscκ |
| 0 | 1 | 1 | 1 | 0 | 197.6 <i>μ</i> s + 0.5/fscκ | 199.2 μs + 1.5/fscκ |
| 0 | 1 | 1 | 1 | 1 | 210.4 μs + 0.5/fscκ | 212.0 μs + 1.5/fscκ |

CHAPTER 14 SERIAL INTERFACE CHANNEL 1



Notes 1. The interval time is dependent on the CPU processin only.

2. The interval time for data transfer is variable. The minimum and maximum values of the interval time for transferring each data can be calculated by the following expressions (n: value placed in ADTI0 through ADTI4). If the minimum value calculated by the following expression is less than 2/fsck, however, the minimum interval time is assumed to be 2/fsck.

Minimum value =
$$(n + 1) \times \frac{2^7}{fx} + \frac{56}{fx} + \frac{0.5}{fsck}$$

Maximum value = $(n + 1) \times \frac{2^7}{fx} + \frac{72}{fx} + \frac{1.5}{fsck}$

Cautions 1. Do not write data to ADTI while the automatic transmission/reception function is in use.

- 2. Be sure to set bits 5 and 6 to 0.
- 3. When the interval time for data transfer of automatic transfer/reception is controlled by using ADTI, busy control is disabled (refer to 14.4.3 (4) (a) Busy control option).

Remark fx : main system clock oscillation frequency

fsck : serial clock frequency



Figure 14-5. Format of Automatic Data Transmission/Reception Interval Time Specification Register (2/2)

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | After reset | R/W |
|--------|-------|---|---|-------|-------|-------|-------|-------|---------|-------------|-----|
| ADTI | ADTI7 | 0 | 0 | ADTI4 | ADTI3 | ADTI2 | ADTI1 | ADTI0 | FF6BH | 00H | R/W |

| ADTI4 | ADTI3 | ADTI2 | ADTI1 | ADTI0 | Specifies interval time for data tra | nsfer (fx = 10.0-MHz operation) |
|-------|-------|-------|-------|-------|--------------------------------------|---------------------------------|
| | | | | | Minimum value ^{Note} | Maximum value ^{Note} |
| 1 | 0 | 0 | 0 | 0 | 223.2 μs + 0.5/fscκ | 224.8 μs + 1.5/fscκ |
| 1 | 0 | 0 | 0 | 1 | 236.0 μs + 0.5/fscκ | 237.6 μ s + 1.5/fscκ |
| 1 | 0 | 0 | 1 | 0 | 248.8 μ s + 0.5/fscκ | 250.4 μs + 1.5/fscκ |
| 1 | 0 | 0 | 1 | 1 | 261.6 μs + 0.5/fscκ | 263.2 μs + 1.5/fscκ |
| 1 | 0 | 1 | 0 | 0 | 274.4 μs + 0.5/fscκ | 276.0 μ s + 1.5/fscκ |
| 1 | 0 | 1 | 0 | 1 | 287.2 μs + 0.5/fscκ | 288.8 μs + 1.5/fscκ |
| 1 | 0 | 1 | 1 | 0 | 300.0 μs + 0.5/fscκ | 301.6 μs + 1.5/fscκ |
| 1 | 0 | 1 | 1 | 1 | 312.8 μs + 0.5/fscκ | 314.4 μ s + 1.5/fscκ |
| 1 | 1 | 0 | 0 | 0 | 325.6 μs + 0.5/fscκ | 327.2 μs + 1.5/fscκ |
| 1 | 1 | 0 | 0 | 1 | 338.4 μs + 0.5/fscκ | 340.0 μ s + 1.5/fscκ |
| 1 | 1 | 0 | 1 | 0 | 351.2 μs + 0.5/fscκ | 352.8 μs + 1.5/fscκ |
| 1 | 1 | 0 | 1 | 1 | 364.0 μs + 0.5/fscκ | 365.6 μs + 1.5/fscκ |
| 1 | 1 | 1 | 0 | 0 | 376.8 μs + 0.5/fscκ | 378.4 μs + 1.5/fscκ |
| 1 | 1 | 1 | 0 | 1 | 389.6 μs + 0.5/fscκ | 391.2 μs + 1.5/fscκ |
| 1 | 1 | 1 | 1 | 0 | 402.4 μs + 0.5/fscκ | 404.0 μs + 1.5/fscκ |
| 1 | 1 | 1 | 1 | 1 | 415.2 μs + 0.5/fscκ | 416.8 μs + 1.5/fscκ |

Note The interval time for data transfer is variable. The minimum and maximum values of the interval time for transferring each data can be calculated by the following expressions (n: value placed in ADTI0 through ADTI4). If the minimum value calculated by the following expression is less than 2/fscκ, however, the minimum interval time is assumed to be 2/fscκ.

Minimum value =
$$(n + 1) \times \frac{2^7}{fx} + \frac{56}{fx} + \frac{0.5}{fsck}$$

Maximum value = $(n + 1) \times \frac{2^7}{fx} + \frac{72}{fx} + \frac{1.5}{fsck}$

Cautions 1. Do not write data to ADTI while the automatic transmission/reception function is in use.

- 2. Be sure to set bits 5 and 6 to 0.
- 3. When the interval time for data transfer of automatic transfer/reception is controlled by using ADTI, busy control is disabled (refer to 14.4.3 (4) (a) Busy control option).

Remark fx: main system clock oscillation frequency

fsck : serial clock frequency



14.4 Operation of Serial Interface Channel 1

Serial interface channel 1 operates in the following three operation modes:

- · Operation stop mode
- 3-wire serial I/O mode
- 3-wire serial I/O mode with automatic transmission/reception function

14.4.1 Operation stop mode

Serial transfer is not executed in this mode. Consequently, the power dissipation can be reduced. The serial I/O shift register 1 (SIO1) can be used as an ordinary 8-bit register because it does not perform the sift operation. In the operation stop mode, the P20/SI1, P21/SO1, P22/SCK1, P23/STB, and P24/BUSY pins can be used as ordinary I/O port pins.

(1) Register setting

The operation stop mode is set by using the serial operation mode register 1 (CSIM1).

CSIM1 is set by using a 1-bit or 8-bit memory manipulation instruction.

This register is set to 00H when the RESET signal is input.

| Symbol | <7> | 6 | <5> | 4 | 3 | 2 | 1 | 0 | Address | After reset | R/W |
|--------|-------|-----|-----|---|---|---|------------|------------|---------|-------------|-----|
| CSIM1 | CSIE1 | DIR | ATE | 0 | 0 | 0 | CSIM 11 | CSIM 10 | FF68H | 00H | R/W |

| CSIE1 | CSIM 11 | PM20 | P20 | PM21 | P21 | PM22 | P22 | Shift register 1 operation | Serial clock count operation control | SI1/P20 pin function | SO1/P21 pin function | SCK1/P22 pin function |
|-------|------------|--------|--------|--------|--------|--------|--------|----------------------------|--|-------------------------|-------------------------|--------------------------|
| 0 | × | Note 1 | Note 1 | Note 1 | Note 1 | Note 1 | Note 1 | Operation disabled | Cleared | P20 (CMOS I/O) | P21 (CMOS I/O) | P22 (CMOS I/O) |
| 1 | 0 | Note 2 | Note 2 | | 0 | 1 | × | Operation | Count | SI1 ^{Note 2} | SO1 | SCK1 (input) |
| ' | 1 | 1 | × | 0 | 0 | 0 | 1 | enabled | operation | (input) | (CMOS output) | SCK1 (CMOS output) |

- Notes 1. These pins can be used freely as port pins.
 - 2. P20 (CMOS I/O) is used when only transmission is executed. Clear bit 7 (RE) of the automatic data transmission/reception control register (ADCT) to 0.

Remark × : don't care

> PM×× : port mode register : output latch of a port



14.4.2 Operation in 3-wire serial I/O mode

This mode is useful for connecting peripheral I/Os and display controllers that have the conventional clocked serial interface of the 75X/XL Series, 78K Series, and 17K Series.

In this mode, communication is established by using three signal lines: serial clock (SCK1), serial output (SO1), and serial input (SI1).

(1) Register setting

The 3-wire serial I/O mode is set by using the serial operation mode register 1 (CSIM1).

CSIM1 is set by a 1-bit or 8-bit memory manipulation instruction.

This register is set to 00H when the RESET signal is input.

Symbol

CSIM1

| " . | <7> | 6 | <5> | 4 | 3 | 2 | 1 | 0 | Address | After reset | R/W |
|-----|-------|-----|-----|---|---|---|--------|--------|---------|-------------|-----|
| 1 | CSIE1 | DIR | ATE | 0 | 0 | 0 | CSIM11 | CSIM10 | FF68H | 00H | R/W |

| CSIM11 | CSIM10 | Selects clock of serial interface channel 1 | | | | | | | |
|--------|--------|--|--|--|--|--|--|--|--|
| 0 | × | lock externally input to SCK1 pin ^{Note 1} | | | | | | | |
| 1 | 0 | Output of 8-bit timer register 2 (TM2) | | | | | | | |
| 1 | 1 | Clock specified by bits 4 to 7 of timer clock select register 3 (TCL3) | | | | | | | |

| ATE | ATE Selects operation mode of serial interface channel 1 | | | | | | | |
|-----|---|--|--|--|--|--|--|--|
| 0 | 3-wire serial I/O mode | | | | | | | |
| 1 | 3-wire serial I/O mode with automatic transmission/reception function | | | | | | | |

| l | DIR | First bit | SI1 pin function | SO1 pin function |
|---|-----|-----------|------------------|------------------|
| | 0 | MSB | SI1/P20 | SO1 |
| | 1 | LSB | (input) | (CMOS output) |

| CSIE1 | CSIM 11 | PM20 | P20 | PM21 | P21 | PM22 | P22 | Shift register 1 operation | Serial clock count operation control | SI1/P20 pin function | SO1/P21 pin function | SCK1/P22 pin function |
|-------|------------|--------|--------|--------|--------|-------------------|--------|----------------------------|--|-------------------------|-------------------------|--------------------------|
| 0 | × | Note 2 | Note 2 | Note 2 | Note 2 | Note 2 | Note 2 | Operation disabled | Cleared | P20 (CMOS I/O) | P21 (CMOS I/O) | P22 (CMOS I/O) |
| 1 | 0 | Note 3 | Note 3 | 0 | 0 | 1 × Operation Cod | Count | SI1 ^{Note 3} | SO1 | SCK1 (input) | | |
| | 1 | 1 | × | U | U | 0 | 1 | enabled | operation | (input) | (CMOS output) | SCK1 (CMOS output) |

Notes 1. When external clock input is selected by setting CSIM11 to 0, set bit 1 (BUSY1) and bit 2 (STRB) of the automatic data transmission/reception control register (ADTC) to 0, 0.

- 2. These pins can be used freely as port pins.
- 3. When data is only transmitted, this pin can be used as P20 (CMOS I/O) (set bit 7 (RE) of ADTC to 0).

Remark × : don't care

PMxx: port mode register
Pxx: output latch of a port



(2) Communication operation

In the 3-wire serial I/O mode, data is transmitted/received in 8-bit units. Data is transmitted/received on a 1-bit-by-1-bit basis in synchronization with the serial clock.

The shift operation of the serial I/O shift register 1 (SIO1) is performed in synchronization with the falling edge of the serial clock (SCK1). The transmitted data is retained by the SO1 latch and output from the SO1 pin. The receive data input to the SI1 pin is latched to SIO1 at the rising edge of SCK1.

When the 8-bit data has been completely transferred, the operation of SIO1 is automatically stopped, and a interrupt request flag (CSIIF1) is set.




Figure 14-6. Timing of 3-wire Serial I/O Mode

Caution The SIO1 pin goes low when SO1 is written.



(3) Switching transfer order (MSB first or LSB first)

The 3-wire serial I/O mode has a function to switch the transfer bit order, that is, MSB first or LSB first. Figure 14-7 shows the configuration of serial I/O shift register 1 (SIO1) and the internal bus. As shown in the diagram, the order of reading/writing the bus bits can be reversed with bit 6 (DIR) of serial operation mode register 1 (CSIM1).




Figure 14-7. Transfer Bit Order Switching Circuit

Note that, when the transfer data are written to shift register 1 (SIO1), the transfer bit order must have been changed; the shift direction of SIO1 does not change. Therefore, when the transfer order needs to be changed, first-bit specification must be made before the transfer data is written to SIO1.

(4) Starting transfer

Serial transfer is started by placing transfer data in serial I/O shift register 1 (SIO1) if the following two conditions are atisfied:

- Serial interface channel 1 operation control bit (CSIE1) = 1
- The internal serial clock is stopped or SCK1 is high after 8-bit serial data has been transferred

Caution If CSIE1 is set to "1" after data has been written to SIO1, the transfer is not started.

Serial transfer is automatically stopped and an interrupt request flag (CSIIF1) is set after 8 bits of data have been transferred.



14.4.3 Operation in 3-wire serial I/O mode with automatic transmission/reception function

This 3-wire serial I/O mode is to transmit/receive data of up to 32 bytes without intervention by software. When transfer is started, data stored in RAM in advance can be transmitted by the set number of bytes, or data can be received by the set number of bytes and stored in RAM.

To transmit/receive data successively, handshake signals (STB and BUSY) are supported by hardware, so that OSD (On Screen Display) LSIs and peripheral LSIs such as LCD controllers/drivers can be easily connected.

(1) Register setting

The 3-wire serial I/O mode with automatic transmission/reception function is set by using the serial operation mode register 1 (CSIM1) and automatic data transmission/reception control register (ADTC) and automatic data transmission/reception time interval specification register (ADTI).

(a) Serial operation mode register 1 (CSIM1)

CSIM1 is set by a 1-bit or 8-bit memory manipulation instruction.

This register is set to 00H when the RESET signal is input.

CHAPTER 14 SERIAL INTERFACE CHANNEL 1



Symbol R/W 6 <5> 4 3 2 1 0 Address After reset CSIM1 0 CSIE1 DIR ATE CSIM11 CSIM10 FF68H 00H R/W

| CSIM11 | CSIM10 | Selects clock of serial interface channel 1 | | | | | | |
|--------|--------|--|--|--|--|--|--|--|
| 0 | × | lock externally input to SCK1 pin ^{Note 1} | | | | | | |
| 1 | 0 | Output of 8-bit timer register 2 (TM2) | | | | | | |
| 1 | 1 | Clock specified by bits 4 to 7 of timer clock select register 3 (TCL3) | | | | | | |

| P | ATE | Selects operation mode of serial interface channel 1 | | | | | | | |
|---|-----|---|--|--|--|--|--|--|--|
| | 0 | 3-wire serial I/O mode | | | | | | | |
| | 1 | 3-wire serial I/O mode with automatic transmission/reception function | | | | | | | |

| DIR | First bit | SI1 pin function | SO1 pin function |
|-----|-----------|------------------|------------------|
| 0 | MSB | SI1/P20 | SO1 |
| 1 | LSB | (input) | (CMOS output) |

| CSIE1 | CSIM 11 | PM20 | P20 | PM21 | P21 | PM22 | P22 | Shift register 1 operation | Serial clock counter operation control | SI1/P20 pin function | SO1/P21 pin function | SCK1/P22 pin function |
|-------|------------|--------|--------|--------|--------|--------|--------|----------------------------|--|----------------------------------|-------------------------|--------------------------|
| 0 | × | Note 2 | Note 2 | Note 2 | Note 2 | Note 2 | Note 2 | Operation disabled | Cleared | P20 (CMOS I/O) | P21 (CMOS I/O) | P22 (CMOS I/O) |
| 4 | 0 | Note 3 | Note 3 | 0 | 0 | 1 | × | × Operation enabled | Count operation | SI1 ^{Note 3} (input) | SO1 (CMOS output) | SCK1 (input) |
| | 1 | 1 | × | U | U | 0 | 1 | | | | | SCK1 (CMOS output) |

Notes 1. When external clock input is selected by setting CSIM11 to 0, set bit 1 (BUSY1) and bit 2 (STRB) of the automatic data transmission/reception control register (ADTC) to 0, 0.

2. These pins can be used freely as port pins.

3. When data is only transferred, this pin can be used as P20 (CMOS I/O) (set bit 7 (RE) of ADTC to 0).

Remark × : don't care

PMxx : port mode register
Pxx : output latch of a port


(b) Automatic data transmission/reception control register (ADTC)

ADTC is set by a 1-bit or 8-bit memory manipulation instruction.

The contents of this register are set to 00H when the RESET signal is input.

CHAPTER 14 SERIAL INTERFACE CHANNEL 1





Notes 1. Bits 3 and 4 (TRF and ERR) are read-only bits.

2. The completion of automatic transmission/reception should be judged with TRF, instead of the interrupt request flag (CSIIF1).

Caution Set STRB and BUSY1 of ADTC to 0, 0 when external clock input is selected by setting bit 1 (CSIM11) of the serial operation mode register 1 (CSIM1) to 0 (handshake control cannot be performed when an external clock is input).

Remark x: don't care



(c) Automatic data transmission/reception interval time specification register (ADTI)

This register sets the interval time at which data is transferred by the automatic transmission/reception function.

ADTI is set by using a 1-bit or 8-bit memory manipulation instruction.

This register is set to 00H when the $\overline{\text{RESET}}$ is input.

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | After reset | R/W |
|--------|-------|---|---|-------|-------|-------|-------|-------|---------|-------------|-----|
| ADTI | ADTI7 | 0 | 0 | ADTI4 | ADTI3 | ADTI2 | ADTI1 | ADTI0 | FF6BH | 00H | R/W |

| ADTI7 | Controls interval time for data transfer | | | | | | |
|-------|--|--|--|--|--|--|--|
| 0 | Interval time not controlled by ADTI ^{Note 1} | | | | | | |
| 1 | Interval time controlled by ADTI (ADTI0 to ADTI4) | | | | | | |

| ADTI4 | ADTI3 | ADTI2 | ADTI1 | ADTI0 | Specifies interval time for data transfer (fx = 10.0-MHz operation) | |
|-------|-------|-------|-------|-------|---|---------------------|
| | | | | | Minimum value ^{Note 2} | Maximum valueNote 2 |
| 0 | 0 | 0 | 0 | 0 | 18.4 μs + 0.5/fscκ | 20.0 μs + 1.5/fscκ |
| 0 | 0 | 0 | 0 | 1 | 31.2 μs + 0.5/fscκ | 32.8 μs + 1.5/fscκ |
| 0 | 0 | 0 | 1 | 0 | 44.0 μ s + 0.5/fscκ | 45.6 μs + 1.5/fscκ |
| 0 | 0 | 0 | 1 | 1 | 56.8 μs + 0.5/fscκ | 58.4 μs + 1.5/fscκ |
| 0 | 0 | 1 | 0 | 0 | $69.6 \mu s + 0.5/fscκ$ | 71.2 μs + 1.5/fscκ |
| 0 | 0 | 1 | 0 | 1 | 82.4 μs + 0.5/fscκ | 84.0 μs + 1.5/fscκ |
| 0 | 0 | 1 | 1 | 0 | 95.2 μs + 0.5/fscκ | 96.8 μs + 1.5/fscκ |
| 0 | 0 | 1 | 1 | 1 | 108.0 <i>μ</i> s + 0.5/fscκ | 109.6 μs + 1.5/fscκ |
| 0 | 1 | 0 | 0 | 0 | 120.8 μs + 0.5/fscκ | 122.4 μs + 1.5/fscκ |
| 0 | 1 | 0 | 0 | 1 | 133.6 μs + 0.5/fscκ | 135.2 μs + 1.5/fscκ |
| 0 | 1 | 0 | 1 | 0 | 146.4 <i>μ</i> s + 0.5/fscκ | 148.0 μs + 1.5/fscκ |
| 0 | 1 | 0 | 1 | 1 | 159.2 μs + 0.5/fscκ | 160.8 μs + 1.5/fscκ |
| 0 | 1 | 1 | 0 | 0 | 172.0 μs + 0.5/fscκ | 173.6 μs + 1.5/fscκ |
| 0 | 1 | 1 | 0 | 1 | 184.8 μs + 0.5/fscκ | 186.4 μs + 1.5/fscκ |
| 0 | 1 | 1 | 1 | 0 | 197.6 μs + 0.5/fscκ | 199.2 μs + 1.5/fscκ |
| 0 | 1 | 1 | 1 | 1 | 210.4 μs + 0.5/fscκ | 212.0 μs + 1.5/fscκ |

CHAPTER 14 SERIAL INTERFACE CHANNEL 1



Notes 1. The interval time is dependent on the CPU processin only.

2. The interval time for data transfer is variable. The minimum and maximum values of the interval time for transferring each data can be calculated by the following expressions (n: value placed in ADTI0 through ADTI4). If the minimum value calculated by the following expression is less than 2/fsck, however, the minimum interval time is assumed to be 2/fsck.

Minimum value =
$$(n + 1) \times \frac{2^7}{fx} + \frac{56}{fx} + \frac{0.5}{fsck}$$

Maximum value = $(n + 1) \times \frac{2^7}{fx} + \frac{72}{fx} + \frac{1.5}{fsck}$

Cautions 1. Do not write data to ADTI while the automatic transmission/reception function is in use.

- 2. Be sure to set bits 5 and 6 to 0.
- 3. When the interval time for data transfer of automatic transfer/reception is controlled by using ADTI, busy control is disabled (refer to 14.4.3 (4) (a) Busy control option).

Remark fx : main system clock oscillation frequency

fsck : serial clock frequency

CHAPTER 14 SERIAL INTERFACE CHANNEL 1



 Symbol
 7
 6
 5
 4
 3
 2
 1
 0
 Address
 After reset
 R/W

 ADTI
 ADTI7
 0
 0
 ADTI4
 ADTI3
 ADTI2
 ADTI1
 ADTI0
 FF6BH
 00H
 R/W

| ADTI4 | ADTI3 | ADTI2 | ADTI1 | ADTI0 | Specifies interval time for data transfer (fx = 10.0-MHz operation) | | |
|-------|-------|-------|-------|-------|---|-------------------------------|--|
| | | | | | Minimum value ^{Note} | Maximum value ^{Note} | |
| 1 | 0 | 0 | 0 | 0 | 223.2 μs + 0.5/fscκ | 224.8 μ s + 1.5/f scκ | |
| 1 | 0 | 0 | 0 | 1 | 236.0 μs + 0.5/fscκ | 237.6 μs + 1.5/fscκ | |
| 1 | 0 | 0 | 1 | 0 | 248.8 μs + 0.5/fscκ | 250.4 μs + 1.5/fscκ | |
| 1 | 0 | 0 | 1 | 1 | 261.6 μs + 0.5/fscκ | 263.2 μs + 1.5/fscκ | |
| 1 | 0 | 1 | 0 | 0 | 274.4 μs + 0.5/fscκ | 276.0 μs + 1.5/fscκ | |
| 1 | 0 | 1 | 0 | 1 | 287.2 μs + 0.5/fscκ | 288.8 μs + 1.5/fscκ | |
| 1 | 0 | 1 | 1 | 0 | 300.0 μs + 0.5/fscκ | 301.6 μs + 1.5/fscκ | |
| 1 | 0 | 1 | 1 | 1 | 312.8 μs + 0.5/fscκ | 314.4 μs + 1.5/fscκ | |
| 1 | 1 | 0 | 0 | 0 | 325.6 μs + 0.5/fscκ | 327.2 μs + 1.5/fscκ | |
| 1 | 1 | 0 | 0 | 1 | 338.4 μs + 0.5/fscκ | 340.0 <i>μ</i> s + 1.5/fscκ | |
| 1 | 1 | 0 | 1 | 0 | 351.2 μs + 0.5/fscκ | 352.8 μs + 1.5/fscκ | |
| 1 | 1 | 0 | 1 | 1 | 364.0 μs + 0.5/fscκ | 365.6 μs + 1.5/fscκ | |
| 1 | 1 | 1 | 0 | 0 | 376.8 μs + 0.5/fscκ | 378.4 μs + 1.5/fscκ | |
| 1 | 1 | 1 | 0 | 1 | 389.6 μs + 0.5/fscκ | 391.2 μs + 1.5/fscκ | |
| 1 | 1 | 1 | 1 | 0 | 402.4 μs + 0.5/fscκ | 404.0 μs + 1.5/fscκ | |
| 1 | 1 | 1 | 1 | 1 | 415.2 μs + 0.5/fscκ | 416.8 μs + 1.5/fscκ | |

Note The interval time for data transfer is variable. The minimum and maximum values of the interval time for transferring each data can be calculated by the following expressions (n: value placed in ADTI0 through ADTI4). If the minimum value calculated by the following expression is less than 2/fscκ, however, the minimum interval time is assumed to be 2/fscκ.

Minimum value =
$$(n + 1) \times \frac{2^7}{fx} + \frac{56}{fx} + \frac{0.5}{fsck}$$

Maximum value = $(n + 1) \times \frac{2^7}{fx} + \frac{72}{fx} + \frac{1.5}{fsck}$

Cautions 1. Do not write data to ADTI while the automatic transmission/reception function is in use.

- 2. Be sure to set bits 5 and 6 to 0.
- 3. When the interval time for data transfer of automatic transfer/reception is controlled by using ADTI, busy control is disabled (refer to 14.4.3 (4) (a) Busy control option).

Remark fx : main system clock oscillation frequency

fsck : serial clock frequency



(2) Setting of automatic transmission/reception data

(a) Setting of transmitting data

- <1> Write the transmit data from the lowest address FAC0H of the internal buffer RAM (up to FADFH). However, the data must be transmitted from the higher address to the lower address.
- <2> Set the value of the number of transmit data bytes minus 1 to the automatic data transmission/ reception address pointer (ADTP).

(b) Setting of automatic transmission/reception mode

- <1> Set bit 7 (CSIE1) of the serial operation register 1 (CSIM1) to 1, and set bit 5 (ATE) to 1.
- <2> Set bit 7 (RE) of the automatic transmission/reception control register (ADTC) to 1.
- <3> Set a data transmission/reception transfer interval time to the automatic data transmission/reception time interval specification register (ADTI)
- <4> Write any value to the serial I/O shift register 1 (SIO1) (transfer start trigger).

Caution Writing any value to SIO1 is to indicate the start of the automatic transmission/reception operation, and the written value has no meaning.

The following operation is automatically executed by setting (a) and (b) above.

- After the data in the internal buffer RAM specified by ADTP has been transferred to SIO1, transfer is executed (start of the automatic transmission/reception operation).
- Received data is written to an address of the buffer RAM specified by ADTP.
- The contents of ADTP are decremented, and the next data is transmitted/received. Data transmission/ reception is performed until the output of the decrementer of ADTP reaches 00H, and the data at address FAC0H is output (end of the automatic transfer/reception operation).
- When the automatic transmission/reception is completed, TRF is cleared to 0.



(3) Communication operation

(a) Basic transmission/reception mode

This mode is to execute data transmission/reception in 8-bit units by the specified number of times, like in the 3-wire serial I/O mode.

Serial transfer is started by writing any data to the serial I/O shift register 1 (SIO1) when the bit 7 (CSIE1) of the serial operation mode register 1 (CSIM1) is set to 1.

When the last byte has been completely transmitted, an interrupt request flag (CSIIF1) is set. However, use bit 3 (TRF) of the automatic data transmission/reception control register (ADTC), instead of CSIIF1, for judgement of automatic transmission/reception end.

When busy or strobe control is not performed, the P23/STB and P24/BUSY pins can be used as ordinary I/O port pins.

Figure 14-8 shows the operation timing of the basic transmission/reception mode, and Figure 14-9 shows an operation flowchart.

Interval SCK1 SO1 D1 **Y** D0 D6 D5 D3 D1 **Y** D0 D1 **X** D0 SI1 D6 D5 D3 D2 D2 **X** D0/ CSIIF1 TRF

Figure 14-8. Operation Timing of Basic Transmission/Reception Mode


- Cautions 1. In the basic transmission/reception mode, the internal buffer RAM is written/read after 1-byte data has been transmitted/received. Therefore, there is interval time until the next transmission/reception is executed. Because the internal buffer RAM is written/read simultaneously with the CPU processing, the maximum interval time depends on the CPU processing and a value of the automatic data transmission/reception time interval specification register (ADTI) (refer to (5) Interval time of automatic transmission/reception).
 - 2. When TRF is cleared, the SO1 pin goes low.

Remark CSIIF1: interrupt request flag

TRF : bit 3 of automatic data transmission/reception control register (ADTC)



Figure 14-9. Flowchart of Basic Transmission/Reception Mode



ADTP : automatic data transmission/reception address pointer

ADTI: automatic data transmission/reception time interval specification register

SIO1 : serial I/O shift register 1

TRF : bit 3 of automatic data transmission/reception control register (ADTC)



The internal buffer RAM operates as follows when 6 bytes are transmitted/received in the basic transmission/reception mode (ARLD = 0, RE = 1).

(i) Before transmission/reception (refer to Figure 14-10 (a))

Transmit data 1 (T1) is transferred from the buffer RAM to serial I/O shift register 1 (SIO1) after arbitrary data has been written to SIO1 (start trigger: this data is not transferred). When the first byte has been completely transmitted, receive data 1 (R1) is transferred from SIO1 to buffer RAM, and automatic data transmission/reception address pointer (ADTP) is decremented. Subsequently, transmit data 2 (T2) is transferred from buffer RAM to SIO1.

(ii) When 4th byte is transmitted/received (refer to Figure 14-10 (b))

When the third byte has been transmitted/received completely, transmit data 4 (T4) is transferred from the buffer RAM to SIO1. When the fourth byte has been transmitted, receive data 4 (R4) is transferred from SIO1 to buffer RAM, and ADTP is decremented.


(iii) End of transmission/reception (refer to Figure 14-10 (c))

When the sixth byte has been transmitted, receive data 6 (R6) is transferred from SIO1 to the buffer RAM, and an interrupt request flag (CSIIF1) is set (INTCSI1 occurs).




Figure 14-10. Internal Buffer RAM Operation when 6 Bytes Are Transmitted/Received (in basic transmission/reception mode)


(a) Before transmission/reception



(b) When 4th byte has been transmitted/received



(c) At end of transmission/reception





(b) Basic transmission mode

This mode is to execute data transmission in 8-bit units by the specified number of times.

Serial transfer is started by writing any data to the serial I/O shift register 1 (SIO1) when the bit 7 (CSIE1) of the serial operation mode register 1 (CSIM1) is set to 1.

The interrupt request flag (CSIIF1) is set when the last byte has been completely transmitted. However, use bit 3 (TRF) of the automatic data transmission/reception control register (ADTC), instead of CSIIF1, for judgement of automatic transmission/reception end.

When reception operation, busy control, and strobe control are not performed, the P20/SI1, P23/STB, and P24/BUSY pins can be used as ordinary I/O ports.

Figure 14-11 shows the operation timing of the basic transmission mode, and Figure 14-12 shows an operation flowchart.

Figure 14-13 shows the operation of the internal buffer RAM when 6 bytes are transmitted.

Figure 14-11. Operation Timing of Basic Transmission Mode


- Cautions 1. In the basic transmission mode, the internal buffer RAM is read after 1-byte data has been transmitted. Therefore, there is an interval time until the next transmission is executed. Because the internal buffer RAM is read simultaneously with the CPU processing, the maximum interval time depends on the CPU processing and a value of the automatic data transmission/reception time interval specification register (ADTI) (refer to (5) Interval time of automatic transmission/reception).
 - 2. When TRF is cleared, the SO1 pin goes low.

Remark CSIIF1: interrupt request flag

TRF : bit 3 of automatic data transmission/reception control register (ADTC)



Figure 14-12. Flowchart of Basic Transmission Mode



ADTP : automatic data transmission/reception address pointer

ADTI : automatic data transmission/reception time interval specification register

SIO1 : serial I/O shift register 1

TRF : bit 3 of automatic data transmission/reception control register (ADTC)



The internal buffer RAM operates as follows when 6 bytes are transmitted in the basic transmission mode (ARLD = 0, RE = 0).

(i) Before transmission (refer to Figure 14-13 (a))

Transfer data 1 (T1) is transferred from the internal buffer RAM to serial I/O shift register 1 (SIO1) after arbitrary data has been written to SIO1 (start trigger: this data is not transferred). When the first byte has been completely transferred, automatic data transmission/reception address pointer (ADTP) is decremented. Subsequently, transfer data 2 (T2) is transferred from internal buffer RAM to SIO1.

(ii) When 4th byte is transmitted (refer to Figure 14-13 (b))

When the third byte has been transmitted completely, transmit data 4 (T4) is transferred from the internal buffer RAM to SIO1. When the fourth byte has been transmitted, and ADTP is decremented.


(iii) End of transmission (refer to Figure 14-13 (c))

When the sixth byte has been transmitted, an interrupt request flag (CSIIF1) is set (INTCSI1 occurs).




Figure 14-13. Internal Buffer RAM Operation when 6 Bytes Are Transmitted (in basic transmission mode)


(a) Before transmission



(b) When 4th byte has been transmitted



(c) At end of transmission





(c) Repetitive transmission mode

This mode is to repeatedly transmit the data stored in the internal buffer RAM.

The serial transfer is started by writing any data to the serial I/O shift register 1 (SIO1) when the bit 7 (CSIE1) of the serial operation mode register 1 (CSIM1) is set to 1.


Unlike the basic transmission mode, the interrupt request flag (CSIIF1) is not set after the last byte (data at address FAC0H) has been transmitted, the value at which the transmission has been started is set again to the automatic data transmission/reception address pointer (ADTP), and the contents of the internal buffer RAM are transmitted again.

When reception operation, busy control, and strobe control are not performed, the P20/SI1, P23/STB, and P24/BUSY pins can be used as ordinary I/O ports.

Figure 14-14 shows the operation timing of the repetitive transmit mode, and Figure 14-15 shows an operation flowchart.

And, Figure 14-16 shows the operation of the internal buffer RAM when 6 bytes are transmitted in the repetitive transmission mode.


Figure 14-14. Operation Timing of Repetitive Transmission Mode



Caution In the repetitive transmission mode, the internal buffer RAM is read after 1-byte data has been transmitted. Therefore, there is interval time until the next transmission is executed. Because the internal buffer RAM is read simultaneously with the CPU processing, the maximum interval time depends on the CPU processing and the value of the automatic data transmission/reception time interval specification register (ADTI) (refer to (5) Interval time of automatic transmission/reception).



Figure 14-15. Flowchart of Repetitive Transmission Mode



ADTP : automatic data transmission/reception address pointer

ADTI : automatic data transmission/reception interval time specification register

SIO1 : serial I/O shift register 1



The internal buffer RAM operates as follows when 6 bytes are transmitted in the repetitive transmission mode (ARLD = 1, RE = 0).

(i) Before transmission (refer to Figure 14-16 (a))

Transmit data 1 (T1) is transferred from the internal buffer RAM to serial I/O shift register 1 (SIO1) after arbitrary data has been written to SIO1 (start trigger: this data is not transferred). When the first byte has been completely transmitted, automatic data transmission/reception address pointer (ADTP) is decremented. Subsequently, transmit data 2 (T2) is transferred from internal buffer RAM to SIO1.

(ii) When 6th byte has been transmitted (refer to Figure 14-16 (b))

When the sixth byte has been transmitted, the interrupt request flag (CSIIF1) is not set. ADTP will be reloaded with the initial pointer value.


(iii) When 7th byte is transmitted (refer to Figure 14-16 (c))

Transmit data 1 (T1) is transferred from the buffer RAM to SIO1 again. When the first byte has been completely transmitted, the ADTP is decremented. Subsequently, transmit data 2 (T2) is transferred from the internal buffer RAM to SIO1.




Figure 14-16. Internal Buffer RAM Operation when 6 Bytes Are Transmitted (in repetitive transmission mode)


(a) Before transmission



(b) When 6th byte has been transmitted



(c) When 7th byte has been transmitted





(d) Stopping and resuming automatic transmission/reception

To temporarily stop the automatic transmission/reception operation under execution, reset the bit 7 (CSIE1) of the serial operation mode register 1 (CSIM1) to 0.


At this time, the operation is not stopped while 8-bit data is transferred. It is stopped after the 8-bit data currently transferred has been completely transferred.

When the operation is stopped, the bit 3 (TRF) of the automatic data transmission/reception control register (ADTC) is cleared to 0, and all the port pins multiplexed with the serial interface pins (P20/SI1, P21/SO1, P22/SCK1, P23/STB, and P24/BUSY) are set in the port mode after the eighth bit of the data has been transferred.

To resume the automatic transmission/reception, set CSIE1 to 1 and write any value to the serial I/O shift register 1 (SIO1). The remaining data can then be transferred.

- Cautions 1. If the HALT instruction is executed during automatic transmission/reception, transfer is stopped and the HALT mode is set even if transfer of 8-bit data is in progress. When the HALT mode is released, the automatic transmission/reception operation is resumed from where it was stopped.
 - 2. When automatic transmission/reception has been stopped, do not set the operation mode to 3-wire serial I/O mode while TRF = 1.

Figure 14-17. Stopping and Resuming Automatic Transmission/Reception



CSIE1: bit 7 of serial operation mode register 1 (CSIM1)



(4) Synchronization control

Busy control and shift control functions are used to synchronize transmission/reception between the master device and a slave device. Use of these functions enables the detection of bit shifts or other asynchronous conditions during transmission/reception.

(a) Busy control option


Busy control is a function which causes the transmission/reception of the master device to wait for the period when the busy signal is active. The busy signal is activated if a slave device sends a busy signal to the master device.

To use the busy control option, the following conditions are required.

- Bit 5 (ATE) of serial operation mode register 1 (CSIM1) is set to 1.
- Bit 1 (BUSY1) of the automatic data transmission/reception control register (ADTC) is set to 1.

The system configuration of master and slave devices with the busy control option used is shown in Figure 14-18.

Figure 14-18. System with Busy Control Option Enabled



If the slave device sends a busy signal, the master device receives the signal through its BUSY/P24 pin and samples the pin level at the falling edge of the serial clock. However, if the signal is sent during an 8-bit data transfer, wait cycles will not be inserted.

The condition in which a busy signal becomes valid is when the signal is activated at the rising edge of the serial clock two cycles after an 8-bit data transfer completion. If the condition is met, wait cycles will be inserted from that time until the busy signal becomes inactive.

The active level of the busy signal can be changed as follows by setting bit 0 (BUSY0) of the ADTC register.


BUSY0 = 0 : Active high BUSY0 = 1 : Active low

When using the busy control option, select the internal clock as the serial clock. With the external clock, control of busy signals is impossible. The operation timings when the busy control option is enabled is shown in Figure 14-19.

Caution When the busy control is working, do not use the interval time control by the automatic data transmission/reception interval specification register (ADTI); these two control functions are mutually exclusive. If use of both functions is attempted in the same period, busy control is automatically ignored.



Figure 14-19. Operation Timing when Busy Control Option Is Used (when BUSY0 = 0)



Caution When TRF is cleared, the SO1 pin goes low.

Remark CSIIF1: interrupt request flag

TRF : bit 3 of automatic data transmission/reception control register (ADTC)


When the busy signal becomes inactive, that is, the master device detects the inactive level at the sampling pin, wait cycle insertion is terminated and transfer of the next 8-bit data starts.

Busy signals are sent asynchronously with the serial clock. Therefore, the busy signal which the slave inactivates may be recognized by the master device one clock cycle maximum after inactivation. In addition, it takes 0.5 clock cycles after the busy signal is recognized and before the next data transfer starts.

Therefore, in order to secure successful release of the wait state, the slave device should hold the inactive level of the busy signal at least 1.5 clock cycles.

The operation timings related to the busy signal and wait release are shown in Figure 14-20. This chart shows the case where the busy signal becomes active immediately after the start of transmission/reception.

Figure 14-20. Busy Signal and Wait Release Timing (BUSY0 = 0)





(b) Busy and strobe control option

Strobe control is a function that synchronizes the master device and slave devices during data transmission/reception operations. A strobe signal is output from the STB/P23 pin of the master device upon completion of an 8-bit transmission/reception. Receiving this signal, the slave device recognizes that the master device completed an 8-bit data transfer. Therefore, even if a bit shift occurs in a transfer due to noise on the serial clock line, the shift is rest by the strobe signal and does not affect succeeding data bytes; synchronized data transfer can be maintained in byte units.


The following conditions must be met to use the strobe control option.

- Bit 5 (ATE) of serial operation mode register 1 (CSIM1) is set to 1.
- Bit 2 (STRB) of the automatic data transmission/reception control register (ADTC) is set to 1.

In most cases, busy control and strobe control options are used in combination as handshaking signals. If so, the actual operation is that, while sending a strobe signal from the STB/P23 pin, the master device samples the BUSY/P24 pin level, and suspends data transmission if the busy signal is active at that time. If the strobe control option is not used, the P23/STB pin can be used as a general-purpose input/output port pin.

Figure 14-21 shows the operation timings when both busy control and strobe control options are used. Note that, if the strobe control option is used, the interrupt request flag (CSIIF1), which is to be set at the completion of a transmission/reception, is set after a strobe signal is output.

Figure 14-21. Operation Timing when Busy and Strobe Control Option Is Used (when BUSY0 = 0)



Caution When TRF is cleared, the SO1 pin goes low.

Remark CSIIF1: interrupt request flag

TRF : bit 3 of automatic data transmission/reception control register (ADTC)



(c) Bit shift detection using busy signal

During an automatic transmission/reception operation, bit shifts on the serial clock from the master device to the slave device may occur due to electromagnetic noise. At this time, if the strobe control option is not enabled, the bit shift continues to be effective on the following bytes to be transferred. To prevent this, enable the busy control of the master device, which observes the busy signal during data transfer and detects bit shifts.

Detection of bit shifts based on the busy signal is performed as follows.

On the slave side, a busy signal is output at the rising edge of the 8th serial clock cycle in the data transfer. (At this time, if it is not preferable for wait cycles to be inserted by the generation of the busy signal, hold the busy signal inactive for two clock cycles after the generation of the busy signal.)

On the master side, the busy signal is sampled at each front-side falling edge of the serial clock. If there is no bit shift, the busy signal must be inactive in all eight sampling cycles. However, if a sampling result is active, the device determines that a bit shift has occurred, and thus starts the error processing, that is, sets bit 4 (ERR) of the automatic data transmission/reception control register (ADTC) to 1.

Figure 14-22 shows the operation timings of the bit shift detection making use of the busy signal.




Figure 14-22. Operation Timing of Bit Shift Detection with Busy Signal (when BUSY0 = 1)

CSIIF1: interrupt request flag

CSIE1: bit 7 of serial opration mode register 1 (CSIM1)

ERR : bit 4 of automatic data transmission/reception control register (ADTC)



(5) Interval time of automatic transmission/reception

When using the automatic transmission/reception function and when 1-byte data has been transmitted/received, an interval time elapses until the next data is transmitted/received during which data is written to/read from the internal buffer RAM.

When the automatic transmission/reception function is executed with the internal clock, data is written to/read from the internal buffer RAM in parallel with the CPU processing. Therefore, the interval time depends on the CPU processing executed when the eighth serial clock rises and the set value of automatic data transmission/reception time interval specification register (ADTI). Whether the interval time is dependent on the value in ADTI can be selected by setting bit 7 (ADTI7) of ADTI. If ADTI7 is set to 0, the interval time is dependent on the CPU processing only. If ADTI7 is set to 1, the interval time is either that determined by the contents set to ADTI or the interval time dependent on the CPU processing, whichever is longer.

When using the automatic transfer/reception function with the external clock, an external clock that makes the interval time longer than that described in paragraph (b) below must be input.

Figure 14-23. Interval Time of Automatic Transmission/Reception

CSIIF1: interrupt request flag



(a) When using automatic transmission/reception function with internal clock

When bit 1 (CSIM11) of serial operation mode register 1 (CSIM1) is set to 1, the device operates with the internal clock.

When using the automatic transmission/reception function with the internal clock, the interval time varies as follows according to the CPU processing:

If automatic data transmission/reception interval time specification register (ADTI) is set to 0, the interval time is that determined by the CPU processing set. If bit 7 (ADT17) of ADTI is set to 1, the interval time is either that determined by the contents set to ADTI or the interval time dependent on the CPU processing, whichever is longer.

For the interval time set by ADTI, refer to Figure 14-5 Format of Automatic Data Transmission/ Reception Interval Time Specification Register.

Table 14-3. Interval Times by CPU Processing (with internal clock)

| CPU Processing | Interval Time |
|-----------------------------------|------------------------|
| When multiply instruction is used | MAX. (2.5Tsck, 26Tcpu) |
| When division instruction is used | MAX. (2.5Тscк, 40Тсри) |
| External access 1 wait mode | MAX. (2.5Tsck, 18Tcpu) |
| Others | MAX. (2.5Tscк, 14Tcpu) |

Tsck : 1/fsck

fsck : serial clock frequency


TCPU : 1/fCPU

fcPU : CPU clock (set by bits 0 to 2 (PCC0 to PCC2) of processor clock control register

(PCC))

MAX. (a, b): a or b whichever greater

Figure 14-24. Operation Timing When Automatic Transmission/Reception Function Is Executed with Internal Clock



fx : main system clock oscillation frequency

fcpu : CPU clock (set by bits 0 to 2 (PCC0 to PCC2) of processor clock control register (PCC))

Tcpu : 1/fcpu Tscк : 1/fscк

fsck : serial clock frequency



(b) When using automatic transmission/reception function with external clock

When bit 1 (CSIM11) of serial operation mode register 1 (CSIM1) is set to 0, the device operates with the external clock.

To use the automatic transmission/reception function with the external clock, it is necessary to input an external clock that makes the interval time longer than the time shown below.

Table 14-4. Interval Times by CPU Processing (with external clock)

| | - |
|-----------------------------------|---------------|
| CPU Processing | Interval Time |
| When multiply instruction is used | 26Tcpu MIN. |
| When division instruction is used | 40Tcpu MIN. |
| External access 1 wait mode | 18Tcpu MIN. |
| Others | 14Tcpu MIN. |

TCPU : 1/fcPU

fcPU : CPU clock (set by bits 0 to 2 (PCC0 to PCC2) of processor clock control register (PCC))

Phase-out/Discontinued

[MEMO]



CHAPTER 15 INTERRUPT FUNCTIONS AND TEST FUNCTIONS

15.1 Types of Interrupt Functions

The following three types of interrupt functions are available:

(1) Non-maskable interrupts

This interrupt is unconditionally accepted even in the interrupt disabled status. It is not subject to interrupt priority control and therefore takes precedence over all interrupt requests.

This interrupt generates a standby release signal.

As a non-maskable interrupt, one interrupt request from the watchdog timer is available.

(2) Maskable interrupts

These interrupts are subject to mask control, and can be divided into two groups according to the setting of the priority specification flag registers (PR0L, PR0H): one for higher priority and the other for lower priority. Higher-priority interrupts can nest lower-priority interrupts. The priority when two or more interrupt requests with the same priority occur at the same time is predetermined (refer to **Table 15-1**).

This interrupt generates a standby release signal.

As maskable interrupts, four external interrupt requests and 13 internal interrupt requests are available.

(3) Software interrupts

This is a vectored interrupt generated when the BRK instruction is executed and can be accepted even in the interrupt disabled status. This interrupt is not subject to interrupt priority control.

15.2 Interrupt Sources and Configuration

A total of 14 interrupt sources including non-maskable, maskable, and software interrupt sources are available (refer to **Table 15-1**).



Table 15-1. Interrupt Sources

| Interrupt | Note 1 Default | | Interrupt Source Internal/ | | Vector Table | Note 2 Basic |
|------------------|-------------------|---------|---|----------|-----------------|-----------------------|
| Туре | Priority | Name | Trigger | External | Address | Configuration Type |
| Non- maskable | | INTWDT | Overflow of watchdog timer (when watchdog timer mode 1 is selected) | Internal | 0004H | (A) |
| Maskable | oble 0 INTWDT | | Overflow of watchdog timer (when interval timer mode is selected) | | | (B) |
| | 1 | INTP0 | Pin input edge detection | External | 0006H | (C) |
| | 2 | INTP1 | | | 0008H | (D) |
| | 3 | INTP2 | | | 000AH | |
| | 4 | INTP3 | | | 000CH | |
| | 5 | INTCSI0 | End of transfer of serial interface channel 0 | Internal | 000EH | (B) |
| | 6 | INTCSI1 | End of transfer of serial interface channel 1 | | 0010H | |
| | 7 | INTTM3 | Reference time interval signal from watch timer | | 0012H | |
| | 8 | INTTM0 | Generation of coincidence signal from 16-bit timer/event counter | | 0014H | |
| | 9 | INTTM1 | Generation of coincidence signal from 8-bit timer/event counter 1 | | 0016H | |
| | 10 | INTTM2 | Generation of coincidence signal from 8-bit timer/event counter 2 | | 0018H | |
| | 11 | INTAD | End of conversion of A/D converter | | 001AH | |
| Software | _ | BRK | Execution of BRK instruction | _ | 003EH | (E) |


Notes 1. The default priority is used when two or more maskable interrupt requests occur at the same time. 0 is the highest and 11 is the lowest priority.

2. Basic configuration types (A) to (E) respectively correspond to (A) to (E) on the following pages.




Figure 15-1. Basic Configuration of Interrupt Function (1/2)

(A) Internal non-maskable interrupt



(B) Internal maskable interrupt



(C) External maskable interrupt (INTP0)








Figure 15-1. Basic Configuration of Interrupt Function (2/2)

(D) External maskable interrupt (except INTP0)



(E) Software interrupt



IF : interrupt request flag
IE : interrupt enable flag
ISP : in-service priority flag
MK : interrupt mask flag
PR : priority specification flag



15.3 Registers Controlling Interrupt Function

The following six types of registers control the interrupt function:

- Interrupt request flag registers (IF0L, IF0H)
- Interrupt mask flag registers (MK0L, MK0H)
- Priority specification flag registers (PR0L, PR0H)
- External interrupt mode register (INTM0)
- Sampling clock select register (SCS)
- Program status word (PSW)

Table 15-2 shows the names of the interrupt request flags, interrupt mask flags, and priority specification flags corresponding to the respective interrupt request sources.

Table 15-2. Flags Corresponding to Respective Interrupt Request Sources

| Interrupt Source | Interrupt Request Flag | | Interrupt Mask Flag | | Priority Specification Flag | |
|------------------|------------------------|----------|---------------------|----------|-----------------------------|----------|
| | | Register | | Register | | Register |
| INTWDT | TMIF4 | IF0L | TMMK4 | MK0L | TMPR4 | PR0L |
| INTP0 | PIF0 | | PMK0 | | PPR0 | |
| INTP1 | PIF1 | | PMK1 | | PPR1 | |
| INTP2 | PIF2 | | PMK2 | | PPR2 | |
| INTP3 | PIF3 | | PMK3 | | PPR3 | |
| INTCSI0 | CSIIF0 | IF0H | CSIMK0 | MK0H | CSIPR0 | PR0H |
| INTCSI1 | CSIIF1 | | CSIMK1 | | CSIPR1 | |
| INTTM3 | TMIF3 | | TMMK3 | | TMPR3 | |
| INTTM0 | TMIF0 | | TMMK0 | | TMPR0 | |
| INTTM1 | TMIF1 | IF1L | TMMK1 | MK1L | TMPR1 | PR1L |
| INTTM2 | TMIF2 | | TMMK2 | | TMPR2 | |
| INTAD | ADIF | | ADMK | | ADPR | |




(1) Interrupt request flag registers (IF0L, IF0H)

An interrupt request flag is set to 1 when the corresponding interrupt request is generated or when an instruction is executed, and is cleared to 0 when the interrupt request is accepted, when the $\overline{\text{RESET}}$ signal is input, or when an instruction is executed.

IF0L and IF0H are set by a 1-bit or 8-bit memory manipulation instruction. When using IF0L and IF0H as a 16-bit register IF0, it is set by a 16-bit memory manipulation instruction.

These registers are set to 00H when the RESET signal is input.

Figure 15-2. Format of Interrupt Request Flag Registers



Note The WTIF is a test input flag and does not generate a vectored interrupt request.

- Cautions 1. The TMIF4 flag can be read/written only when the watchdog timer is used as an interval timer. Clear the TMIF4 flag to 0 when the watchdog timer mode 1 is used.
 - 2. Always set bits 4, 6, and 7 of IF0H to 0.




(2) Interrupt mask flag registers (MK0L, MK0H)

An interrupt mask flag enables or disables the corresponding maskable interrupt processing and releasing the standby mode.

MK0L and MK0H are set by a 1-bit or 8-bit memory manipulation instruction. When using MK0L and MK0H as a 16-bit register MK0, it is set by a 16-bit memory manipulation instruction.

These registers are reset to FFH when the RESET signal is input.

Figure 15-3. Format of Interrupt Mask Flag Register



Note The WTMK controls enabling/disabling the release of the standby mode. It does not control interrupt processing.

- Cautions 1. The TMMK4 flag is undefined when it is read while the watchdog timer is used in the watchdog timer mode 1.
 - Because port 0 is shared with external interrupt request inputs, the corresponding interrupt request flag is set when the output mode is specified and output level of a port pin is changed.

To use the port in the output mode, therefore, set the corresponding interrupt mask flag to 1 in advance.

3. Always set bits 4, 6, and 7 of MK0H to 1.



(3) Priority specification flag registers (PR0L, PR0H)

A priority specification flag sets the priority of the corresponding maskable interrupt.

PR0L and PR0H are set by a 1-bit or 8-bit memory manipulation instruction. When using PR0L and PR0H as a 16-bit register PR0, it is set by a 16-bit memory manipulation instruction.

These registers are set to FFH when the RESET signal is input.

Figure 15-4. Format of Priority Specification Flag Register



Cautions 1. Set the TMPR4 flag to 1 when using the watchdog timer in the watchdog timer mode 1.

2. Always set bits 4 to 7 of PR0H to 1.



(4) External interrupt mode register (INTM0)

This register sets the valid edges of INTP0 to INTP2.


INTM0 is set by an 8-bit memory manipulation instruction.

This register is set to 00H when the RESET signal is input.

Remarks 1. The INTP0 pin is shared with TI0/P00.

2. INTP3 is fixed to the falling edge.

Figure 15-5. Format of External Interrupt Mode Register



Caution Set the valid edge of the INTP0/TI0/P00 pin after setting bits 1 through 3 (TMC01 through TMC03) of the 16-bit timer mode control register (TMC0) to 0,0,0, and stopping the timer operation.




(5) Sampling clock select register (SCS)

This register sets the clock with which the valid edge input to INTP0 is sampled. When receiving a remote controller signal by using INTP0, digital noise can be eliminated by the sampling clock.

SCS is set by an 8-bit memory manipulation instruction.

This register is set to 00H when the RESET signal is input.

Figure 15-6. Format of Sampling Clock Select Register



Caution $f_x/2^{N+1}$ is the clock supplied to the CPU, $f_x/2^6$ and $f_x/2^7$ are the clocks supplied to the peripheral hardware. $f_x/2^{N+1}$ is stopped in the HALT mode.

Remarks 1. N: value (N = 0 to 4) set to bits 0 to 2 (PCC0 to PCC2) of processor clock control register (PCC)

2. fx : main system clock oscillation frequency

3. (): at fx = 10.0-MHz operation




The noise eliminating circuit sets the interrupt request flag (PIF0) to 1 when the input level of INTP0 sampled is active two times in succession.

Figure 15-7 shows the input/output timings of the noise eliminator.


Figure 15-7. I/O Timing of Noise Eliminating Circuit (when rising edge is detected)

(a) When input is equal to sampling cycle (tsmp) or lower




Because the level of INTP0 is not active at times of sampling, the output of PIF0 remains low.

(b) When input is 1 to 2 times the frequency of the sampling cycle (tsmp)



Because the level of INTP0 sampled is high two times in succession in <2>, the PIF0 flag is set to 1.

(c) When input is two or more times the frequency of the sampling cycle (tsmp)



In this case the level of INTP0 is high two times in succession, PIF0 flag is set to 1 at the second high-level detection.



(6) Program status word (PSW)

The program status word is a register that holds the instruction execution result and current status of interrupt request. An IE flag that enables/disables the maskable interrupts and an ISP flag that controls multiple interrupt processing are mapped to this register.

This register can be read or written in 8-bit units. In addition, it can also be manipulated by using a bit manipulation instruction or dedicated instructions (EI and DI). When a vectored interrupt request is accepted, and when the BRK instruction is executed, the PSW content is automatically saved to the stack. At this time, the IE flag is reset to 0. If a maskable interrupt request has been accepted the content of the priority flag of that interrupt is transferred to ISP flag. The content of PSW can also be saved to the stack by the PUSH PSW instruction, and restored from the stack by RETI, RETB or POP PSW instruction.

PSW is set to 02H when the RESET signal is input.

3 After reset Symbol **PSW** ΙE Ζ RBS1 AC RBS0 0 ISP CY 02H ► Used when normal instruction is executed **ISP** Priority of interrupt currently processed Interrupt with higher priority is processed (interrupt 0 with lower priority is disabled) Interrupt request is not accepted, or interrupt with 1 lower priority is processed (all maskable interrupts are enabled) ΙE Enables/disables accepting interrupt requests 0 Disables 1 Enables

Figure 15-8. Configuration of Program Status Word



15.4 Interrupt Processing Operation

15.4.1 Non-maskable interrupt request acceptance operation

The non-maskable interrupt request is unconditionally accepted even when interrupt request input is disabled. It is not subject to interrupt priority control and takes precedence over all other interrupts.


When the non-maskable interrupt request is acknowledged, the contents of the program status word (PSW) and program counter (PC) are saved to the stack in that order. Then, the IE flag and ISP flag are reset to 0, the contents of the vector table are loaded to the PC, and then program execution branches.

If a new non-maskable interrupt request is generated while the non-maskable interrupt service program is executed, the interrupt request is accepted when the current execution of the non-maskable interrupt service program has been completed (after the RETI instruction has been executed) and one instruction in the main routine has been executed. If two or more new non-maskable interrupt requests are generated while the non-maskable interrupt service program is executed, only one non-maskable interrupt request is accepted after execution of the non-maskable interrupt service program has been completed.

Figure 15-9 shows the flowchart from the generation of a non-maskable interrupt request signal to the acceptance of the signal. Figure 15-10 is the timing chart of the acceptance of a non-maskable interrupt request. If two or more non-maskable interrupt requests are generated at the same time, these requests are processed as illustrated in Figure 15-11.




Figure 15-9. Flowchart from Non-maskable Interrupt Request Generation to Acceptance



WDTM: watchdog timer mode register

WDT : watchdog timer

Figure 15-10. Timing of Non-maskable Interrupt Request Acceptance




TMIF4 : watchdog timer interrupt request flag




Figure 15-11. Acceptance of Multiple Non-maskable Interrupt Requests

(a) When new non-maskable interrupt request is generated while non-maskable interrupt service program is executed



(b) If two new non-maskable interrupt requests are generated while non-maskable interrupt service program is executed





15.4.2 Maskable interrupt request acceptance operation

A maskable interrupt request can be accepted when the interrupt request flag is set to 1 and the corresponding interrupt mask flag (MK) is cleared to 0. A vectored interrupt request is accepted in the interrupt enabled status (when the IE flag is set to 1). However, an interrupt request with a lower priority cannot be accepted while an interrupt with a higher priority is being processed (when the ISP flag is reset to 0).

The time required to start the interrupt processing after a maskable interrupt request has been generated is shown in Table 15-3.

For the accepting timing of interrupt requests, refer to Figure 15-13 and 15-14.

Table 15-3. Time from Generation of Maskable Interrupt Request to Processing

| | Minimum Time | Maximum Time ^{Note} |
|---------------|--------------|------------------------------|
| When xxPR = 0 | 13 clocks | 63 clocks |
| When xxPR = 1 | 15 clocks | 65 clocks |

Note The wait time is maximum when an interrupt request is generated immediately before a division instruction.

Remark 1 clock:
$$\frac{1}{f_{CPU}}$$
 (fcpu : CPU clock)

When two or more maskable interrupt requests are generated at the same time, they are accepted starting from the one assigned the highest priority by the priority specification flag. When interrupts are assigned the same priority by the priority specification flag, interrupt requests given higher priority by default takes precedence.

A pended interrupt request is accepted when the status where it can be accepted is set.


Figure 15-12 shows the algorithm of accepting interrupt requests.

When a maskable interrupt request is accepted, the contents of program status word (PSW) and program counter (PC) are saved to the stack in that order. Then, the IE flag is reset to 0, and the content of the interrupt request priority specification flag of the accepted interrupt is transferred to the ISP flag. In addition, the data in the vector table determined for each interrupt request is loaded to the PC, and execution branches.

To return from interrupt processing, use the RETI instruction.



Figure 15-12. Interrupt Request Acceptance Program Algorithm



xxIF : interrupt request flagxxMK : interrupt mask flagxxPR : priority specification flag


ISP

IE : flag controlling acceptance of maskable interrupt requests (1: enabled, 0: disabled)

: flag indicating priority of interrupt being processed (0: in the course of processing high-priority interrupt, 1: no interrupt requests accepting or in the course of processing low-priority interrupt)




Figure 15-13. Interrupt Request Acceptance Timing (Minimum Time)



Remark 1 clock : $\frac{1}{\text{fcpu}}$ (fcpu : CPU clock)

Figure 15-14. Interrupt Request Acceptance Timing (Maximum Time)



Remark 1 clock : $\frac{1}{\text{fcpu}}$ (fcpu : CPU clock)

15.4.3 Software interrupt request acceptance operation

The software interrupt request can be accepted when the BRK instruction is executed. This interrupt request cannot be disabled.

When the software interrupt is accepted, the contents of the program status word (PSW) and program counter (PC) are saved to the stack in that order. Then, the IE flag is reset to 0, the contents of the vector table (003EH and 003FH) are loaded to the PC, and execution branches.

To return from the software interrupt processing, use the RETB instruction.

Caution Do not use the RETI instruction to return from the software interrupt.



15.4.4 Multiple interrupt processing

The status such that, in the course of an interrupt processing, the device accepts another interrupt request (starts new interrupt processing) is referred to as multiple interrupts.

Multiple interrupts occur only when the acceptance of interrupt requests is enabled (IE = 1) except for nonmaskable interrupts. The IE flag is cleared to 0 (disables interrupt request accceptance) immediately after an interrupt request is accepted. Therefore, in order to enable multiple interrupt processing, an EI instruction must be executed to set the IE flag to 1, which enables interrupt accceptance.

Even if interrupt acceptance is enabled, some interrupt requests that occur during an interrupt processing may be or may not be accepted depending on their priority. There are two kinds of priority control criteria: default priority and programmable priority. Multiple interrupt control is performed by programmable priority.

The condition in which an interrupt request is accepted during an interrupt processing is that the IE flag has been set to 1 and the interrupt request has a priority higher than or the same as that of the interrupt being processed. If the priority of the interrupt request is lower than the interrupt currently being processed, it will not be accepted.

If an interrupt request is not accepted (because of disable interrupt or lower priority), it will be held pending until the current interrupt process completes, the processing goes back to the main program flow, and one instruction is executed.

Any interrupt requests will not be accepted during non-maskable interrupt processing.

Table 15-4 shows interrupt requests which can be accepted during interrupt processing; Figure 15-15 introduces some examples of multiple interrupts.

Table 15-4. Interrupt Requests the Device Accepts Even during Interrupt Processing


| Multi | ple Interrupt | Nacaratalia | Mas | kable Inte | rrupt Req | uest |
|------------------------|---------------|--------------------------------|--------|------------|-----------|--------|
| Interrupt | Requests | Non-maskable Interrupt Request | ××PF | R = 0 | ××PF | R = 1 |
| being Processed | ' | | IE = 1 | IE = 0 | IE = 1 | IE = 0 |
| Non-maskable interrupt | | × | × | × | × | × |
| Maskable interrupt | ISP = 0 | 0 | 0 | × | × | × |
| | ISP = 1 | 0 | 0 | × | 0 | × |
| Software interrupt | | 0 | 0 | × | 0 | × |

- Remarks 1. O: multiple interrupt processing possible
 - **2.** \times : multiple interrupt processing impossible
 - 3. ISP and IE are flags included in PSW.
 - ISP = 0 : interrupt with higher priority is processed.
 - ISP = 1: interrupt request is not accepted or interrupt with lower priority is processed.
 - IE = 0 : accepting interrupt request is disabled.
 - IE = 1 : accepting interrupt request is enabled.
 - 4. ××PR is flag included in PR0L, PR0H.
 - ××PR = 0 : higher priority flag
 - ××PR = 1 : lower priority flag




Figure 15-15. Example of Multiple Interrupt Processing (1/2)

Example 1. When another interrupt request is issued during a multiple interrupt processing



Multiple interrupts occur when the two interrupt requests INTyy and INTzz are accepted in the course of processing the interrupt INTxx. Prior to each interrupt request acceptance, an EI instruction is always executed, enabling acceptance of interrupt requests.

Example 2. Multiple interrupts do not occur based on the priority order



Because the interrupt request INTyy that occurs during processing of the interrupt INTxx has a lower priority than INTxx, multiple interrupts do not occur.


PR = 0 : higher priority level PR = 1 : lower priority level

IE = 0 : interrupt request acceptance disabled



Figure 15-15. Example of Multiple Interrupt Processing (2/2)

Example 3. Because interrupt request acceptance is not enabled, multiple interrupts do not occur



Because interrupt request acceptance is not enabled (no EI instruction is executed) during the process for the interrupt INTxx, the interrupt request INTyy is not accepted. Therefore, no multiple interrupts occur. The INTyy request is held pending for a while, and is accepted after the execution of one instruction in the main program flow.

PR = 0: higher priority

IE = 0 : interrupt request acceptance disabled



15.4.5 Pending interrupt request


Some of the instructions keep the interrupt request generated during an interrupt processing pending until the next instruction execution is completed. These instructions (called interrupt request pending instructions) are shown below.

- MOV PSW, #byte
- MOV A, PSW
- MOV PSW, A
- MOV1 PSW. bit, CY
- MOV1 CY, PSW. bit
- AND1 CY, PSW. bit
- OR1 CY, PSW. bit
- XOR1 CY, PSW. bit
- SET1 PSW. bit
- CLR1 PSW. bit
- RETB
- RETI
- PUSH PSW
- POP PSW
- BT PSW. bit, \$addr16
- BF PSW. bit, \$addr16
- BTCLR PSW. bit, \$addr16
- EI
- DI
- Manipulation instruction to IF0L, IF0H, MK0L, MK0H, PR0L, PR0H, INTM0 registers

Caution The BRK instruction is not one of the interrupt request pending instructions mentioned above. However, execution of the BRK instruction triggers a software interrupt, which clears the IE flag to 0. Therefore, if a maskable interrupt request is generated during execution of the BRK instruction, the request will not be accepted due to the IE value. However, non-maskable interrupt requests will be accepted even in this situation.

Figure 15-16 shows the timing of pending interrupt request.

Figure 15-16. Pending Interrupt Request



Remarks 1. Instruction N: instruction that keeps interrupt request pending

- 2. Instruction M: instruction other than that which keeps interrupt request pending
- 3. The operation of interrupt request (xxIF) is not affected by the value of priority level (xxPR).



15.5 Test Functions

When an overflow occurs in the watch timer or the rising edge of port 4 is detected, the corresponding test input flag is set to 1 and the standby release signal is generated.


Unlike the interrupt function, vectored operation is not performed in this function.

Two test input sources are available as shown in Table 15-5. The basic configuration is as shown in Figure 15-17.

Table 15-5. Test Input Sources

| | Test Input Source | | | | | | |
|--------|-------------------------------------|-------------------|--|--|--|--|--|
| Name | Trigger | Internal/External | | | | | |
| INTWT | Overflow of watch timer | Internal | | | | | |
| INTPT4 | Detection of falling edge of port 4 | External | | | | | |

Figure 15-17. Basic Configuration of Test Function



IF : test input flag
MK : test mask flag

15.5.1 Registers controlling test functions

The test function is controlled by the following three types of registers:

- Interrupt request flag register 0H (IF0H)
- Interrupt mask flag register 0H (MK0H)
- Key return mode register (KRM)

Table 15-6 shows the names of the test input flags and test mask flags corresponding to the respective test input signals.

Table 15-6. Flags Corresponding to Test Input Signals

| Test Input Signal Name | Test Input Flag | Test Mask Flag | | |
|------------------------|-----------------|----------------|--|--|
| INTWT | WTIF | WTMK | | |
| INTPT4 | KRIF | KRMK | | |




(1) Interrupt request flag register 0H (IF0H)

This register indicates whether an overflow in the watch timer is detected or not.

IF0H is set by a 1-bit or 8-bit memory manipulation instruction.

This register is set to 00H when the RESET signal is input.

Figure 15-18. Format of Interrupt Request Flag Register 0H



Caution Be sure to set bits 4, 6, and 7 to 0.


(2) Interrupt mask flag register 0H (MK0H)

This register enables or disables releasing the standby mode by the watch timer.

MK0H is set by a 1-bit or 8-bit memory manipulation instruction.

This register is set to FFH when the \overline{RESET} signal is input.

Figure 15-19. Format of Interrupt Mask Flag Register 0H



Caution Be sure to set bits 4, 6, and 7 to 1.




(3) Key return mode register (KRM)

This register enables or disables releasing the standby mode by using the key return signal (detection of the falling edge of port 4).

KRM is set by a 1-bit or 8-bit memory manipulation instruction.

This register is set to 02H when the RESET signal is input.

Figure 15-20. Format of Key Return Mode Register



Caution Be sure to clear KRIF to 0 by program when using the falling edge detection of port 4. This bit is not automatically cleared by hardware.

15.5.2 Acceptance of test input signal

(1) Internal test input signal (INTWT)

The internal test input signal (INTWT) is generated at an overflow of the watch timer, which causes the WTIF flag to be set. At this time, if interrupt requests are not masked by the interrupt mask flag (WTMK), the standby release signal is generated. Therefore, if the WTIF flag is checked at an interval shorter than the watch timer overflow cycle, the watch function can be realized.

(2) External test input signal (INTPT4)

The external test input signal (INTPT4) is generated at the falling edge of the port 4 pins (P40 to P47), which causes the KRIF flag to be set. At this time, if the interrupt mask flag (KRMK) is not set for masking, the standby signal is generated. Therefore, based on the KRIF flag, whether key inputs exist or not can be checked by using port 4 as key return signal inputs from the key matrix.

Phase-out/Discontinued

[MEMO]



CHAPTER 16 EXTERNAL DEVICE EXTENSION FUNCTION

16.1 External Device Extension Function

The external device extension function is to connect an external device to areas other than the internal ROM, RAM, and SFR areas. To connect an external device, ports 4 to 6 are used. These ports control address/data, read/write strobe, wait, and address strobe signals.

Table 16-1. Pin Functions in External Memory Extension Mode

| Pin Function | Pin Function when External Device is Connected | | | | | | | | |
|--------------|--|------------|--|--|--|--|--|--|--|
| Name | Function | Function | | | | | | | |
| AD0 to AD7 | Multiplexed address/data bus | P40 to P47 | | | | | | | |
| A8 to A15 | Address bus | P50 to P57 | | | | | | | |
| RD | Read strobe signal | P64 | | | | | | | |
| WR | Write strobe signal | P65 | | | | | | | |
| WAIT | Wait signal | P66 | | | | | | | |
| ASTB | ASTB Address strobe signal | | | | | | | | |

Table 16-2. Status of Ports 4 to 6 in External Memory Extension Mode

| Port | Port 4 | | | | | Po | rt 5 | | | | | | | Poi | t 6 | | | |
|-------------------------|--------------|-----------|----|-----|----|------|-------------------|---|------|---------|------|--|--------------------|--|------|---|---|--|
| Extension Mode | 0 to 7 | 0 1 2 3 4 | | | | | 5 | 6 | 7 | 0 1 2 3 | | | | 4 | 5 | 6 | 7 | |
| Single-chip mode | Port | | | | | Р | ort | | | | P | | | | Port | | | |
| 256-byte extension mode | Address/data | | | | | Р | ort | | | | Port | | | RD, WR, WAIT, ASTB | | | | |
| 4-Kbyte extension mode | Address/data | | Ad | dre | ss | | Port | | | Port | | | | $\overline{RD},\overline{WR},\overline{WAIT},ASTB$ | | | | |
| 16-Kbyte extension mode | Address/data | Address | | | | Port | | | Port | | | | RD, WR, WAIT, ASTB | | | | | |
| Full address mode | Address/data | Address | | | | | Port RD, WR, WAIT | | | | ASTB | | | | | | | |

Caution When the external wait function is not used, the $\overline{\text{WAIT}}$ pin can be used as a port pin in all the modes.



The memory map is as follows when the external device extension function is used.

Figure 16-1. Memory Map when External Device Extension Function Is Used (1/2)


(a) Memory map of μ PD78011H (b) Memory map of μ PD78012H FFFFH **FFFFH SFR SFR** FF00H FF00H **FEFFH FEFFH** Internal high-speed RAM Internal high-speed RAM FD00H FD00H **FCFFH FCFFH** Reserved Reserved FAE0H FAE0H **FADFH FADFH** Internal buffer RAM Internal buffer RAM FAC0H FAC0H FABFH **FABFH** Reserved Reserved FA80H FA80H FA7FH FA7FH Full address mode Full address mode (when MM2 to MM0 = 111) (when MM2 to MM0 = 111) 8000H 7FFFH 6000H 16-Kbyte extension mode 5FFFH (when MM2 to MM0 = 101) 16-Kbyte extension mode 5000H (when MM2 to MM0 = 101) 4FFFH 4-Kbyte extension mode 3000H (when MM2 to MM0 = 100) 2FFFH 4100H 4-Kbyte extension mode 40FFH 256-byte extension mode (when MM2 to MM0 = 100) (when MM2 to MM0 = 011) 2100H 4000H 20FFH 3FFFH 256-byte extension mode (when MM2 to MM0 = 011) 2000H 1FFFH Single-chip mode Single-chip mode 0000H 0000H



Figure 16-1. Memory Map when External Device Extension Function Is Used (2/2)

(c) Memory map of μ PD78013H

(d) Memory map of μ PD78014H





16.2 Registers Controlling External Device Extension Function

The external device expansion function is controlled by the memory expansion mode register (MM) and memory size select register (IMS).

(1) Memory expansion mode register (MM)

MM is a register that sets the number of wait states and an external expansion area. It also sets the input or output mode of port 4.

MM is set by using an 8-bit memory manipulation instruction.

Its value is set to 10H at RESET.

Figure 16-2. Format of Memory Extension Mode Register

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | After reset | R/W |
|--------|---|---|-----|-----|---|-----|-----|-----|---------|-------------|-----|
| MM | 0 | 0 | PW1 | PW0 | 0 | MM2 | MM1 | MM0 | FFF8H | 10H | R/W |

| MM2 | MM1 | MM0 | | ingle-chip/ extension | | Sta | tus of P40 to P | P47, P50 to P57 | 7, P64 to P67 | oins | |
|---------|--------|---------|---------------------|---|----------|--------|--------------------|-----------------|---------------|---|--------------------------|
| IVIIVIZ | IVIIVI | IVIIVIO | mo | | P40 to | o P47 | P50 to P53 | P54, P55 | P56, P57 | P64 to P67 | |
| 0 | 0 | 0 | Single-ch | nip mode | Port | Input | | | | | |
| 0 | 0 | 1 | Sirigie-ci | iip mode | mode | Output | | 1 OIL | mode | | |
| 0 | 1 | 1 | | 256-byte mode | | | | Port mode | | | |
| 1 | 0 | 0 | Memory extension | 4-Kbyte mode | AD0 to A | • AD7 | | Port mo | | $P64 = \overline{RD}$ $P65 = \overline{WR}$ | |
| 1 | 0 | 1 | mode | 16-Kbyte mode | | ADOR | O AD7 | A8 to A11 | A40 A40 | Port mode | P66 = WAIT P67 = ASTB |
| 1 | 1 | 1 | | Full address mode ^{Note} | | | | A12, A13 | A14, A15 | | |
| | Others | | | | | | Setting prohibited | | | | |

| PW1 | PW0 | Controls wait state | | | |
|-----|-----|-----------------------------------|--|--|--|
| 0 | 0 | o wait | | | |
| 0 | 1 | Wait (1 wait state is inserted) | | | |
| 1 | 0 | Setting prohibited | | | |
| 1 | 1 | Wait control by external wait pin | | | |

Note The full address mode is a mode in which the entire area of the 64-Kbyte address space, except the internal ROM, RAM, SFR, and unused areas, can be externally extended.

Remark The P60 to P63 pins can be used in the port mode, regardless of the single-chip mode and memory extension mode.




(2) Memory size select register (IMS)

This register sets the capacities of the internal ROM and internal high-speed RAM. Set IMS to the value at reset.

IMS is set by using an 8-bit memory manipulation instruction.

The value of this register is as shown in Table 16-3 at $\overline{\text{RESET}}$.

Figure 16-3. Format of Memory Size Select Register



Note The value of this register at reset differs depending on the model (refer to Table 16-3).

Table 16-3. Value of Memory Size Select Register on Reset

| Part Number | Set Value of IMS |
|-------------|------------------|
| μPD78011H | 42H |
| μPD78012H | 44H |
| μPD78013H | C6H |
| μPD78014H | C8H |



16.3 Timing of External Device Extension Function

The timing control signal output pins used in the external memory extension mode are as follows:

(1) RD pin (shared by P64)

This pin outputs a read strobe signal when an instruction is fetched or data is accessed from the external memory.

When the internal memory is accessed, the read strobe signal is not output (instead, this pin holds the high level).

(2) WR pin (shared by P65)

This pin outputs a write strobe signal when the external memory is accessed for data.

When the internal memory is accessed, the write strobe signal is not output (this pin holds the high level).

(3) WAIT pin (shared by P66)

This pin inputs an external wait signal.

When the external wait signal is not used, the WAIT pin can be used as an I/O port pin.

When the internal memory is accessed, the external wait signal is ignored.

(4) ASTB pin (shared by P67)

This pin outputs an address strobe signal which is always output regardless of instruction fetch or data access from the external memory.

(the address strobe signal is also output when the internal memory is accessed)

(5) AD0 to AD7, A8 to A15 pins (shared by P40 to P47, P50 to P57)

These pins output address and data signals. The valid signals are output or input when instructions are fetched or data is accessed from the external memory. The status of the signal also changes when the internal memory is accessed.


(the output contents are undefined)

Figures 16-4 through 16-7 show the timing charts.




Figure 16-4. Instruction Fetch from External Memory

(a) When no wait state is set (PW1, PW0 = 0, 0)



(b) When wait state is set (PW1, PW0 = 0, 1)










Figure 16-5. Read Timing of External Memory

(a) When no wait state is set (PW1, PW0 = 0, 0)



(b) When wait state is set (PW1, PW0 = 0, 1)










Figure 16-6. Write Timing of External Memory

(a) When no wait state is set (PW1, PW0 = 0, 0)



(b) When wait state is set (PW1, PW0 = 0, 1)











Figure 16-7. Read-Modify-Write Timing of External Memory

(a) When no wait state is set (PW1, PW0 = 0, 0)



(b) When wait state is set (PW1, PW0 = 0, 1)







16.4 Example of Connection with Memory

Figure 16-8 shows an example of connecting the μ PD78014H and external memories. In this application example, SRAM is connected. In addition, the external device expansion function is used in the full address mode, and 32 Kbytes of addresses, 0000H through 7FFFH, are allocated to internal ROM; addresses 8000H and higher are allocated to SRAM.

μPD78014H Data bus μPD43256B $\overline{\mathsf{cs}}$ *_____* $\overline{\mathsf{RD}}$ ŌE $\overline{\mathsf{WR}}$ WE I/O1 to I/O8 Address bus A8 to A14 A0 to A14 μPD74HC573 LE **ASTB** Q0 to Q7 D0 to D7 AD0 to AD7 ŌE

Figure 16-8. Example of Connecting μ PD78014H and Memories

Phase-out/Discontinued

[MEMO]



CHAPTER 17 STANDBY FUNCTION

17.1 Standby Function and Configuration

17.1.1 Standby function

The standby function is to reduce the power dissipation of the system and can be effected in the following two modes:

(1) HALT mode

This mode is set when the HALT instruction is executed. The HALT mode stops the operation clock of the CPU. The system clock oscillation circuit continues oscillating. This mode does not reduce the power dissipation as much as the STOP mode, but is useful for resuming processing immediately when an interrupt request is generated, or for intermittent operations such as a watch operation.

(2) STOP mode

This mode is set when the STOP instruction is executed. The STOP mode stops the main system clock oscillation circuit and stops the entire system. The power dissipation of the CPU can be substantially reduced in this mode.

The low voltage ($V_{DD} = 1.8 \text{ V}$) of the data memory can be retained. Therefore, this mode is useful for retaining the contents of the data memory at an extremely low current.

The STOP mode can be released by an interrupt request, so that this mode can be used for the intermittent operation. However, certain time is required until the system clock oscillation circuit stabilizes after the STOP mode has been released. If processing must be resumed immediately by using an interrupt request, therefore, use the HALT mode.

In both modes, the previous contents of the registers, flags, and data memory before setting the standby mode are all retained. In addition, the statuses of the output latch of the I/O ports and output buffer are also retained.

- Cautions 1. The STOP mode can be used only when the system operates on the main system clock (this mode cannot be used to stop the oscillation of the subsystem clock). The HALT mode can be used regardless of whether the system operates on the main system clock or subsystem clock.
 - 2. To set the STOP mode, be sure to stop the operations of the peripheral hardware, and then execute the STOP instruction.
 - To reduce the power dissipation of the A/D converter, clear bit 7 (CS) of A/D converter mode register (ADM) to 0 to stop the A/D conversion, and then execute the HALT or STOP instruction.




17.1.2 Registers controlling standby function

The wait time during which oscillation is stabilized after the STOP mode has been released by an interrupt request is controlled by the oscillation stabilization time select register (OSTS).


OSTS is set by an 8-bit memory manipulation instruction.

This register is set to 04H when the RESET signal is input. Therefore, to release the STOP mode by inputting the $\overline{\text{RESET}}$ signal, the time required to release the mode is 2^{18} /fx.

Figure 17-1. Format of Oscillation Stabilization Time Select Register



Caution The wait time when the STOP mode is released does not include the time required for the clock oscillation to start after the STOP mode has been released (see "a" in the figure below), regardless of whether the mode has been released by the RESET signal or an interrupt request.



Remarks 1. fx: main system clock oscillation frequency

2. (): at fx = 10.0-MHz operation



17.2 Operation of Standby Function

17.2.1 HALT mode

(1) Setting and operation status of HALT mode

The HALT mode is set by executing the HALT instruction. This mode can be set regardless of whether the system has been operating on the main system clock or subsystem clock.

The operation status in the HALT mode is shown in the table below.

Table 17-1. Operation Status in HALT Mode (1/2)

(a) When HALT instruction is executed while system operates on main system clock

| Setting of HALT Mode | | Without Subsystem ClockNote 1 | With Subsystem ClockNote 2 | | | | |
|-----------------------|--|---|--|--|--|--|--|
| Item | | Thin can dissipation of the control | | | | | |
| Clock generation c | ircuit | Both main system clock and subsystem clock can oscillate. Supply of clock to CPU is stopped. | | | | | |
| CPU | | Stops operation | | | | | |
| Port (output latch) | | Retains previous status before setting | g HALT mode | | | | |
| 16-bit timer/event of | counter | Operable | | | | | |
| 8-bit timer/event co | ounter | | | | | | |
| Watchdog timer | | | | | | | |
| A/D converter | | | | | | | |
| Watch timer | | Operable when fx/2 ⁸ selected as count clock | | | | | |
| Serial interface | Other than automatic transmission/reception function | Operable | | | | | |
| | Automatic transmission/ reception function | Stops operation | | | | | |
| External interrupt | INTP0 | Operable when clock to peripheral has sampling clock | ardware (fx/2 ⁶ , fx/2 ⁷) selected as | | | | |
| | INTP1 to INTP3 | Operable | | | | | |
| Externally | AD0 to AD7 | High impedance | | | | | |
| extended bus line | A8 to A15 | Retains previous status before setting HALT mode | | | | | |
| | ASTB | Low level | | | | | |
| | WR, RD | High level | | | | | |
| | WAIT | High impedance | | | | | |

Notes 1. Includes the case where an external clock is not supplied as the subsystem clock.

2. Includes the case where an external clock is supplied as the subsystem clock.



Table 17-1. Operation Status in HALT Mode (2/2)

(b) When HALT instruction is executed while system operates on subsystem clock

| Item | Setting of HALT Mode | When Main System Clock Oscillation Continues | When Main System Clock Oscillation Stops | | | |
|----------------------|--|--|--|--|--|--|
| Clock generation of | ircuit | Both main system clock and subsystem clock can oscillate. Supply of clock to CPU is stopped. | | | | |
| CPU | | Stops operation | | | | |
| Port (output latch) | | Retains previous status before setting | g HALT mode | | | |
| 16-bit timer/event | counter | Operable | Stops operation | | | |
| 8-bit timer/event co | ounter | | Operable when TI1 or TI2 selected as count clock | | | |
| Watchdog timer | | Stops operation | | | | |
| A/D converter | | Operable | Stops operation | | | |
| Watch timer | | | Operable when fxT selected as count clock | | | |
| Serial interface | Other than automatic transmission/reception function | Operable | Operable when external clock selected | | | |
| | Automatic transmission/ reception function | Stops operation | | | | |
| External interrupt | INTP0 | Operable when clock to peripheral hardware (fx/2 ⁶ , fx/2 ⁷) selected as sampling clock | Stops operation | | | |
| | INTP1 to INTP3 | Operable | | | | |
| Externally | AD0 to AD7 | High impedance | | | | |
| extended bus line | A8 to A15 | Retains previous status before setting | g HALT mode | | | |
| | ASTB | Low level | | | | |
| | \overline{WR} , \overline{RD} | High level | | | | |
| | WAIT | High impedance | | | | |




(2) Releasing HALT mode

The HALT mode can be released by the following four types of sources:

(a) Releasing by unmasked interrupt request

The HALT mode is released by the generation of an unmasked interrupt request. In this case, if the interrupt request is enabled to be accepted, vectored interrupt processing is performed. If the interrupt request is disabled, the instruction at the next address is executed.

Figure 17-2. Releasing HALT Mode by Interrupt Request



Remarks 1. The broken line indicates the case where the interrupt request that has released the standby mode is accepted.

2. The wait time is as follows:

When vectored interrupt processing is performed : 16.5 to 17.5 clocks
 When vectored interrupt processing is not performed : 4.5 to 5.5 clocks

(b) Releasing by non-maskable interrupt request

When a non-maskable interrupt request is generated, the HALT mode is released regardless of whether the interrupt request is enabled or disabled, and vectored interrupt processing is performed.

(c) Releasing by unmasked test input


When the HALT mode has been released by an unmasked test signal input, the instruction at the address next to that of the HALT instruction is executed.



(d) Releasing by RESET input

The HALT mode is released by RESET signal input. Then execution branches to the reset vector address in the same manner as the ordinary reset operation, and program execution is started.

Figure 17-3. Releasing HALT Mode by RESET Input



Remarks 1. fx: main system clock oscillation frequency

2. (): at fx = 10.0-MHz operation

Table 17-2. Operation after Release of HALT Mode

| Releasing Source | MK×× | PR×× | IE | ISP | Operation |
|--------------------------------|------|------|----|-----|-----------------------------------|
| Maskable interrupt request | 0 | 0 | 0 | × | Executes next address instruction |
| | 0 | 0 | 1 | × | Executes interrupt processing |
| | 0 | 1 | 0 | 1 | Executes next address instruction |
| | 0 | 1 | × | 0 | |
| | 0 | 1 | 1 | 1 | Executes interrupt processing |
| | 1 | × | × | × | Retains HALT mode |
| Non-maskable interrupt request | _ | _ | × | × | Executes interrupt processing |
| Test input | 0 | - | × | × | Executes next address instruction |
| | 1 | _ | × | × | Retains HALT mode |
| RESET input | _ | _ | × | × | Reset processing |

Remark ×: don't care



17.2.2 STOP mode

(1) Setting and operation status of STOP mode

The STOP mode is set by executing the STOP instruction. This mode can be set only when the system operates on the main system clock.

- Cautions 1. When the STOP mode is set, X2 pin is internally pulled up circuited to VDD to suppress the current leakage of the crystal oscillation circuit block. Therefore, do not use the STOP mode in a system where the external clock is used as the main system clock.
 - 2. Because the standby mode can be released by an interrupt request signal, the standby mode is released as soon as it is set if there is an interrupt source whose interrupt request flag is set and interrupt mask flag is reset. When the STOP mode is set, therefore, the HALT mode is set immediately after the STOP instruction has been executed, the wait times set by the oscillation stabilization time select register (OSTS) elapses, and then an operation mode is set.



The following table shows the operation status in the STOP mode.

Table 17-3. Operation Status in STOP Mode

| Setting of STOP Mode | | When Subsystem Clock is Used | When Subsystem Clock is Not Used | | | |
|----------------------------|---|---|----------------------------------|--|--|--|
| | | | | | | |
| Clock generation circuit | | Only main system clock stops oscillation | | | | |
| CPU | | Stops operation | | | | |
| Output port (output latch) | | Retains previous status immediately before STOP instruction execution | | | | |
| 16-bit timer/event counter | | Stops operation | | | | |
| 8-bit timer/event counter | | Operable only when TI1 or TI2 is selected as count clock | | | | |
| Watchdog timer | | Stops operation | | | | |
| A/D converter | | | | | | |
| Watch timer | | Operable only when fxT is selected as count clock | Stops operation | | | |
| Serial interface | Other than automatic transmission/ reception function | Operable only when external input clock is selected as serial clock | | | | |
| | Automatic transmission/ reception function | Stops operation | | | | |
| External | INTP0 | Cannot operate Operable | | | | |
| interrupt | INTP1 to INTP3 | | | | | |
| Externally | AD0 to AD7 | High impedance | | | | |
| extended | A8 to A15 | Retains previous status immediately before STOP instruction execution | | | | |
| bus line | ASTB | Low level | | | | |
| | WR, RD | High level High impedance | | | | |
| | WAIT | | | | | |




(2) Releasing STOP mode

The STOP mode can be released by the following three types of sources:

(a) Releasing by unmasked interrupt request

The STOP mode can be released by the generation of an unmasked interrupt request. In this case, if the interrupt request is enabled to be accepted, vectored interrupt processing is performed, after the oscillation stabilization time has elapsed. If the interrupt request is disabled to be accepted, the instruction at the next address is executed.

Figure 17-4. Releasing STOP Mode by Interrupt Request



Remark The broken line indicates the case where the interrupt request that has released the standby mode is accepted.

(b) Releasing by unmasked test input


When the STOP mode has been released by an unmasked test signal input, the instruction at the address next to that of the STOP instruction is executed, after the oscillation stabilization time has elapsed.



(c) Releasing by $\overline{\text{RESET}}$ input

The STOP mode is released by $\overline{\text{RESET}}$ signal input. Then the reset operation is performed after the oscillation stabilization time has elapsed.

Figure 17-5. Releasing STOP Mode by RESET Input



Remarks 1. fx: main system clock oscillation frequency

2. (): at fx = 10.0-MHz operation

Table 17-4. Operation after Release of STOP Mode

| Releasing Source | MK×× | PR×× | IE | ISP | Operation |
|----------------------------|------|------|----|-----|-----------------------------------|
| Maskable interrupt request | 0 | 0 | 0 | × | Executes next address instruction |
| | 0 | 0 | 1 | × | Executes interrupt processing |
| | 0 | 1 | 0 | 1 | Executes next address instruction |
| | 0 | 1 | × | 0 | |
| | 0 | 1 | 1 | 1 | Executes interrupt processing |
| | 1 | × | × | × | Retains STOP mode |
| Test input | 0 | _ | × | × | Executes next address instruction |
| | 1 | - | × | × | Retains STOP mode |
| RESET input | - | - | × | × | Reset processing |

Remark ×: don't care



CHAPTER 18 RESET FUNCTION

18.1 Reset Function

The reset signal can be effected by the following two methods:

- (1) External reset input from RESET pin
- (2) Internal reset by runaway time detection by watchdog timer

There is no functional difference between the external reset and internal reset, and execution of the program is started from addresses written to addresses 0000H and 0001H when the RESET signal is input.

The reset function is effected when a low-level signal is input to the RESET pin or when an overflow occurs in the watchdog timer. As a result, each hardware enters the status shown in Table 18-1. Each pin goes into a high-impedance state while the RESET signal is input, and during the oscillation stabilization time immediately after the reset function has been released.

When a high-level signal is input to the RESET pin, the reset function is released, and program execution is started after oscillation stabilization time ($2^{18}/fx$) has elapsed. The reset function effected by an overflow in the watchdog timer is automatically released after reset, and program execution is started after the oscillation stabilization time ($2^{18}/fx$) has elapsed (refer to **Figures 18-2** through **18-4**).

- Cautions 1. Input a low-level signal to the $\overline{\text{RESET}}$ pin for 10 μs or longer when executing external reset input.
 - 2. Oscillation of the main system clock is stopped while the RESET signal is input. Oscillation of the subsystem clock is not stopped but continues.
 - 3. To release the STOP mode by the RESET input, the contents in the STOP mode are retained while the RESET signal is input. However, the port pins go into a high-impedance state.

Figure 18-1. Block Diagram of Reset Function






Figure 18-2. Reset Timing by RESET Input




Figure 18-3. Reset Timing by Overflow in Watchdog Timer




Figure 18-4. Reset Timing by RESET Input in STOP Mode






Table 18-1. Status of Each Hardware after Reset (1/2)

| | Status after Reset | |
|----------------------------------|---|-----------------------------|
| Program counter (PC)Note 1 | Contents of reset vector table (0000H, 0001H) are set | |
| Stack pointer (SP) | | Undefined |
| Program status word (PSW) | | 02H |
| RAM | Data memory | Undefined ^{Note 2} |
| | General-purpose register | Undefined ^{Note 2} |
| Port (output latch) | Ports 0 to 3 (P0 to P3) | 00H |
| | Ports 4 to 6 (P4 to P6) | Undefined |
| Port mode register | (PM0) | 1FH |
| | (PM1, PM2, PM3, PM5, PM6) | FFH |
| Pull-up resistor option registe | r (PUO) | 00H |
| Processor clock control regist | ter (PCC) | 04H |
| Memory extension mode regi | ster (MM) | 10H |
| Memory size select register (| IMS) Note 3 | |
| Oscillation stabilization time s | select register (OSTS) | 04H |
| 16-bit timer/event counter | Timer register (TM0) | 0000Н |
| | Compare register (CR00) | Undefined |
| | Capture register (CR01) | Undefined |
| | Clock select register (TCL0) | 00H |
| | Mode control register (TMC0) | 00H |
| | Output control register (TOC0) | 00H |
| 8-bit timer/event counter | Timer register (TM1, TM2) | 00H |
| | Compare register (CR10, CR20) | Undefined |
| | Clock select register (TCL1) | 00H |
| | Mode control register (TMC1) | 00H |
| | Output control register (TOC1) | 00H |
| | | |

- Notes 1. Only the contents of the PC among hardware become undefined during reset input and oscillation stabilization time wait. The other status is not different from that after reset as above.
 - 2. If reset is executed during the standby mode, the status before the reset is retained.
 - 3. The value at reset of the memory size select register (IMS) differs depending on the model, as follows: μPD78011H: 42H, μPD78012H: 44H, μPD78013H: C6H, μPD78014H: C8H



Table 18-1. Status of Each Hardware after Reset (2/2)

| | Status after Reset | |
|------------------|---|-----------|
| Watch timer | Mode control register (TMC2) | 00H |
| NA | Clock select register (TCL2) | |
| Watchdog timer | Mode register (WDTM) | 00H |
| Serial interface | Clock select register (TCL3) | 88H |
| | Shift register (SIO0, SIO1) | Undefined |
| | Mode register (CSIM0, CSIM1) | 00H |
| | Serial bus interface control register (SBIC) | 00H |
| | Slave address register (SVA) | Undefined |
| | Automatic data transmission/reception control register (ADTC) | 00H |
| | Automatic data transmission/reception time interval specification register (ADTI) | 00H |
| | Automatic data transmission/reception address pointer (ADTP) | 00H |
| | Interrupt timing specification register (SINT) | 00H |
| A/D converter | Mode register (ADM) | 01H |
| | Conversion result register (ADCR) | Undefined |
| | Input select register (ADIS) | 00H |
| Interrupt | Request flag register (IF0L, IF0H) | 00H |
| | Mask flag register (MK0L, MK0H) | FFH |
| | Priority specification flag register (PR0L, PR0H) | FFH |
| | External interrupt mode register (INTM0) | 00H |
| | Key return mode register (KRM) | 02H |
| | Sampling clock select register (SCS) | 00H |



CHAPTER 19 OUTLINE OF μ PD78P018F

The μ PD78P018F is a product which incorporates a one-time PROM which can be written only one time or an EPROM capable of program write, erase, and rewrite. The μ PD78P018F is a μ PD78018F Subseries product but it can also cope with the μ PD78014H Subseries.

19.1 Ordering Information

| Part Number | Package | Internal ROM |
|--------------------------|--|---------------|
| μ PD78P018FCW | 64-pin plastic shrink DIP (750 mils) | One-time PROM |
| μ PD78P018FDW | 64-pin ceramic shrink DIP (with window) (750 mils) | EPROM |
| μ PD78P018FGC-AB8 | 64-pin plastic QFP (14 x 14 mm) | One-time PROM |
| μ PD78P018FGK-8A8 | 64-pin plastic LQFP (12 x 12 mm) | One-time PROM |
| μ PD78P018FKK-S | 64-pin ceramic WQFN (14 x 14 mm) | EPROM |
| μ PD78P018FCW(A) | 64-pin plastic shrink DIP (750 mils) | One-time PROM |
| μ PD78P018FGC(A)-AB8 | 64-pin plastic QFP (14 x 14 mm) | One-time PROM |

19.2 Quality Grade

| Part Number | Package | |
|--------------------------|--|----------------|
| μ PD78P018FCW | 64-pin plastic shrink DIP (750 mils) | Standard |
| μ PD78P018FDW | 64-pin ceramic shrink DIP (with window) (750 mils) | Not applicable |
| μ PD78P018FGC-AB8 | 64-pin plastic QFP (14 x 14 mm) | Standard |
| μ PD78P018FGK-8A8 | 64-pin plastic LQFP (12 x 12 mm) | Standard |
| μ PD78P018FKK-S | 64-pin ceramic WQFN (14 x 14 mm) | Not applicable |
| μ PD78P018FCW(A) | 64-pin plastic shrink DIP (750 mils) | Special |
| μ PD78P018FGC(A)-AB8 | 64-pin plastic QFP (14 x 14 mm) | Special |

Caution The μ PD78P018FDW and 78P018FKK-S versions do not have reliabilities intended for mass production of your systems. Use these models for experiment or function evaluation only.


Please refer to "Quality Grades on NEC Semiconductor Devices" (Document number C11531E) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.



19.3 Pin Configuration (Top View)

(1) Normal operating mode

- 64-pin plastic shrink DIP (750 mils)
 μPD78P018FCW, 78P018FCW(A)
- 64-pin ceramic shrink DIP (with window) (750 mils)
 μPD78P018FDW




Cautions 1. Connect directly AVDD pin to VDD.

- 2. Connect directly AVss pin to Vss.
- 3. Connect directly V_{PP} pin to V_{SS} .



- 64-pin plastic QFP (14 x 14 mm)
 μPD78P018FGC-AB8, 78P018FGC(A)-AB8
- 64-pin plastic LQFP (12 x 12 mm) μPD78P018FGK-8A8
- 64-pin ceramic WQFN (14 x 14 mm) μPD78P018FKK-S



- Cautions 1. Connect directly AVDD pin to VDD.
 - 2. Connect directly AVss pin to Vss.
 - 3. Connect directly VPP pin to Vss.



A8 to A15 : Address Bus PCL : Programmable Clock

AD0 to AD7 : Address/Data Bus $\overline{\text{RD}}$: Read Strobe

ANI0 to ANI7 : Analog Input RESET : Reset **ASTB** : Address Strobe SB0, SB1 : Serial Bus SCK0, SCK1 AV_{DD} : Analog Power Supply : Serial Clock **AV**REF : Analog Reference Voltage SIO, SI1 : Serial Input AVss : Analog Ground SO0, SO1 : Serial Output

BUSY : Busy STB : Strobe
BUZ : Buzzer Clock TI0 to TI2 : Timer Input
INTP0 to INTP3 : Interrupt from Peripherals TO0 to TO2 : Timer Output

INTP0 to INTP3 : Interrupt from Peripherals TO0 to TO2 : Timer Output P00 to P04 : Port 0 VDD : Power Supply

P10 to P17 : Port 1 VPP : Programming Power Supply


P40 to P47 : Port 4 $\overline{\text{WR}}$: Write Strobe

P50 to P57 : Port 5 X1, X2 : Crystal (Main System Clock)
P60 to P67 : Port 6 XT1, XT2 : Crystal (Subsystem Clock)



(2) PROM programming mode

- 64-pin plastic shrink DIP (750 mils) μPD78P018FCW, 78P018FCW(A)
- 64-pin ceramic shrink DIP (with window) (750 mils) μ PD78P018FDW




Cautions 1. (L) : Connect independently to Vss via a pull-down resistor.

> 2. Vss : Connect to the ground. 3. RESET: Set to the low level. 4. Open : Do not connect anything.

> > 369



- 64-pin plastic QFP (14 x 14 mm)
 μPD78P018FGC-AB8, 78P018FGC(A)-AB8
- 64-pin plastic LQFP (12 x 12 mm) μ PD78P018FGK-8A8
- 64-pin ceramic WQFN (14 x 14 mm) μPD78P018FKK-S



Cautions 1. (L) : Connect independently to Vss via a pull-down resistor.

Vss : Connect to the ground.
 RESET : Set to the low level.

4. Open : Do not connect anything.

A0 to A16 : Address Bus RESET : Reset

CE : Chip Enable VDD : Power Supply


D0 to D7 : Data Bus VPP : Programming Power Supply

OE : Output Enable Vss : Ground

PGM : Program



19.4 Block Diagram





19.5 Pin Function List

19.5.1 Normal operating mode pins

(1) Port pins (1/2)

| Pin Name | I/O | | Function | After Reset | Alternate Function |
|----------------------|-------|---|--|-------------|--------------------|
| P00 | Input | Port 0. Dedicated to input. | | Input | INTP0/TI0 |
| P01 | I/O | 5-bit I/O port. | Bit-wise I/O specifiable. | | INTP1 |
| P02 | | | When used as an input port, an on-chip | | INTP2 |
| P03 | | | pull-up resistor can be used by software. | | INTP3 |
| P04 ^{Note1} | Input | | Dedicated to input. | | XT1 |
| P10 to P17 | I/O | Port 1. 8-bit I/O port. Bit-wise I/O sp When used as can be used by | an input port, an on-chip pull-up resistor | | ANI0 to ANI7 |
| P20 | I/O | Port 2. | | | SI1 |
| P21 | | 8-bit I/O port. | | | SO1 |
| P22 | | Bit-wise I/O sp | ecifiable. | | SCK1 |
| P23 | | When used as an input port, an on-chip pull-up resistor | | | STB |
| P24 | | can be used by software. | | | BUSY |
| P25 | | | | | SI0/SB0 |
| P26 | | | | | SO0/SB1 |
| P27 | | | | | SCK0 |
| P30 | I/O | Port 3. | | | TO0 |
| P31 | | 8-bit I/O port. | | | TO1 |
| P32 | | Bit-wise I/O sp | Bit-wise I/O specifiable. | | TO2 |
| P33 | | When used as an input port, an on-chip pull-up resistor | | | TI1 |
| P34 | | can be used by | y software. | | TI2 |
| P35 | | | | | PCL |
| P36 | | | | | BUZ |
| P37 | | | | | _ |

Notes 1. When the P04/XT1 pin is used as an input port, set processor control register (PCC) bit 6 (FRC) to 1. Do not use the on-chip feedback resistor of the subsystem clock oscillator.

2. When the P10/ANI0 to P17/ANI7 pins are used as analog pins of the A/D converter, set port 1 to the input mode.

However, the pull-up resistor is automatically disabled.



(1) Port pins (2/2)

| Pin Name | I/O | | Function | After Reset | Alternate Function |
|------------|-----|-------------------------|--|-------------|--------------------|
| P40 to P47 | I/O | When used a can be used | le in 8-bit units. as an input port, an on-chip pull-up resistor | Input | AD0 to AD7 |
| P50 to P57 | I/O | Bit-wise I/O | e LED directly. specifiable. as an input port, an on-chip pull-up resistor | | A8 to A15 |
| P60 | I/O | Port 6. | N-ch open-drain I/O port. | | _ |
| P61 | - | 8-bit I/O | An on-chip pull-up resistor can be used for | | |
| P62 | - | port. | ort. only the mask ROM version by mask option. | | |
| P63 | - | Bit-wise I/O | Bit-wise I/O Can drive the LED directly. | | |
| P64 | | specifiable. | When used as an input port, an on-chip | | RD |
| P65 | 1 | | pull-up resistor can be used by software. | | WR |
| P66 | | | | | WAIT |
| P67 | 1 | | | | ASTB |



(2) Non-port pins (1/2)

| Pin Name | I/O | Function | After Reset | Alternate Function |
|------------|--------|--|-------------|--------------------|
| INTP0 | Input | Valid edges (rising edge, falling edge, and both rising and | Input | P00/TI0 |
| INTP1 | | falling edges) specifiable external interrupt request input. | | P01 |
| INTP2 | | | | P02 |
| INTP3 | | Falling edge detected external interrupt request input. | | P03 |
| SI0 | Input | Serial data input of serial interface. | | P25/SB0 |
| SI1 | | | | P20 |
| SO0 | Output | Serial data output of serial interface. | | P26/SB1 |
| SO1 | | | | P21 |
| SB0 | I/O | Serial data I/O of serial interface. | | P25/SI0 |
| SB1 | | | | P26/SO0 |
| SCK0 | I/O | Serial clock I/O of serial interface. | | P27 |
| SCK1 | | | | P22 |
| STB | Output | Automatic transmit/receive strobe output of serial interface. | | P23 |
| BUSY | Input | Automatic transmit/receive busy input of serial interface. | | P24 |
| TI0 | Input | External count clock input to 16-bit timer (TM0). | | P00/INTP0 |
| TI1 | | External count clock input to 8-bit timer (TM1). | | P33 |
| TI2 | | External count clock input to 8-bit timer (TM2). | | P34 |
| TO0 | Output | 16-bit timer output (dual-function as 14-bit PWM output). | | P30 |
| TO1 | | 8-bit timer (TM1) output. | | P31 |
| TO2 | | 8-bit timer (TM2) output. | | P32 |
| PCL | Output | Clock output (for main system clock and subsystem clock trimming). | | P35 |
| BUZ | Output | Buzzer output. | | P36 |
| AD0 to AD7 | I/O | Lower address/data bus for external memory expansion. | | P40 to P47 |
| A8 to A15 | Output | Higher address bus for external memory expansion. | | P50 to P57 |
| RD | Output | External memory read strobe signal output. | | P64 |
| WR | | External memory write strobe signal output. | | P65 |
| WAIT | Input | External memory access wait insertion. | | |
| ASTB | Output | Strobe output to externally latch the address information output to ports 4 and 5 to access the external memory. | | P67 |



(2) Non-port pins (2/2)

| Pin Name | I/O | Function | After Reset | Alternate Function |
|------------------|-------|--|-------------|--------------------|
| ANI0 to ANI7 | Input | A/D converter analog input. | Input | P10 to P17 |
| AVREF | Input | A/D converter reference voltage input. | _ | _ |
| AV _{DD} | _ | A/D converter analog power supply. Connect to VDD. | _ | _ |
| AVss | _ | A/D converter ground potential. Connect to Vss. | _ | _ |
| RESET | Input | System reset input. | _ | _ |
| X1 | Input | Main system clock oscillation crystal connection. | _ | _ |
| X2 | _ | | _ | _ |
| XT1 | Input | Subsystem clock oscillation crystal connection. | Input | P04 |
| XT2 | _ | | _ | _ |
| V _{DD} | _ | Positive power supply. | _ | _ |
| V _{PP} | _ | High voltage application for program write/verify. Connect to Vss directly in normal operating mode. | _ | _ |
| Vss | | Ground potential. | _ | _ |

19.5.2 PROM programming mode pins

| Pin Name | I/O | Function | |
|-----------------|-------|--|--|
| RESET | Input | PROM programming mode set. When +5 V or +12.5 V is applied to the $\overline{\text{RESET}}$ pin, the PROM programming mode is set. | |
| V _{PP} | Input | High voltage application for PROM programming mode set and program write/verify. | |
| A0 to A16 | Input | Address bus. | |
| D0 to D7 | I/O | Data bus. | |
| CE | Input | PROM enable input/program pulse input. | |
| ŌĒ | Input | Read strobe input to PROM. | |
| PGM | Input | Program/program inhibit inputs for PROM programming mode. | |
| V _{DD} | _ | Positive power supply. | |
| Vss | _ | Ground potential. | |



19.6 Pin I/O Circuits and Recommended Connection of Unused Pins

Table 19-1 shows the I/O circuit type of each pin and how to handle unused pins. For the configuration of each type of I/O circuit, refer to **Figure 19-1**.

Table 19-1. I/O Circuit Type of Each Pin (1/2)

| Pin Name | I/O Circuit Type | I/O | Recommended Connection of Unused Pins |
|----------------------------------|------------------|-------|---|
| P00/INTP0/TI0 | 2 | Input | Connect to Vss. |
| P01/INTP1 | 8-A | I/O | Independently connect to Vss via a resistor. |
| P02/INTP2 | | | |
| P03/INTP3 | | | |
| P04/XT1 | 16 | Input | Connect to V _{DD} . |
| P10/ANI0 to P17/ANI7 | 11 | I/O | Independently connect to VDD or Vss via a resistor. |
| P20/SI1 | 8-A | 1 | |
| P21/SO1 | 5-A | | |
| P22/SCK1 | 8-A | 1 | |
| P23/STB | 5-A | 1 | |
| P24/BUSY | 8-A | | |
| P25/SI0/SB0 | 10-A | 1 | |
| P26/SO0/SB1 | | | |
| P27/SCK0 | | | |
| P30/TO0 | 5-A | 1 | |
| P31/TO1 | | | |
| P32/TO2 | | | |
| P33/TI1 | 8-A | | |
| P34/TI2 | | | |
| P35/PCL | 5-A | | |
| P36/BUZ | | | |
| P37 | | | |
| P40/AD0 to P47/AD7 | 5-E | | Independently connect to VDD via a resistor. |
| P50/A8 to P57/A15 | 5-A | | Independently connect to VDD or Vss via a resistor. |
| P60 to P63 (Mask ROM version) | 13-B | | Independently connect to VDD via a resistor. |
| P60 to P63 (PROM version) | 13-D | | |
| P64/RD | 5-A | 1 | Independently connect to V _{DD} or V _{SS} via a resistor. |
| P65/WR | | | |
| P66/WAIT | | | |
| P67/ASTB | | | |



Table 19-1. I/O Circuit Type of Each Pin (2/2)

| Pin Name | I/O Circuit Type | I/O | Recommended Connection of Unused Pins |
|----------|------------------|-------|---------------------------------------|
| RESET | 2 | Input | _ |
| XT2 | 16 | _ | Leave open. |
| AVREF | _ | | Connect to Vss. |
| AVDD | | | Connect to V _{DD} . |
| AVSS | | | Connect to Vss. |
| VPP | | | Directly connect to Vss. |



Figure 19-1. Pin I/O Circuit List (1/2)








Figure 19-1. Pin I/O Circuit List (2/2)





19.7 Memory Map

Figure 19-2. Memory Map (μ PD78P018F)



Note When the internal PROM capacity is 60 Kbytes, the area of F000H to F3FFH cannot be used.

The area of F000H to F3FFH can be used as an external memory by setting the internal PROM capacity to 56 Kbytes or less with the memory size select register (IMS).



19.8 Memory Size Select Register

The μ PD78P018F is provided with a memory size select register (IMS) that can select the internal memory. By setting IMS, the memory of the μ PD78P018F can be mapped in the same manner as that of the mask ROM versions each having a different memory capacity from those of the others.

To map the memory of the μ PD78P018F in the same manner as that of a mask ROM version, set the value of the mask ROM version at reset to IMS.

IMS of a mask ROM version need not to be set.


IMS is set by an 8-bit memory manipulation instruction.

This register is set as shown in Table 19-2 when the RESET signal is input.

Caution When using the mask ROM version, do not set a value other than the value at reset shown in Table 19-2 to IMS.



Figure 19-3. Format of Memory Size Select Register



The set value of IMS to map the memory of the μ PD78P018F in the same manner as that of the mask ROM version is shown in Table 19-2.

Table 19-2. Set Value of Memory Size Select Register

| Model | Set Value of IMS |
|-----------|------------------|
| μPD78011H | 42H |
| μPD78012H | 44H |
| μPD78013H | C6H |
| μPD78014H | C8H |



19.9 Internal Extended RAM Size Select Register

The internal extended RAM of the μ PD78P018F can be mapped in the same manner as the memory map of a mask ROM version with a different sized internal extended RAM by setting the internal extended RAM size select register (IXS).

The μ PD78014H Subseries does not provide IXS.

IXS is set by an 8-bit memory manipulation instruction.

This register is set to 0AH when the RESET signal is input.

Caution The internal extended RAM size select register is provided to the μ PD78P018F only.

Symbol 5 3 2 0 Address After reset R/W IX IX IX IX IXS 0 0 0 FFF4H 0 0AH W RAM3 RAM2 RAM1 RAM0 IX IX IX ΙX Selects internal extended RAM1 RAM3 RAM2 RAM0 RAM capacity 1024 bytes (F400H to F7FFH) 0 0 1 0 0 0 bytes Others Setting prohibited

Figure 19-4. Format of Internal Extended RAM Size Select Register

To make the memory allocation of the μ PD78P018F the same as that of the mask ROM versions, set the IXS register to 0CH^{Note}.

Note Even when a program for the μ PD78P018F in which "MOV IXS, #0CH" is described is executed on the product which IXS is not provided for, the operation is not affected.



19.10 PROM Programming

The μ PD78P018F is provided with 60-Kbyte PROM as a program memory. To write a program into this memory, the device needs to enter the PROM programming mode by manipulating the VPP and $\overline{\text{RESET}}$ pins. When these pins are not used, process them by referring to **19.3 Pin Configuration (2) PROM programming mode**.

Caution Write a program to the program memory in an address range of 0000H to EFFFH (specify the last address EFFFH). The program cannot be written with a PROM programmer that cannot specify a write address.

19.10.1 Operation mode

The PROM programming mode is set when +5 V or +12.5 V is applied to the VPP pin or when a low-level signal is applied to the $\overline{\text{RESET}}$ pin. In this mode, the operation modes shown in Table 19-3 can be set by using the $\overline{\text{CE}}$, $\overline{\text{OE}}$, and $\overline{\text{PGM}}$ pins.

By setting the read mode, the contents of the PROM can be read.

Pin CE RESET V_{PP} V_{DD} OE **PGM** D0 to D7 Operation Mode L +6.5 V Page data latch +12.5 V Н L Н Data input Page write Н Н L High impedance Byte write L Н Data input L Program verify L L Н Data output Program inhibit High impedance × Н Η × L L Read +5 V +5 V L L Н Data output Output disable L Н High impedance × Standby Н High impedance X

Table 19-3. Operation Modes for PROM Programming

Remark ×: L or H

(1) Read mode

The read mode is set by setting $\overline{CE} = L$ and $\overline{OE} = L$.

(2) Output disable mode

The data output goes into a high-impedance state and the output disable mode is set when $\overline{OE} = H$. When two or more $\mu PD78P018Fs$ are connected to the data bus, therefore, data can be read from any one of the devices by controlling the \overline{OE} pin.

(3) Standby mode

The standby mode is set when $\overline{CE} = H$.

In this mode, the data output goes into a high-impedance state regardless of the status of \overline{OE} .

(4) Page data latch mode

The page data latch mode is set when $\overline{CE} = H$, PGM = H, and $\overline{OE} = L$ at the beginning of the page write mode. In this mode, 4-byte data of 1 page is latched to the internal address/data latch circuit.



(5) Page write mode

Page write is executed by applying a 0.1-ms program pulse (active low) to the \overline{PGM} pin with $\overline{CE} = H$ and $\overline{OE} = H$ after latching 1-page, 4-byte address and data in the page data latch mode. After that, the program can be verified when $\overline{CE} = L$ and $\overline{OE} = L$.

If the program cannot be written by one program pulse, repeatedly execute write and verify X times ($X \le 10$).

(6) Byte write mode

Byte write is executed when a 0.1-ms program pulse (active low) is applied to the \overline{PGM} pin with $\overline{CE} = L$ and $\overline{OE} = H$. After that, the program can be verified when $\overline{OE} = L$.

If the program cannot be written by one program pulse, repeatedly execute write and verify X times ($X \le 10$).

(7) Program verify mode

The program verify mode is set when $\overline{CE} = L$, $\overline{PGM} = H$, and $\overline{OE} = L$.

Use this mode to confirm that the program has written correctly.

(8) Program inhibit mode


The program inhibit mode is used to write one device of the plural μ PD78P018Fs whose \overline{OE} , V_{PP}, and D0 to D7 pins are connected in parallel.

To write a program, use the page write or byte write mode described above. At this time, the program is not written to a device whose $\overline{\text{PGM}}$ pin is high.



19.10.2 PROM write sequence

Figure 19-5. Page Program Mode Flowchart



G = start address

N = last address of program



Figure 19-6. Page Program Mode Timing







Figure 19-7. Byte Program Mode Flowchart




G = start address

N = last address of program



Figure 19-8. Byte Program Mode Timing



- Cautions 1. Apply VDD before VPP and turn it off after VPP.
 - 2. Keep V_{PP} to within +13.5 V including the overshoot.
 - 3. If the V_{PP} is disconnected from the socket while +12.5 V is applied to it, the reliability of the μ PD78P018F may be degraded.




19.10.3 PROM read sequence

The contents of the PROM can be read to the external data bus (D0 to D7) in the following sequence:

- (1) Fix the RESET pin to the low level. Supply +5 V to the VPP pin. Connect all unused pins as specified in 19.3 Pin Configuration (2) PROM programming mode.
- (2) Supply +5 V to the VDD and VPP pins.
- (3) Input the address of the data to be read to the A0 to A16 pins.
- (4) Read mode.
- (5) Data is output to the D0 to D7 pins.

Figure 19-9 shows the timing of steps (2) to (5) above.

Figure 19-9. PROM Read Timing





19.11 Erasure: μPD78P018FDW, 78P018FKK-S

The data written to the program memory of the μ PD78P018FDW and 78P018FKK-S can be erased (to FFH) and new data can be rewritten to it.

To erase the data contents, cast a light whose wavelength is shorter than approximately 400 nm onto the erasure window. Usually, an ultraviolet ray of 254 nm is used. The light intensity and time required to completely erase the data contents are as follows:

- Intensity of ultraviolet ray × erasure time: 30 W•s/cm² min.
- Erasure time: 40 minutes or longer (with an ultraviolet lamp of 12 mW/cm². However, the erasure time may
 be extended if the performance of the ultraviolet lamp is degraded or if the erasure window is
 dirty.)

To erase the data, place the ultraviolet lamp at a distance of within 2.5 cm from the erasure window. If a filter is attached to the ultraviolet lamp, remove the filter before casting ultraviolet ray.

19.12 Opaque Film on Erasure Window: μPD78P018FDW, 78P018FKK-S

To protect the EPROM contents from being erased by light other than that of the erasure lamp and to prevent the internal circuit other than EPROM from malfunctioning due to light, attach an opaque film to the erasure window when the EPROM contents must be protected.

19.13 Screening of One-time PROM Version

Because of their structure, the one-time PROM versions (µPD78P018FCW, 78P018FGC-AB8, 78P018FGK-8A8, 78P018FCW(A), and 78P018FGC(A)-AB8) cannot be completely tested by NEC before shipment. It is recommended that screening be implemented to verify the PROM contents after necessary data have been written to the PROM and the product has been stored under the following temperature conditions:

| Storage Temperature | Storage Time |
|---------------------|--------------|
| 125°C | 24 hours |

NEC offers a service, at a charge, called QTOP™ microcontroller, for writing, marking, screening, and verifying one-time PROMs. For details, consult NEC.

Phase-out/Discontinued

[MEMO]



CHAPTER 20 INSTRUCTION SET

This chapter lists the instruction set of the μ PD78014H subseries. For the details of the operation and machine language (instruction code) of each instruction, refer to **78K/0 Series User's Manual - Instruction (U12326E)**.



20.1 Legend

20.1.1 Operand representation and description formats

In the operand field of each instruction, an operand is described according to the description format for operand representation of that instruction (for details, refer to the assembler specifications). Some operands may be described in two or more description formats. In this case, select one of them. Uppercase characters, #, !, \$, and [] are keywords and must be described as is. The meanings of the symbols are as follows:

#: immediate data!: absolute address!: indirect address

To describe immediate data, also describe an appropriate numeric value or label. To describe a label, be sure to describe #, !, \$, or [].

Register description formats r or rp for an operand can be described as a function name (such as X, A, or C) or absolute name (the name in parentheses in the table below, such as R0, R1, or R2).

Table 20-1. Operand Representation and Description Formats

| Representation | Description Format |
|----------------|--|
| r | X (R0), A (R1), C (R2), B (R3), E (R4), D (R5), L (R6), H (R7), |
| rp | AX (RP0), BC (RP1), DE (RP2), HL (RP3) |
| sfr | Special function register symbol ^{Note} |
| sfrp | Special function register symbol (only even address of register that can be manipulated in 16-bit units) ^{Note} |
| saddr | FE20H to FF1FH immediate data or label |
| saddrp | FE20H to FF1FH immediate data or label (even address only) |
| addr16 | 0000H to FFFFH immediate data or label |
| | (even address only for 16-bit data transfer instruction) |
| addr11 | 0800H to 0FFFH immediate data or label |
| addr5 | 0040H to 007FH immediate data or label (even address only) |
| word | 16-bit immediate data or label |
| byte | 8-bit immediate data or label |
| bit | 3-bit immediate data or label |
| RBn | RB0 to RB3 |

Note FFD0H to FFDFH cannot be addressed.

Remark For the symbols of the special function registers, refer to Table 3-5 Special Function Register List.



20.1.2 Description of operation column

A : A register; 8-bit accumulator

X : X register
B : B register
C : C register
D : D register
E : E register
H : H register
L : L register

AX : AX register pair; 16-bit accumulator

BC : BC register pair
DE : DE register pair
HL : HL register pair
PC : program counter
SP : stack pointer

PSW: program status word

CY: carry flag

AC : auxiliary carry flag

Z : zero flag

RBS : register bank select flag
IE : interrupt request enable flag

NMIS: non-maskable interrupt processing flag

() : memory contents indicated by contents of address or register in ()

 \times_H , \times_L : higher 8 bits and lower 8 bits of 16-bit register

: logical product (AND): logical sum (OR)

→ : exclusive logical sum (exclusive OR)

— : inverted data

addr16: 16-bit immediate data or label

jdisp8 : signed 8-bit data (displacement value)

20.1.3 Description in flag operation column

(Blank): not affected 0 : cleared to 0 1 : set to 1

x : set/cleared according to resultR : value saved before is restored



20.2 Operation List

| Instruction | Maamania | Operand | Duto | С | lock | Operation | | Flaç | 3 |
|-------------|----------|----------------|------|--------|---------|----------------------------|---|------|----|
| Group | Mnemonic | Operand | Byte | Note 1 | Note 2 | Operation | Z | AC | CY |
| 8-bit data | MOV | r, #byte | 2 | 8 | _ | $r \leftarrow \text{byte}$ | | | |
| transfer | | saddr, #byte | 3 | 12 | 14 | (saddr) ← byte | | | |
| | | sfr, #byte | 3 | _ | 14 | sfr ← byte | | | |
| | | A, r Note 3 | 1 | 4 | ı | $A \leftarrow r$ | | | |
| | | r, A Note 3 | 1 | 4 | _ | $r \leftarrow A$ | | | |
| | | A, saddr | 2 | 8 | 10 | A ← (saddr) | | | |
| | | saddr, A | 2 | 8 | 10 | (saddr) ← A | | | |
| | | A, sfr | 2 | _ | 10 | A ← sfr | | | |
| | | sfr, A | 2 | _ | 10 | sfr ← A | | | |
| | | A, !addr16 | 3 | 16 | 18 + 2n | A ← (addr16) | | | |
| | | !addr16, A | 3 | 16 | 18 + 2m | (addr16) ← A | | | |
| | | PSW, #byte | 3 | _ | 14 | PSW ← byte | × | × | × |
| | | A, PSW | 2 | _ | 10 | A ← PSW | | | |
| | | PSW, A | 2 | _ | 10 | PSW ← A | × | × | × |
| | | A, [DE] | 1 | 8 | 10 + 2n | $A \leftarrow (DE)$ | | | |
| | | [DE], A | 1 | 8 | 10 + 2m | (DE) ← A | | | |
| | | A, [HL] | 1 | 8 | 10 + 2n | $A \leftarrow (HL)$ | | | |
| | | [HL], A | 1 | 8 | 10 + 2m | (HL) ← A | | | |
| | | A, [HL + byte] | 2 | 16 | 18 + 2n | A ← (HL + byte) | | | |
| | | [HL + byte], A | 2 | 16 | 18 + 2m | (HL + byte) ← A | | | |
| | | A, [HL + B] | 1 | 12 | 14 + 2n | A ← (HL + B) | | | |
| | | [HL + B], A | 1 | 12 | 14 + 2m | (HL + B) ← A | | | |
| | | A, [HL + C] | 1 | 12 | 14 + 2n | $A \leftarrow (HL + C)$ | | | |
| | | [HL + C], A | 1 | 12 | 14 + 2m | (HL + C) ← A | | | |

Notes 1. When the internal high-speed RAM area is accessed or when an instruction that does not access data is executed

- 2. When an area other than the internal high-speed RAM area is accessed
- 3. Except r = A

- 2. The number of clocks shown is when the program is stored in the internal ROM area.
- 3. n indicates the number of wait states when the external memory extension area is read.
- 4. m indicates the number of wait states when the external memory extension area is written.



| Instruction | Mnemonic | Operar | nd. | Byte | C | lock | Operation | | Flag |) |
|-------------|------------|----------------|--------|------|--------|--------------|---|---|------|----|
| Group | Willemonic | Орегаг | iu | byte | Note 1 | Note 2 | Operation | Z | AC | CY |
| 8-bit data | хсн | A, r | Note 3 | 1 | 4 | - | $A \leftrightarrow r$ | | | |
| transfer | | A, saddr | | 2 | 8 | 12 | $A \leftrightarrow (saddr)$ | | | |
| | | A, sfr | | 2 | _ | 12 | $A \leftrightarrow sfr$ | | | |
| | | A, !addr16 | | 3 | 16 | 20 + 2n + 2m | A ↔ (addr16) | | | |
| | | A, [DE] | | 1 | 8 | 12 + 2n + 2m | $A \leftrightarrow (DE)$ | | | |
| | | A, [HL] | | 1 | 8 | 12 + 2n + 2m | $A \leftrightarrow (HL)$ | | | |
| | | A, [HL + byte] | | 2 | 16 | 20 + 2n + 2m | $A \leftrightarrow (HL + byte)$ | | | |
| | | A, [HL + B] | | 2 | 16 | 20 + 2n + 2m | $A \leftrightarrow (HL + B)$ | | | |
| | | A, [HL + C] | | 2 | 16 | 20 + 2n + 2m | $A \leftrightarrow (HL + C)$ | | | |
| 16-bit | MOVW | rp, #word | | 3 | 12 | ı | $rp \leftarrow word$ | | | |
| data | | saddrp, #word | | 4 | 16 | 20 | (saddrp) ← word | | | |
| transfer | | sfrp, #word | | 4 | _ | 20 | $sfrp \leftarrow word$ | | | |
| | | AX, saddrp | | 2 | 12 | 16 | $AX \leftarrow (saddrp)$ | | | |
| | | saddrp, AX | | 2 | 12 | 16 | (saddrp) ← AX | | | |
| | | AX, sfrp | | 2 | _ | 16 | $AX \leftarrow sfrp$ | | | |
| | | sfrp, AX | | 2 | _ | 16 | sfrp ← AX | | | |
| | | AX, rp | Note 4 | 1 | 8 | _ | AX ← rp | | | |
| | | rp, AX | Note 4 | 1 | 8 | ı | $rp \leftarrow AX$ | | | |
| | | AX, !addr16 | | 3 | 20 | 24 + 4n | AX ← (addr16) | | | |
| | | !addr16, AX | | 3 | 20 | 24 + 4m | (addr16) ← AX | | | |
| | XCHW | AX, rp | Note 4 | 1 | 8 | - | $AX \leftrightarrow rp$ | | | |
| 8-bit | ADD | A, #byte | | 2 | 8 | - | A, CY ← A + byte | × | × | × |
| operation | | saddr, #byte | | 3 | 12 | 16 | (saddr), $CY \leftarrow$ (saddr) + byte | × | × | × |
| | | A, r | Note 3 | 2 | 8 | _ | $A, CY \leftarrow A + r$ | × | × | × |
| | | r, A | | 2 | 8 | 1 | $r, CY \leftarrow r + A$ | × | × | × |
| | | A, saddr | | 2 | 8 | 10 | A, CY ← A + (saddr) | × | × | × |
| | | A, !addr16 | | 3 | 16 | 18 + 2n | A, CY ← A + (saddr16) | × | × | × |
| | | A, [HL] | | 1 | 8 | 10 + 2n | A, CY ← A + (HL) | × | × | × |
| | | A, [HL + byte] | | 2 | 16 | 18 + 2n | A, CY ← A + (HL + byte) | × | × | × |
| | | A, [HL + B] | | 2 | 16 | 18 + 2n | $A, CY \leftarrow A + (HL + B)$ | × | × | × |
| | | A, [HL + C] | | 2 | 16 | 18 + 2n | $A, CY \leftarrow A + (HL + C)$ | × | × | × |

Notes 1. When the internal high-speed RAM area is accessed or when an instruction that does not access data is executed

- 2. When an area other than the internal high-speed RAM area is accessed
- 3. Except r = A
- 4. Only when rp = BC, DE, HL

- 2. The number of clocks shown is when the program is stored in the internal ROM area.
- 3. n indicates the number of wait states when the external memory extension area is read.
- 4. m indicates the number of wait states when the external memory extension area is written.



| Instruction | N4 | Onerend | Durka | С | lock | Onesation | | Flag | 3 |
|-------------|----------|----------------|-------|--------|---------|---|---|------|----|
| Group | Mnemonic | Operand | Byte | Note 1 | Note 2 | Operation | Z | AC | CY |
| 8-bit | ADDC | A, #byte | 2 | 8 | _ | A, CY ← A + byte + CY | × | × | × |
| operation | | saddr, #byte | 3 | 12 | 16 | (saddr), CY ← (saddr) + byte + CY | × | × | × |
| | | A, r Note 3 | 2 | 8 | _ | $A, CY \leftarrow A + r + CY$ | × | × | × |
| | | r, A | 2 | 8 | _ | $r, CY \leftarrow r + A + CY$ | × | × | × |
| | | A, saddr | 2 | 8 | 10 | A, CY ← A + (saddr) + CY | × | × | × |
| | | A, !addr16 | 3 | 16 | 18 + 2n | A, CY ← A + (addr16) + CY | × | × | × |
| | | A, [HL] | 1 | 8 | 10 + 2n | $A, CY \leftarrow A + (HL) + CY$ | × | × | × |
| | | A, [HL + byte] | 2 | 16 | 18 + 2n | A, CY ← A + (HL + byte) + CY | × | × | × |
| | | A, [HL + B] | 2 | 16 | 18 + 2n | $A, CY \leftarrow A + (HL + B) + CY$ | × | × | × |
| | | A, [HL + C] | 2 | 16 | 18 + 2n | $A, CY \leftarrow A + (HL + C) + CY$ | × | × | × |
| | SUB | A, #byte | 2 | 8 | _ | A, CY ← A – byte | × | × | × |
| | | saddr, #byte | 3 | 12 | 16 | (saddr), CY ← (saddr) – byte | × | × | × |
| | | A, r Note 3 | 2 | 8 | _ | $A, CY \leftarrow A - r$ | × | × | × |
| | | r, A | 2 | 8 | _ | $r, CY \leftarrow r - A$ | × | × | × |
| | | A, saddr | 2 | 8 | 10 | $A, CY \leftarrow A - (saddr)$ | × | × | × |
| | | A, !addr16 | 3 | 16 | 18 + 2n | $A, CY \leftarrow A - (addr16)$ | × | × | × |
| | | A, [HL] | 1 | 8 | 10 + 2n | $A, CY \leftarrow A - (HL)$ | × | × | × |
| | | A, [HL + byte] | 2 | 16 | 18 + 2n | A, CY ← A − (HL + byte) | × | × | × |
| | | A, [HL + B] | 2 | 16 | 18 + 2n | $A, CY \leftarrow A - (HL + B)$ | × | × | × |
| | | A, [HL + C] | 2 | 16 | 18 + 2n | $A, CY \leftarrow A - (HL + C)$ | × | × | × |
| | SUBC | A, #byte | 2 | 8 | _ | A, CY ← A – byte – CY | × | × | × |
| | | saddr, #byte | 3 | 12 | 16 | (saddr), CY ← (saddr) – byte – CY | × | × | × |
| | | A, r Note 3 | 2 | 8 | - | $A, CY \leftarrow A - r - CY$ | × | × | × |
| | | r, A | 2 | 8 | _ | $r, CY \leftarrow r - A - CY$ | × | × | × |
| | | A, saddr | 2 | 8 | 10 | $A, CY \leftarrow A - (saddr) - CY$ | × | × | × |
| | | A, !addr16 | 3 | 16 | 18 + 2n | A, CY ← A − (addr16) − CY | × | × | × |
| | | A, [HL] | 1 | 8 | 10 + 2n | $A, CY \leftarrow A - (HL) - CY$ | × | × | × |
| | | A, [HL + byte] | 2 | 16 | 18 + 2n | $A, CY \leftarrow A - (HL + byte) - CY$ | × | × | × |
| | | A, [HL + B] | 2 | 16 | 18 + 2n | $A, CY \leftarrow A - (HL + B) - CY$ | × | × | × |
| | | A, [HL + C] | 2 | 16 | 18 + 2n | $A, CY \leftarrow A - (HL + C) - CY$ | × | × | × |

Notes 1. When the internal high-speed RAM area is accessed or when an instruction that does not access data is executed

- 2. When an area other than the internal high-speed RAM area is accessed
- 3. Except r = A

- 2. The number of clocks shown is when the program is stored in the internal ROM area.
- 3. n indicates the number of wait states when the external memory extension area is read.



| Instruction | Mnemonic | Operar | nd. | Byte | С | Clock | Operation | | Flag |
|-------------|-----------|----------------|--------|------|--------|---------|---|---|-------|
| Group | winemonic | Operar | ia | Буце | Note 1 | Note 2 | Operation | Z | AC CY |
| 8-bit | AND | A, #byte | | 2 | 8 | _ | $A \leftarrow A \land byte$ | × | |
| operation | | saddr, #byte | | 3 | 12 | 16 | $(saddr) \leftarrow (saddr) \land byte$ | × | |
| | | A, r | Note 3 | 2 | 8 | - | $A \leftarrow A \wedge r$ | × | |
| | | r, A | | 2 | 8 | ı | $r \leftarrow r \land A$ | × | |
| | | A, saddr | | 2 | 8 | 10 | $A \leftarrow A \land (saddr)$ | × | |
| | | A, !addr16 | | 3 | 16 | 18 + 2n | $A \leftarrow A \land (addr16)$ | × | |
| | | A, [HL] | | 1 | 8 | 10 + 2n | $A \leftarrow A \land (HL)$ | × | |
| | | A, [HL + byte] | | 2 | 16 | 18 + 2n | A ← A ∧ (HL + byte) | × | |
| | | A, [HL + B] | | 2 | 16 | 18 + 2n | $A \leftarrow A \land (HL + B)$ | × | |
| | | A, [HL + C] | | 2 | 16 | 18 + 2n | $A \leftarrow A \land (HL + C)$ | × | |
| | OR | A, #byte | | 2 | 8 | ı | A ← A∨byte | × | |
| | | saddr, #byte | | 3 | 12 | 16 | $(saddr) \leftarrow (saddr) \lor byte$ | × | |
| | | A, r | Note 3 | 2 | 8 | ı | $A \leftarrow A \lor r$ | × | |
| | | r, A | | 2 | 8 | ı | $r \leftarrow r \lor A$ | × | |
| | | A, saddr | | 2 | 8 | 10 | $A \leftarrow A \lor (saddr)$ | × | |
| | | A, !addr16 | | 3 | 16 | 18 + 2n | A ← A ∨ (addr16) | × | |
| | | A, [HL] | | 1 | 8 | 10 + 2n | $A \leftarrow A \lor (HL)$ | × | |
| | | A, [HL + byte] | | 2 | 16 | 18 + 2n | A ← A ∨ (HL + byte) | × | |
| | | A, [HL + B] | | 2 | 16 | 18 + 2n | $A \leftarrow A \lor (HL + B)$ | × | |
| | | A, [HL + C] | | 2 | 16 | 18 + 2n | $A \leftarrow A \lor (HL + C)$ | × | |
| | XOR | A, #byte | | 2 | 8 | - | $A \leftarrow A \forall byte$ | × | |
| | | saddr, #byte | | 3 | 12 | 16 | $(saddr) \leftarrow (saddr) \forall byte$ | × | |
| | | A, r | Note 3 | 2 | 8 | - | $A \leftarrow A \forall r$ | × | |
| | | r, A | | 2 | 8 | - | $r \leftarrow r \forall A$ | × | |
| | | A, saddr | | 2 | 8 | 10 | $A \leftarrow A \forall$ (saddr) | × | |
| | | A, !addr16 | | 3 | 16 | 18 + 2n | $A \leftarrow A \forall$ (addr16) | × | |
| | | A, [HL] | | 1 | 8 | 10 + 2n | $A \leftarrow A \forall (HL)$ | × | |
| | | A, [HL + byte] | | 2 | 16 | 18 + 2n | $A \leftarrow A \forall (HL + byte)$ | × | |
| | | A, [HL + B] | | 2 | 16 | 18 + 2n | $A \leftarrow A \forall (HL + B)$ | × | |
| | | A, [HL + C] | | 2 | 16 | 18 + 2n | $A \leftarrow A \forall (HL + C)$ | × | |

Notes 1. When the internal high-speed RAM area is accessed or when an instruction that does not access data is executed

- 2. When an area other than the internal high-speed RAM area is accessed
- 3. Except r = A

- 2. The number of clocks shown is when the program is stored in the internal ROM area.
- 3. n indicates the number of wait states when the external memory extension area is read.



| Instruction | Maamania | Onerend | Duto | С | lock | Operation | | Flag | <u> </u> |
|-------------|----------|----------------|------|--------|--------------|--|---|------|----------|
| Group | Mnemonic | Operand | Byte | Note 1 | Note 2 | Operation | Z | AC | CY |
| 8-bit | СМР | A, #byte | 2 | 8 | - | A – byte | × | × | × |
| operation | | saddr, #byte | 3 | 12 | 16 | (saddr) - byte | × | × | × |
| | | A, r Note 3 | 2 | 8 | - | A – r | × | × | × |
| | | r, A | 2 | 8 | - | r – A | × | × | × |
| | | A, saddr | 2 | 8 | 10 | A – (saddr) | × | × | × |
| | | A, !addr16 | 3 | 16 | 18 + 2n | A – (addr16) | × | × | × |
| | | A, [HL] | 1 | 8 | 10 + 2n | A – (HL) | × | × | × |
| | | A, [HL + byte] | 2 | 16 | 18 + 2n | A – (HL + byte) | × | × | × |
| | | A, [HL + B] | 2 | 16 | 18 + 2n | A – (HL + B) | × | × | × |
| | | A, [HL + C] | 2 | 16 | 18 + 2n | A – (HL + C) | × | × | × |
| 16-bit | ADDW | AX, #word | 3 | 12 | _ | $AX, CY \leftarrow AX + word$ | × | × | × |
| operation | SUBW | AX, #word | 3 | 12 | _ | $AX, CY \leftarrow AX - word$ | × | × | × |
| | CMPW | AX, #word | 3 | 12 | _ | AX – word | × | × | × |
| Multiply/ | MULU | Х | 2 | 32 | _ | $AX \leftarrow A \times X$ | | | |
| divide | DIVUW | С | 2 | 50 | _ | AX (quotient), C (remainder) \leftarrow AX \div C | | | |
| Increment/ | INC | r | 1 | 4 | _ | r ← r + 1 | × | × | |
| decrement | | saddr | 2 | 8 | 12 | (saddr) ← (saddr) + 1 | × | × | |
| | DEC | r | 1 | 4 | _ | r ← r − 1 | × | × | |
| | | saddr | 2 | 8 | 12 | (saddr) ← (saddr) − 1 | × | × | |
| | INCW | rp | 1 | 8 | _ | rp ← rp + 1 | | | |
| | DECW | rp | 1 | 8 | _ | rp ← rp − 1 | | | |
| Rotate | ROR | A, 1 | 1 | 4 | _ | (CY, A ₇ \leftarrow A ₀ , A _{m-1} \leftarrow A _m) \times 1 time | | | × |
| | ROL | A, 1 | 1 | 4 | _ | $(CY,A_0\leftarrow A_7,A_{m+1}\leftarrow A_m)\times 1 \text{ time}$ | | | × |
| | RORC | A, 1 | 1 | 4 | _ | $(CY \leftarrow A_0, A_7 \leftarrow CY, A_{m-1} \leftarrow A_m) \times 1 \text{ time}$ | | | × |
| | ROLC | A, 1 | 1 | 4 | _ | $(CY \leftarrow A_7, A_0 \leftarrow CY, A_{m+1} \leftarrow A_m) \times 1 \text{ time}$ | | | × |
| | ROR4 | [HL] | 2 | 20 | 24 + 2n + 2m | $A_{3-0} \leftarrow (HL)_{3-0}, (HL)_{7-4} \leftarrow A_{3-0},$ $(HL)_{3-0} \leftarrow (HL)_{7-4}$ | | | |
| | ROL4 | [HL] | 2 | 20 | 24 + 2n + 2m | $A_{3-0} \leftarrow (HL)_{7-4}, (HL)_{3-0} \leftarrow A_{3-0},$ $(HL)_{7-4} \leftarrow (HL)_{3-0}$ | | | |

Notes 1. When the internal high-speed RAM area is accessed or when an instruction that does not access data is executed

- 2. When an area other than the internal high-speed RAM area is accessed
- 3. Except r = A

- 2. The number of clocks shown is when the program is stored in the internal ROM area.
- 3. n indicates the number of wait states when the external memory extension area is read.
- 4. m indicates the number of wait states when the external memory extension area is written.



| Instruction | M | Onesend | Durte | C | Clock | Onesation | | Flag |
|-------------------|----------|---------------|-------|--------|--------------|--|---|-------|
| Group | Mnemonic | Operand | Byte | Note 1 | Note 2 | Operation | Z | AC CY |
| BCD adjustment | ADJBA | | 2 | 8 | - | Decimal Adjust Accumulator after Addition | × | × × |
| | ADJBS | | 2 | 8 | _ | Decimal Adjust Accumulator after Subtract | × | × × |
| Bit | MOV1 | CY, saddr.bit | 3 | 12 | 14 | CY ← (saddr.bit) | | × |
| manipulation | | CY, sfr.bit | 3 | - | 14 | CY ← sfr.bit | | × |
| | | CY, A.bit | 2 | 8 | - | CY ← A.bit | | × |
| | | CY, PSW.bit | 3 | - | 14 | CY ← PSW.bit | | × |
| | | CY, [HL].bit | 2 | 12 | 14 + 2n | CY ← (HL).bit | | × |
| | | saddr.bit, CY | 3 | 12 | 16 | (saddr.bit) ← CY | | |
| | | sfr.bit, CY | 3 | - | 16 | sfr.bit ← CY | | |
| | | A.bit, CY | 2 | 8 | - | A.bit ← CY | | |
| | | PSW.bit, CY | 3 | - | 16 | PSW.bit ← CY | × | × |
| | | [HL].bit, CY | 2 | 12 | 16 + 2n + 2m | (HL).bit ← CY | | |
| | AND1 | CY, saddr.bit | 3 | 12 | 14 | $CY \leftarrow CY \land (saddr.bit)$ | | × |
| | | CY, sfr.bit | 3 | _ | 14 | $CY \leftarrow CY \land sfr.bit$ | | × |
| | | CY, A.bit | 2 | 8 | - | $CY \leftarrow CY \land A.bit$ | | × |
| | | CY, PSW.bit | 3 | _ | 14 | $CY \leftarrow CY \land PSW.bit$ | | × |
| | | CY, [HL].bit | 2 | 12 | 14 + 2n | $CY \leftarrow CY \land (HL).bit$ | | × |
| | OR1 | CY, saddr.bit | 3 | 12 | 14 | $CY \leftarrow CY \lor (saddr.bit)$ | | × |
| | | CY, sfr.bit | 3 | - | 14 | CY ← CY∨sfr.bit | | × |
| | | CY, A.bit | 2 | 8 | - | $CY \leftarrow CY \lor A.bit$ | | × |
| | | CY, PSW.bit | 3 | - | 14 | $CY \leftarrow CY \lor PSW.bit$ | | × |
| | | CY, [HL].bit | 2 | 12 | 14 + 2n | $CY \leftarrow CY \lor (HL).bit$ | | × |
| | XOR1 | CY, saddr.bit | 3 | 12 | 14 | $CY \leftarrow CY \forall (saddr.bit)$ | | × |
| | | CY, sfr.bit | 3 | _ | 14 | $CY \leftarrow CY \forall sfr.bit$ | | × |
| | | CY, A.bit | 2 | 8 | _ | $CY \leftarrow CY \forall A.bit$ | | × |
| | | CY, PSW. bit | 3 | _ | 14 | $CY \leftarrow CY \forall PSW.bit$ | | × |
| | | CY, [HL].bit | 2 | 12 | 14 + 2n | $CY \leftarrow CY \forall (HL).bit$ | | × |

Notes 1. When the internal high-speed RAM area is accessed or when an instruction that does not access data is executed

2. When an area other than the internal high-speed RAM area is accessed

- 2. The number of clocks shown is when the program is stored in the internal ROM area.
- 3. n indicates the number of wait states when the external memory extension area is read.
- 4. m indicates the number of wait states when the external memory extension area is written.



| Instruction | Mnemonic | Operand | Duta | C | Clock | Operation | | Flag | J |
|--------------|-----------|-----------|------|--------|--------------|---|---|------|-------|
| Group | winemonic | Operand | Byte | Note 1 | Note 2 | Operation | Z | AC | CY |
| Bit | SET1 | saddr.bit | 2 | 8 | 12 | (saddr.bit) ← 1 | | | |
| manipulation | | sfr.bit | 3 | _ | 16 | sfr.bit ← 1 | | | |
| | | A.bit | 2 | 8 | - | A.bit ← 1 | | | |
| | | PSW.bit | 2 | - | 12 | PSW.bit ← 1 | × | × | × |
| | | [HL].bit | 2 | 12 | 16 + 2n + 2m | (HL).bit ← 1 | | | |
| | CLR1 | saddr.bit | 2 | 8 | 12 | $(\text{saddr.bit}) \leftarrow 0$ | | | |
| | | sfr.bit | 3 | _ | 16 | sfr.bit ← 0 | | | |
| | | A.bit | 2 | 8 | _ | A.bit ← 0 | | | |
| | | PSW.bit | 2 | - | 12 | PSW.bit ← 0 | × | × | × |
| | | [HL].bit | 2 | 12 | 16 + 2n + 2m | (HL).bit ← 0 | | | |
| | SET1 | CY | 1 | 4 | _ | CY ← 1 | | | 1 |
| | CLR1 | CY | 1 | 4 | _ | CY ← 0 | | | 0 |
| | NOT1 | CY | 1 | 4 | _ | $CY \leftarrow \overline{CY}$ | | | × |
| Call/return | CALL | !addr16 | 3 | 14 | - | $(SP - 1) \leftarrow (PC + 3)H$, $(SP - 2) \leftarrow (PC + 3)L$, $PC \leftarrow addr16$, $SP \leftarrow SP - 2$ | | | |
| | CALLF | !addr11 | 2 | 10 | - | $\begin{split} &(SP-1) \leftarrow (PC+2)_{H}, (SP-2) \leftarrow (PC+2)_{L}, \\ &PC_{15-11} \leftarrow 00001, PC_{10-0} \leftarrow addr11, \\ &SP \leftarrow SP-2 \end{split}$ | | | |
| | CALLT | [addr5] | 1 | 12 | - | $\begin{split} &(SP-1) \leftarrow (PC+1)_{H}, (SP-2) \leftarrow (PC+1)_{L},\\ &PC_{H} \leftarrow (00000000, addr5+1),\\ &PC_{L} \leftarrow (00000000, addr5),\\ &SP \leftarrow SP-2 \end{split}$ | | | |
| | BRK | | 1 | 12 | - | $\begin{split} &(SP-1) \leftarrow PSW, (SP-2) \leftarrow (PC+1)_H,\\ &(SP-3) \leftarrow (PC+1)_L, PC_H \leftarrow (003FH),\\ &PC_L \leftarrow (003EH), SP \leftarrow SP-3, IE \leftarrow 0 \end{split}$ | | | |
| | RET | | 1 | 12 | - | $PCH \leftarrow (SP + 1), PCL \leftarrow (SP),$ $SP \leftarrow SP + 2$ | | | |
| | RETI | | 1 | 12 | - | $\begin{aligned} PCH \leftarrow (SP+1), PCL \leftarrow (SP),\\ PSW \leftarrow (SP+2), SP \leftarrow SP+3,\\ NMIS \leftarrow 0 \end{aligned}$ | R | R | R |
| | RETB | | 1 | 12 | _ | $PCH \leftarrow (SP + 1), PCL \leftarrow (SP),$ $PSW \leftarrow (SP + 2), SP \leftarrow SP + 3$ | R | R | R |

Notes 1. When the internal high-speed RAM area is accessed or when an instruction that does not access data is executed

2. When an area other than the internal high-speed RAM area is accessed

- 2. The number of clocks shown is when the program is stored in the internal ROM area.
- 3. n indicates the number of wait states when the external memory extension area is read.
- 4. m indicates the number of wait states when the external memory extension area is written.



| Instruction | Maamania | Operand | Duto | Clock | | Operation | | Flag | |
|---------------|----------|---------------------|------|--------|---------|---|---|------|---------|
| Group | Mnemonic | Operand | Byte | Note 1 | Note 2 | - Operation | Z | AC | CY |
| Stack | PUSH | PSW | 1 | 4 | - | $(SP - 1) \leftarrow PSW, SP \leftarrow SP - 1$ | | | |
| manipulation | | rp | 1 | 8 | - | $(SP-1) \leftarrow rp_H, (SP-2) \leftarrow rp_L,$ $SP \leftarrow SP-2$ | | | |
| | POP | PSW | 1 | 4 | - | $PSW \leftarrow (SP),SP \leftarrow SP + 1$ | R | R | R |
| | | rp | 1 | 8 | - | $rph \leftarrow (SP + 1), rpL \leftarrow (SP),$ $SP \leftarrow SP + 2$ | | | |
| | MOVW | SP, #word | 4 | _ | 20 | SP ← word | | | |
| | | SP, AX | 2 | _ | 16 | $SP \leftarrow AX$ | | | |
| | | AX, SP | 2 | _ | 16 | AX ← SP | | | |
| Unconditional | BR | !addr16 | 3 | 12 | - | PC ← addr16 | | | |
| branch | | \$addr16 | 2 | 12 | _ | PC ← PC + 2 + jdisp8 | | | |
| | | AX | 2 | 16 | - | $PCH \leftarrow A, PCL \leftarrow X$ | | | |
| Conditional | вс | \$addr16 | 2 | 12 | - | PC ← PC + 2 + jdisp8 if CY = 1 | | | |
| branch | BNC | \$addr16 | 2 | 12 | - | PC ← PC + 2 + jdisp8 if CY = 0 | | | |
| | BZ | \$addr16 | 2 | 12 | - | PC ← PC + 2 + jdisp8 if Z = 1 | | | |
| | BNZ | \$addr16 | 2 | 12 | - | $PC \leftarrow PC + 2 + jdisp8 \text{ if } Z = 0$ | | | |
| | вт | saddr.bit, \$addr16 | 3 | 16 | 18 | PC ← PC + 3 + jdisp8 if(saddr.bit) = 1 | | | |
| | | sfr.bit, \$addr16 | 4 | _ | 22 | PC ← PC + 4 + jdisp8 if sfr.bit = 1 | | | |
| | | A.bit, \$addr16 | 3 | 16 | - | PC ← PC + 3 + jdisp8 if A.bit = 1 | | | |
| | | PSW.bit, \$addr16 | 3 | _ | 18 | PC ← PC + 3 + jdisp8 if PSW.bit = 1 | | | |
| | | [HL].bit, \$addr16 | 3 | 20 | 22 + 2n | PC ← PC + 3 + jdisp8 if (HL).bit = 1 | | | |
| | BF | saddr.bit, \$addr16 | 4 | 20 | 22 | PC ← PC + 4 + jdisp8 if(saddr.bit) = 0 | | | |
| | | sfr.bit, \$addr16 | 4 | _ | 22 | PC ← PC + 4 + jdisp8 if sfr.bit = 0 | | | |
| | | A.bit, \$addr16 | 3 | 16 | - | $PC \leftarrow PC + 3 + jdisp8 \text{ if A.bit} = 0$ | | | |
| | | PSW.bit, \$addr16 | 4 | _ | 22 | $PC \leftarrow PC + 4 + jdisp8 \text{ if PSW. bit} = 0$ | | | |
| | | [HL].bit, \$addr16 | 3 | 20 | 22 + 2n | $PC \leftarrow PC + 3 + jdisp8 \text{ if (HL).bit} = 0$ | | | |

Notes 1. When the internal high-speed RAM area is accessed or when an instruction that does not access data is executed

2. When an area other than the internal high-speed RAM area is accessed

- 2. The number of clocks shown is when the program is stored in the internal ROM area.
- 3. n indicates the number of wait states when the external memory extension area is read.



| Instruction | Mnemonic | Operand | Byte | C | Clock | Operation | | Flag |
|--------------------|---------------|---------------------|------|--------|--------------|---|---|-------|
| Group | Milleriloriic | Operand | byte | Note 1 | Note 2 | Ореганоп | Z | AC CY |
| Conditional branch | BTCLR | saddr.bit, \$addr16 | 4 | 20 | 24 | $PC \leftarrow PC + 4 + jdisp8 if(saddr.bit) = 1$ then reset(saddr.bit) | | |
| | | sfr.bit, \$addr16 | 4 | - | 24 | $PC \leftarrow PC + 4 + jdisp8 \text{ if sfr.bit} = 1$ then reset sfr.bit | | |
| | | A.bit, \$addr16 | 3 | 16 | - | $PC \leftarrow PC + 3 + jdisp8 \text{ if A.bit} = 1$ then reset A.bit | | |
| | | PSW.bit, \$addr16 | 4 | - | 24 | PC ← PC + 4 + jdisp8 if PSW.bit = 1 then reset PSW.bit | × | ×× |
| | | [HL].bit, \$addr16 | 3 | 20 | 24 + 2n + 2m | $PC \leftarrow PC + 3 + jdisp8 \text{ if (HL).bit} = 1$ then reset (HL).bit | | |
| | DBNZ | B, \$addr16 | 2 | 12 | _ | $B \leftarrow B - 1$, then PC \leftarrow PC + 2 + jdisp8 if B \neq 0 | | |
| | | C, \$addr16 | 2 | 12 | _ | $C \leftarrow C -1$, then $PC \leftarrow PC + 2 + jdisp8 \text{ if } C \neq 0$ | | |
| | | saddr, \$addr16 | 3 | 16 | 20 | $(saddr) \leftarrow (saddr) - 1$, then PC \leftarrow PC + 3 + jdisp8 if(saddr) \neq 0 | | |
| CPU | SEL | RBn | 2 | 8 | - | RBS1, 0 ← n | | |
| control | NOP | | 1 | 4 | - | No operation | | |
| | EI | | 2 | _ | 12 | IE ← 1(Enable interrupt) | | |
| | DI | | 2 | _ | 12 | IE ← 0(Disable interrupt) | | |
| | HALT | | 2 | 12 | - | Set HALT mode | | |
| | STOP | | 2 | 12 | - | Set STOP mode | | |

- Notes 1. When the internal high-speed RAM area is accessed or when an instruction that does not access data is executed
 - 2. When an area other than the internal high-speed RAM area is accessed

- Remarks 1. One clock of an instruction is equal to one CPU clock (fcpu) selected by processor clock control register (PCC).
 - 2. The number of clocks shown is when the program is stored in the internal ROM area.
 - 3. n indicates the number of wait states when the external memory extension area is read.
 - 4. m indicates the number of wait states when the external memory extension area is written.



20.3 Instruction List by Addressing

(1) 8-bit instructions

 ${\sf MOV, XCH, ADD, ADDC, SUB, SUBC, AND, OR, XOR, CMP, MULU, DIVUW, INC, DEC, ROR, ROL, RORC, ROLC, ROR4, ROL4, PUSH, POP, DBNZ}$



| 2nd Operand | | | | | | | | | | [] huto] | | | |
|-------------------------|-------|------|-------------------|-----|-------|---------|-----|------|------|-------------------------------------|----------|------|--------------|
| 2nd Operand 1st Operand | #byte | А | r ^{Note} | sfr | saddr | !addr16 | PSW | [DE] | [HL] | [HL + byte] [HL + B] [HL + C] | \$addr16 | 1 | None |
| A | ADD | | MOV | MOV | MOV | MOV | MOV | MOV | MOV | MOV | | ROR | |
| | ADDC | | XCH | XCH | XCH | XCH | | XCH | XCH | XCH | | ROL | |
| | SUB | | ADD | | ADD | ADD | | | ADD | ADD | | RORC | |
| | SUBC | | ADDC | | ADDC | ADDC | | | ADDC | ADDC | | ROLC | |
| | AND | | SUB | | SUB | SUB | | | SUB | SUB | | | |
| | OR | | SUBC | | SUBC | SUBC | | | SUBC | SUBC | | | |
| | XOR | | AND | | AND | AND | | | AND | AND | | | |
| | СМР | | OR | | OR | OR | | | OR | OR | | | |
| | | | XOR | | XOR | XOR | | | XOR | XOR | | | |
| | | | СМР | | СМР | СМР | | | СМР | СМР | | | |
| r | MOV | MOV | | | | | | | | | | | INC |
| | | ADD | | | | | | | | | | | DEC |
| | | ADDC | | | | | | | | | | | |
| | | SUB | | | | | | | | | | | |
| | | SUBC | | | | | | | | | | | |
| | | AND | | | | | | | | | | | |
| | | OR | | | | | | | | | | | |
| | | XOR | | | | | | | | | | | |
| | | СМР | | | | | | | | | | | |
| B, C | | | | | | | | | | | DBNZ | | |
| sfr | MOV | MOV | | | | | | | | | | | |
| saddr | MOV | MOV | | | | | | | | | DBNZ | | INC |
| | ADD | | | | | | | | | | | | DEC |
| | ADDC | | | | | | | | | | | | |
| | SUB | | | | | | | | | | | | |
| | SUBC | | | | | | | | | | | | |
| | AND | | | | | | | | | | | | |
| | OR | | | | | | | | | | | | |
| | XOR | | | | | | | | | | | | |
| | CMP | | | | | | | | | | | | |
| !addr16 | | MOV | | | | | | | | | | | |
| PSW | MOV | MOV | | | | | | | | | | | PUSH |
| | | | | | | | | | | | | | POP |
| [DE] | | MOV | | | | | | | | | | | |
| [HL] | | MOV | | | | | | | | | | | ROR4 ROL4 |
| [HL + byte] | | MOV | | | | | | | | | | | NOL4 |
| [HL + B] | | | | | | | | | | | | | |
| [HL + C] | | | | | | | | | | | | | |
| х | | | | | | | | | | | | | MULU |
| С | | | | | | | | | | | | | DIVUW |
| | | | | | | | | | | | | | |

Note Except for r = A



(2) 16-bit instructions

MOVW, XCHW, ADDW, SUBW, CMPW, PUSH, POP, INCW, DECW

| 2nd Operand 1st Operand | #word | AX | rp ^{Note} | sfrp | saddrp | !addr16 | SP | None |
|----------------------------|----------------------|----------|--------------------|------|--------|---------|------|-----------------------------|
| AX | ADDW SUBW CMPW | | MOVW XCHW | MOVW | MOVW | MOVW | MOVW | |
| гр | MOVW | MOVWNote | | | | | | INCW DECW PUSH POP |
| sfrp | MOVW | MOVW | | | | | | |
| saddrp | MOVW | MOVW | | | | | | |
| !addr16 | | MOVW | | | | | | |
| SP | MOVW | MOVW | | | | | | |

Note Only when rp = BC, DE, HL

(3) Bit manipulation instructions

MOV1, AND1, OR1, XOR1, SET1, CLR1, NOT1, BT, BF, BTCLR

| 2nd Operand 1st Operand | A.bit | sfr.bit | saddr.bit | PSW.bit | [HL].bit | CY | \$addr16 | None |
|----------------------------|-----------------------------|-----------------------------|-----------------------------|-----------------------------|-----------------------------|------|-------------------|----------------------|
| A.bit | | | | | | MOV1 | BT BF BTCLR | SET1 CLR1 |
| sfr.bit | | | | | | MOV1 | BT BF BTCLR | SET1 CLR1 |
| saddr.bit | | | | | | MOV1 | BT BF BTCLR | SET1 CLR1 |
| PSW.bit | | | | | | MOV1 | BT BF BTCLR | SET1 CLR1 |
| [HL].bit | | | | | | MOV1 | BT BF BTCLR | SET1 CLR1 |
| СУ | MOV1 AND1 OR1 XOR1 | MOV1 AND1 OR1 XOR1 | MOV1 AND1 OR1 XOR1 | MOV1 AND1 OR1 XOR1 | MOV1 AND1 OR1 XOR1 | | | SET1 CLR1 NOT1 |



(4) Call/branch instructions

CALL, CALLF, CALLT, BR, BC, BNC, BZ, BNZ, BT, BF, BTCLR, DBNZ

| 2nd Operand 1st Operand | AX | !addr16 | !addr11 | [addr5] | \$addr16 |
|----------------------------|----|------------|---------|---------|------------------------------|
| Basic instruction | BR | CALL BR | CALLF | CALLT | BR BC BNC BZ BNZ |
| Compound instruction | | | | | BT BF BTCLR DBNZ |

(5) Other instructions

ADJBA, ADJBS, BRK, RET, RETI, RETB, SEL, NOP, EI, DI, HALT, STOP



APPENDIX A DIFFERENCES BETWEEN μ PD78014, 78014H, AND 78018F SUBSERIES

Table A-1 shows the major differences between the $\mu PD78014$, 78014H, and 78018F Subseries.

Table A-1. Major Differences between μ PD78014, 78014H, and 78018F Subseries (1/2)

| Part Number | μPD78014 Subseries | μPD78014H Subseries | μPD78018F Subseries |
|---|--|--|--|
| Item | Nat and date | Described | Not a not do d |
| EMI noise prevention | Not provided | Provided | Not provided |
| On-chip I ² C bus | Provided | Not provided | Provided |
| PROM version | μPD78P014 | μPD78P018F | |
| Supply voltage | V _{DD} = 2.7 to 6.0 V | V _{DD} = 1.8 to 5.5 V | |
| Internal high-speed RAM | μPD78011B : 512 bytes μPD78012B : 512 bytes μPD78013 : 1024 bytes μPD78014 : 1024 bytes μPD78P014 : 1024 bytes | μPD78011H : 512 bytes μPD78012H : 512 bytes μPD78013H : 1024 bytes μPD78014H : 1024 bytes | μPD78011F : 512 bytes μPD78012F : 512 bytes μPD78013F : 1024 bytes μPD78014F : 1024 bytes μPD78015F : 1024 bytes μPD78016F : 1024 bytes μPD78018F : 1024 bytes μPD78018F : 1024 bytes |
| Internal extended RAM | Not provided | | μPD78011F : Not provided μPD78012F : Not provided μPD78013F : Not provided μPD78014F : Not provided μPD78014F : Not provided μPD78015F : 512 bytes μPD78016F : 512 bytes μPD78018F : 1024 bytes μPD78P018F: 1024 bytes |
| Serial interface operating mode (Y Subseries) | 3-wire/2-wire/SBI/I ² C: 1ch 3-wire (automatic transmission/reception): 1ch | _ | 3-wire/2-wire/I ² C: 1ch 3-wire (automatic transmission/reception): 1ch |
| Bit 5 (SIC) of interrupt timing specification register (SINT) in SBI mode (selection of INTCSI0 interrupt source) | When SIC = 1 is set: CSIIF0 (interrupt request flag) is set on detection of bus release | When SIC = 1 is set: CSIIF0 (interrupt request flag) release and termination of tra | |
| Bit 5 (SIC) of interrupt timing specification register (SINT) in I ² C bus mode (selection of INTCSI0 interrupt source) | When SIC = 1 is set: CSIIF0 (interrupt request flag) is set on detection of stop condition | - | When SIC = 1 is set: CSIIF0 (interrupt request flag) is set on detection of stop condition and termination of transfer |



Table A-1. Major Differences between μ PD78014, 78014H, and 78018F Subseries (2/2)

| Part Number | μPD78014 Subseries | μPD78014H Subseries | μPD78018F Subseries |
|--|--|--|---|
| Item | | | |
| Function of bit 7 (BSYE) of serial bus interface control register (SBIC) (Y Subseries) | Control of synchronous busy signal output • When BSYE = 0 Disables busy signal synchronized with the falling edge of SCK0 clock immediately after the instruction to be cleared (0) in SBI mode. BSYE = 0 must be set in I ² C bus mode. • When BSYE = 1 Starts outputting busy signal at the falling edge of SCK0 clock following acknowledge signal in SBI mode. | _ | Control of N-ch open drain output for transmission in I²C bus mode • When BSYE = 0 Output enable (transmission) • When BSYE = 1 Output disable (reception) |
| Automatic data transmission/ reception time interval specification register (ADTI) | Not provided | Provided | |
| Package | 64-pin plastic shrink DIP (750 mil) 64-pin ceramic shrink DIP (with window) (750 mil) ^{Note} 64-pin plastic QFP (14 × 14 mm) | 64-pin plastic shrink DIP (750 mil) 64-pin plastic QFP (14 × 14 mm) 64-pin plastic LQFP (12 × 12 mm) | • 64-pin plastic shrink DIP (750 mil) • 64-pin ceramic shrink DIP (with window) (750 mil)Note • 64-pin plastic QFP (14 × 14 mm) • 64-pin plastic LQFP (12 × 12 mm) • 64-pin ceramic WQFN (14 × 14 mm)Note |
| Programmer adapter | PA-78P014CW PA-78P014GC | PA-78P018CW PA-78P018GC PA-78P018GK PA-78P018KK-S | |
| Emulation board | IE-78014-R-EM IE-78014-R-EM-A IE-78018-NS-EM1 | IE-78014-R-EM-A IE-78018-NS-EM1 | |
| Access timing to external memory | Differs between μPD78014 Su | bseries and other Subseries. | Refer to separate Data Sheet. |
| Electrical characteristics, recommended soldering conditions | Refer to separate Data Sheet. | | |

Note PROM version only



APPENDIX B DEVELOPMENT TOOLS

The following development tools are available for development of systems using the μ PD78014H Subseries. Figure B-1 shows development tools.



Figure B-1. Development Tool Configuration (1/2)

(1) When using in-circuit emulator IE-78K0-NS







Figure B-1. Development Tool Configuration (2/2)

(2) When using in-circuit emulator IE-78001-R-A



Remark Blocks enclosed by broken line vary depending on the development environment. Refer to **B.3.1 Hardware**.



B.1 Language processing software

| RA78K/0 Assembler package | Program that converts program written in mnemonic into object codes that can be executed by microcontroller. In addition, automatic functions to generate symbol table and optimize branch instructions are also provided. Used in combination with optional device file (DF78014). <precautions 0="" environment="" pc="" ra78k="" under="" using="" when=""> This assembler package is a DOS-based application. However, it can also run under Windows environment by using Project Manager (included in the assembler package) on Windows.</precautions> |
|--|--|
| | Part number: μSxxxRA78K0 |
| CC78K/0 C compiler package | Program that converts program written in C language into object codes that can be executed by microcontroller. Used in combination with optional assembler package and device file . <precautions 0="" cc78k="" environment="" pc="" under="" using="" when=""> This C compiler package is a DOS-based application. However, it can also run under Windows environment by using Project Manager (included in the assembler package) on Windows.</precautions> |
| | Part number: μS××××CC78K0 |
| DF78014 ^{Note} Device file | File containing information peculiar to the device. Used in combination with optional tools (RA78K/0, CC78K/0, SM78K0, ID78K0-NS, or ID78K0). Compatible OS and host machine differ depending on tools to be used. |
| | Part number: μSxxxDF78014 |
| CC78K/0-L C library source file | Source program of functions for generating object library included in C compiler package. Necessary for changing object library included in C compiler package according to customer's specifications. Being a source file, its operating environment does not depend on OS. Part number: µSxxxxCC78K0-L |

Note DF78014 is common file that can be used with RA78K/0, SM78K0, CC78K/0, ID78K0-NS, and ID78K0.

 $\begin{array}{l} \mu \text{S} \times \times \times \text{RA78K0} \\ \mu \text{S} \times \times \times \times \text{CC78K0} \\ \mu \text{S} \times \times \times \times \text{DF78014} \\ \mu \text{S} \times \times \times \times \times \text{CC78K0-L} \end{array}$

| ×××× | Host Machine | OS | Supply Media |
|------|--------------------|------------------------------|-----------------|
| AA13 | PC-9800 series | Windows (Japanese)Notes 1, 2 | 3.5-inch 2HD FD |
| AB13 | IBM PC/AT™ or | Windows (Japanese)Notes 1, 2 | 3.5-inch 2HC FD |
| BB13 | compatible | Windows (English) | |
| 3B16 | HP9000 series 700™ | HP-UX™ (Rel.9.05) | DAT (DDS) |
| 3K13 | SPARCstation™ | SunOS™ (Rel.4.1.4) | 3.5-inch 2HC FD |
| 3K15 | | | 1/4-inch CGMT |
| 3R13 | NEWS™ (RISC) | NEWS-OS™ (Rel.6.1) | 3.5-inch 2HC FD |

Notes 1. Can be operated in DOS environment.

2. Does not support Windows NT™



B.2 PROM Writing Tools


B.2.1 Hardware

| PG-1500 | PROM programmer that can program PROM-contained single-chip | |
|-------------------------|--|--|
| PROM programmer | microcontrollers in stand-alone mode or through manipulation from host | |
| | machine when connected to board supplied as accessory and optional | |
| | PROM programmer adapter. | |
| | Can program representative PROMs with 256K-bit to 4M-bit capacities. | |
| PA-78P018CW | PROM programmer adapter for μ PD78P018F and connected to PG-1500. | |
| PA-78P018GC | PA-78P018CW : for 64-pin plastic shrink DIP (750 mils) | |
| PA-78P018GK | PA-78P018GC : for 64-pin plastic QFP (14 × 14 mm) | |
| PA-78P018KK-S | PA-78P018GK : for 64-pin plastic LQFP (12 × 12 mm) | |
| PROM programmer adapter | PA-78P018KK-S : for 64-pin ceramic WQFN (14 × 14 mm) | |
| | | |

B.2.2 Software

| PG-1500 controller | Connects the PG-1500 to the host machine with a serial or parallel interface | |
|--------------------|--|--|
| | and controls the PG-1500 on the host machine. | |
| | The PG-1500 is a DOS-based application. Therefore, run the PG-1500 in | |
| | the DOS prompt under Windows. | |
| | Part number: μS××××PG1500 | |

Remark ×××× in the part number differs depending on the host machine and OS used.



Note MS-DOS ver.5.0 or later has a task swap function but this function cannot be used with the above software.



B.3 Debugging Tools

B.3.1 Hardware (1/2)

(1) When using the in-circuit emulator IE-78K0-NS

| IE-78K0-NS ^{Note} In-circuit emulator | | The in-circuit emulator serves to debug hardware and software when developing application systems using a 78K/0 Series product. It corresponds to integrated debugger (ID78K0-NS). This emulator should be used in combination with power supply unit, emulation probe, and interface adapter which is required to connect thiis emulator to the host machine. |
|--|---|--|
| IE-70000- | -MC-PS-B | This adapter is used for supplying power from a receptacle of 100-V to |
| Power su | pply unit | 240-V AC. |
| IE-70000- Interface | -98-IF-C ^{Note} adapter | This adapter is required when using the PC-9800 series computer (except notebook type) as the IE-78K0-NS host machine. |
| IE-70000- PC card I | | This is PC card and interface cable requied when using the PC-9800 series notebook-type computer as the IE-78K0-NS host machine. |
| IE-70000- Interface | -PC-IF-C ^{Note} adapter | This adapter is required when using the IBM PC and its compatible computers as the IE-78K0-NS host machine. |
| IE-780034 Emulation | 4-NS-EM1 ^{Note} n board | This board emulates the operations of the peripheral hardware peculiar to a device. It should be used in combination with an in-circuit emulator. |
| NP-64CW Emulation | | This probe is used to connect the in-circuit emulator to the target system and is designed for 64-pin plastic shrink DIP (CW type). |
| NP-64GC Emulation | | This probe is used to connect the in-circuit emulator to the target system and is designed for 64-pin plastic QFP (GC-AB8 type). |
| | EV-9200GC-64 Conversion socket (Refer to Figures B-2 and B-3) | This conversion socket connects the NP-64GC to the target system board designed to mount a 64-pin plastic QFP (GC-AB8 type). |
| NP-64GK Emulation | | This probe is used to connect the in-circuit emulator to the target system and is designed for 64-pin plastic QFP (GK-8A8 type). |
| | TGK-064SBW Conversion adapter (Refer to Figure B-4) | This conversion adapter connects the TGK-064SBW to the target system board designed to mount a 64-pin plastic QFP (GK-8A8type). |

Note Under development

Remarks 1. NP-64CW, NP-64GC, and NP-64GK are products of Naitou Densei Machidaseisakusho Co., Ltd.

Phone : (044) 822-3813 Naitou Densei Machidaseisakusho Co., Ltd.

2. TGK-064SBW is a product of TOKYO ELETECH CORPORATION.

Inquiries: Daimaru Kougyou Co., Ltd.

Phone : (03) 3820-7112 Tokyo Electronic Component Divsion (06) 244-6672 Osaka Electronic Component Divsion

3. EV-9200GC-64 is sold in five units.

4. TGK-064SBW is sold in one unit.



B.3.1 Hardware (2/2)

(2) When using the in-circuit emulator IE-78001-R-A

| IE-78000-R-A ^{Note} In-circuit emulator | This in-circuit emulator is used to debug hardware and software when an application system using the 78K/0 Series is developed. It supports the integrated debugger (ID78K0). This emulator is used in combination with an emulation probe and an interface adapter that connects the emulator with the host machine. |
|--|---|
| IE-70000-98-IF-B or IE-70000-98-IF-C ^{Note} Interface adapter | Adapter necessary when using the PC-9800 series (except the notebook type) as the host machine of the IE-78001-R-A. |
| IE-70000-PC-IF-B or IE-70000-PC-IF-C ^{Note} Interface adapter | Adapter necessary when using IBM PC/AT or compatible machines as the host machine of the IE-78001-R-A. |
| IE-78000-R-SV3 Interface adapter | Adapter cable necessary when using an EWS as the host machine of the IE-78001-R-A. This cable is connected to the board in the IE-78001-R-A. As Ethernet™, 10Base-5 is supported. If the other methods are used, a commercially available conversion adapter is necessary. |
| IE-78018-NS-EM1 ^{Note} Emulation probe | This board emulates the peripheral hardware peculiar to a device. It is used in combination with an in-circuit emulator. |
| IE-78K0-R-EX1 ^{Note} Emulation word processor conversion board | Board necessary when using IE-78018-NS-EM1 is used with IE-78001-R-A. |
| IE-78014-R-EM-A Emulation board | This board emulates the peripheral hardware peculiar to a device (3.0 to 6.0 V). It is used in combination with IE-78001-R-A. |
| EP-78240CW-R Emulation probe | This is a probe to connect an in-circuit emulator and target system. It is for a 64-pin plastic shrink DIP (CW type). |
| EP-78240GC-R Emulation probe | This is a probe to connect an in-circuit emulator and target system. It is for 64-pin plastic QFP (GC-AB8 type). |
| EV-9200GC-64 Conversion socket (Refer to Figures B-2 and B-3) | This conversion socket connects the board of the target system created for mounting 64-pin plastic QFP (GC-AB8 type) and the EP-78240GC-R. Instead of connecting the EP-78240GC-R, the μ PD78P018FKK-S (ceramic WQFN) can also be connected. |
| EP-78012GK-R Emulation probe | This probe connects an in-circuit emulator and target system. It is for a 64-pin plastic QFP (GK-8A8 type). One 64-pin conversion adapter, TGK-064SBW, which facilitates development of the target system is supplied as an accessory. |
| TGK-064SBW Conversion adapter (Refer to Figure B-4) EV-9900 | This conversion socket connects the board of the target system created for mounting 64-pin plastic QFP (GK-8A8 type) and the EP-78012GK-R. This product is manufactured by TOKYO ELETECH CORPORATION. Jig used to remove the μ PD78P018FKK-S from the EV-9200GC-64. |

Note Under development

Remarks 1. TGK-064SBW is a product of TOKYO ELETECH CORPORATION.

Inquiries: Daimaru Kougyou Co., Ltd.

Phone : (03) 3820-7112 Tokyo Electronic Component Divsion

(06) 244-6672 Osaka Electronic Component Divsion

2. EV-9200GC-64 is sold in five units.

3. TGK-064SBW is sold in one unit.



B.3.2 Software (1/2)

 μ S××××SM78K0

| SM78K0 | This simulator simulates the operation of the target system on the host |
|------------------|---|
| System simulator | machine and is used to debug the target system at C source level or |
| | assembler level. |
| | The SM78K0 operates in Windows. |
| | By using the SM78K0, the logic and performance of the application can be |
| | verified independently of hardware development even if an in-circuit emulator |
| | is not used, so that the development efficiency can be enhanced and |
| | software quality can be improved. |
| | This simulator is used in combination with an optional device file (DF78014). |
| | Part number: μSxxxxSM78K0 |

Remark ×××× in the part number differs depending on the host machine and OS used.

| xxxx | Host Machine | OS | Supply Media |
|------|-------------------------|------------------------|-----------------|
| AA13 | PC-9800 series | Windows (Japanese)Note | 3.5-inch 2HD FD |
| AB13 | IBM PC/AT or compatible | Windows (Japanese)Note | 3.5-inch 2HC FD |
| BB13 | | Windows (English)Note | |

Note Does not support Windows NT



B.3.2 Software (2/2)

| ID78K0-NS ^{Note} | This is a control program that is used to debug the 78K/0 Series. |
|---------------------------|--|
| Integrated debugger | It uses Windows on a personal computer and OSF/Motif™ on EWS as a |
| (Supports the in-circuit | graphical user interface, and has the appearance and operability conforming |
| emulator IE-78K0-NS) | to these interfaces. Moreover, debugging functions supporting C language |
| | are reinforced, and the trace result can be displayed in C language level |
| | by using a window integrating function that associates the source program, |
| ID78K0 | disassemble display, and memory display with the trace result. In addition, |
| Integrated debugger | it can enhance the debugging efficiency of a program using a real-time OS |
| (Supports the in-circuit | by incorporating function expansion modules such as a task debugger and |
| emulator IE-78001-R-A) | system performance analyzer. |
| | This debugger is used in combination with an optional device file (DF78014). |
| | Part number: μSxxxxID78K0-NS, μSxxxxID78K0 |

Note Under development

Remark ×××× in the part number differs depending on the host machine and OS used.

Note Does not support Windows NT

 μ S $\times \times \times$ ID78K0

| ×××× | Host Machine | os | Supply Media |
|------|-------------------------|------------------------|-----------------|
| AA13 | PC-9800 series | Windows (Japanese)Note | 3.5-inch 2HD FD |
| AB13 | IBM PC/AT or compatible | Windows (Japanese)Note | 3.5-inch 2HC FD |
| BB13 | | Windows (English)Note | |
| 3P16 | HP9000 series 700 | HP-UX (Rel.9.05) | DAT (DDS) |
| 3K13 | SPARCstation | SunOS (Rel.4.1.4) | 3.5-inch 2HC FD |
| 3K15 | | | 1/4-inch CGMT |
| 3R13 | NEWS (RISC) | NEWS-OS (Rel.6.1) | 3.5-inch 2HC FD |

Note Does not support Windows NT



B.4 OS for IBM PC

The following OSs for the IBM PC are supported.

Table B-1. OS for IBM PC

| os | Version | |
|----------|--|--|
| PC DOS | Ver.5.02 to Ver.6.3 | |
| | J6.1/V ^{Note} to J6.3/V ^{Note} | |
| IBM DOS™ | J5.02/V ^{Note} | |
| MS-DOS | Ver.5.0 to Ver.6.22 | |
| | 5.0/V ^{Note} to 6.2/V ^{Note} | |

Note Only English mode is supported.

Caution Although Ver.5.0 or later have a task swap function, this function cannot be used with this software.

B.5 Upgrading Former In-circuit Emulators for 78K/0 Series to IE-78001-R-A

If you have a former in-circuit emulator for the 78K/0 Series (IE-78000-R or IE-78000-R-A), your in-circuit emulator can be upgraded to be equivalent to the in-circuit emulator IE-78000-R-A by only replacing the break board with the IE-78001-R-BK (under development).

Table B-2. Upgrading Former In-circuit Emulators for 78K/0 Series to IE-78001-R-A


| In-circuit Emulator Cabinet UpgradingNote | | Board to be Purchased | |
|---|--------------|-----------------------|--|
| IE-78000-R | Required | IE-78001-R-BK | |
| IE-78000-R-A | Not required | | |

Note To upgrade your cabinet, bring it to NEC.



Dimensions of Conversion Socket (EV-9200GC-64) and Recommended Footprint

Figure B-2. EV-9200GC-64 Dimensions (For reference only)




EV-9200GC-64-G0

| ITEM | MILLIMETERS | INCHES |
|------|-------------|---------------------------|
| Α | 18.8 | 0.74 |
| В | 14.1 | 0.555 |
| С | 14.1 | 0.555 |
| D | 18.8 | 0.74 |
| Е | 4-C 3.0 | 4-C 0.118 |
| F | 0.8 | 0.031 |
| G | 6.0 | 0.236 |
| Н | 15.8 | 0.622 |
| I | 18.5 | 0.728 |
| J | 6.0 | 0.236 |
| K | 15.8 | 0.622 |
| L | 18.5 | 0.728 |
| М | 8.0 | 0.315 |
| N | 7.8 | 0.307 |
| 0 | 2.5 | 0.098 |
| Р | 2.0 | 0.079 |
| Q | 1.35 | 0.053 |
| R | 0.35±0.1 | $0.014^{+0.004}_{-0.005}$ |
| S | φ2.3 | Ø0.091 |
| Т | φ1.5 | φ0.059 |



Figure B-3. EV-9200GC-64 Recommended Footprint (For reference only)



EV-9200GC-64-P1


| ITEM | MILLIMETERS | INCHES |
|------|-------------------------|--|
| Α | 19.5 | 0.768 |
| В | 14.8 | 0.583 |
| С | 0.8±0.02 × 15=12.0±0.05 | $0.031^{+0.002}_{-0.001} \times 0.591 = 0.472^{+0.003}_{-0.002}$ |
| D | 0.8±0.02 × 15=12.0±0.05 | $0.031^{+0.002}_{-0.001} \times 0.591 = 0.472^{+0.003}_{-0.002}$ |
| Е | 14.8 | 0.583 |
| F | 19.5 | 0.768 |
| G | 6.00±0.08 | $0.236^{+0.004}_{-0.003}$ |
| Н | 6.00±0.08 | $0.236^{+0.004}_{-0.003}$ |
| I | 0.5±0.02 | $0.197^{+0.001}_{-0.002}$ |
| J | φ2.36±0.03 | ϕ 0.093 ^{+0.001} _{-0.002} |
| K | φ2.2±0.1 | ϕ 0.087 ^{+0.004} _{-0.005} |
| L | φ1.57±0.03 | ϕ 0.062 ^{+0.001} _{-0.002} |


Caution Dimensions of mount pad for EV-9200 and that for target device (QFP) may be different in some parts. For the recommended mount pad dimensions for QFP, refer to "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (C10535E).




Dimensions of Conversion Socket (TGK-064SBW)

Figure B-4. TGK-064SBW Dimensions (For reference only)







| ITEM | MILLIMETERS | INCHES | ITEM | MILLIMETE |
|------|--------------------|-------------------|------|------------|
| Α | 18.4 | 0.724 | а | ϕ 0.3 |
| В | 0.65x15=9.75 | 0.026x0.591=0.384 | b | 1.85 |
| С | 0.65 | 0.026 | С | 3.5 |
| D | 7.75 | 0.305 | d | 2.0 |
| E | 10.15 | 0.400 | е | 3.9 |
| F | 12.55 | 0.494 | f | 1.325 |
| G | 14.95 | 0.589 | g | 1.325 |
| Н | 0.65x15=9.75 | 0.026x0.591=0.384 | h | 5.9 |
| T | 11.85 | 0.467 | i | 0.8 |
| J | 18.4 | 0.724 | j | 2.4 |
| K | C 2.0 | C 0.079 | k | 2.7 |
| L | 12.45 | 0.490 | | |
| М | 10.25 | 0.404 | | |
| N | 7.7 | 0.303 | | |
| 0 | 10.02 | 0.394 | | |
| Р | 14.92 | 0.587 | | |
| Q | 11.1 | 0.437 | | |
| R | 1.45 | 0.057 | | |
| S | 1.45 | 0.057 | | |
| Т | 4- <i>\phi</i> 1.3 | 4-φ0.051 | | |
| U | 1.8 | 0.071 | | |
| V | 5.0 | 0.197 | | |
| | | | | |

 ϕ 0.209

 ϕ 0.140

 ϕ 0.035

4-C 0.039

φ5.3

Х

4-C 1.0

 ϕ 3.55

 ϕ 0.9

Remark Product of TOKYO ELETECH CORPORATION.

Phase-out/Discontinued

[MEMO]



APPENDIX C EMBEDDED SOFTWARE

For efficient program development and maintenance of μ PD78014H Subseries, the following embedded softwares are available.




Real-time OS (1/2)

| RX78K/0 | RX78K/0 is real-time OS conforming to μ ITRON specifications. |
|--------------|--|
| Real-time OS | Tool (configurator) that generates nucleus of RX78K/0 and plural information tables is supplied. |
| | Used in combination with an optional assembler package (RA78K/0) and device file (DF78014). |
| | <precautions 0="" environment="" pc="" rx78k="" under="" using="" when=""></precautions> |
| | RX78K/0 is a DOS-based application. Therefore run the RX78K/0 from the DOS prompt under |
| | Windows. |
| | Part number: μ S××××RX78013- $\triangle\triangle\triangle$ |

Caution When purchasing the RX78K/0, fill an application form and conclude the contract for use permission in advance.

Remark The part numbers $\times \times \times \times$ and $\triangle \triangle \triangle \triangle$ differ depending on the host machine and OS used.



Notes 1. Can be operated in DOS environment.


2. Does not support Windows NT.



Real-time OS (2/2)

| MX78K0 | μITRON-specification subset OS. Nucleus of MX78K0 is supplied. | | | |
|--------|--|--|--|--|
| os | This OS performs task management, event management, and time management. It controls the | | | |
| | task execution sequence for task management and selects the task to be executed next. | | | |
| | <precautions environment="" mx78k0="" pc="" under="" using="" when=""></precautions> | | | |
| | MX78K0 is a DOS-based application. Therefore run the MX78K0 from the DOS prompt under | | | |
| | Windows. | | | |
| | Part number: μ S××××MX78K0- $\triangle\triangle$ | | | |

Remark $\times \times \times \times$ and $\triangle \triangle \triangle$ in the part number differ depending on the host machine and OS used.



Notes 1. Can be operated in DOS environment.

2. Does not support Windows NT.

Phase-out/Discontinued

[MEMO]



APPENDIX D REGISTER INDEX

D.1 Register Index (By Name, in Alphabetical Order)

Port 6 (P6) ... 97

```
[A]
    A/D conversion result register (ADCR) ... 203
    A/D converter input select register (ADIS) ... 207
    A/D converter mode register (ADM) ... 205
    Automatic data transmission/reception address pointer (ADTP) ... 272
    Automatic data transmission/reception control register (ADTC) ... 276, 287
    Automatic data transmission/reception time interval specification register (ADTI) ... 278, 288, 290
[E]
    8-bit compare register (CR10, CR20) ... 159
    8-bit timer mode control register (TMC1) ... 162
    8-bit timer output control register (TOC1) ... 163
    8-bit timer register 1 (TM1) ... 159
    8-bit timer register 2 (TM2) ... 159
    External interrupt mode register (INTM0) ... 137, 321
[I]
    Internal extended RAM size select register (IXS) ... 383
    Interrupt mask flag register 0H (MK0H) ... 319, 336
    Interrupt mask flag register 0L (MK0L) ... 319
    Interrupt request flag register 0H (IF0H) ... 318, 336
    Interrupt request flag register 0L (IF0L) ... 318
    Interrupt timing specification register (SINT) ... 229, 247, 264
[K]
    Key return mode register (KRM) ... 104, 337
[M]
    Memory extended mode register (MM) ... 103, 342
    Memory size select register (IMS) ... 343, 382
[0]
    Oscillation stabilization time select register (OSTS) ... 352
[P]
    Port 0 (P0) ... 89
    Port 1 (P1) ... 91
    Port 2 (P2) ... 92
    Port 3 (P3) ... 94
    Port 4 (P4) ... 95
    Port 5 (P5) ... 96
```



```
Port mode register 0 (PM0) ... 101
    Port mode register 1 (PM1) ... 101
    Port mode register 2 (PM2) ... 101
    Port mode register 3 (PM3) ... 101, 136, 164, 196, 200
    Port mode register 5 (PM5) ... 101
    Port mode register 6 (PM6) ... 101
    Priority specification flag register 0H (PR0H) ... 320
    Priority specification flag register 0L (PR0L) ... 320
    Processor clock control register (PCC) ... 112
    Program status word (PSW) ... 59, 324
    Pull-up resistor option register (PUO) ... 102
[S]
    Sampling clock select register (SCS) ... 138, 322
    Serial bus interface control register (SBIC) ... 227, 232, 245, 264
    Serial I/O shift register 0 (SIO0) ... 221
    Serial I/O shift register 1 (SIO1) ... 272
    Serial operation mode register 0 (CSIM0) ... 225, 228, 230, 243, 263
    Serial operation mode register 1 (CSIM1) ... 275, 281, 282, 285
    16-bit capture register (CR01) ... 134
    16-bit compare register (CR00) ... 134
    16-bit timer mode control register (TMC0) ... 132, 134
    16-bit timer output control register (TOC0) ... 135
    16-bit timer register (TM0) ... 131
    16-bit timer register (TMS) ... 159
    Slave address register (SVA) ... 221
[T]
    Timer clock select register 0 (TCL0) ... 133, 195
    Timer clock select register 1 (TCL1) ... 161
    Timer clock select register 2 (TCL2) ... 180, 189, 199
    Timer clock select register 3 (TCL3) ... 224, 274
[W]
```

Watch timer mode control register (TMC2) ... 181 Watchdog timer mode register (WDTM) ... 190



D.2 Register Index (By Symbol, in Alphabetical Order)

: Port 6 ... 97

: Processor clock control register ... 110

: Port mode register 0 ... 101

: Port mode register 1 ... 101

: Port mode register 2 ... 101

P6

PCC PM0

PM1

PM2

[A] ADCR : A/D conversion result register ... 203 ADIS : A/D converter input select register ... 206 ADM : A/D converter mode register ... 204 **ADTC** : Automatic data transmission/reception control register ... 276, 287 ADTI : Automatic data transmission/reception time interval specification register ... 278, 288, 290 ADTP : Automatic data transmission/reception address pointer ... 272 [C] CR00 : 16-bit compare register ... 134 CR01 : 16-bit capture register ... 134 **CR10** : 8-bit compare register ... 159 CR20 : 8-bit compare register ... 159 CSIM0 : Serial operation mode register 0 ... 225, 228, 230, 243, 263 CSIM1 : Serial operation mode register 1 ... 275, 281, 282, 286 [1] IF0H : Interrupt request flag register 0H ... 318, 336 IF0L : Interrupt request flag register 0L ... 318 IMS : Memory size select register ... 343, 382 INTM0 : External interrupt mode register ... 137, 321 IXS : Internal extension RAM size select register ... 383 [K] **KRM** : Key return mode register ... 104, 337 [M] MK0H : Interrupt mask flag register 0H ... 319, 336 MK0L : Interrupt mask flag register 0L ... 319 MM : Memory extension mode register ... 103, 342 [0] **OSTS** : Oscillation stabilization time select register ... 352 [P] P0 : Port 0 ... 89 P1 : Port 1 ... 91 : Port 2 ... 92 P2 P3 : Port 3 ... 94 P4 : Port 4 ... 95 : Port 5 ... 96 P5



PM3 : Port mode register 3 ... 101, 136, 164, 196, 200

PM5 : Port mode register 5 ... 101 PM6 : Port mode register 6 ... 101

PR0H : Priority specification flag register 0H ... 320
PR0L : Priority specification flag register 0L ... 320

PSW : Program status word ... 59, 324
PUO : Pull-up resistor option register ··· 102

[S]

SBIC : Serial bus interface control register ... 227, 232, 245, 264

SCS : Sampling clock select register ... 138, 322

SINT : Interrupt timing specification register ... 229, 247, 264

SIO0 : Serial I/O shift register 0 ... 221
SIO1 : Serial I/O shift register 1 ... 272
SVA : Slave address register ... 221

[T]

TCL0 : Timer clock select register 0 ... 133, 195

TCL1 : Timer clock select register 1 ... 161

TCL2 : Timer clock select register 2 ... 180, 189, 199

TCL3 : Timer clock select register 3 ... 224, 274

TM0 : 16-bit timer register ... 131
TM1 : 8-bit timer register 1 ... 159
TM2 : 8-bit timer register 2 ... 159

TMC0 : 16-bit timer mode control register ... 132, 134
TMC1 : 8-bit timer mode control register ... 162
TMC2 : Watch timer mode control register ... 181

TMS : 16-bit timer register ... 159

TOC0 : 16-bit timer output control register ... 135
TOC1 : 8-bit timer output control register ... 163

[W]

WDTM : Watchdog timer mode register ... 190



APPENDIX E REVISION HISTORY

The revision history made is shown as follows. Applied chapter shows the chapter to which the revision is made in each edition.

| Edition | Major Revisions from Previous Edition | Applied Chapter |
|---------|---|--|
| Second | The following block diagrams were changed. • Figure 4-6 Block Diagram of P20, P21, and P23 to P26 • Figure 4-7 Block Diagram of P22 and P27 • Figure 4-8 Block Diagram of P30 to P37 | CHAPTER 4 PORT FUNCTIONS |
| | Table 5-2 Relationship between CPU Clock and Minimum Instruction Execution Time was added. | CHAPTER 5 CLOCK GENERATION CIRCUIT |
| | Figure 7-10 and 7-13 Square Wave Output Operation Timings were added. | CHAPTER 7 8-BIT TIMER/ EVENT COUNTER |
| | Condition to release (output ready signal) busy mode of serial interface channel 0 was changed. | CHAPTER 13 SERIAL INTERFACE CHANNEL 0 |
| | Caution in wiring was added to 13.4.3 (2) (a) Bus release signal (REL), (b) Command signal (CMD). | |
| | Entirely revised: Compatible with in-circuit emulator IE-78K0-NS and IE-78001-R-A. | APPENDIX B DEVELOPMENT TOOLS |
| | Entirely revised: Fussy Interface Development Support System was deleted. | APPENDIX C EMBEDDED SOFTWARE |

Phase-out/Discontinued

[MEMO]



Facsimile Message

Organization

| From: Name Message | | | Although NEC has taken all possible steps to ensure that the documentation supplied to our customers is complete, bug free and up-to-date, we readily accept that errors may occur. Despite all the care and precautions we've taken, you may encounter problems in the documentation. Please complete this form whenever | | |
|--|---|----------------|---|-------------------|--|
| | | | | | |
| Tel. | FAX | | | | |
| Address | | | Thank you for yo | our kind cupport | |
| | | | THAIR YOU TOT YO | our kind support. | |
| North America NEC Electronics Inc. Corporate Communications Dept. Fax: 1-800-729-9288 1-408-588-6130 | Hong Kong, Philip NEC Electronics Ho Fax: +852-2886-90 | ong Kong Ltd. | Asian Nations except F NEC Electronics Singap Fax: +65-250-3583 | | |
| Europe NEC Electronics (Europe) GmbH Technical Documentation Dept. Fax: +49-211-6503-274 | Korea NEC Electronics Ho Seoul Branch Fax: 02-528-4411 | ong Kong Ltd. | Japan NEC Corporation Semiconductor Solution Technical Information Strax: 044-548-7900 | • | |
| South America NEC do Brasil S.A. Fax: +55-11-6465-6829 | Taiwan NEC Electronics Ta Fax: 02-719-5951 | iiwan Ltd. | | | |
| I would like to report the follo | wing error/make t | he following s | uggestion: | | |
| Document title: | | | | | |
| Document number: | | | Page number: _ | | |
| | | | | | |
| | | | | | |
| If possible, please fax the ref | erenced page or | drawing. | | | |
| Document Rating | Excellent | Good | Acceptable | Poor | |
| Clarity Technical Accuracy | | | | | |