Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

User's Manual



μ PD612× Series

4-bit Single-Chip Microcontroller

For Remote Control Transmission

μPD6124A μPD6125A μPD6126A μPD6600A μPD61P24

)

Document No. U12678EJ3V0UM00 (3rd edition) (O.D.No. IEU-800) Date Published August 1997 N

© NEC Corporation 1988 Printed in Japan **User's Manual**

NEC

μ PD612× Series

4-bit Single-Chip Microcontroller

For Remote Control Transmission

μ**PD6124A** μ**PD6125A** μ**PD6126A** μ**PD6600A** μ**PD61P24**

Document No. U12678EJ3V0UM00 (3rd edition) (O.D.No. IEU-800) Date Published August 1997 N

© NEC Corporation 1988 Printed in Japan [MEMO]

)

1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

(2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

The application circuits and their parameters are for reference only and are not intended for use in actual design-ins.

The information in this document is subject to change without notice.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

- Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
- Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
- Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.

Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- · Device availability
- Ordering information
- Product release schedule
- · Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.) Santa Clara, California Tel: 800-366-9782 Fax: 800-729-9288

NEC Electronics (Germany) GmbH Duesseldorf, Germany Tel: 0211-65 03 02 Fax: 0211-65 03 490

NEC Electronics (UK) Ltd. Milton Keynes, UK Tel: 01908-691-133 Fax: 01908-670-290

NEC Electronics Italiana s.r.1. Milano, Italy Tel: 02-66 75 41 Fax: 02-66 75 42 99 NEC Electronics (Germany) GmbH Benelux Office Eindhoven, The Netherlands Tel: 040-2445845 Fax: 040-2444580

NEC Electronics (France) S.A. Velizy-Villacoublay, France Tel: 01-30-67 58 00 Fax: 01-30-67 58 99

NEC Electronics (France) S.A. Spain Office Madrid, Spain Tel: 01-504-2787 Fax: 01-504-2860

NEC Electronics (Germany) GmbH Scandinavia Office Taeby, Sweden Tel: 08-63 80 820 Fax: 08-63 80 388 NEC Electronics Hong Kong Ltd. Hong Kong Tel: 2886-9318 Fax: 2886-9022/9044

NEC Electronics Hong Kong Ltd. ' Seoul Branch Seoul, Korea Tel: 02-528-0303 Fax: 02-528-4411

NEC Electronics Singapore Pte. Ltd. United Square, Singapore 1130 Tel: 253-8311 Fax: 250-3583

NEC Electronics Taiwan Ltd. Taipei, Taiwan Tel: 02-719-2377 Fax: 02-719-5951

NEC do Brasil S.A. Sao Paulo-SP, Brasil Tel: 011-889-1680 Fax: 011-889-1689

Major Revisions in This Edition

Page	Description					
Entire	Deletion of Target Devices: µPD6123, 6124, 6127, 6129					
Entire	Addition of Target Devices: µPD6124A, 6600A, 61P24					
p. 2	Add Section 1.2 Ordering Information.					
p. 12	Add "Caution" in Section 3.4 Data Memory (RAM).					
p. 13 p. 15, 16 p. 17, 18	Add the description of conditions after Reset in the following sections: 3.5 Data Pointer (Ro), 3.6 Accumulator (A), 3.8 Flags 3.11 Timer, 3.13 S-IN Pin (Do bit of P1) 3.14 Keo Pin (Po), 3.16 I/O Pin (P3, P4)					
р. 14	Add Table 3-1 Relationship between Port Register and Each Pin.					
p. 15 Add the explanation of Section 3.11 Timer.						
p. 16 Add 3.12 S-OUT Pin.						
p. 17, 18 Correct Figure 3-8. S-IN Pin Configuration and Figure 3-10. Kr Pin Configuration.						
p. 21	Add Section 3.18 Low Voltage Detection (Reset) Circuit.					
p. 37, 38, 48	Add "Cautions" to the following instructions in Section 7.3 Branch Instructions. (The same Cautions are added in the Branch Instruction of Section 7.8 Mnemonic ↔ Machine Language Correspondence Table.) • JMPo Rr • JC Rr • JNC Rr • JF Rr • JNF Rr					
p. 53	Add Section 8.2 µPD61P24.					
p. 67	Add APPENDIX A. LIST OF µPD612× SERIES PRODUCTS".					
p. 69	Add APPENDIX B. DEVELOPMENT TOOLS.					

The mark \star shows major revised points.

}

CONTENTS

ł

★

★

*

	7.7	Others	45
	7.8	Mnemonic \leftrightarrow Machine Language Correspondence Table	47
	СНАРТЕ	ER 8 MASK OPTION (PLA DATA)	49
	8.1	μΡD6124A, 6125A, 6126A, 6600A	49
*	8.2	μPD61P24	53
	8.3	Kvo, VO Pull Down Resistor Configuration Diagram	54
	8.4	K: Pull Down Resistor Configuration Diagram	54
	8.5	Runaway Detection Kvo ALL (I/Oo ALL, I/O1 ALL) Configuration Diagram	55
	СНАРТЕ	ER 9 EXAMPLES OF APPLICATION CIRCUITS	57
¥	9.1	μPD6124A, 6600A, 61P24	57
	9.2	μPD6125A	58
	9.3	μPD6162A	61
	9.4	Cautions in Wiring	64
*	APPEN	DIX A LIST OF μ PD612× SERIES PRODUCTS	67
*	APPENI	DIX B DEVELOPMENT TOOLS	69

()

a succession of the second sec

LIST OF FIGURES

Figure No.	Title	Page
3-1	Program Counter Configuration	9
3-2	Program Memory Map	11
3-3	Data Memory Configuration	12
3-4	Data Pointer Configuration	13
3-5	Accumulator Configuration	13
3-6	System Clock Generator Circuit	15
3-7	Timer Block Configuration	16
3-8	S-IN Pin Configuration	17
3-9	Kivo Pin Configuration	17
3-10	KI Pin Configuration	18
3-11	I/O Pin Configuration	18
3-12	Low Voltage Detection (Reset) Circuit	21
6-1	Carrier Waveform	29
6-2	REM Pin and S-OUT Pin Output Example	29

LIST OF TABLES

, e a serencia,

()

	Table No.	Title	Page
*	3-1	Relationship between Port Registers and Each Pin	14
	3-2	Control Register (P1)	19
	8-1	Switch Change Bit Deallocation (µPD6124A, 6125A, 6126A, 6600A) (1/2)	49
	8-1	Switch Change Bit Deallocation (µPD6124A, 6125A, 6126A, 6600A) (2/2)	50
*	8-2	Switch Change Bit Deallocation (μ PD61P24)	53

CHAPTER 1 OUTLINE

The μ PD612× Series is an infrared remote control transmission processor which integrates a 4-bit ALU, program memory (ROM), data memory (RAM), infrared remote control transmission output timer, key scan I/O, and key input pin on a single chip.

×

*

★

Products in the μ PD612× Series are the μ PD6124A, 6125A, 6126A, 6600A and 61P24.

The command set is composed of an extremely simple 19 commands. These commands include the accumulator commands which are mainly composed of logical operations, input and output commands for each port, data transfer commands, branch commands, etc.

The μ PD612× Series has a wide power supply voltage range, V_{DD} = 2.0 to 6.0 V, and has a CMOS structure, so low power consumption is realized.

In the μ PD612× Series, a fosc = 400 to 500 kHz ceramic oscillator is used as the operating clock and the operating clock can be stopped by executing the HALT command, which stops oscillation.

This series includes an exclusive output port for infrared remote control transmission and fose/12 (38 kHz) or fose/ 8 (57 kHz) carrier modulation outputs (when the fose = 455 kHz) can be program selected.

1.1 Features

- O Programmable infrared remote control transmitter
- O 19 instructions
- O Instruction execution time

17.6 µs (when a 455 kHz ceramic oscillator is used)

- O Program Memory (ROM) Capacity
 - μPD6600A : 512 × 10-bit (Mask ROM)
 - µPD6124A, 6125A, 6126A : 1002 × 10-bit (Mask ROM)
 - μPD61P24 : 1002 × 10-bit (One-time PROM)
- O Data Memory (RAM) Capacity : 32 × 5-bit
- O 9-bit programmable timer : 1 channel
- ★ O Input/Output Pins (Kvo): 8
- ★ O Input/Output Pins (I/O)
 - μPD6124A, 6600A, 61P24: none
 - μPD6125A : 4
 - μPD6126A : 8
 - O Input Pins (Ki) : 4
- ★ O Serial Input Pins (S-IN): 1
- ★ O Transmitting Display Pin (S-OUT) : 1
 - O Transmission Carrier Frequency (REM) fosc/8 or fosc/12
 - O Standby Operation (HALT/STOP Mode)
 - O Low Power Consumption

)

)

O Low Voltage Operation

 \star

- μPD6124A, 61P24 : Vpd = 2.2 to 5.5 V
- μPD6125A, 6126A : Vod = 2.0 to 6.0 V
- μPD6600A : Vpd = 2.2 to 3.6 V

★ 1.2 Ordering Information

Ordering Information	Package
µPD6124ACS-xxx	20-pin Plastic Shrink DIP (300 mil)
μPD6124AGS-xxx	20-pin Plastic SOP (300 mil)
μPD6125ACA-×××	24-pin Plastic Shrink DIP (300 mil)
μPD6125AG-xxx	24-pin Plastic SOP (300 mil)
μPD6126AG-×××	28-pin Plastic SOP (375 mil)
µPD6600ACS-×××	20-pin Plastic Shrink DIP (300 mil)
μPD6600AGS-×××	20-pin Plastic SOP (300 mil)
μ PD61P24CS	20-pin Plastic Shrink DIP (300 mil)
μPD61P24GS	20-pin Plastic SOP (300 mil)

2

★ 1.3 Pin Configuration (Top View)

(1) Normal Operation Mode

20-pin Plastic Shrink DIP (300 mil) μPD6124ACS-xxx μPD6600ACS-xxx μPD61P24CS 20-pin Plastic SOP (300 mil) μPD6124AGS-xxx μPD6600AGS-xxx μPD61P24GS

AC	: All Clear
Kio to Kis	: Key Input
K1/00 to K1/07	: Key Input/Output
OSC-IN, OSC-OUT	: System Clock Oscillation
REM	: Carrier Modulation Output
S-IN	: Serial Input
S-OUT	: Transmitting Output Display
Vdd	: Power Supply
Vss	: Ground



24-pin Plastic Shrir	k DIP (300 mil)		1	
μPD6125ACA-∞	×	I/O03 [1	24	K1/00
24-pin Plastic SOP	(300 mil)	1/Oo2 2	23	Ki/O1
μPD6125AG-xx>	<	1/001 3	22	Kvo2
AC	: All Clear		Ē	
1/000 to 1/003	: Key Matrix Expansion Input/Output	I/O∞ 4	멛	Киоз
Kio to Kis	: Key Input	S-IN 5	20	Kı/04
Ki/00 to Ki/07	: Key Input/Output	S-OUT 6	19	Ki/o5
OSC-IN, OSC-OUT	: System Clock Oscillation	REM 7	18	Kvo6
REM	: Carrier Modulation Output	VDD 8	17	Ki/07
S-IN	: Serial Input	OSC-OUT 9	16	Kıo
S-OUT	: Transmitting Output Display	OSC-IN 10		
Vdd	: Power Supply	L		Кп
Vss	: Ground	Vss 11	14	Kız
		AC [12	13	Kıз
			4	

28-pin Plastic SOP (75 mil) μPD6126AG-xxx

	AC	: All Clear				
	1/000 to 1/003, 1/010 to 1/013	: Key Matrix Expansion Input/Output	l/On 1		28	I/O12
	Kio to Kis	: Key Input	1/O10 2		27	I/O13
	Ki/oo to Ki/oz	: Key input/Output	1/O03 3		26	Kvoo
	OSC-IN, OSC-OUT	: System Clock Oscillation	1/002 4		25	Kvos
	REM	: Carrier Modulation Output	I/Oo1 5			Kvoz
	S-IN	: Serial Input	,			
	S-OUT	: Transmitting Output Display	I/O∞ 6		23	Kv03
	Vod	: Power Supply	S-IN 7		22	Kvo4
	Vss	: Ground	S-OUT 8		21	Kvos
			REM 9		20	Kvos
			Vod 10		19	K107
			OSC-OUT 11		18	Kıo
			OSC-IN 12	1	17	Кн
			Vss 13	1	16	Kı2
			AC 14		15	Кв
(2)	PROM Programming Mod	e	1			
(-)	20-pin Plastic Shrink DIP (D1 1		20	D2
	μPD61P24CS	-	D0 2		=	D3
	20-pin Plastic SOP (300 m	i1)	VPP 3			D4
	μPD61P24GS		(Open) 4			D5

Caution Processing indicated in () is processing for that pin when not used in the PROM programming mode.

> L : Connect to GND independently via a resistor (470 Ω).

Open : Do not connect anything.

CLK : Address Update Clock Input

D0 to D7 : Data input/Output

MD0 to MD3: Operating Mode Select

Vod : Power Supply

VPP : Program Voltage Impression

Vss : Ground



1.4 Programmable Remote Control Block Diagram



Notes 1. ROM (or PROM) capacity differs depending on the product.

μPD6600A : 512 × 10-bit μPD6124A, 6125A, 6126A, 61P24: 1002 × 10-bit

- 2. μPD6124A, 6600A, 61P24 : none

 μPD6125A
 : I/Ooo to I/Oo3

 μPD6126A
 : I/Ooo to I/Oo3, I/O10 to I/O13
- 3. Only the μ PD6124A and 6600A have low voltage detection circuits.

[MEMO]

· ·

.

)

()

()

(1) Normal Operation Mode

Pin Name	Input/Output	Function	After Reset
Kuoo to Kuoz	Input/Output	Selects input or output by the control register.	Input
		Can be used as a key scan output in the output mode.	
		Pull down resistance is added in the input mode.	
I/Oco to I/OcsHote 1	Input/Output	Can be used as a key scan output in the output mode.	Input
1/O10 to 1/O13Note 2		Pull down resistance is added in the input mode.	
Kio to Kia	Input	Input pin with built-in pull down resistor.	Input
S-IN	Input	Reads S-IN data according to the accumulator's shift command.	Input
		Specification of the S-IN data input mode is executed by the control	
		register.	
		Pull down resistance is added in the input mode.	
		The S-IN pin enters the high impedance state when the input mode is	
		canceled.	
REM	Output	Carrier Modulation Output Pin fosc/8, fosc/12	Output
		Active High	
S-OUT Output An output which is synchronized with		An output which is synchronized with the REM pin output and is	Output
		not carrier modulated can be obtained.	
		Active Low	
AC	<u> </u>	System reset input pin.	
		The system is reset by setting it on the low level.	
		Watchdog timer pin	
		Operates as a watchdog timer by charging and discharging an	
		external capacitor.	
OSC-IN	_	fosc = 400 to 500 kHz	
OSC-OUT		Pin for the ceramic oscillator	
Vod		Power Supply	
Vss	_	GND	

Notes 1. The μ PD6124A, 6600A, and 61P24 do not have the I/O₀₀ to I/O₀₃ pins.

2. The μ PD6124A, 6125A, 6600A, and 61P24 do not have the I/O₁₀ to I/O₁₃ pins.

(2) PROM Programming Mode (µPD61P24 only)

★

Pin Name	Function			
Vpp	Program Voltage (12.5 V) impression			
CLK	Address update clock input			
MD0 to MD3	Operating mode selection			
D0 to D7	8-bit data input/output			
Vod	Power supply voltage (6 V) impression			
Vss	GND			

7

[MEMO]

)

)

.

CHAPTER 3 INTERNAL BLOCK FUNCTIONS

* 3.1 Program Counter (PC) ----- 9-bit: μPD6600A 10-bit: μPD6124A, 6125A, 6126A, 61P24

This is a binary counter which holds program memory address information.

Figure 3-1. Program Counter Configuration

(a) µPD6600A

		<u> </u>	1		1	Γ	1	1	
PCs	PC7	PC6	PC₅	PC₄	PC₃	PC ₂	PC1	PC ₀	PC
		1	1		l	!	L		

(b) μPD6124A, 6125A, 6126A, 61P24

PC9	PC ₈	PC7	PC ₆	PC₅	PC₄	PC ₃	PC ₂	PC1	PC₀	PC
							Ĺ			í

Ordinarily, the program counter is incremented automatically each time a single instruction is executed, by an amount corresponding to the number of bytes of that instruction.

When the Jump command (JMP0, JC, JF) is executed, it shows the jump destination.

Immediate data or the contents of data memory are loaded in the PC in their entirety or partially.

When the call command (CALL0) is executed, the current contents of the PC are incremented (+1) ,and after the stack memory is cleared, the values required for the respective jump commands are loaded.

When the return command (RET) is executed, the contents of the stack memory are incremented by 2 and loaded in the PC.

The PC is cleared to 000H when there is a reset (all clear).

3.2 Stack Pointer (SP) ----- 2-bit

This is a 2-bit register which holds the top address information of the stack area. The stack area is used in common with data memory.

The SP is incremented when the call (CALL0) command is executed and decremented when the return (RET) command is executed.

It is cleared to 00B when there is a reset (all clear), and the topmost address of the data memory, FH is specified in data memory as the stack area.

The relationship between the stack pointer and the data memory area is shown in the following figure.



9

If the stack pointer overflows or underflows, it is judged that the CPU is in the runaway state, and the internal reset signal is generated.

If the data memory is used as a stack, R₁c - R₀c, R₁D - R₀D, R₁E - R₀E and R₁F - R₀F, operate as pair registers. Since a battery is ordinarily used as the power supply for infrared remote control transmitters, there is a possibility that the contents of the registers could change suddenly due to voltage fluctuations.

Since the stack pointer (SP) is the register that is used when the CALL0 and RET commands are executed, there is a possibility that the contents of the register could change suddenly just as with other registers or ports.

Each time processing ends, the data memory (RAM) or port can be initialized, but the stack pointer differs from other registers or ports, and since there is no instruction which sets a value in it, the stack pointer cannot be initialized while programming. The stack pointer is cleared to 00B only after an all clear is input and when there is a stack overflow or underflow.

When considering that initialization of the stack pointer is difficult, as described above, and the problems that would occur if the stack pointer deviates, we think that the CALL0 command should be used as little as possible in a remote control transmitter's program.

However, due to ROM capacity, there are some cases where the CALL0 command must be used, so if the CALL0 command is used, please carry out the following processing. That is to say, incorporate a program's initialization segment which checks whether or not the stack pointer is deviating or not, and if it is deviating, execute an all clear (make this the routine that is followed each time a processing task is completed).

The program for performing the previously mentioned processing is shown below.

Example:

INITL:	MOV	RF, #3FFH
	CALLO	SPTES Note
	÷	
SPTES:	MOV	A,R1F
	SCAF	
	JC	ALLCR
	RET	
ALLCR:	NOP	
	CALLU	ALLCR

Note Write the program so that the address of the command "CALLO SPTES" in the program example is an address other than A₉ A₈ A₇ A₆ A₅ A₄ A₃ A₂ A₁ A₀ = * * 11101111 (* is a 1 or 0).

In the initialization segment (INITL segment) input 3FFH to the RF register which stack pointer 00B points to and jump to SPTES by the CALLO command.

Check the value of R1F in the subroutine SPTES. If the value of the stack pointer is 00B, the program counter's value will not be cleared by the CALL0 command, so 0FH will not be set in R1F.

Accordingly, if the value of R1F is not 0FH, judge that the value of the stack pointer is correct and return to the mail routine.

If the stack pointer is deviating, the value of the R1F register will become 0FH. Jump to ALLCR and perform discharge of the watchdog timer by repeating the NOP command a number of times. Make it so that an all clear occurs, or so that an all clear occurs by stack pointer overflow.

* 3.3 Program Memory (ROM) ------ 512 steps × 10-bit : μPD6600A 1002 steps × 10-bit: μPD6124A, 6125A, 6126A, 61P24 ^{Note}

This ROM is configured at 10-bit per step and is addressed by the program counter. Program memory is loaded with program or table data, etc.

Figure 3-2. Program Memory Map

(a) µPD6600A

(b) µPD6124A, 6125A, 6126A, 61P24 Note





Note The μ PD61P24 is a one time PROM.

3.4 Data Memory (RAM) 32 words \times 5-bit

Data memory is static RAM configured in 32 words × 5-bit. It is used to store processing data. The data memory can be processed in 8-bit units. Ro can be used as a data pointer.

The RAM value when the power is turned on is indefinite, and the previous data are preserved until a reset (Ro is indefinite).

R1x (H)	Rox (L)		
R10	Roo	Ro	
Ru	Ro1	R1	
R12	Ro2	R2	
R13	Ros	R3	
R14	Ro4	R₄	
Rıs	Ros	R₅	
R16	Ros	Re	
R17	Ro7	R7	
R18	Ros	Rs	
R19	Ros	R۹	
R:A	ROA	RA	
RıB	RoB	Rв	
R ₁ c	Roc	Rc	SP-3
RID	Rod	Ro	SP-2
Ris	ROE	Re	SP-1
RIF	Rof	R⊧	SP-0

Figure 3-3. Data Memory Cor	nfiguration
-----------------------------	-------------

Caution RAM R_D, R_E and R_F are used in common with stack memory, so please avoid their use, particularly within CALL routines, as much as possible (this is a countermeasure for the CPU when it is in the runaway state due to the SP value being destroyed by noise, etc.).

Also, if this memory is used as general purpose RAM, be sure to include a stack pointer check within the main routine.

3.5 Data Pointer (Ro)

 \star

 \star

Ro (R10, Roo) of the data memory has the function of data pointer for ROM. Ro specifies the lower 8-bit of the ROM address and the higher 2-bit are specified by the control register.

By setting the ROM address in the data pointer and calling the contents of ROM, it is possible to execute table reference to ROM data easily.

It becomes indefinite when reset (all clear).





Note $AD_9 = 0$ in the μ PD6600A

3.6 Accumulator (A) ----- 4-bit

The accumulator has a 4-bit configuration, and each operation is executed centering on the accumulator. Its value is indefinite when there is a reset (all clear).

Figure 3-5. Accumulator Configuration



3.7 Arithmetic Logic Unit (ALU) ----- 4-bit

The arithmetic logic unit is a math circuit with a 4-bit configuration and executes simple processing centered around logical operations.

3.8 Flags

(1) Status Flag

When the condition of each pin is checked by the STTS command, if the status matches the conditions specified in the STTS command, the status flag (F) is set (1).

This flag becomes indefinite when there is a reset (all clear).

(2) Carry Flag

If a carry from the MSB of the accumulator occurs when the INC (increment) command or RL (rotate left) command is executed, the carry flag (C) is set (1).

Also, if the content of the accumulator is "FH" when the SCAF command is executed, the carry flag (C) is set (1).

This flag becomes indefinite when there is a reset (all clear).

 \star

★

3.9 Port (Pp)

The Ki/o, I/O, Ki, and control register are treated as port registers. The relationship between port registers and each pin are as shown below.

Table 3-1.	Relationship	between P	ort Reg	isters an	d Each Pin
------------	--------------	-----------	---------	-----------	------------

Din Nome	During	j Input Mode	During	Output Mode	During Bread	
Pin Name	Read	Write	Read	Write	During Reset	
Kvo	Pin State	Output Latch	Pin State	Output Latch	Indefinite [Input/Output Mode, Output Latch]	
Кі	Pin State	-	-	_	Input Mode	
I/Oo Note 1 I/O1 Note 2	Pin State	Output Latch	Pin State	Output Latch	Input Mode, Output Latch is indefinite	
S-IN	When D ₀ of the	High Impedance (Do of P1 register = 0)				

Pix (H) Pox (

Кио7-4 Р10		Киоз-о Роо	Po	
Control Regis	ter (H)	Control Register (L) Poi	P۱	
K13-0 P12		 Po2	P2	
 P13	IN/OUT	1/00 Note 1 Pas	Рэ	
 P1₄	IN/OUT	/O1 Note 2 P04	P₄	

Notes 1. The μ PD6124A, 6600A, and 61P24 do not contain the I/O₀₀ to I/O₀₃ pins.

2. The μ PD6124A, 6125A, 6600A, and 61P24 do not contain the I/O₁₀ to I/O₁₃ pins.

 \star

3.10 System Clock Generator Circuit

The system clock generator circuit is configured from a ceramic oscillator (400 to 500 kHz) circuit.





The system clock generator circuit stops the oscillator circuit when in the STOP mode (Oscillator Stop HALT Command) and the system clock stops.

3.11 Timer

The timer is a block which determines the transmission output pattern. It is configured from a 9-bit down counter and a 1-bit latch which determines whether or not a carrier is output, and thus has a total of 10-bit.

The 9-bit down counter synchronizes with the machine cycle after down counting starts, and decrements (--1) each 8/fosc (s). The down count stops when all bits of the 9-bit have become 0. When the down count stops, a signal is output which is interpreted to mean that timer operation has ended, and if the CPU's operating state is that it is waiting for timer operation to terminate (HALT TIMER), the wait state (HALT) is canceled and the CPU executes the next command. When a value is set in the down counter again by the next command, it counts down continuously without error (there is no influence even on the carrier output side of the REM pin).

Set the down count time based on the calculation of (set value (HEX) + 1) \times 8/fosc. Setting of the value in the timer is done by the timer operation command.

The carrier for remote control transmission can also be output to the REM pin during down counter operation. Selection of whether to output the carrier or not is done by the MSB of the timer's register. if the carrier is output, this bit is set at "1" and if the carrier is not output, this bit is set at "0."

If the down counter's value reaches "0" in all its bits while the carrier is being output, carrier output halts. The REM pin's output goes low when the carrier is not being output.

A signal synchronized with the REM output is output to the S-OUT pin. However, the S-OUT pin waveform is low when the carrier is being output to the REM pin, and high when the carrier is not being output to the REM pin.

If the HALT command, which changes to the oscillator stop mode is executed during operation of the down counter, the mode changes to the oscillator stop mode after the down count terminates (after the counter's value becomes 0).

STOP/RUN control of the timer's operation is accomplished by the control register (P1) (See 3.16, "Control Register (P1)).

When there is a reset (all clear), the REM pin goes low and the S-OUT pin goes high. All 10-bit of the timer are also cleared to 000H.

 \star

 \star

★

- Cautions 1. The timer clock and carrier output are not synchronized, so the pulse width at the start and end of the carrier output may become short.
 - 2. In a reset by the low voltage detection circuit (in the μ PD6124A and 6600A only), the S-OUT pin goes low.





Note There is no low voltage detection circuit in the μ PD6125A, 6126A or 61P24.

8 3.12 S-OUT Pin

 \star

This is a pin for communications display which outputs at the low level during REM pin carrier output. The S-OUT pin is a CMOS output.

During reset, its output is at the high level.

3.13 S-IN Pin (Do bit of P1)

Input of serial data is accomplished using the S-IN pin. If the control register (Pt) is set in the serial input mode, the S-IN pin can be connected as the LSB of the accumulator and at the same time, the S-IN pin can be pulled down to the Vss level internally in the LSI Note. In this state, if the accumulator's Rotate Left command (RLA) is executed, the data in the accumulator's LSB is fetched to the S-IN pin.

If the control register's setting is released from the serial input mode, the impedance of the S-IN pin goes high and a continuity current cannot flow internally.

When the accumulator's rotate left command is executed, the data in the MSB is input in the LSB.

When there is a reset (all clear), the impedance of the S-IN pin goes high.

Note In the μ PD61P24, the mask option is fixed so that the pull down resistor is ON.

16







3.14 Kvo Pin (Po)

This is an 8-bit input/output terminal for key scan output. If the control register (P1) is set in the input mode, it can be used as an 8-bit input terminal. If it is set in the input mode, all the pins internally in the LSI are pulled down to the Vss level.

When there is a reset (all clear), the input/output mode and the value of the output latch become indefinite.

Figure 3-9. Kvo Pin Configuration



*

3.15 Ki Pin (P12)

This is a 4-bit input pin for key input. All the pins can be pulled down to the Vss level in bit units through the mask option.

Note In the μ PD61P24, the mask option is fixed so that the pull down resistor is ON.

Figure 3-10. Ki Pin Configuration



Note In the μ PD61P24, the mask option is fixed so that the pull down resistor is ON.

3.16 I/O Pin Note 1 (P3, P4 Note 2)

This is an input/output pin for key matrix expansion. Switching between the input mode and the output mode is executed by each LSB of P13 and P14. Note 2

If set in the input mode, all the pins are pulled down to the Vss level internally in the LSI.

When there is a reset (all clear), this terminal switches to the input mode, and the value of the output latch is indefinite.





Notes 1. The μ PD6124A, 6600A and 61P24 do not have I/O terminals.

2. The μPD6125A does not have P4 (Po4, P14).

18

★

3.17 Control Register (P1)

The control register is configured from 10-bit. The contents of this register that can be controlled are as shown in Table 3-2.

Table 3-2. Control Register (P1)	1)
----------------------------------	----

Bit		D۹	DB	D7	Ds	Ds ^{Note}	D₄	D₃	D2	D1	Do
Name		Test Mode			HALT	D.P. AD9	D.P. AD₀	MOD	Timer	Kvo	
Set	0	Always set	to 0.		NOP	$AD_9 = 0$	$AD_8 = 0$	fosc/8	STOP	IN	A3
Value	1				OSC STOP	AD9 = 1	AD8 = 1	fosc/12	RUN	OUT	S-IN

Do If the accumulator is shifted to the left, it specifies the data input in Ao.

0: A3, 1: S-IN

D1 Specifies the Ki/o status.

0: Input Mode, 1: Output Mode

D2 Specifies the timer status.

..... 0: Count Halt, 1: Count Run

D₃ Specifies the carrier frequency of the REM output.

0: fosc/8, 1: fosc/12

D4, D5 Noto Specify the higher order 2-bit of the ROM data pointer.

- D₆ Sets the oscillator circuit when the HALT command is executed. 0: Oscillation does not stop.
 - 1: Oscillation stops. (STOP Mode)

D7 Always set this pin to 0.

Da, Da This is the test mode specification register. Always set it to 0.

Note In the case of the μ PD6600A, always set D₅ to 0.

Remark Do, Ds, and Ds becomes 0 after reset, and the other bits are indefinite.

Caution If the data memory is used for replacing the program counter contents or transferring ROM contents or immediate data, etc., this register is handled as 5-bit.

Examples 1. MOV R1, #data

R11 to R01 are treated as pair registers and store 10-bit of data.

2. MOV R1, @R0

 R_{10} to R_{00} are treated as pair registers and the ROM contents specified in the control register (P₁₁) and R_{10} to R_{00} are transferred to R_{11} to R_{01} .

However, if the accumulator is used, the lower 4-bit only are valid and the MSB (5th bit) always becomes "0." When the ROM data pointer is used, it specifies the higher 2-bit (AD₉, AD₈) in D₄ and D₅ of the control register.

Remark The correspondence table between the register, program counter, data pointer, timer and accumulator is as follows.

		н ^			L							
Rs	Rs	R7	Re	Rs	R₄	R3	R2	Rı	Ro	Register		
		[-	Į]	4		
PC9	PC7	PC6	PC₅	PC₄	PC8	PC3	PC2	PC1	PC₀	Program Counter		
	l			I		[[
AD۹	AD7	AD6	ADs	AD4	AD8	AD3	AD2	AD1	AD ₀	Data Pointer		
I	1	a subsequences	41-August	Ι	1		ļ	I	I			
tı	to	ta	t7	ts	to	ts	t4	ta	t2	Timer		
	I	ļ		Ι	1	Ι	I	I	1			
"0"	A3	A2	A1	Ao	"0"	A3	A2	Aı	A٥	Accumulator		

***** 3.18 Low Voltage Detection (Reset) Circuit μ PD6124A, 6600A only

★

A low voltage detection (reset) circuit is incorporated to prevent a program from entering the runaway state. When the power supply voltage Voo is below 1 V, an internal reset signal is generated. Also, when in the reset state, the low level is output to the S-OUT pin.

Figure 3-12. Low Voltage Detection (Reset) Circuit



Caution The power supply voltage which can be put out by the low voltage detection circuit has a range of 1 to 2.2 V. Therefore, when the power supply voltage is 2 V or lower, it is possible that the program counter could enter the runaway state before the low voltage detection circuit operates. [MEMO]

.

()

()

·····

}

CHAPTER 4 STANDBY FUNCTION

In order to restrict power consumption while waiting for a program standby, two standby modes are provided in the μ PD612× Series. Either the oscillation stop state (STOP Mode) or the oscillation continue state (HALT Mode) is decided by the value of the control register (D₆) when the HALT command is executed.

 $D_6 = 0$ Oscillation Continue $D_6 = 1$ Oscillation Stop

Conditions for canceling the standby mode are specified when the HALT command is executed.

When the standby mode canceling conditions is the state in (1), it is judged that cancellation of the standby is impossible, and it is initialized.

- (1) Canceling standby of a pin which is set in the output mode If multiple pins are specified, if even one of those pins is in the output mode, initialization is executed.
- (2) Canceling standby in the case where the timer enters the timer wait HALT Mode while in the stop state If the timer enters the timer wait HALT Mode, after it is detected that the timer's value is 0, standby is canceled. If the oscillation stop HALT command is executed during timer operation, execution is after the timer's value has become 0. Note

However, if the standby cancellation conditions match, standby is canceled even if the timer's value has not become 0.

Note If the timer's state is changed to clock stop (control register D₂ = 0) during timer countdown and the oscillation stop HALT command is executed, if the timer's value is not 0, it enters the HALT mode without oscillation stopping, so exercise caution.
4.1 HALT Instruction

The HALT instruction, is so structured that it can be confirmed whether or not there is an input at each input terminal.

D۵	D2	D۱	D₀	Cancellation Condition	Remarks
0/1	0	0	0	S-IN	If $RL \leftarrow A_3$ is selected, the standby mode is always canceled.
	0	0	1	Kvo	Valid only when in the IN Mode.
	0	1	0	Кі	
0	0	1	1	Timer	Canceled when it becomes 0.
0/1	1	0	0	I/Oo Note 1	Valid only when in the IN Mode.
	1	0	1	I/O1 Note 2	
1	1	1	0	Ki, I/Oo ^{Note 1} , I/O1 ^{Note 2}	If even one I/O is in the OUT mode, it is judged as an error and initialization is performed.

→ Cancellation Conditions "0" .. Low Level Detection

"1" .. High Level Detection

Notes 1. The μ PD6124A, 6600A, and 61P24 do not have the I/O ∞ to I/O ∞ pins.

2. The μ PD6124A, 6125A, 6600A, and 61P24 do not have the I/O₁₀ to I/O₁₃ pins.

The oscillation circuit can be stopped by the value of the control register (D_6) when the HALT command is executed. In the state where timer count is stopped, a HALT command causes an internal reset by the timer.

In cancellation when the oscillation circuit is stopped (when in the STOP Mode), cancellation is executed when the input's rise or fall is detected and oscillation started. In cancellation when the oscillation circuit is not stopped (when in the HALT Mode), the input level is judged by latching with the internal clock.

4.2 STATUS Instruction (STTS)

After standby is canceled, the STATUS instruction can be used to confirm the standby canceled condition. If the standby canceled condition matches the expected value, the status flag (F) is set to "1."

D3	D2	D1	Do	Standby Cancellation Condition
0/1	0	0	0	S-IN
	0	0	1	Kuo
	0	1	0	Кі
0	0	1	1	Timer
0/1	1	0	0	I/Op Note 1
	1	0	1	I/O1 Note 2
1	1	1	0	KI, 1/Oo Note 1, 1/O1 Note 2

Notes 1. The μ PD6124A, 6600A, and 61P24 do not have the I/O₀₀ to I/O₀₃ pins.

2. The μ PD6124A, 6125A, 6600A, and 61P24 do not have the I/O₁₀ to I/O₁₃ pins.

When the STATUS condition regarded as matching when the input level is the same as the expected value. After the standby mode is canceled, it is not judged as matching after the input level has inverted.

Caution "1" (high level detection) is specified as the expected value in the HALT and STTS commands. When either of these goes high during input of the setting conditions, the standby mode is canceled or the status flag (F) is set. If "0" is set (low level detection), detection occurs and operation begins when all the specified input conditions become 0. [MEMO]

)

()

····

26

•

CHAPTER 5 AC PIN, WATCHDOG TIMER

When the AC pin goes low, the all clear circuit operates and the CPU is reset internally, beginning with the program counter.

The capacitor added to the AC pin is charged and discharged through a resistor in the IC. The all clear circuit operates when the condenser's voltage becomes lower than the AC pin's low level and the threshold value.

Charging and discharging of the capacitor is controlled through the program.

(1) Start Charging Command

Execute a HALT instruction immediately after the NOP instruction.

Charging Time When C = 0.1μ F



(2) Discharge Start Command Start discharge by the NOP command.

Discharge Time When C = 0.1 μ F





When discharge is repeated by the program and the capacitor's voltage becomes lower than VthL, it is judged that the IC's operation is in the runaway state.

 \star

Therefore, carry out programming in such a way that the capacitor's charge will not drop below VinL.

If the capacitor's value is made low, the time required for charging or discharging becomes shorter in proportion to the capacitor's value. Also, this circuit operates as a power on reset circuit when the power is turned on.

Operation Example



Caution When the watchdog timer function is not being used, execute the NOP command immediately before the HALT command at the start of the program to set it in the charge mode (be sure to connect the capacitor).

CHAPTER 6 REM OUTPUT

The transmission carrier frequency can be selected as either fosc/8 or fosc/12 by D₃ of the control register (P₁). The carrier duty can be selected as either 1/3 or 1/2 when the carrier frequency is fosc/12. Note (However, when the carrier frequency is fosc/8, the duty is fixed at 1/2.)



Figure 6-1. Carrier Waveform

(1) D₃ = 1: fosc/12 1/3 Duty

★

★



(3) D3 = 0: fosc/8 1/2 Duty



(2) D₃ = 1: fosc/12 1/2 Duty



The S-OUT pin is a display pin which outputs at the low level during communications when the REM pin is outputting the carrier.



Figure 6-2. REM Pin and S-OUT Pin Output Example

[MEMO]

)

()

····

)

CHAPTER 7 INSTRUCTION SET

7.1 Accumulator Operating Instructions

```
• ANL A, Rr
```

- ① Instruction Code : 1 1 0 1 R4 0 R3 R2 R1 Ro
- ② Number of Cycles: 1
- ③ Function : (A) \leftarrow (A) \land (Rr) r = 00 to 0F 10 to 1F

Takes the logical product of the contents of the accumulator and the contents of the Rr register, and loads the results in the accumulator.

 $\mathsf{CARRY} \leftarrow \mathsf{A}_3 \cdot \mathsf{R}_3$

- ORL A, Rr
 - ① Instruction Code : 1 1 1 0 R4 0 R3 R2 R1 R0
 - ② Number of Cycles: 1
 - ③ Function : (A) ← (A) ∨ (Rr) r = 00 to 0F 10 to 1F

Takes the logical sum of the contents of the accumulator and the contents of the Rr register, and loads the results in the accumulator.

 $\mathsf{CARRY} \gets \mathsf{0}$

- XRL A, Rr
 - ① Instruction Code : 1 0 1 0 R4 0 R3 R2 R1 R0
 - ② Number of Cycles: 1
 - ③ Function : (A) \leftarrow (A) + (Rr) r = 00 to 0F 10 to 1F

Takes the exclusive OR of the contents of the accumulator and the contents of the Rr register, and loads the results in the accumulator.

 $\mathsf{CARRY} \leftarrow \mathsf{A}_3 \cdot \mathsf{R}_3$

- INC A
 - ① Instruction Code : 1 0 1 0 0 1 0 0 1 1
 - ② Number of Cycles: 1

③ Function : (A) ← (A) + 1
 Increments the contents of the accumulator (+1).
 CARRY ← CARRY

• F	٦L	А
-----	----	---

- ① Instruction Code : 1 1 1 1 0 1 0 0 1 1
- Number of Cycles: 1
- ③ Function : $(A_{n+1}) \leftarrow (A_n)$
 - (A₀) ← (A₃) /S-IN

1101

Rotates the contents of the accumulator one bit at a time to the left.

Data input to A_0 can be can be specified in the control register as the contents of A_3 or the serial input. CARRY $\leftarrow A_3$

- ANL A, # data
 - Instruction Code :



11

0001

- ② Number of Cycles: 1
- ③ Function : (A) ← (A) ∧ data

Takes the logical product of the contents of the accumulator and immediate data, and loads the results in the accumulator.

 $\mathsf{CARRY} \leftarrow \mathsf{A}_3 \cdot \mathsf{d}_3$

- ORL A, # data
 - ① Instruction Code :
- 0 0 0 0 0 0 d3 d2 d1 do

1110 11 0001

- ② Number of Cycles: 1
- ③ Function : (A) \leftarrow (A) \lor data

Takes the logical sum of the contents of the accumulator and immediate data, and loads the results in the accumulator.

 $\mathsf{CARRY} \leftarrow \mathsf{0}$

- XRL A, # data
 - ① Instruction Code : 1010 11 0001

0 0 0 0 0 0 d3 d2 d1 do

- ② Number of Cycles: 1
- ③ Function : (A) \leftarrow (A) \forall data

Takes the exclusive OR of the contents of the accumulator and immediate data, and loads the results in the accumulator.

 $CARRY \leftarrow A_3 \cdot d_3$

• ANL A, @RoH/L

- ① Instruction Code : 1 1 0 1 0/1 1 0 0 0 0
- ② Number of Cycles: 1
- ③ Function : (A) ← (A) ∧ ((R₀H/L))

Takes the logical product of the contents of the accumulator, control register P11 and the contents of program memory specified by pair register R10 to R00, and loads the results in the accumulator.

If H is specified, P7, P6, P5 and P4 become valid and if L is specified, P3, P2, P1 and P0 become valid.

Remark Program Memory Configuration

P۹	P7	P6	Ps	P₄	P٥	P3	P2	P1	Po
	-	L	-		İ				

Valid bits when the accumulator is operating

CARRY \leftarrow A₃ \cdot P₇ (P₃)

- ORL A, @RoH/L
 - ① Instruction Code : |1 1 1 0 | 0/1 1 | 0 0 0 0
 - ② Number of Cycles: 1
 - ③ Function : (A) \leftarrow (A) \vee ((R₀H/L))

Takes the logical sum of the contents of the accumulator, control register P11 and the contents of program memory specified by pair register R10 to R00, and loads the results in the accumulator.

If H is specified, P7, P6, P5 and P4 become valid and if L is specified, P3, P2, P1 and P0 become valid. CARRY $\leftarrow 0$

• XRL A, @RoH/L

- ① Instruction Code : 1010 0/11 0000
- ② Number of Cycles: 1
- ③ Function : (A) ← (A) \forall ((R₀H/L))

Takes the exclusive OR of the contents of the accumulator, control register P₁₁ and the contents of program memory specified by pair register R₁₀ to R₀₀, and loads the results in the accumulator.

If H is specified, P7, P6, P5 and P4 become valid and if L is specified, P3, P2, P1 and P0 become valid. CARRY \leftarrow A3 \cdot P7 (P3)

)

7.2 Input and Output Instructions	7.2	Input	and	Output	Instructions
-----------------------------------	-----	-------	-----	--------	--------------

•.

٠	IN	Α, Ρρ
	1	Instruction Code : 1 1 1 1 P4 1 1 P2 P1 P0
	0	Number of Cycles: 1
	-	Function : (A) \leftarrow (P _p) p = 00 to 02,10 to 12 (μ PD6124A, 6600A, 61P24)
	•	$p = 00 \text{ to } 03,10 \text{ to } 13 (\mu PD6125A)$
		$p = 00$ to 04,10 to 14 (μ PD6126A)
		Loads (reads) the data in port Pp in (to) the accumulator.
		CARRY ← 0
٠	οι	JT P _P , A
	1	Instruction Code : 0 0 1 0 P4 1 1 P2 P1 P0
	0	Number of Cycles: 1
	3	Function : $(P_p) \leftarrow (A) p = 00 \text{ to } 02,10 \text{ to } 12 (\mu PD6124A, 6600A, 61P24)$
		p = 00 to 03,10 to 13 (μPD6125A)
		$p = 00$ to 04,10 to 14 (μ PD6126A)
		Transfers the contents of the accumulator to port Pp and latches them.
٠	AN	
	\mathbb{O}	Instruction Code : 1 1 0 1 P4 1 1 P2 P1 P0
	0	Number of Cycles: 1
	3	Function : (A) \leftarrow (A) \land (P _p) p = 00 to 02,10 to 12 (μ PD6124A, 6600A, 61P24)
		$p = 00$ to 03,10 to 13 (μ PD6125A)
		$p = 00$ to 04,10 to 14 (μ PD6126A)
		Takes the logical product of the contents of the accumulator and the contents of P _P and loads the results
		in the accumulator.
		CARRY ← A₃ · D₃
	~ -	
•	OF	RL A, Pp
	1	Instruction Code : 1 1 1 0 P4 1 1 P2 P1 Po
	0	Number of Cycles: 1
	3	Function : (A) \leftarrow (A) \vee (P _p) p = 00 to 02,10 to 12 (μ PD6124A, 6600A, 61P24)
		$p = 00$ to 03,10 to 13 (μ PD6125A)
		$p = 00$ to 04,10 to 14 (μ PD6126A)
		Takes the logical sum of the contents of the accumulator and the contents of Pp and loads the results in
		the accumulator.
		CARRY ← 0

 \star

 \star

• XRL A, P_p ① Instruction Code : 1 0 1 0 P₄ 1 1 P₂ P₁ P₀ ② Number of Cycles: 1 ③ Function : (A) \leftarrow (A) \forall (P_p) p = 00 to 02,10 to 12 (µPD6124A, 6600A, 61P24) p = 00 to 03,10 to 13 (µPD6125A) p = 00 to 04,10 to 14 (µPD6126A) Takes the exclusive OR of the contents of the accumulator and the contents of P₀ and load

01

Takes the exclusive OR of the contents of the accumulator and the contents of P_P and loads the results in the accumulator. CARRY $\leftarrow A_3 \cdot D_3$

OUT Pp, #data

① Instruction Code : 0 0 1 1



1 P2 P1 P0

② Number of Cycles: 1

(a) Function : $P_P \leftarrow data$

p = 0 to 2 (μ PD6124A, 6600A, 61P24A) p = 0 to 3 (μ PD6125A) p = 0 to 4 (μ PD6126A)

Transfers immediate data to Pp. In this case, Pp operates as the pair P1p to Pop.

★

7.3 Branch Instructions

JMP0 address

① Instruction C

ion Code	:	010	0 0	01	0 0	01						
		a9	a7	26	as a4	a	6	аз	a2	a۱	ao	-

- ② Number of Cycles: 1
- ③ Function : (PC9→0) ← a9→0

Replaces the 10-bit (PC9-0) of the program counter with directly specified address as to ao.

In the μ PD612× Series, JMP1 to JMP3 are kept for easing debugging operations. However, the ROM capacity in the μ PD6124A, 6125A, 6126A, 6600A and 61P24 is 1002 steps or less, and as a result, in the actual product, JMP1, JMP2 and JMP3 cannot be used, so exercise caution.

When jumping to pages 1, 2 or 3 using the JMP1, JMP2 or JMP3 command, provided for debugging, if the table reference command (MOV Rr @RO) is executed in the page 1, 2 or 3 area, it refers to the contents of the specified address in page 0.

JMP 1	0	1	0	0	1	1	0	0	0	1
JMP 2	0	1	0	1	0	1	0	0	0	1
JMP 3	0	1	0	1	1	1	0	0	0	1

JC address

① Instruction Code : 0 1 1 0

ſ	a9	87	a,	as	a₄	as	83	a2	a۱	ao	

010001

② Number of Cycles: 1

③ Function : $(PC_{9-0}) \leftarrow a_{9-0}$ If C = 1 $(PC) \leftarrow (PC) + 2$ If C = 0

Jumps to the address specified in as to as if "1" is set in the carry flag.

JNC address

① Instruction Co

de	:	0 1	1	0	1	1	0	0	0	1						
			-								- 1					
		a a		a	7 aa	а	15	a4		aв		аз	a2	a۱	ao	

- ② Number of Cycles: 1
- ③ Function : (PC9-0) ← a9-0 If C = 0

$$(PC) \leftarrow (PC) + 2$$
 If $C = 1$

Jumps to the address specified in as to as if "0" is reset in the carry flag.

· JF address ① Instruction Code : 0111 010001 a a7 a6 a5 a4 as a3 a2 a1 a0 ② Number of Cycles: 1 ③ Function : (PC9--0) ← a9--0 If F = 1 $(PC) \leftarrow (PC) + 2$ if F = 0Jumps to the address specified in as to as if "1" is set in the status flag. JNF address ① Instruction Code : 0111 110001 aa a7 a6 as a4 aø as az ai ao ② Number of Cycles: 1 ③ Function : (PC9-0) ← a9-0 If F = 0 $(PC) \leftarrow (PC) + 2$ If F = 1 Jumps to the address specified in as to as if "0" is reset in the status flag. JMP0 Rr Instruction Code : 0100 00 R3 R2 R1 R0 ② Number of Cycles: 1 ③ Function : (PC9-o) \leftarrow (R1r-Ror) r = 1 to F Replaces the 10-bit of the program counter (PC9-0) with the contents of the pair register R1r to Ror. When this command is executed, R1r to Ror become 10-bit. However, after an accumulator operation command has been executed, Rs and Rs become "0," so exercise caution. Ordinarily, the register operates in 4-bit units. Example Before Execution Ru Rot R11 to R01 R9 R7 R6 R5 R4 R8 R3 R2 R1 R0 Acc 0000

> ORL A, R11 MOV R11, A → 0 R7 R6 R5 R4

ORL A, Rot MOV Rot, A

 \rightarrow 0 R₃ R₂ R₁ R₀ R₀₁ After execution

R11 After execution

×



7.4 Subroutine Instructions

- CALL0 address
 - Instruction Code

) :	0011	010010	
	0100	010001	
	a, a	7 86 85 84 88	â3 â2 â1 a0

- ② Number of Cycles: 2
- ③ Function

: ((SP)) ← (PC) +1 (SP) ← (SP) +1 (PC9-0) ← a9-0

The contents of the program counter are incremented (+1) and that value is saved in the stack specified by the stack pointer. Next, the contents of the stack pointer are incremented (+1) and the subroutine in the address specified in as to as is called.

• RET

- ① Instruction Code :
- ② Number of Cycles: 1
- ③ Function

: (SP) ← (SP) −1 (PC) ← ((SP)) +2

010010

0100

The contents of the stack pointer are decremented. Next the contents of the stack specified by this stack pointer are incremented (+2) and that value is returned to the program counter.

Caution Subroutine instructions making the debugging operation easier, just like the JMP instructions of the branch instructions, so the CALL1, CALL2 and CALL3 commands are provided. However, in the actual product, commands other than CALL0 cannot be used.

When jumping to page areas 1, 2 and 3 using the CALL1, CALL2 or CALL3 command, provided for debugging, if the table reference command (MOV Rr, @RO) is executed, it refers to the contents of the specified address in page 0.

7.5 Data Transfer Instructions

• M	OV A, Br
1	Instruction Code : 1 1 1 1 R4 0 R3 R2 R1 R0
2	Number of Cycles: 1
3	Function : (A) \leftarrow (Rr) r = 00 to 0F 10 to 1F
	Transfers the contents of register Rr to the accumulator. If there are 5-bit data in the register, the MSB is
	disregarded.
	CARRY ← 0
	OV A, @RoH
1	Instruction Code : 1 1 1 1 0 1 0 0 0 0
0	•
3	Function : (A) \leftarrow ((P11, R10 to R00))
	Transfers the higher 4-bit of the program memory (P7, P6, P5, P4) specified in control register P11 and pair
	register R ₁₀ to R ₀₀ . P ₉ is disregarded.
	CARRY ← 0
• M	OV A, @RoL
_	
Û	
Ø	Number of Cycles: 1 Function : (A) \leftarrow ((P11, B10 to B00))
9	Transfers the lower 4-bit of the program memory (P3, P2, P1, P0) specified in control register P11 and pair
	register R ₁₀ to R ₀₀ . Ps is disregarded.
Ren	nark Program Memory Contents P9 P7 P6 P5 P4 P8 P3 P2 P1 P0
	CARRY ← 0
• M	OV A, #data
C	Instruction Code : 1 1 1 1 1 1 0 0 0 1
	$0 0 0 0 0 0 d_3 d_2 d_1 d_0$
Q	
3	
	Transfers the immediate data to the accumulator.
	$CARRY \leftarrow 0$

)

)

• MOV Rr, A

- ① Instruction Code : 0 0 1 0 R4 0 R3 R2 R1 R0
- ② Number of Cycles: 1
- (a) Function : $(R_r) \leftarrow (A)$ r = 00 to 0F 10 to 1F

Transfers the contents of the accumulator to register Rr.

- MOVE Rr, #data
 - ① Instruction Code :



② Number of Cycles: 1

③ Function : (R₁r to R₀r) \leftarrow data r = 0 to F data = 000H to 3FFH

Transfers immediate data to the register. When this command is used, each register operates as a pair register.

Combinations which become pairs are as shown below.



Higher Digit Lower Digit

When this command is executed, registers are treated as 10-bit, but if an accumulator operation command is executed, d_9 or d_8 becomes "0."

• MOV Rr, @Ro

1	Instruction Code	:	0 0	11	10	Rз	R₂	R۶	Ro	
---	------------------	---	-----	----	----	----	----	----	----	--

② Number of Cycles: 1

Transfers the contents of the program memory specified in control register P11 and the contents of program memory specified in pair register R₁₀ to R₀₀ to pair register R_{1r} to R_{0r}. Program memory is configured in 10-bit and is in the following state after transfer to the register.

Program Memory



The higher 2-bit of the program memory address are specified in the control register.

③ Function : (R1r to Ror) ((P11, R10 to Roo)) r = 0 to F

Caution When this command is executed, the register is treated as 5-bit, but in an accumulator operation command, only the lower 4-bit are valid, and if there is a transfer from the accumulator to the register, the MSB (5th bit) always becomes "0." If this command is executed in page 1, 2 or 3 of the debugging area, the content at the specified address in the page 0 area are transferred.

7.6 Timer/Counter Operating Instructions

• MOV A, Ti

- ② Number of Cycles: 1
- ③ Function : (A) ← (T₁) t = 0,1

Transfers the contents of timer T_t to the accumulator. T_1 corresponds to (ts, ts, tr, ts) and T_0 corresponds to (ts, ts, ts, tz).



Can be set by # data, @Ro.

 $\mathsf{CARRY} \gets \mathsf{0}$

- MOV T, # data
 - ① Instruction Code : 0 0 1 1 0 1 1 1 1 1

tı	to	ts	t7	te	to	ts	t₄	ta	t2

② Number of Cycles: 1

③ Function : T ← data

Transfers immediate data to the timer register T1 to To to t1, to.

Remark Timer operation stops at (set value (HEX) +1) × 8/fosc.

- MOV T, @Ro
 - ① Instruction Code : 0 0 1 1 1 1 1 1 1 1
 - ② Number of Cycles: 1
 - ③ Function : $(T_1 \text{ to } T_0) \leftarrow ((P_{11}, R_{10} \text{ to } R_{00}))$

Transfers the contents of program memory specified in control register P₁₁ and pair register R₁₀ to R₀₀ to timer register T₁ to T₀ to t₁, t₀. The higher 2-bit of program memory are specified in the control register.



- MOV Tt, A
 - ① Instruction Code : 0 0 1 0 t 1 1 1 1 1
 - ② Number of Cycles: 1
 - ③ Function : $(T_1) \leftarrow (A)$ t=0,1

Transfers the contents of the accumulator to the timer register T_1 . T_1 corresponds to (t₉, t₈, t₇, t₆) and T_0 corresponds to (t₅, t₄, t₃, t₂). If there is a transfer to T_1 after this command is executed, t₁ becomes 0, and if there is a transfer to T_0 after this command is executed, t₀ becomes 0.

7.7 Others

1

• H.	ALT #data
0	Instruction Code : 0 0 0 1 0 1 0 0 0 1
	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
0	Number of Cycles: 1
3	Function : HALT \leftarrow data
	Sets the CPU in the standby mode.
	Standby mode cancellation conditions are specified by the immediate data.
• S(CAF (Set Carry If Acc = Fн)
1	Instruction Code : 1 1 0 1 0 1 1 0 1 1
0	Number of Cycles: 1
3	Function : Carry \leftarrow If Acc = FH
	Sets the carry flag (C) to "1" if the contents of the accumulator are FH.
	The value of the accumulator is indefinite after the SCAF command is executed.
• S ⁻	
1	Instruction Code : 0 0 0 1 1 0 R3 R2 R1 R0
0	Number of Cycles: 1
3	Function : STATUS \leftarrow (Ror) r = 0 to F
	Compares the status of S-IN, Ki/o, Ki, I/O and the timer with the contents of register Ror, and if the set bit
	matches with at least one status, it sets the status flag (F) to "1."
• ST	ITS #data
1	Instruction Code : 0 0 0 1 1 1 0 0 0 1
	0 0 0 0 0 d_3 d_2 d_1 d_0
2	Number of Cycles: 1
3	Function : STATUS ← data
	Compares the status of S-IN, Ki/o, Ki, I/O and the timer with the contents of immediate data, and if the set
	bit matches with at least one status, it sets the status flag (F) to "1."

• NOP

- ② Number of Cycles: 1
- ③ Function : (PC) ← (PC) +1
 Watchdog timer capacitor operation
 Starts discharge.
 Charge within 5 ms. (However, when C = 0.1 μ or less)

NOP + HALT Watchdog timer capacitor operation Starts charging. Carry out 23 steps or higher charging.

• Contents of Carry Flag (C)

After the command is executed, the contents of the carry flag become as shown below.

7.8 Mnemonic ↔ Machine Language Correspondence Table

			R10	R11	R12	 Rı⊧	Roo	Roi		Rof
ANL	A,Rr		D00	D01	D02	 D0F	D20	D21		D2F
ANL	A,@R₀H	D10								
ANL	A,@R₀L	D30								
ANL	A,#data	D31								
ORL	A,Rr		E00	E01	E02	EOF	E20	E21		E2F
ORL	A,@R₀H	E10								
ORL	A,@R₀L	E30								
ORL	A,#data	E31				 				
XRL	A,Rr		A00	A01	A02	AOF	A20	A21		A2F
XRL	A,@R₀H	A10								
XRL	A,@R₀L	A30								
XRL	A,#data	A31		ļ						
INC	A	A13								
RL	А	F13					<u> </u>	<u> </u>	L	

Accumulator Operation Instructions

Input/Output Instructions

Pp Note	P10	P11	P12	P13	P14	Poo	Poi	Po2	Pos	Po4
IN A, Pp	F18	F19	F1A	F1B	F1C	F38	F39	F3A	F3B	F3C
OUT PP, A	218	219	21A	21B	21C	238	239	23A	23B	23C
ANL A, Pp	D18	D19	D1A	D1B	D1C	D38	D39	D3A	D3B	D3C
ORL A, Pp	E18	E19	E1A	E1B	E1C	E38	E39	E3A	E3B	E3C
XRL A, Pp	A18	A19	A1A	A1B	A1C	A38	A39	АЗА	A3B	A3C

Note μ PD6124A, 6600A, 61P24: p = 00 to 02, 10 to 12 μ PD6125A : p = 00 to 03, 10 to 13 μ PD6126A : p = 00 to 04, 10 to 14

Pp Note	Po	P1	P2	Рз	P₄	
OUT Pp, #data	318	319	31A	31B	31C	P _{1p} to P _{0p} operate as a pair.

Note	μPD6124A, 6600A,	61P24: p = 0 to 2
	μPD6125A	: p = 0 to 3
	μPD6126A	: p = 0 to 4

Data Transfer Instructions

Rr		R10	R11	R12	 Rıf	Roo	Roi	RoF
MOV A, Rr		F00	F01	F02	 F0F	F20	F21	F2F
MOV A,@R₀H	F10							
MOV A,@RoL	F30							
MOV A,#data	F31							
MOV Rr, A		200	201	202	20F	220	221	22F
	•							
Rr		R₀	R1	R₂	R۶		a oporato	ao o poir register
MOV Rr, #data		300	301	302	 30F	R ₁ r to R ₀ r operate as a pair register.		
MOV Rr,@R₀		320	321	322	32F			

}

)

Branch Instructions

	—	Ro	R1	R2	R	← Pair Register
JMP0 addr	411				 -	
JMP0 RrNote		_	401	402	40	=
JC addr	611					
JC Rr ^{Note}			601	602	60	=
JNC addr	631					
JNC Rr ^{Note}			621	622	621	=
JF addr	711					
JF Rr ^{Note}	—	—	701	702	70	=
JNF addr	731					
JNF Rr ^{Note}			721	722	 72	=

 \star

\star

Note r = 1 - F

r = 0 cannot be used.

Subroutine Instructions

CALL0 addr	312	411
RET	412	

Timer/Counter Operating Instructions

T:	Ť0–1	T ₁	Τo
MOV A, Ti	—	F1F	F3F
MOV Tt, A	1	21F	23F
MOV T,#data	31F		
MOV T,@R₀	33F		

Others

		Roa	Roi	Ro2		 Rof
HALT #data	111					
STS Ror		120	121	122		12F
STTS #data	131					
SCAF	D13				— – –	
NOP	000					

48

CHAPTER 8 MASK OPTION (PLA DATA)

8.1 μPD6124A, 6125A, 6126A, 6600A

The following items can be selected by switching the mask option.

- (1) K1, I/Oo, I/O1, S-IN pull-down resistors present or not.
- (2) Switching the carrier duty when the clock is fosc/12 (1/2, 1/3)
- (3) Runaway detection specification

Mask option data are registered after the object code.

Remarks The following items are already specified in the µPD6124A, 6125A, 6126A and 6600A.

- (1) Pull down resistors at all pins of Ki/o.
- (2) HALT cancellation sensing is specified for all bits of each port.
- (3) The watchdog timer is valid.

Table 8-1. Switch Change Bit Deallocation (µPD6124A, 6125A, 6126A, 6600A) (1/2)

(1) μPD6124A, 6600A

Address	Correspondence	MSB							
		7	6	5	4	3	2	1	0
0	Kı	Кіз	Kı2	Кп	Kio	0			
	Pull-down resistor								
1	Duty	0	0	0	Duty	0	0	S-IN Pull	0
	S-IN				Change			Down	
								Resistor	
2	Runaway detection	Kio	HALT	HALT	HALT	0			
		ALL	S-IN	Kuo	Kı				

Table 8-1. Switch Change Bit Deallocation (µPD6124A, 6125A, 6126A, 6600A) (2/2)

(2) µPD6125A, 6126A

Address	Correspondence	MSB LSB								
		7	6	5	4	3	2	1	0	
0	Кі	Kio	Ки	K12	Кіз	0				
	Pull-down resistor									
1	Duty	0	0	0	Duty	0	0	S-IN	0	
	S-IN				change			Pull-down		
								resistor		
2	Runaway detection	Kvo	HALT	HALT	HALT	HALT	HALT	I/Oo	I/O1	
		ALL	S-IN	Kvo	Kı	I/O₀	1/01	ALL	ALL	
3	- 1/Oo	1/O00	I/O01	I/O02	I/Q03	0				
	Pull-down resistor									
4	I/O1	I/O10 ^{Note}	I/O11 ^{Note}	I/O12 ^{Note}	I/O13 ^{Note}	0				
	Pull-down resistor Note									

Note In the μ PD6125A, there are no I/O10 to I/O13 pins.

Switching for Data

- (1) Pull-down resistor When 0 ... None (OFF) When 1 ... Yes (ON)
- Modulation duty (when fosc/12)
 When 0 ... 1/2 Duty
 When 1 ... 1/3 Duty

(3) Runaway detection

1 Kvo ALL, I/Oo ALL, I/O1 ALL

If the runaway detection K_i/O ALL (I/O ALL, I/O ALL) switch is set to ON (set to 1) through the mask option, if there is an oscillator stop HALT (STOP Mode), the system is reset (AC pin changes to discharge mode) when the K_i/O (I/O₀, I/O₁) terminal is in the input mode or even one pin of K_i/O (I/O₀, I/O₁) is at the low level. When 0 ... No reset function (OFF) When 1 ... Reset function (ON)

Caution If these pins are used as the key source of a key matrix, be sure to turn the switch on with the mask option.

2 HALT Cancellation Condition Specification (S-IN, Kvo, Kı)

The system is reset if "mask option not used" specification condition exists when in the HALT mode state.

When 0 Used

When 1 Not Used

Caution For the "not used" cancellation condition HALT Mode, be sure to set "Not Used."

Remark When selecting the μ PD6125A and 6126A, if "HALT #00E" (ready for K_I, I/O₀, I/O₁ key input) is used, set HALT S-IN, HALT K_{1/0}, HALT K₁, HALT I/O₀, HALT I/O₁ all on not used. "HALT #00E" can be used only in the case that the μ PD6125A or 6126A is selected.

An example of setting of mask option data is shown below.

- Examples 1. If the following items are selected with the µPD6124A or µPD6600A,
 - Pull-down resistors on all Ki pins
 - Carrier duty 1/3
 - Pull-down resistor on S-IN
 - Ki/o ALL "H" reset function
 - HALT Ki used
 - HALT S-IN, HALT Kilo Not used
 - PLA data are as follows.

	PLA			
KEY :	DB	0F0H		
DUTY :	DB	12H		
HALT :	DB	0E0H		
	END			

- 2. If the following items are selected with the μ PD6125A,
 - · Pull-down resistors on all Ki pins
 - Carrier duty 1/3
 - Pull-down resistor on S-IN
 - Ki/o ALL "H" reset function
 - No I/Oo ALL "H" reset function
 - HALT S-IN, HALT Ki/o, HALT Ki, HALT I/Oo not used Note
 - · Pull-down resistors on all I/Oo pins

PLA data are as follows.

 PLA

 KEY :
 DB
 0F0H

 DUTY:
 DB
 12H

 HALT :
 DB
 0F8H^{Nate}

 I/O₀ :
 DB
 0F0H

 END
 END
 END

- Note When the μPD6125A is selected, if "HALT #00E" (ready for K₁, I/O₀ key input) is used, set HALT S-IN, HALT K_I/O HALT K₁ and HALT I/O₀ all on Not Used.
 - 3. If the following items are selected with the μ PD6126A
 - · Pull-down resistors on all Ki pins
 - Carrier duty 1/2
 - Pull-down resistor on S-IN
 - No Kilo ALL "H" reset function
 - I/Oo ALL "H," I/O1 ALL "H" reset function
 - HALT Ki used Note
 - HALT S-IN, HALT KI/O, , HALT I/Oo, , HALT I/O1 not used Note
 - Pull-down resistors on all I/Oo pins.
 - Pull-down resistors on all I/O1 pins.
 - PLA data are as follows.

 PLA

 KEY
 :
 DB
 0F0H

 DUTY
 :
 DB
 02H

 HALT
 :
 DB
 6FH^{Note}

 I/O0
 :
 DB
 0F0H

 I/O1
 :
 DB
 0F0H

 END
 :
 END
 :

Note When the μPD6126A is selected, if "HALT #00E" (ready for Ki, I/Oo, I/Oi key input) is used, set HALT S-IN, HALT Ki/O HALT Ki and HALT I/Oo and HALT I/Oi all on Not Used.

~

* 8.2 μPD61P24

★

For the μ PD61P24, the following fixed mask options are provided.

- (1) Pull down resistors on Ki and S-IN pins.
- (2) Carrier duty when the clock speed is $f_{osc}/12$ is changed (1/3).
- (3) Runaway check is included (Ki/o ALL, HALT S-IN, HALT Ki/o)

Table 8-2. Switch Change Bit Deallocation (µPD61P24)

Address	Correspondence	MSB								
		7	6	5	4	3	2	1	0	
0	Kı	Кіз	Kı2	Kıı	Kio			0		
	Pull-down resistor	1	1	1	1					
		Provided	Provided	Provided	Provided					
1	Duty	0	0	0	Duty	0	0	S-IN	0	
	S-IN							Pull-down		
								resistor		
					1			1		
					1/3 Duty			Provided		
2	Runaway detection	Kuo	HALT	HALT	HALT	0				
-		ALL	S-IN	Kvo	Kı					
		1	1	1	0					
		Detection	Not used	Not used	Detection					

8.3 Kvo, I/O Pull-Down Resistor Configuration Diagram



If the I/O pin ^{Note 2} pull-down resistor switch is set to ON (set to 1) through the mask option, the pull down resistor R is turned ON only when in the input mode.

If the pin is used as a key switch, turn the pull-down resistor switch ON through the mask option.

If the Kwo pin is set in the input mode, the pull-down resistor R is turned ON.

Notes 1. There is no pull-down resistor switch on the Kuo pin.

2. There is no I/O port in the μ PD6124A, 6600A or 61P24.

8.4 Ki Pull-Down Resistor Configuration Diagram



If the Kr pin's pull-down resistor switch is set to ON (set to 1) through the mask option, the pull-down resistor R is turned ON.

If the terminal is used as a key switch, turn the pull-down resistor switch ON through the mask option.

8.5 Runaway Detection Kvo ALL (I/Oo ALL, I/O1 ALL) Configuration Diagram



If the runaway detection K_{VO} ALL (I/O_0 ALL, I/O_1 ALL) switch is set to ON (set to 1) through the mask option, if there is an oscillator stop HALT (STOP Mode), the system is reset (AC pin changes to discharge mode) when the K_{VO} (I/O_0 , I/O_1) terminal is in the input mode or even one pin of K_{VO} (I/O_0 , I/O_1) is at the low level.

If this terminal is used as the key source of a key matrix, turn the switch ON through the mask option (same with I/O₀ ALL and I/O₁ ALL).

For example, if the circuit is configured as shown in the following figure, and K_{i/O} is used as the source, during a ready for key input oscillation stop HALT (STOP Mode), ordinarily all the pins of K_{i/O} are in the output mode and are set at the high level. At this time, if power supply fluctuations occur due to the influence of chattering, of the battery holder, etc., and K_{i/O} switches to the input mode or K_{i/O} output is inverted, inputs to the K_i and I/O pins do not enter and it becomes impossible to cancel HALT, or the IC seems from outward appearances not to be functioning at all. To avoid this state, either input the low level to the reset pin (AC pin) or disconnect and reconnect the battery, then carry out a power on reset.

If this runaway detection Ki/o ALL switch is set to ON through the mask option, the device can be reset when there is a runaway condition such as described above.



[MEMO]

, transfer

()

)

* 9.1 μPD6124A, 6600A, 61P24



Caution The value of the capacitor for starting the ceramic oscillator needs to be set after consideration of the voltage level it is going to be used at and the starting characteristics of the ceramic oscillator.

9.2 μPD6125A

Application Circuit Example 1



Caution The value of the capacitor for starting the ceramic oscillator needs to be set after consideration of the voltage level it is going to be used at and the starting characteristics of the ceramic oscillator.

Application Circuit Example 2



Caution The value of the capacitor for starting the ceramic oscillator needs to be set after consideration of the voltage level it is going to be used at and the starting characteristics of the ceramic oscillator.
Application Circuit Example 3



Note Protective Device

Caution The value of the capacitor for starting the ceramic oscillator needs to be set after consideration of the voltage level it is going to be used at and the starting characteristics of the ceramic oscillator.

The μ PD6125A can be used as the transmitter/receiver using the μ PD7500 Series in the system computer.

In the case in the above diagram, ordinarily, the receiving mode is set and remote control reception is carried out through the μ PC1490. When a signal is received, after sending the STB signal to the system computer, the received data are sent to the system computer by DATA1 and CLK1. If the received data are continuous code, they are sent to the system computer as continuous data.

If the send mode switch is turned ON while in the receive mode, the µPD6125A changes to the send mode.

If the send mode switch is ON and the send start switch is OFF, the transmission data from the system computer are fetched by DATA2 and CLK2.

When the send mode switch is ON and the send start switch is ON, the data to be transmitted are sent from the REM pin.

9.3 μPD6162A

Application Circuit Example 1



Caution The value of the capacitor for starting the ceramic oscillator needs to be set after consideration of the voltage level it is going to be used at and the starting characteristics of the ceramic oscillator.

Application Circuit Example 2



Caution The value of the capacitor for starting the ceramic oscillator needs to be set after consideration of the voltage level it is going to used at and the starting characteristics of the ceramic oscillator.

Application Circuit Example 3



Note Protective Device

Caution The value of the capacitor for starting the ceramic oscillator needs to be set after consideration of the voltage level it is going to be used at and the starting characteristics of the ceramic oscillator.

The μ PD6126A can be used as the transmitter/receiver using the μ PD7500 Series in the system computer.

In the case in the above diagram, ordinarily, the receiving mode is set and remote control reception is carried out through the μ PC1490. When a signal is received, after sending the STB signal to the system computer, the received data are sent to the system computer by DATA1 and CLK1. If the received data are continuous code, they are sent to the system computer as continuous data.

If the send mode switch is turned ON while in the receive mode, the µPD6126A changes to the send mode.

If the send mode switch is ON and the send start switch is OFF, the transmission data from the system computer are fetched by DATA2 and CLK2.

When the send mode switch is ON and the send start switch is ON, the data to be transmitted are sent from the REM pin.

9.4 Cautions in Wiring

When transmitting with an IR LED, it is conceivable that about 1A of current will flow at the peak. In that case, the power supply voltage tends to fluctuate, and noise with high frequency components is generated in the power line during switching.

In order to minimize the effect of power supply system noise, use caution with wiring of Vop and Vss.

If Vod or Vss wiring is run to the IC power supply (Vdd, Vss) via the IR LED power supply, switching noise to the IC will become greater. To minimize the effect of noise, run wiring so that the power line to Vdd and Vss of the IC and the power line to the IR LED are isolated with the battery terminals at the center.

In the same way, run the wiring so that the AC pin is isolated from the power line for the IR LED.

Also, the noise effect will be minimized if the ceramic oscillator is located as close to the IC as possible, and the power stabilization capacitor is located near the IC's power supply pins.

(Good Example)



Since the IC side power supply line and the LED side power supply line are isolated by the battery and the capacitor, the noise effect becomes small.

(Bad Example)



Since the IC side power supply line is wired so that it passes by the IR LED as its power supply, the effect of switching noise on the IC is great.

(Improvement of the Bad Example)



If the power supply stabilization capacitor is placed right next to the IC's power supply pins, and if a by-pass capacitor is added for eliminating the high frequency components, the effect of noise can be minimized.

[MEMO]

.

~

·····

66

•

Product Name	μPD6124A	μPD6600A	μPD61P24	μPD6125A	μPD6126A
item					
ROM Capacity	1002 × 10-bit	512 × 10-bit	1002 × 10-bit	1002 × 10-bit	
	(Mask ROM)	(Mask ROM)	(One-Time PROM)	(Mask ROM)	
RAM Capacity	32 × 5-bit				
Input/Output Pins	8-pin (K#00-7)			12-pin	16-pin
				(K1/00-7, 1/000-03)	(Kuco-7, I/Oco-cs,
					I/O10-13)
S-IN Pin	Provided				
Power Consumption	2 μΑ		1 μA		
$(f_{osc} = STOP)$ (MAX.)					
S-IN High Level	30 μA		15 μA		
Input Current (MAX.)					
Transmission Carrier	fosc/12, fosc/8				
Frequency					
Low Voltage Detection	Provided		Not provided		
(Reset) Circuit					
Mask Option	Provided		Not provided (fixed)	Provided	
Power Supply Voltage	VDD = 2.2 to 5.5 V	Vop = 2.2 to 3.6 V	Vod = 2.2 to 5.5 V	Voo = 2.0 to 6.0 \	/
Package	20-pin Plastic SOP (300 mil)			 24-pin Plastic 	• 28-pin Plastic
	• 20-pin Plastic Shrink DIP (300 mil)			SOP (300 mil)	SOP (375 mil)
				 24-pin Plastic 	
	ļ			Shrink DIP	
				(300 mil)	

[MEMO]

and the second second

····· { .

>) ...

68

The following development tools are provided to develop programs for the μ PD612× Series.

Name	Order Name	
µPD612× Series Emulator	Note 1	
µPD612× Series Assembler		
PROM Programmer	AF-9703 Notes 2, 3	
	AF-9704 Notes 2, 3	
	AF-9705 Note 3	
	AF-9706 Note 3	
µPD61P24 Program Adapter	AF-9807B Note 3	

Notes 1. Sold by IC Ltd.

Inquiries:

No. 6 Barnett Gotanda Bldg.

1-9-5 Higashi Gotanda, Shinagawa-ku, Tokyo 141

TEL 03 (3447) 3793

FAX 03 (3440) 5606

- 2. Out of production
- Sold by Ando Denki Ltd. Inquiries
 4-19-7 Kamata, Ota-ku, Tokyo 144 TEL 0120-40-0211 (toll-free)
- Caution In the case of a writing program, after assembling the program, convert the HEX file to a ROM file using a PROM utility program "UPDROM" (See the AS612× Assembler User's Manual (EEU-601).)

[MEMO]

ter series and

:

70



Facsimile Message

FAX

Although NEC has taken all possible steps to ensure that the documentation supplied to our customers is complete, bug free and up-to-date, we readily accept that errors may occur. Despite all the care and precautions we've taken, you may encounter problems in the documentation. Please complete this form whenever you'd like to report errors or suggest improvements to us.

· · ·

Address

Tel.

From:

Name

Company

.....

Thank you for your kind support.

North America NEC Electronics Inc. Corporate Communications Dept. Fax: 1-800-729-9288 1-408-588-6130	Hong Kong, Philippines, Oceania NEC Electronics Hong Kong Ltd. Fax: +852-2886-9022/9044	Asian Nations except Philippines NEC Electronics Singapore Pte. Ltd. Fax: +65-250-3583
Europe NEC Electronics (Europe) GmbH Technical Documentation Dept. Fax: +49-211-6503-274	Korea NEC Electronics Hong Kong Ltd. Seoul Branch Fax: 02-528-4411	Japan NEC Corporation Semiconductor Solution Engineering Division Technical Information Support Dept. Fax: 044-548-7900
South America NEC do Brasil S.A. Fax: +55-11-889-1689	Taiwan NEC Electronics Taiwan Ltd. Fax: 02-719-5951	1 u

I would like to report the following error/make the following suggestion:

Document title: _____

Document	number:
----------	---------

..... Page number: _____

If possible, please fax the referenced page or drawing.

Document Rating	Excellent	Good	Acceptable	Poor
Clarity	D			D
Technical Accuracy				a
Organization	D	<u> </u>		ū

