

RL78 FAMILY HARDWARE MANUAL GUIDE - ELECTRICAL CHARACTERISTICS EDITION

JULY 2023

RENESAS ELECTRONICS CORPORATION

ABSOLUTE MAXIMUM RATINGS ①

This is the range of power supply voltage that will not damage the microcontroller.

This is the input voltage range for the REGC pin that will not damage the microcontroller.

These are the input voltage ranges for each pin that will not damage the microcontroller.

This is supplementary information regarding electrical characteristics. In order to use it correctly, it is necessary to confirm these conditions as well.

Item	Symbols	Conditions	Ratings	Unit
Supply voltage	VDD		-0.5 to +6.5	V
	EVDD0, EVDD1	EVDD0 = EVDD1	-0.5 to +6.5	V
	EVSS0, EVSS1	EVSS0 = EVSS1	-0.5 to +0.3	V
REGC pin input voltage	VIREGC	REGC	-0.3 to +2.1 and -0.3 to VDD + 0.3 ^{Note 1}	V
Input voltage	Vi1	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147	-0.3 to EVDD0 + 0.3 and -0.3 to VDD + 0.3 ^{Note 2}	V
	Vi2	P60 to P63 (N-ch open-drain)	-0.3 to +6.5	V
	Vi3	P20 to P27, P121 to P124, P137, P150 to P156, EXCLK, EXCLKS, $\overline{\text{RESET}}$	-0.3 to VDD + 0.3 ^{Note 2}	V

Note 1. Connect the REGC pin to Vss via a capacitor (0.47 to 1 μF). The listed value is the absolute maximum rating of the REGC pin. Only use the capacitor connection. Do not apply a specific voltage to this pin.

Note 2. This voltage must be no higher than 6.5 V.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

- : Guaranteed values of characteristics and values that users should adhere to
- : Guaranteed value of characteristics
- : Explanation subject

ABSOLUTE MAXIMUM RATINGS ②

This is the output voltage range for each pin that will not damage the microcontroller.

This is the input voltage range for the analog pin that will not damage the microcontroller.

This is supplementary information regarding electrical characteristics. In order to use it correctly, it is necessary to confirm these conditions as well.

Item	Symbols	Conditions	Ratings	Unit
Output voltage	VO1	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147	-0.3 to EVDD0 + 0.3 and -0.3 to VDD + 0.3 Note 2	V
	VO2	P20 to P27, P121, P122, P150 to P156	-0.3 to VDD + 0.3 Note 2	V
Analog input voltage	VAI1	ANI16 to ANI26	-0.3 to EVDD0 + 0.3 and -0.3 to AVREFF + 0.3 Notes 2, 3	V
	VAI2	ANI0 to ANI14	-0.3 to VDD + 0.3 and -0.3 to AVREFF + 0.3 Notes 2, 3	V

Note 2. This voltage must be no higher than 6.5 V.

Note 3. The voltage on a pin in use for A/D conversion must not exceed AVREFF + 0.3.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter.

That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

- : Guaranteed values of characteristics and values that users should adhere to
- : Guaranteed value of characteristics
- : Explanation subject

ABSOLUTE MAXIMUM RATINGS ③

This is the upper limit of the current that can flow during the high-level output of each pin to prevent damage to the microcontroller.

This is the upper limit of the current that can flow during the low-level output of each pin to prevent damage to the microcontroller.

This is supplementary information regarding electrical characteristics. In order to use it correctly, it is necessary to confirm these conditions as well.

Item	Symbols	Conditions		Ratings	Unit
High-level output current	IOH1	Per pin	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147	-40	mA
		Total of all pins -170 mA	P00 to P04, P07, P32 to P37, P40 to P47, P102 to P106, P120, P125 to P127, P130, P140 to P145	-70	mA
			P05, P06, P10 to P17, P30, P31, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100, P101, P110 to P117, P146, P147	-100	mA
	IOH2	Per pin	P20 to P27, P121, P122, P150 to P156	-5	mA
		Total of all pins		-20	mA
	Low-level output current	IOL1	Per pin	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147	40Note
Total of all pins 170 mA			P00 to P04, P07, P32 to P37, P40 to P47, P102 to P106, P120, P125 to P127, P130, P140 to P145	70	mA
			P05, P06, P10 to P17, P30, P31, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100, P101, P110 to P117, P146, P147	100	mA
IOL2		Per pin	P20 to P27, P121, P122, P150 to P156	10	mA
		Total of all pins		20	mA

Note The rating for the following port pins is 80 mA when IOL1 = 40.0 mA is specified by the 40-mA port output control register (PTDC).

- Pins P04, P10, and P120 of the 64- to 100-pin package products with 384- to 768-Kbyte flash ROM
- Pin P110 of the 100-pin package products with 384- to 768-Kbyte flash ROM
- Pins P17 and P51 of the 30- to 52-pin package products
- Pin P70 of the 32- to 52-pin package products

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

 : Guaranteed values of characteristics and values that users should adhere to

 : Guaranteed value of characteristics

 : Explanation subject

ABSOLUTE MAXIMUM RATINGS ④

This is the temperature range for storage without operating the microcontroller.

This is supplementary information regarding electrical characteristics. In order to use it correctly, it is necessary to confirm these conditions as well.

Item	Symbols	Conditions		Ratings	Unit
Ambient operating temperature	TA	In normal operation mode	3C: Industrial applications	-40 to +105	°C
			2D: Consumer applications	-40 to +85	
		In flash memory programming mode	3C: Industrial applications	-40 to +105	
			2D: Consumer applications	-40 to +85	
Storage temperature	Tstg			-65 to +150	°C

Caution

Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

- : Guaranteed values of characteristics and values that users should adhere to
- : Guaranteed value of characteristics
- : Explanation subject

CHARACTERISTICS OF THE OSCILLATORS

CHARACTERISTICS OF X1 AND XT1 OSCILLATORS

37.2.1 Characteristics of the X1 oscillator

These are the assumptions for the specifications. Please make sure to confirm them.

($T_A = -40$ to $+105^\circ\text{C}$, $1.6\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $V_{SS} = 0\text{ V}$)

Item	Resonator	Conditions	Min.	Typ.	Max.	Unit
X1 clock oscillation allowable input cycle time ^{Note}	Ceramic resonator/ crystal resonator		0.05		1	μs

Note The listed time and frequency indicate permissible ranges of the oscillator. For actual applications, request evaluation by the manufacturer of the oscillator circuit mounted on a board so you can use appropriate values. Refer to AC Characteristics for instruction execution time.

Caution Since the CPU is started by the high-speed on-chip oscillator clock after release from the reset state, the user should use the oscillation stabilization time counter status register (OSTC) to check the X1 clock oscillation stabilization time. Specify the values for the oscillation stabilization time in the OSTC register and the oscillation stabilization time select register (OSTS) after having sufficiently evaluated the oscillation stabilization time with the resonator to be used.

For the X1 oscillator circuit, you can use a ceramic oscillator or crystal oscillator with a nominal frequency ranging from 1MHz to 20MHz. There is no need to consider frequency tolerance deviation.

37.2.2 Characteristics of the XT1 oscillator

Products with 30 to 36 pins have different power supply voltage conditions.

($T_A = -40$ to $+105^\circ\text{C}$, $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ for the 30- to 36-pin products, $1.6\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ for the 40- to 128-pin products, $V_{SS} = 0\text{ V}$)

Item	Resonator	Conditions	Min.	Typ.	Max.	Unit
XT1 clock oscillation frequency (f_{XT}) ^{Note}	Crystal resonator			32.768		kHz

Note The listed time and frequency indicate permissible ranges of the oscillator. For actual applications, request evaluation by the manufacturer of the oscillator circuit mounted on a board so you can use appropriate values. Refer to AC Characteristics for instruction execution time.

 : Guaranteed values of characteristics and values that users should adhere to
 : Guaranteed value of characteristics
 : Explanation subject

CHARACTERISTICS OF THE OSCILLATORS

CHARACTERISTICS OF THE ON-CHIP OSCILLATORS

37.2.3 Characteristics of the On-chip Oscillators

(TA = -40 to +105°C, 1.6 V ≤ VDD ≤ 5.5 V, VSS = 0 V)

Item	Symbol	Conditions			Min.	Typ.	Max.	Unit
High-speed on-chip oscillator clock frequency	f _H				1		32	MHz
High-speed on-chip oscillator clock frequency accuracy ^{Note 1}		HIPREC = 1	+85 to +105°C	1.8 V ≤ VDD ≤ 5.5 V	-2.0		+2.0	%
				1.6 V ≤ VDD ≤ 5.5 V	-6.0		+6.0	%
			-20 to +85°C	1.8 V ≤ VDD ≤ 5.5 V	-1.0		+1.0	%
				1.6 V ≤ VDD ≤ 5.5 V	-5.0		+5.0	%
			-40 to -20°C	1.8 V ≤ VDD ≤ 5.5 V	-1.5		+1.5	%
				1.6 V ≤ VDD ≤ 5.5 V	-5.5		+5.5	%
		HIPREC = 0 ^{Note 4}			-15		0	%
High-speed on-chip oscillator clock correction resolution						0.05		%

This is the accuracy range of the clock frequency for the high-speed on-chip oscillator. The operation of the CPU and peripheral functions depends on the accuracy of the selected operating clock.

By adjusting the High-Speed On-Chip Oscillator Trimming Register (HIOTRM), f_H can be corrected. It indicates the frequency accuracy that changes when the setting value of HIOTRM is varied by 1.

Note 1. The accuracy values were obtained in testing of this product.

Note 2. The listed values only indicate the characteristics of the oscillators. Refer to AC Characteristics for instruction execution time.

Note 3. Guaranteed by characterization results.

Note 4. The listed condition applies when the setting of the FRQSEL3 bit is 1.

- : Guaranteed values of characteristics and values that users should adhere to
- : Guaranteed value of characteristics
- : Explanation subject

DC CHARACTERISTICS

PIN CHARACTERISTICS ①

This is the upper limit of the current that can flow during the high-level output of each pin. Please limit the current with external circuitry to not exceed this value.

This is the upper limit of the current that can flow per pin.

This is the total upper limit of the current that can flow through the relevant pins. "Duty ≤ 70%" indicates the percentage of time during which the current can flow.

(TA = -40 to +105°C, 1.6 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(1/7)

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit
Allowable high-level output current ^{Note 1}	IOH1	Per pin for P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147			-10.0 Note 2	mA
		Total of P00 to P04, P07, P32 to P37, P40 to P47, P102 to P106, P120, P125 to P127, P130, P140 to P145 (when duty ≤ 70% ^{Note 3})	4.0 V ≤ EVDD0 ≤ 5.5 V		-55.0 Note 4	mA
			2.7 V ≤ EVDD0 < 4.0 V		-10.0	mA
			1.8 V ≤ EVDD0 < 2.7 V		-5.0	mA
			1.6 V ≤ EVDD0 < 1.8 V		-2.5	mA
		Total of P05, P06, P10 to P17, P30, P31, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100, P101, P110 to P117, P146, P147 (when duty ≤ 70% ^{Note 3})	4.0 V ≤ EVDD0 ≤ 5.5 V		-80.0 Note 5	mA
			2.7 V ≤ EVDD0 < 4.0 V		-19.0	mA
			1.8 V ≤ EVDD0 < 2.7 V		-10.0	mA
			1.6 V ≤ EVDD0 < 1.8 V		-5.0	mA
		Total of all pins (when duty ≤ 70% ^{Note 3})	1.6 V ≤ EVDD0 ≤ 5.5 V		-135.0 Note 6	mA

(Notes, Caution, and Remark continue on the next page.)

- : Guaranteed values of characteristics and values that users should adhere to
- : Guaranteed value of characteristics
- : Explanation subject

DC CHARACTERISTICS

PIN CHARACTERISTICS ②

(TA = -40 to +105°C, 1.6 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(1/7)

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit	
Allowable high-level output current ^{Note 1}	IOH2	Per pin for P20 to P27, P121, P122, P150 to P156	4.0 V ≤ VDD ≤ 5.5 V			-3.0 Note 2	mA
			2.7 V ≤ VDD < 4.0 V			-1.0 Note 2	mA
			1.8 V ≤ VDD < 2.7 V			-1.0 Note 2	mA
			1.6 V ≤ VDD < 1.8 V			-0.5 Note 2	mA
		Total of all pins (when duty ≤ 70% ^{Note 3})	4.0 V ≤ VDD ≤ 5.5 V			-20.0	mA
			2.7 V ≤ VDD < 4.0 V			-10.0	mA
			1.8 V ≤ VDD < 2.7 V			-5.0	mA
			1.6 V ≤ VDD < 1.8 V			-5.0	mA

The current value that can flow depends on the conditions of VDD.

When using with a duty > 70% condition, the current value that can flow becomes smaller. The average current that can flow remains unchanged.

The current value is different when products for industrial applications are used in the temperature range of -40°C to 105°C.

Note 1. Device operation is guaranteed at the listed currents even if current is flowing from the EVDD0, EVDD1, or VDD pin to an output pin.

Note 2. The combination of these and other pins must also not exceed the value for maximum total current.

Note 3. The listed currents apply when the duty cycle is no greater than 70%. Use the following formula to calculate the output current when the duty cycle is greater than 70%, where n is the duty cycle.

• Total output current from the listed pins = (IOH × 0.7)/(n × 0.01)

Example when n = 80% and IOH = -10.0 mA

Total output current from the listed pins = (-10.0 × 0.7)/(80 × 0.01) ≈ -8.7 mA

Note that the duty cycle has no effect on the current that is allowed to flow into a single pin. A current higher than the absolute maximum rating must not flow into a single pin.

Note 4. The maximum value is -30 mA in the products for industrial applications (R7F100Gxx3Cxx) with an ambient operating temperature range of 85°C to 105°C.

Note 5. The maximum value is -50 mA in the products for industrial applications (R7F100Gxx3Cxx) with an ambient operating temperature range of 85°C to 105°C.

Note 6. The maximum values are respectively -100 mA and -60 mA in the products for industrial applications (R7F100Gxx3Cxx) with an ambient operating temperature range of -40°C to 85°C and of 85°C to 105°C.

Caution The following pins are not capable of the output of high-level signals in the N-ch open-drain mode.
P00, P02 to P04, P10 to P15, P17, P34, P42 to P45, P50, P52 to P55, P71, P72, P74, P80 to P83, P96, P120, and P142 to P144

 : Guaranteed values of characteristics and values that users should adhere to
 : Guaranteed value of characteristics
 : Explanation subject

DC CHARACTERISTICS

PIN CHARACTERISTICS ③

(TA = -40 to +105°C, 1.6 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(2/7)

This is the upper limit of the current that can flow during the low-level output of each pin. Please limit the current with external circuitry to meet this specification.

This is the upper limit of the current that can flow per pin.

This is the total upper limit of the current that can flow through the relevant pins. "Duty ≤ 70%" indicates the percentage of time during which the current can flow.

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit	
Allowable low-level output current Note 1	IOL1	Per pin for P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147			20.0 Notes 2, 3	mA	
		Per pin for P60 to P63			15.0 Note 2	mA	
Total of P00 to P04, P07, P32 to P37, P40 to P47, P102 to P106, P120, P125 to P127, P130, P140 to P145 (when duty ≤ 70% Note 4)		4.0 V ≤ EVDD0 ≤ 5.5 V			70.0 Note 5	mA	
					15.0	mA	
					9.0	mA	
					4.5	mA	
		4.0 V ≤ EVDD0 ≤ 5.5 V				80.0 Note 5	mA
						35.0	mA
						20.0	mA
						10.0	mA
Total of all pins (when duty ≤ 70% Note 4)					150.0 Note 6	mA	

(Notes and Remark continue on the next page.)

- : Guaranteed values of characteristics and values that users should adhere to
- : Guaranteed value of characteristics
- : Explanation subject

DC CHARACTERISTICS

PIN CHARACTERISTICS ④

(TA = -40 to +105°C, 1.6 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(2/7)

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit	
Allowable low-level output current ^{Note 1}	IoL2	Per pin for P20 to P27, P121, P122, P150 to P156	4.0 V ≤ VDD ≤ 5.5 V			8.5 ^{Note 2}	mA
			2.7 V ≤ VDD < 4.0 V			1.5 ^{Note 2}	mA
			1.8 V ≤ VDD < 2.7 V			0.6 ^{Note 2}	mA
			1.6 V ≤ VDD < 1.8 V			0.4 ^{Note 2}	mA
		Total of all pins (when duty ≤ 70% ^{Note 4})	4.0 V ≤ VDD ≤ 5.5 V			20	mA
			2.7 V ≤ VDD < 4.0 V			20	mA
			1.8 V ≤ VDD < 2.7 V			15	mA
			1.6 V ≤ VDD < 1.8 V			10	mA

The current value that can flow depends on the conditions of VDD.

This is the characteristic when used as a 40mA port output.

When using with a duty > 70% condition, the current value that can flow becomes smaller. The average current that can flow remains unchanged.

The current value is different when products for industrial applications are used in the temperature range of -40°C to 105°C.

Note 1. Device operation is guaranteed at the listed currents even if current is flowing from an output pin to the EVSS0, EVSS1, or VSS pin.

Note 2. The combination of these and other pins must also not exceed the value for maximum total current.

Note 3. The maximum rating for the following port pins is 40 mA when IoL1 = 40.0 mA is specified by the 40-mA port output control register (PTDC).

- Pins P04, P10, and P120 of the 64- to 100-pin package products with 384- to 768-Kbyte flash ROM
- Pin P101 of the 100-pin package products with 384- to 768-Kbyte flash ROM
- Pins P17 and P51 of the 30- to 52-pin package products
- Pin P70 of the 32- to 52-pin package products

Note 4. The listed currents apply when the duty cycle is no greater than 70%. Use the following formula to calculate the output current when the duty cycle is greater than 70%, where n is the duty cycle.

- Total output current from the listed pins = (IoL × 0.7)/(n × 0.01)

Example when n = 80% and IoL = 10.0 mA

Total output current from the listed pins = (10.0 × 0.7)/(80 × 0.01) ≈ 8.7 mA

Note that the duty cycle has no effect on the current that is allowed to flow into a single pin. A current higher than the absolute maximum rating must not flow into a single pin.

Note 5. The maximum value is 40 mA in the products for industrial applications (R7F100Gxx3Cxx) with an ambient operating temperature range of 85°C to 105°C.

Note 6. The maximum value is 80 mA in the products for industrial applications (R7F100Gxx3Cxx) with an ambient operating temperature range of 85°C to 105°C.

Remark The characteristics of functions multiplexed on a given pin are the same as those for the port pin unless otherwise specified.

- : Guaranteed values of characteristics and values that users should adhere to
- : Guaranteed value of characteristics
- : Explanation subject

DC CHARACTERISTICS

PIN CHARACTERISTICS ⑤

(TA = -40 to +105°C, 1.6 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(3/7)

This is the voltage range in which the read value of the port register reliably becomes "1".

The characteristics change when set as a TTL input buffer.

P60-P63 are pins with a voltage withstand capability of 6V.

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit	
Input voltage, high	VIH1	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147	Normal input buffer	0.8 EVDD0		EVDD0	V
	VIH2	P01, P03, P04, P10, P11, P13 to P17, P43, P44, P53 to P55, P80, P81, P142, P143	TTL input buffer 4.0 V ≤ EVDD0 ≤ 5.5 V	2.2		EVDD0	V
			TTL input buffer 3.3 V ≤ EVDD0 < 4.0 V	2.0		EVDD0	V
			TTL input buffer 1.6 V ≤ EVDD0 < 3.3 V	1.5		EVDD0	V
	VIH3	P20 to P27, P150 to P156		0.7 VDD		VDD	V
VIH4	P60 to P63		0.7 EVDD0		6.0	V	
VIH5	P121 to P124, P137, EXCLK, EXCLKS, RESET		0.8 VDD		VDD	V	

Caution The maximum value of VIH of pins P00, P02 to P04, P10 to P15, P17, P34, P42 to P45, P50, P52 to P55, P71, P72, P74, P80 to P83, P96, P120, and P142 to P144 is EVDD0, even in the N-ch open-drain mode.

- : Guaranteed values of characteristics and values that users should adhere to
- : Guaranteed value of characteristics
- : Explanation subject

DC CHARACTERISTICS

PIN CHARACTERISTICS ⑥

($T_A = -40$ to $+105^\circ\text{C}$, $1.6\text{ V} \leq \text{EVDD0} = \text{EVDD1} \leq \text{VDD} \leq 5.5\text{ V}$, $\text{VSS} = \text{EVSS0} = \text{EVSS1} = 0\text{ V}$)

(3/7)

This is the voltage range in which the read value of the port register reliably becomes "0".

The characteristics change when set as a TTL input buffer.

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit	
Input voltage, low	VIL1	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147	Normal input buffer	0		0.2 EVDD0	V
	VIL2	P01, P03, P04, P10, P11, P13 to P17, P43, P44, P53 to P55, P80, P81, P142, P143	TTL input buffer $4.0\text{ V} \leq \text{EVDD0} \leq 5.5\text{ V}$	0		0.8	V
			TTL input buffer $3.3\text{ V} \leq \text{EVDD0} < 4.0\text{ V}$	0		0.5	V
			TTL input buffer $1.6\text{ V} \leq \text{EVDD0} < 3.3\text{ V}$	0		0.32	V
	VIL3	P20 to P27, P150 to P156		0		0.3 VDD	V
	VIL4	P60 to P63		0		0.3 EVDD0	V
VIL5	P121 to P124, P137, EXCLK, EXCLKS, $\overline{\text{RESET}}$		0		0.2 VDD	V	

- : Guaranteed values of characteristics and values that users should adhere to
- : Guaranteed value of characteristics
- : Explanation subject

DC CHARACTERISTICS

PIN CHARACTERISTICS ⑦

This is the voltage value output from the pin during high-level output. The voltage value varies depending on the conditions of IOH.

($T_A = -40$ to $+105^\circ\text{C}$, $1.6\text{ V} \leq \text{EVDD0} = \text{EVDD1} \leq \text{VDD} \leq 5.5\text{ V}$, $\text{VSS} = \text{EVSS0} = \text{EVSS1} = 0\text{ V}$)

(4/7)

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit	
Output voltage, high	VOH1	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147	$4.0\text{ V} \leq \text{EVDD0} \leq 5.5\text{ V}$, $\text{IOH1} = -10.0\text{ mA}$	EVDD0 - 1.5			V
			$4.0\text{ V} \leq \text{EVDD0} \leq 5.5\text{ V}$, $\text{IOH1} = -3.0\text{ mA}$	EVDD0 - 0.7			V
			$2.7\text{ V} \leq \text{EVDD0} \leq 5.5\text{ V}$, $\text{IOH1} = -2.0\text{ mA}$	EVDD0 - 0.6			V
			$1.8\text{ V} \leq \text{EVDD0} \leq 5.5\text{ V}$, $\text{IOH1} = -1.5\text{ mA}$	EVDD0 - 0.5			V
			$1.6\text{ V} \leq \text{EVDD0} < 5.5\text{ V}$, $\text{IOH1} = -1.0\text{ mA}$	EVDD0 - 0.5			V
	VOH2	P20 to P27, P121, P122, P150 to P156	$4.0\text{ V} \leq \text{VDD} \leq 5.5\text{ V}$, $\text{IOH2} = -3.0\text{ mA}$	VDD - 0.7			V
			$2.7\text{ V} \leq \text{VDD} < 4.0\text{ V}$, $\text{IOH2} = -1.0\text{ mA}$	VDD - 0.5			V
			$1.8\text{ V} \leq \text{VDD} < 2.7\text{ V}$, $\text{IOH2} = -1.0\text{ mA}$	VDD - 0.5			V
			$1.6\text{ V} \leq \text{VDD} < 1.8\text{ V}$, $\text{IOH2} = -0.5\text{ mA}$	VDD - 0.5			V

Caution P00, P02 to P04, P10 to P15, P17, P34, P42 to P45, P50, P52 to P55, P71, P72, P74, P80 to P83, P96, P120, and P142 to P144 do not output high-level signals in the N-ch open-drain mode.

- : Guaranteed values of characteristics and values that users should adhere to
- : Guaranteed value of characteristics
- : Explanation subject

DC CHARACTERISTICS

PIN CHARACTERISTICS ⑧

(TA = -40 to +105°C, 1.6 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(5/7)

This is the voltage value output from the pin during low-level output. The voltage value varies depending on the conditions of IOL.

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit		
Output voltage, low	VOL1	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147	4.0 V ≤ EVDD0 ≤ 5.5 V			1.3	V	
			IOL1 = 20.0 mA					
							1.3	V
							0.7	V
							0.7	V
							0.6	V
							0.6	V
							0.4	V
							0.4	V
		VOL2	P20 to P27, P121, P122, P150 to P156	4.0 V ≤ VDD ≤ 5.5 V, IOL2 = 8.5 mA			0.7	V
2.7 V ≤ VDD < 4.0 V, IOL2 = 1.5 mA					0.5	V		
1.8 V ≤ VDD < 2.7 V, IOL2 = 0.6 mA					0.4	V		
1.6 V ≤ VDD < 1.8 V, IOL2 = 0.4 mA					0.4	V		
VOL3	P60 to P63			4.0 V ≤ EVDD0 ≤ 5.5 V, IOL3 = 15.0 mA			2.0	V
				4.0 V ≤ EVDD0 ≤ 5.5 V, IOL3 = 5.0 mA			0.4	V
				2.7 V ≤ EVDD0 ≤ 5.5 V, IOL3 = 3.0 mA			0.4	V
				1.8 V ≤ EVDD0 ≤ 5.5 V, IOL3 = 2.0 mA			0.4	V
		1.6 V ≤ EVDD0 ≤ 5.5 V, IOL3 = 1.0 mA			0.4	V		

Note The listed value applies when IOL1 = 40.0 mA is specified for the following port pins by the 40-mA port output control register (PTDC).

- Pins P04, P10, and P120 of the 64- to 100-pin package products with 384- to 768-Kbyte flash ROM
- Pin P101 of the 100-pin package products with 384- to 768-Kbyte flash ROM
- Pins P17 and P51 of the 30- to 52-pin package products
- Pin P70 of the 32- to 52-pin products

-  : Guaranteed values of characteristics and values that users should adhere to
-  : Guaranteed value of characteristics
-  : Explanation subject

DC CHARACTERISTICS

PIN CHARACTERISTICS ⑨

(TA = -40 to +105°C, 1.6 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(6/7)

This is the value of the current that can flow when the output current control function is enabled.
If an external resistance is connected, the current is limited by the limiting resistor.

Item	Symbol	Conditions		Min.	Typ.	Max.	Unit	
Output current Note	CCDIOL	P16, P17, P50, P51 P60 to P63	CCSm = 01H	4.0 V ≤ EVDD0 ≤ 5.5 V	1.0	1.8	2.6	mA
				2.7 V ≤ EVDD0 < 4.0 V	0.8	1.5	2.3	mA
			CCSm = 02H	4.0 V ≤ EVDD0 ≤ 5.5 V	3.0	4.9	6.5	mA
				3.0 V ≤ EVDD0 < 4.0 V	2.7	4.3	5.9	mA
			CCSm = 03H	4.0 V ≤ EVDD0 ≤ 5.5 V	6.6	10.0	13.2	mA
				3.3 V ≤ EVDD0 < 4.0 V	6.0	9.1	12.1	mA
		P60 to P63	CCSm = 04H	4.0 V ≤ EVDD0 ≤ 5.5 V	10.2	15.0	19.8	mA
				3.3 V ≤ EVDD0 < 4.0 V	9.4	13.8	18.2	mA

Note The listed currents apply when the output current control function is enabled.

- : Guaranteed values of characteristics and values that users should adhere to
- : Guaranteed value of characteristics
- : Explanation subject

DC CHARACTERISTICS

PIN CHARACTERISTICS ⑩

(TA = -40 to +105°C, 1.6 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(7/7)

This is the current that flows through the transistor on the VSS/EVSS0 side when the input pin is allowed to have the same voltage level as VDD/EVDD0.

This is the current that flows through the transistor on the VDD/EVDD0 side when the input pin is allowed to have the same voltage level as VSS/EVSS0.

It is the resistance value of the pull-up resistor set by the pull-up resistor option register (PUxx).

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit	
Input leakage current, high	ILIH1	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147	VI = EVDD0			0.5	μA
	ILIH2	P20 to P27, P137, P150 to P156, RESET	VI = VDD			0.5	μA
	ILIH3	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)	VI = VDD			0.5	μA
Input leakage current, low	ILIL1	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147	VI = EVSS0			-0.5	μA
	ILIL2	P20 to P27, P137, P150 to P156, RESET	VI = VSS			-0.5	μA
	ILIL3	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)	VI = VSS			-0.5	μA
On-chip pll-up resistance	RU	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120 to P122, P125 to P127, P140 to P147	VI = EVSS0, In input port	10	20	100	kΩ

 : Guaranteed values of characteristics and values that users should adhere to
 : Guaranteed value of characteristics
 : Explanation subject

DC CHARACTERISTICS

SUPPLY CURRENT CHARACTERISTICS ①

1. 30- to 64-pin package products with 96- to 128-Kbyte flash ROM

($T_A = -40$ to $+105^\circ\text{C}$, $1.6\text{ V} \leq \text{EVDD0} \leq \text{VDD} \leq 5.5\text{ V}$, $\text{VSS} = \text{EVSS0} = 0\text{ V}$)

(1/4)

This is the total current flowing through VDD and EVDD.

The operating mode indicates the CPU's operating state.

The value of the current flowing through the CPU varies depending on its processing.

The current value flowing through depends on the flash operating mode.

Item	Symbol	Conditions				Min.	Typ.	Max.	Unit		
Supply current Note 1	IDD1	Operating mode	HS (high-speed main) mode	f _{IH} = 32 MHz ^{Note 2}	Basic operation	VDD = 5.0 V		1.3	—	mA	
						VDD = 1.8 V		1.3	—		
		Operating mode	HS (high-speed main) mode	f _{IH} = 32 MHz ^{Note 2}	Normal operation	VDD = 5.0 V		3.0	5.0	mA	
						VDD = 1.8 V		3.0	5.0		
		Operating mode	HS (high-speed main) mode	f _{IS} (low-speed main) mode	f _{IH} = 24 MHz ^{Note 2}	Normal operation	VDD = 5.0 V		2.3	3.8	mA
							VDD = 1.8 V		2.3	3.8	
				f _{IS} (low-speed main) mode	f _{IH} = 16 MHz ^{Note 2}	Normal operation	VDD = 5.0 V		1.7	2.7	mA
							VDD = 1.8 V		1.7	2.7	
		Operating mode	HS (high-speed main) mode	f _{IM} = 4 MHz ^{Note 3}	Normal operation	VDD = 5.0 V		0.4	0.7	mA	
						VDD = 1.6 V		0.4	0.7		
Operating mode	HS (high-speed main) mode	LP (low-power main) mode	f _{IM} = 2 MHz ^{Note 3}	Normal operation	VDD = 5.0 V		200	325	μA		
					VDD = 1.6 V		200	325			
Operating mode	HS (high-speed main) mode	LP (low-power main) mode	f _{IM} = 1 MHz ^{Note 3}	Normal operation	VDD = 5.0 V		112	178	μA		
					VDD = 1.6 V		111	176			
Operating mode	HS (high-speed main) mode	HS (high-speed main) mode	f _{MX} = 20 MHz ^{Note 4} , Square wave input	Normal operation	VDD = 5.0 V		1.9	3.2	mA		
					VDD = 1.8 V		1.9	3.2			

(Remarks are listed on the next page.)

: Guaranteed values of characteristics and values that users should adhere to
 : Guaranteed value of characteristics
 : Explanation subject

DC CHARACTERISTICS

SUPPLY CURRENT CHARACTERISTICS ②

($T_A = -40$ to $+105^\circ\text{C}$, $1.6\text{ V} \leq \text{EVDD0} \leq \text{VDD} \leq 5.5\text{ V}$, $\text{VSS} = \text{EVSS0} = 0\text{ V}$)

(1/4)

The value of the current flowing varies depending on the CPU clock used.

These are the specified conditions for the power supply current.

Item	Symbol	Conditions				Min.	Typ.	Max.	Unit	
Supply current Note 1	IDD1	Operating mode	LS (low-speed main) mode	f _{MX} = 20 MHz ^{Note 4} , Square wave input	Normal operation	VDD = 5.0 V		1.8	3.0	mA
						VDD = 1.8 V		1.7	3.0	
				f _{MX} = 20 MHz ^{Note 4} , Resonator connection	Normal operation	VDD = 5.0 V		1.9	3.2	mA
						VDD = 1.8 V		1.9	3.2	
				f _{MX} = 10 MHz ^{Note 4} , Square wave input	Normal operation	VDD = 5.0 V		0.9	1.6	mA
						VDD = 1.8 V		0.9	1.6	
f _{MX} = 10 MHz ^{Note 4} , Resonator connection	Normal operation	VDD = 5.0 V		1.0	1.7	mA				
		VDD = 1.8 V		1.0	1.7					
f _{MX} = 8 MHz ^{Note 4} , Square wave input	Normal operation	VDD = 5.0 V		0.8	1.3	mA				
		VDD = 1.8 V		0.7	1.3					
f _{MX} = 8 MHz ^{Note 4} , Resonator connection	Normal operation	VDD = 5.0 V		0.9	1.4	mA				
		VDD = 1.8 V		0.8	1.4					

Note 1. The listed currents are the total currents flowing into VDD and EVDD0, including the input leakage currents flowing when the level of the input pin is fixed to VDD, EVDD0 or VSS, EVSS0. The currents in the Max. column include the peripheral operation current, but do not include those flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors, and those flowing while the data flash memory is being rewritten.

Note 2. The listed currents apply when the high-speed system clock, middle-speed on-chip oscillator, low-speed on-chip oscillator, and subsystem clock are stopped.

Note 3. The listed currents apply when the high-speed on-chip oscillator, high-speed system clock, low-speed on-chip oscillator, and subsystem clock are stopped.

Note 4. The listed currents apply when the high-speed on-chip oscillator, middle-speed on-chip oscillator, low-speed on-chip oscillator, and subsystem clock are stopped.

 : Guaranteed values of characteristics and values that users should adhere to

 : Guaranteed value of characteristics

 : Explanation subject

DC CHARACTERISTICS

SUPPLY CURRENT CHARACTERISTICS ③

(TA = -40 to +105°C, 1.6 V ≤ EVDD0 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = 0 V)

(2/4)

Item	Symbol	Conditions				Min.	Typ.	Max.	Unit	
Supply current Note 1	IDD1	Operating mode	Subsystem clock operation mode	fsUB = 32.768 kHz ^{Note 2} , Low-speed on-chip oscillator operation	Normal operation	TA = -40°C		3.2	5.5	μA
						TA = +25°C		3.5	5.8	
						TA = +50°C		3.8	8.5	
						TA = +70°C		4.4	13.8	
						TA = +85°C		5.3	22.1	
						TA = +105°C		7.7	40.9	
						TA = +105°C		7.7	40.9	
		Square wave input	Normal operation	TA = -40°C		3.2	5.6	μA		
				TA = +25°C		3.4	5.7			
				TA = +50°C		3.7	8.5			
				TA = +70°C		4.3	13.7			
				TA = +85°C		5.2	21.4			
				TA = +105°C		7.6	39.0			
				TA = +105°C		7.6	39.0			
		Resonator connection	Normal operation	TA = -40°C		3.2	5.2	μA		
TA = +25°C				3.4	5.4					
TA = +50°C				3.7	7.7					
TA = +70°C				4.3	13.4					
TA = +105°C				7.7	38.5					

If the value varies significantly depending on the ambient temperature, the ambient temperature will be included as a specified condition.

Note 1. The listed currents are the total currents flowing into VDD and EVDD0, including the input leakage currents flowing when the level of the input pin is fixed to VDD, EVDD0 or VSS, EVSS0. The currents in the Max. column include the peripheral operation current, but do not include those flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors, and those flowing while the data flash memory is being rewritten.

Note 2. The listed currents apply when the high-speed on-chip oscillator, middle-speed on-chip oscillator, high-speed system clock, and subsystem clock are stopped. They do not include the current flowing into the RTC, 32-bit interval timer, and watchdog timer.

Note 3. The listed currents apply when the high-speed on-chip oscillator, high-speed system clock, middle-speed on-chip oscillator, and low-speed on-chip oscillator are stopped, and the low power consumption oscillation 3 is specified (AMPHS1, AMPHS0 = 1, 1). They do not include the currents flowing into the RTC, 32-bit interval timer, and watchdog timer.

- : Guaranteed values of characteristics and values that users should adhere to
- : Guaranteed value of characteristics
- : Explanation subject

DC CHARACTERISTICS

SUPPLY CURRENT CHARACTERISTICS ④

4. Peripheral Functions (Common to all products)

(TA = -40 to +105°C, 1.6 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(1/2)

This is the current flowing into VDD when the peripheral functions are operational.

The watchdog timer operating current includes the low-speed on-chip oscillator clock operating current.

This is the current flowing into the AVREFP pin.

This is the current flowing when selecting the internal reference voltage as the + side reference voltage of the A/D converter or when selecting the internal reference voltage as the A/D conversion target.

This is the current flowing when selecting the temperature sensor output voltage as the A/D conversion target.

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit	
High-speed on-chip oscillator operating current	I _{FIH} Note 1			380		μA	
Middle-speed on-chip oscillator operating current	I _{FIM} Note 1			20		μA	
Low-speed on-chip oscillator operating current	I _{FIL} Note 1			0.3		μA	
RTC operating current	I _{RTC} Notes 1, 2, 3	f _{RTCCLK} = 32.768 kHz		0.005		μA	
		f _{RTCCLK} = 128 Hz		0.002		μA	
32-bit interval timer operating current	I _{IT} Notes 1, 2, 4			0.04		μA	
Watchdog timer operating current	I _{WDT} Notes 1, 2, 5	f _{IL} = 32.768 kHz (typ.)		0.32		μA	
A/D converter operating current	I _{A/D} Notes 1, 6	When conversion at maximum speed	Normal mode, AVREFP = VDD = 5.0 V		0.95	1.6	mA
			Low voltage mode, AVREFP = VDD = 3.0 V		0.5	0.75	mA
AVREFP current	I _{ADREF} Note 7	AVREFP = 5.0 V		52		μA	
A/D converter internal reference voltage current	I _{ADREF} Note 1			114		μA	
Temperature sensor operating current	I _{TMPS} Note 1			110		μA	

(Notes and Remarks continue on the next page.)

- : Guaranteed values of characteristics and values that users should adhere to
- : Guaranteed value of characteristics
- : Explanation subject

DC CHARACTERISTICS

SUPPLY CURRENT CHARACTERISTICS ⑤

(TA = -40 to +105°C, 1.6 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(1/2)

The TYP. value represents the average current. The MAX. value represents the maximum current that flows momentarily.

These values do not include the current flowing through IDD1, IDD2, and IDD3.

It is the average current when executing various sequencer processing commands.

Item	Symbol	Conditions		Min.	Typ.	Max.	Unit
D/A converter operating current	IDAC Notes 1, 8	Per channel			150		μA
Comparator operating current	ICMP Notes 1, 9				6		μA
LVD operating current	ILVD0 Notes 1, 10				0.02		μA
					0.02		μA
Self-programming operating current	IFSP Notes 1, 11				2.5	12.2	mA
Data flash rewrite operating current	IBGO Notes 1, 12				2.5	12.2	mA
SNOOZE mode sequencer operating current	ISMS Notes 1, 13	f _{ih} = 32 MHz	30- to 64-pin package products with 96- to 128-Kbyte flash ROM		1.1		mA
			30- to 64-pin package products with 192- to 256-Kbyte flash ROM and 80-pin package product with 128- to 256-Kbyte flash ROM		1.1		
			44- to 80-pin package products with 384- to 768-Kbyte flash ROM and 100- to 128-pin package products		1.4		
		f _{il} = 32.768 kHz	30- to 64-pin package products with 96- to 128-Kbyte flash ROM		1.2		μA
			30- to 64-pin package products with 192- to 256-Kbyte flash ROM and 80-pin package product with 128- to 256-Kbyte flash ROM		1.2		
			44- to 80-pin package products with 384- to 768-Kbyte flash ROM and 100- to 128-pin package products		1.6		

(Notes and Remarks continue on the next page.)

- : Guaranteed values of characteristics and values that users should adhere to
- : Guaranteed value of characteristics
- : Explanation subject

AC CHARACTERISTICS ①

37.4 AC Characteristics

(TA = -40 to +105°C, 1.6 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

The MIN. and MAX. values of the instruction cycle vary depending on the conditions.

Note: Operating frequency = 1 / (instruction cycle)

Item	Symbol	Conditions		Min.	Typ.	Max.	Unit	
Instruction cycle (minimum instruction execution time)	T _{CY}	Main system clock (f _{MAIN}) operation	HS (high-speed main) mode	1.8 V ≤ V _{DD} ≤ 5.5 V	0.03125		1	μs
				1.6 V ≤ V _{DD} ≤ 1.8 V	0.25		1	μs
			LS (low-speed main) mode	1.8 V ≤ V _{DD} ≤ 5.5 V	0.04167		1	μs
				1.6 V ≤ V _{DD} ≤ 1.8 V	0.25		1	μs
		LP (low-power main) mode	1.6 V ≤ V _{DD} ≤ 5.5 V	0.5		1	μs	
		Subsystem clock (f _{SUB}) operation		1.6 V ≤ V _{DD} ≤ 5.5 V	26.041	30.5	31.3	μs
		In the self programming mode	HS (high-speed main) mode	1.8 V ≤ V _{DD} ≤ 5.5 V	0.03125		1	μs
				1.6 V ≤ V _{DD} ≤ 1.8 V	0.5		1	μs
			LS (low-speed main) mode	1.8 V ≤ V _{DD} ≤ 5.5 V	0.04167		1	μs
				1.6 V ≤ V _{DD} ≤ 1.8 V	0.5		1	μs
External system clock frequency	f _{EX}	1.8 V ≤ V _{DD} ≤ 5.5 V		1.0		20.0	MHz	
		1.6 V ≤ V _{DD} < 1.8 V		1.0		4.0	MHz	
	f _{EXS}			32		38.4	kHz	
External system clock input high-level width, low-level width	t _{EXH} , t _{EXL}	1.8 V ≤ V _{DD} ≤ 5.5 V		15			ns	
		1.6 V ≤ V _{DD} < 1.8 V		120			ns	

- : Guaranteed values of characteristics and values that users should adhere to
- : Guaranteed value of characteristics
- : Explanation subject

(Note and Remark are listed on the next page.)

AC CHARACTERISTICS ②

(TA = -40 to +105°C, 1.6 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit
TI00 to TI07, TI10 to TI17 input high-level width, low-level width	tTIH, tTIL		1/fMCK + 10			ns ^{Note}
TO00 to TO07, TO10 to TO17 output frequency	fTO	HS (high-speed main) mode	4.0 V ≤ EVDD0 ≤ 5.5 V		16	MHz
			2.7 V ≤ EVDD0 < 4.0 V		8	MHz
		LS (low-speed main) mode	1.8 V ≤ EVDD0 < 2.7 V		4	MHz
			1.6 V ≤ EVDD0 < 1.8 V		2	MHz
PCLBUZ0, PCLBUZ1 output frequency	fPCL	HS (high-speed main) mode	4.0 V ≤ EVDD0 ≤ 5.5 V		16	MHz
			2.7 V ≤ EVDD0 < 4.0 V		8	MHz
		LS (low-speed main) mode	1.8 V ≤ EVDD0 < 2.7 V		4	MHz
			1.6 V ≤ EVDD0 < 1.8 V		2	MHz
Interrupt input high-level width, low-level width	fINTH, fINTL	INTP0	1.6 V ≤ VDD ≤ 5.5 V	1		μs
		INTP1 to INTP11	1.6 V ≤ EVDD0 ≤ 5.5 V	1		μs
Key interrupt input low- level width	fKRH, fKRL	KR0 to KR7	1.8 V ≤ EVDD0 ≤ 5.5 V	250		ns
			1.6 V ≤ EVDD0 < 1.8 V	1		μs
RESET low-level width	fRSL		10			μs

The MIN. and MAX. values of the output frequency vary depending on the power supply voltage.

The MIN. and MAX. values of the output frequency vary depending on the power supply voltage.

The MIN. value indicates the reliably detectable range. MIN. There is a possibility of detecting signals even below the MIN. value.

Note The following conditions are required for low voltage interface when EVDD0 < VDD.
 1.8 V ≤ EVDD0 < 2.7 V: 125 ns min.
 1.6 V ≤ EVDD0 < 1.8 V: 250 ns min.

: Guaranteed values of characteristics and values that users should adhere to
 : Guaranteed value of characteristics
 : Explanation subject

CHARACTERISTICS OF THE PERIPHERAL FUNCTIONS

SERIAL ARRAY UNIT ①

37.5.1 Serial array unit

1. In UART communications with devices operating at same voltage levels

($T_A = -40$ to $+105$ °C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, $V_{SS} = EV_{SS0} = EV_{SS1} = 0$ V)

When the high-level voltage applied to the RxDq pin is at the same potential as EVDD, this electrical characteristic is applicable.

These are the specified conditions for the peripheral function characteristics.

Item	Symbol	Conditions	HS (High-Speed Main) Mode		LS (Low-Speed Main) Mode		LP (Low-Power Main) Mode		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
Transfer rate Note 1		1.6 V \leq EVDD0 \leq 5.5 V		fMCK/6 Note 2		fMCK/6 Note 2		fMCK/6	bps
		Theoretical value of the maximum transfer rate fMCK = fCLK>Note 3		5.3		4		0.33	Mbps

Note 1. The transfer rate in the SNOOZE mode is within the range from 4800 to 9600 bps.

Note 2. The following conditions are required for low voltage interface when EVDD0 < VDD.

2.4 V \leq EVDD0 < 2.7 V: 2.6 Mbps max.

1.8 V \leq EVDD0 < 2.4 V: 1.3 Mbps max.

1.6 V \leq EVDD0 < 1.8 V: 0.6 Mbps max.

Note 3. The maximum operating frequencies of the CPU/peripheral hardware clock (fCLK) are as follows.

HS (high-speed main) mode : 32 MHz (1.8 V \leq VDD \leq 5.5 V)

4 MHz (1.6 V \leq VDD \leq 5.5 V)

LS (low-speed main) mode : 24 MHz (1.8 V \leq VDD \leq 5.5 V)

4 MHz (1.6 V \leq VDD \leq 5.5 V)

LP (low-power main) mode : 2 MHz (1.6 V \leq VDD \leq 5.5 V)

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

 : Guaranteed values of characteristics and values that users should adhere to
 : Guaranteed value of characteristics
 : Explanation subject

CHARACTERISTICS OF THE PERIPHERAL FUNCTIONS

SERIAL ARRAY UNIT ②

When the high-level voltage applied to the SIp pin is at the same potential as EVDD, this electrical characteristic is applicable. CSI00 allows for a faster transfer rate compared to other channels. However, different conditions for the power supply voltage apply.

2. In simplified SPI (CSI) communications in the master mode with devices operating at same voltage levels with the internal SCKp clock (the ratings below are only applicable to CSI00)

($T_A = -40$ to $+85^\circ\text{C}$, $2.7\text{ V} \leq \text{EVDD0} = \text{EVDD1} \leq \text{VDD} \leq 5.5\text{ V}$, $\text{VSS} = \text{EVSS0} = \text{EVSS1} = 0\text{ V}$)

Item	Symbol	Conditions	HS (High-Speed Main) Mode		LS (Low-Speed Main) Mode		LP (Low-Power Main) Mode		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
SCKp cycle time	tkCY1	tkCY1 ≥ 2/fCLK 4.0 V ≤ EVDD0 ≤ 5.5 V	62.5		83.3		1000		ns
			83.3		125		1000		ns
SCKp high-/low-level width	tkH1, tkL1	4.0 V ≤ EVDD0 ≤ 5.5 V	tkCY1/2 - 7		tkCY1/2 - 10		tkCY1/2 - 50		ns
		2.7 V ≤ EVDD0 ≤ 5.5 V	tkCY1/2 - 10		tkCY1/2 - 15		tkCY1/2 - 50		ns
SIp setup time (to SCKp↑) Note 1	tsIK1	4.0 V ≤ EVDD0 ≤ 5.5 V	23		33		110		ns
		2.7 V ≤ EVDD0 ≤ 5.5 V	33		50		110		ns
SIp hold time (from SCKp↑) Note 1	tkS11	2.7 V ≤ EVDD0 ≤ 5.5 V	10		10		10		ns
Delay time from SCKp↓ to SOp output Note 2	tkSO1	C = 20 pF Note 3		10		10		10	ns

These are the specified conditions for the peripheral function characteristics.

Note 1. The setting applies when DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The setting for the SIp setup time becomes “to SCKp↓” and that for the SIp hold time becomes “from SCKp↓” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 2. This setting applies when DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The setting for the delay time to SOp output becomes “from SCKp↑” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 3. C is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using the port input mode register g (PIMg) and the port output mode register g (POMg).

: Guaranteed values of characteristics and values that users should adhere to
 : Guaranteed value of characteristics
 : Explanation subject

CHARACTERISTICS OF THE PERIPHERAL FUNCTIONS

SERIAL ARRAY UNIT ③

5. In simplified I²C communications with devices operating at same voltage levels

(T_A = -40 to +105°C, 1.6 V ≤ EV_{DD0} = EV_{DD1} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V)

(1/2)

Item	Symbol	Conditions	HS (High-Speed Main) Mode		LS (Low-Speed Main) Mode		LP (Low-Power Main) Mode		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
SCLr clock frequency	f _{SCL}	2.7 V ≤ EV _{DD0} ≤ 5.5 V, C _b = 50 pF, R _b = 2.7 kΩ		1000 Note 1		1000 Note 1		400 Note 1	kHz
		1.8 V ≤ EV _{DD0} ≤ 5.5 V, C _b = 100 pF, R _b = 3 kΩ		400 Note 1		400 Note 1		400 Note 1	kHz
		1.8 V ≤ EV _{DD0} < 2.7 V, C _b = 100 pF, R _b = 5 kΩ		300 Note 1		300 Note 1		300 Note 1	kHz
		1.6 V ≤ EV _{DD0} < 1.8 V, C _b = 100 pF, R _b = 5 kΩ		250 Note 1		250 Note 1		250 Note 1	kHz
Hold time when SCLr is low	t _{LOW}	2.7 V ≤ EV _{DD0} ≤ 5.5 V, C _b = 50 pF, R _b = 2.7 kΩ	475		475		1150		ns
		1.8 V ≤ EV _{DD0} ≤ 5.5 V, C _b = 100 pF, R _b = 3 kΩ	1150		1150		1150		ns
		1.8 V ≤ EV _{DD0} < 2.7 V, C _b = 100 pF, R _b = 5 kΩ	1550		1550		1550		ns
		1.6 V ≤ EV _{DD0} < 1.8 V, C _b = 100 pF, R _b = 5 kΩ	1850		1850		1850		ns
Hold time when SCLr is high	t _{HIGH}	2.7 V ≤ EV _{DD0} ≤ 5.5 V, C _b = 50 pF, R _b = 2.7 kΩ	475		475		1150		ns
		1.8 V ≤ EV _{DD0} ≤ 5.5 V, C _b = 100 pF, R _b = 3 kΩ	1150		1150		1150		ns
		1.8 V ≤ EV _{DD0} < 2.7 V, C _b = 100 pF, R _b = 5 kΩ	1550		1550		1550		ns
		1.6 V ≤ EV _{DD0} < 1.8 V, C _b = 100 pF, R _b = 5 kΩ	1850		1850		1850		ns

-  : Guaranteed values of characteristics and values that users should adhere to
-  : Guaranteed value of characteristics
-  : Explanation subject

(Notes and Caution are listed on the next page, and Remarks are listed on the page after the next page.)

CHARACTERISTICS OF THE PERIPHERAL FUNCTIONS

SERIAL ARRAY UNIT ④

5. In simplified I²C communications with devices operating at same voltage levels

(TA = -40 to +105°C, 1.6 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(2/2)

Item	Symbol	Conditions	HS (High-Speed Main) Mode		LS (Low-Speed Main) Mode		LP (Low-Power Main) Mode		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
Data setup time (reception)	tsu:DAT	2.7 V ≤ EVDD0 ≤ 5.5 V, Cb = 50 pF, Rb = 2.7 kΩ	1/fMCK + 85 Note 2		1/fMCK + 85 Note 2		1/fMCK + 145 Note 2		ns
		1.8 V ≤ EVDD0 ≤ 5.5 V, Cb = 100 pF, Rb = 3 kΩ	1/fMCK + 145 Note 2		1/fMCK + 145 Note 2		1/fMCK + 145 Note 2		ns
		1.8 V ≤ EVDD0 < 2.7 V, Cb = 100 pF, Rb = 5 kΩ	1/fMCK + 230 Note 2		1/fMCK + 230 Note 2		1/fMCK + 230 Note 2		ns
		1.6 V ≤ EVDD0 < 1.8 V, Cb = 100 pF, Rb = 5 kΩ	1/fMCK + 290 Note 2		1/fMCK + 290 Note 2		1/fMCK + 290 Note 2		ns
Data hold time (transmission)	tHD:DAT	2.7 V ≤ EVDD0 ≤ 5.5 V, Cb = 50 pF, Rb = 2.7 kΩ	0	305	0	305	0	305	ns
		1.8 V ≤ EVDD0 ≤ 5.5 V, Cb = 100 pF, Rb = 3 kΩ	0	355	0	355	0	355	ns
		1.8 V ≤ EVDD0 < 2.7 V, Cb = 100 pF, Rb = 5 kΩ	0	405	0	405	0	405	ns
		1.6 V ≤ EVDD0 < 1.8 V, Cb = 100 pF, Rb = 5 kΩ	0	405	0	405	0	405	ns

Note 1. The listed times must be no greater than fMCK/4.

Note 2. Set fMCK so that it will not exceed the hold time when SCLr is low or high.

Caution Select the normal input buffer and the N-ch open drain output (withstand voltage of VDD (when 30- to 52-pin products)/withstand voltage of EVDD (when 64- to 128-pin products)) mode for the SDAr pin and the normal output mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register h (POMh).

 : Guaranteed values of characteristics and values that users should adhere to

 : Guaranteed value of characteristics

 : Explanation subject

CHARACTERISTICS OF THE PERIPHERAL FUNCTIONS

SERIAL INTERFACE UARTA

37.5.2 Serial interface UARTA

(TA = -40 to +105°C, 1.6 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit
Transfer rate			200	0	153600	bps

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

-  : Guaranteed values of characteristics and values that users should adhere to
-  : Guaranteed value of characteristics
-  : Explanation subject

CHARACTERISTICS OF THE PERIPHERAL FUNCTIONS

SERIAL INTERFACE IICA

1. I²C standard mode

(TA = -40 to +105°C, 1.6 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit
SCLA0 clock frequency	fSCL	Standard mode: fCLK ≥ 1 MHz	0		100	kHz
Setup time of restart condition	tSU:STA		4.7			μs
Hold time ^{Note 1}	tHD:STA		4.0			μs
Hold time when SCLA0 is low	tLOW		4.7			μs
Hold time when SCLA0 is high	tHIGH		4.0			μs
Data setup time (reception)	tSU:DAT		250			ns
Data hold time (transmission) ^{Note 2}	tHD:DAT		0		3.45	μs
Setup time of stop condition	tSU:STO		4.0			μs
Bus-free time	tBUF		4.7			μs

Note 1. The first clock pulse is generated after this period when the start or restart condition is detected.

Note 2. The maximum value of tHD:DAT applies to normal transfer. The clock stretching will be inserted on reception of an acknowledgment (ACK) signal.

Caution The listed frequency and times apply even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. In such cases, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.

	: Guaranteed values of characteristics and values that users should adhere to
	: Guaranteed value of characteristics
	: Explanation subject

ANALOG CHARACTERISTICS

A/D CONVERTER CHARACTERISTICS ①

37.6.1 A/D converter characteristics

1. Normal modes 1 and 2

($T_A = -40$ to $+105^\circ\text{C}$, $2.4\text{ V} \leq AV_{REFP} \leq V_{DD} \leq 5.5\text{ V}$, $V_{SS} = 0\text{ V}$,
reference voltage (+) = AV_{REFP} ($ADREFP1 = 0$, $ADREFP0 = 1$), reference voltage (-) = AV_{REFM} ($ADREFM = 1$),
target pins: ANI2 to ANI14, internal reference voltage, and temperature sensor output voltage)

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit
Resolution	RES		8		12	Bit
Conversion clock	f _{AD}		1		32	MHz
Overall error ^{Notes 1, 3, 4, 5}	AINI	12-bit resolution 4.5 V ≤ AV _{REFP} = V _{DD} ≤ 5.5 V			±7.5	LSB
		2.7 V ≤ AV _{REFP} = V _{DD} ≤ 5.5 V			±9.0	LSB
		2.4 V ≤ AV _{REFP} = V _{DD} ≤ 5.5 V			±9.0	LSB
Conversion time ^{Note 6}	t _{CONV}	12-bit resolution 4.5 V ≤ AV _{REFP} = V _{DD} ≤ 5.5 V	2.0			μs
		2.7 V ≤ AV _{REFP} = V _{DD} ≤ 5.5 V	2.0			μs
		2.4 V ≤ AV _{REFP} = V _{DD} ≤ 5.5 V	2.0			μs
Zero-scale error ^{Notes 1, 2, 3, 4, 5}	E _{ZS}	12-bit resolution 4.5 V ≤ AV _{REFP} = V _{DD} ≤ 5.5 V			±0.17	%FSR
		2.7 V ≤ AV _{REFP} = V _{DD} ≤ 5.5 V			±0.21	%FSR
		2.4 V ≤ AV _{REFP} = V _{DD} ≤ 5.5 V			±0.21	%FSR
Full-scale error ^{Notes 1, 2, 3, 4, 5}	E _{FS}	12-bit resolution 4.5 V ≤ AV _{REFP} = V _{DD} ≤ 5.5 V			±0.17	%FSR
		2.7 V ≤ AV _{REFP} = V _{DD} ≤ 5.5 V			±0.21	%FSR
		2.4 V ≤ AV _{REFP} = V _{DD} ≤ 5.5 V			±0.21	%FSR

The total error (LSB) at 10-bit resolution is obtained by dividing it by 4 (= 2¹²⁻¹⁰).

: Guaranteed values of characteristics and values that users should adhere to
 : Guaranteed value of characteristics
 : Explanation subject

(Note and Remark are listed on the next page.)

ANALOG CHARACTERISTICS

A/D CONVERTER CHARACTERISTICS ②

($T_A = -40$ to $+105^\circ\text{C}$, $2.4\text{ V} \leq AV_{REFP} \leq V_{DD} \leq 5.5\text{ V}$, $V_{SS} = 0\text{ V}$,
reference voltage (+) = AV_{REFP} ($ADREFP1 = 0$, $ADREFP0 = 1$), reference voltage (-) = AV_{REFM} ($ADREFM = 1$),
target pins: ANI2 to ANI14, internal reference voltage, and temperature sensor output voltage)

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit	
Integral linearity error ^{Notes 1, 4, 5}	ILE	12-bit resolution	$4.5\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$			± 3.0	LSB
			$2.7\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$			± 3.0	LSB
			$2.4\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$			± 3.0	LSB
Differential linearity error ^{Note 1}	DLE	12-bit resolution	$4.5\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$		± 1.0		LSB
			$2.7\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$		± 1.0		LSB
			$2.4\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$		± 1.0		LSB
Analog input voltage	V_{AIN}		0		AV_{REFP}	V	

The characteristics vary depending on factors such as the selected analog input channel and other conditions.

Note 1. This value does not include the quantization error ($\pm 1/2$ LSB).

Note 2. This value is indicated as a ratio (%FSR) to the full-scale value.

Note 3. When pins ANI16 to ANI31 are selected as the target pins for conversion, the maximum values are as follows.

Overall error: Add ± 3 LSB to the maximum value.

Zero-scale/full-scale error: Add $\pm 0.04\%$ FSR to the maximum value.

Note 4. When reference voltage (+) = V_{DD} and reference voltage (-) = V_{SS} , the maximum values are as follows.

Overall error: Add ± 10 LSB to the maximum value.

Zero-scale/full-scale error: Add $\pm 0.25\%$ FSR to the maximum value.

Integral linearity error: Add ± 4 LSB to the maximum value.

Note 5. When $AV_{REFP} < V_{DD}$, the maximum values are as follows.

Overall error/zero-scale error/full-scale error: Add ($\pm 0.75\text{ LSB} \times (V_{DD}\text{ voltage (V)} - AV_{REFP}\text{ voltage (V)})$) to the maximum value.

Integral linearity error: Add ($\pm 0.2\text{ LSB} \times (V_{DD}\text{ voltage (V)} - AV_{REFP}\text{ voltage (V)})$) to the maximum value.

Note 6. When the internal reference voltage or the temperature sensor output voltage is selected as the target for conversion, the sampling time must be at least $5\ \mu\text{s}$. Accordingly, use standard mode 2 with the longer sampling time.

 : Guaranteed values of characteristics and values that users should adhere to

 : Guaranteed value of characteristics

 : Explanation subject

ANALOG CHARACTERISTICS

TEMPERATURE SENSOR/INTERNAL REFERENCE VOLTAGE CHARACTERISTICS, D/A CONVERTER CHARACTERISTICS

37.6.2 Temperature sensor/internal reference voltage characteristics

($T_A = -40$ to $+105^\circ\text{C}$, $1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $V_{SS} = 0\text{ V}$)

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit
Temperature sensor output voltage	VTMPS25	Setting ADS register = 80H, $T_A = +25^\circ\text{C}$		1.05		V
Internal reference voltage	VBGR	Setting ADS register = 81H	1.42	1.48	1.54	V
Temperature coefficient	FVTMPS	Temperature dependency of the temperature sensor voltage		-3.3		mV/ $^\circ\text{C}$
Operation stabilization wait time	tAMP		5			μs

These are the characteristics of the temperature sensor output voltage that can be specified as the A/D conversion target.

These are the characteristics of the + side reference voltage of the A/D converter or the internal reference voltage that can be specified as the A/D conversion target.

37.6.3 D/A converter characteristics

($T_A = -40$ to $+105^\circ\text{C}$, $1.6\text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5\text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$)

Item	Symbol	Conditions		Min.	Typ.	Max.	Unit
Resolution	RES					8	Bit
Overall error	AINL	Rload = 8 M Ω	$1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			± 2.5	LSB
		Rload = 4 M Ω	$1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			± 2.5	LSB
Settling time	tSET	Cload = 20 pF	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			3	μs
			$1.6\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			6	μs

This is the time it takes for the set voltage to be output.

- : Guaranteed values of characteristics and values that users should adhere to
- : Guaranteed value of characteristics
- : Explanation subject

ANALOG CHARACTERISTICS

COMPARATOR CHARACTERISTICS

37.6.4 Comparator characteristics

($T_A = -40$ to $+105^\circ\text{C}$, $1.6\text{ V} \leq \text{EVDD0} = \text{EVDD1} \leq \text{VDD} \leq 5.5\text{ V}$, $\text{VSS} = \text{EVSS0} = \text{EVSS1} = 0\text{ V}$)

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit
Input voltage range	IVREF	Input to the IVREF0 and IVREF1 pins C0LVL = 0, C1LVL = 0	0		VDD - 1.4 and EVDD0	V
		Input to the IVREF0 and IVREF1 pins C0LVL = 1, C1LVL = 1	1.4		EVDD0	V
	IVCMP	Input to the IVCMP0 and IVCMP1 pins	-0.3		EVDD0 + 0.3	V
Output delay	td	VDD = 3.0 V, Input slew rate > 1 V/ μs	High-speed mode		1.5	μs
			Low-speed mode		3.0	μs
Offset voltage	—	High-speed mode			50	mV
		Low-speed mode			40	mV
Operation stabilization wait time	tCMP		30			μs
Internal reference voltage	VBGR2		1.4		1.6	V

These are the characteristics of the internal reference voltage that can be selected as the reference voltage for Comparator 0.

- : Guaranteed values of characteristics and values that users should adhere to
- : Guaranteed value of characteristics
- : Explanation subject

ANALOG CHARACTERISTICS

POR CIRCUIT CHARACTERISTICS


37.6.5 POR circuit characteristics

($T_A = -40$ to $+105^\circ\text{C}$, $V_{SS} = 0\text{ V}$)

Voltage fluctuations of less than 300us may not result in a reset occurring.

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit
Detection voltage	V_{POR} , V_{PDR}		1.43	1.50	1.57	V
Minimum pulse width ^{Note}	TPW		300			μs

Note This width is the minimum time required for a POR reset when V_{DD} falls below V_{PDR} . This width is also the minimum time required for a POR reset from when V_{DD} falls below 0.7 V to when V_{DD} exceeds V_{POR} in the STOP mode or while the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).



- : Guaranteed values of characteristics and values that users should adhere to
- : Guaranteed value of characteristics
- : Explanation subject

ANALOG CHARACTERISTICS

LVD CIRCUIT CHARACTERISTICS

37.6.6 LVD circuit characteristics

1. LVD0 Detection Voltage in the Reset Mode and Interrupt Mode

($T_A = -40$ to $+105^\circ\text{C}$, $V_{PDR} \leq V_{DD} \leq 5.5\text{ V}$, $V_{SS} = 0\text{ V}$)

Item		Symbol	Conditions	Min.	Typ.	Max.	Unit
Detection voltage	Supply voltage level	VLVD00	The power supply voltage is rising.	3.84	3.96	4.08	V
			The power supply voltage is falling.	3.76	3.88	4.00	V
		VLVD01	The power supply voltage is rising.	2.88	2.97	3.06	V
			The power supply voltage is falling.	2.82	2.91	3.00	V
		VLVD02	The power supply voltage is rising.	2.59	2.67	2.75	V
			The power supply voltage is falling.	2.54	2.62	2.70	V
		VLVD03	The power supply voltage is rising.	2.31	2.38	2.45	V
			The power supply voltage is falling.	2.26	2.33	2.40	V
		VLVD04	The power supply voltage is rising.	1.84	1.90	1.95	V
			The power supply voltage is falling.	1.80	1.86	1.91	V
		VLVD05	The power supply voltage is rising.	1.64	1.69	1.74	V
			The power supply voltage is falling.	1.60	1.65	1.70	V
Minimum pulse width		tlw		500			μs
Detection delay time						500	μs

This is the time required to detect the state of $V_{DD} \geq V_{LVDO}$ or $V_{DD} < V_{LVDO}$. Voltage fluctuations of less than 500us may not result in LVD reset or interrupt requests being generated.

This is the time from the state of $V_{DD} \geq V_{LVDO}$ or $V_{DD} < V_{LVDO}$ until an LVD reset or interrupt request is generated.

 : Guaranteed values of characteristics and values that users should adhere to
 : Guaranteed value of characteristics
 : Explanation subject

ANALOG CHARACTERISTICS

POWER SUPPLY VOLTAGE RISING SLOPE CHARACTERISTICS

37.6.7 Power supply voltage rising slope characteristics

(TA = -40 to +105°C, Vss = 0 V)

This is the specification for when power is turned on. It is not a specification for ripple voltage.

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit
Power supply voltage rising slope	SVDD				54	V/ms

Caution Make sure to keep the internal reset state by the LVD0 circuit or an external reset until VDD reaches the operating voltage range shown in AC characteristics.

- : Guaranteed values of characteristics and values that users should adhere to
- : Guaranteed value of characteristics
- : Explanation subject


RAM DATA RETENTION CHARACTERISTICS

37.7 RAM Data Retention Characteristics

(TA = -40 to +105°C, VSS = 0V)

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit
Data retention supply voltage	VDDDR		1.43Note		5.5	V

Note This voltage depends on the POR detection voltage. When the voltage drops, the data in RAM are retained until a POR is applied, but are not retained following a POR.



- : Guaranteed values of characteristics and values that users should adhere to
- : Guaranteed value of characteristics
- : Explanation subject

FLASH MEMORY PROGRAMMING CHARACTERISTICS ①

37.8 Flash Memory Programming Characteristics

(TA = -40 to +105°C, 1.6 V ≤ VDD ≤ 5.5 V, VSS = 0 V)

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit
CPU/peripheral hardware clock frequency	fCLK		1		32	MHz
Number of code flash rewrites ^{Notes 1, 2, 3}	C _{erwr}	Retained for 20 years TA = 85°C	1,000			Times
Number of data flash rewrites ^{Notes 1, 2, 3}		Retained for 1 year TA = 25°C		1,000,000		
		Retained for 5 years TA = 85°C	100,000			
		Retained for 20 years TA = 85°C	10,000			

Note 1. 1 erase + 1 write after the erase is regarded as 1 rewrite. The retaining years are until next rewrite after the rewrite.

Note 2. The listed numbers of times apply when using flash memory programmer and Renesas Electronics self programming library.

Note 3. These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.

-  : Guaranteed values of characteristics and values that users should adhere to
-  : Guaranteed value of characteristics
-  : Explanation subject

FLASH MEMORY PROGRAMMING CHARACTERISTICS ②

This is the characteristic of code flash memory during self-programming for rewriting.

1. Code flash memory

(TA = -40 to +105°C, 1.6 V ≤ VDD ≤ 5.5 V, VSS = 0 V)

Item	Symbol	fCLK = 1 MHz			fCLK = 2 MHz, 3 MHz			4 MHz ≤ fCLK < 8 MHz			8 MHz ≤ fCLK < 32 MHz			fCLK = 32 MHz			Unit	
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.		
Programming time	4 bytes	tp4	—	74.7	656.5	—	51.0	464.6	—	41.7	384.8	—	37.1	346.2	—	34.2	321.9	μs
Erase time	2 Kbytes	te2K	—	10.4	312.2	—	7.7	258.5	—	6.4	231.8	—	5.8	218.4	—	5.6	214.4	ms
Blank checking time	4 bytes	tBC4	—	—	38.4	—	—	19.2	—	—	13.1	—	—	10.2	—	—	8.3	μs
	2 Kbytes	tBC2K	—	—	2618.9	—	—	1309.5	—	—	658.3	—	—	332.8	—	—	234.1	μs
Time taken to forcibly stop the erasure		tSED	—	—	18.0	—	—	14.0	—	—	12.0	—	—	11.0	—	—	10.3	μs
Security setting time		tAWSSAS	—	18.2	526.2	—	14.4	469.2	—	12.5	441.1	—	11.6	427.1	—	11.3	422.6	ms
Time until programming starts following cancellation of the STOP instruction		—	20	—	—	20	—	—	20	—	—	20	—	—	20	—	—	μs

Caution The listed values do not include the time until the operations of the flash memory start following execution of an instruction by software.

- : Guaranteed values of characteristics and values that users should adhere to
- : Guaranteed value of characteristics
- : Explanation subject

FLASH MEMORY PROGRAMMING CHARACTERISTICS ③

This is the characteristic of data flash memory during self-programming for rewriting.

2. Data flash memory

(TA = -40 to +105°C, 1.6 V ≤ VDD ≤ 5.5 V, VSS = 0 V)

Item	Symbol	fCLK = 1 MHz			fCLK = 2 MHz, 3 MHz			4 MHz ≤ fCLK < 8 MHz			8 MHz ≤ fCLK < 32 MHz			fCLK = 32 MHz			Unit	
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.		
Programming time	1 byte	tP4	—	74.7	656.5	—	51.0	464.6	—	41.7	384.8	—	37.1	346.2	—	34.2	321.9	μs
Erase time	256 bytes	tE2K	—	7.8	259.2	—	6.4	232.0	—	5.8	218.5	—	5.5	211.8	—	5.4	209.7	ms
Blank checking time	1 byte	tBC4	—	—	38.4	—	—	19.2	—	—	13.1	—	—	10.2	—	—	8.3	μs
	256 bytes	tBC2K	—	—	1326.1	—	—	663.1	—	—	335.1	—	—	171.2	—	—	121.0	μs
Time taken to forcibly stop the erasure		tSED	—	—	18.0	—	—	14.0	—	—	12.0	—	—	11.0	—	—	10.3	μs
Time until programming starts following cancellation of the STOP instruction		—	20	—	—	20	—	—	20	—	—	20	—	—	20	—	—	μs
Time until reading starts following setting DFLEN to 1		—	0.25	—	—	0.25	—	—	0.25	—	—	0.25	—	—	0.25	—	—	μs

Caution The listed values do not include the time until the operations of the flash memory start following execution of an instruction by software.

- : Guaranteed values of characteristics and values that users should adhere to
- : Guaranteed value of characteristics
- : Explanation subject

DEDICATED FLASH MEMORY PROGRAMMER COMMUNICATION (UART)

37.9 Dedicated Flash Memory Programmer Communication (UART)

This is the transfer rate when using the dedicated flash memory programmer (PG-FP6).

(TA = -40 to +105°C, 1.8 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit
Transfer rate		During serial programming	115,200		1,000,000	bps


- : Guaranteed values of characteristics and values that users should adhere to
- : Guaranteed value of characteristics
- : Explanation subject

TIMING OF ENTRY TO FLASH MEMORY PROGRAMMING MODES

37.10 Timing of Entry to Flash Memory Programming Modes

($T_A = -40$ to $+105^\circ\text{C}$, $1.8\text{ V} \leq \text{EVDD0} = \text{EVDD1} \leq \text{VDD} \leq 5.5\text{ V}$, $\text{VSS} = \text{EVSS0} = \text{EVSS1} = 0\text{ V}$)

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit
Time to complete the communication for the initial setting after the external reset is released	tsuINIT	POR and LVD reset must be released before the external reset is released.			100	ms
Time to release the external reset after the TOOL0 pin is set to the low level	tsu	POR and LVD reset must be released before the external reset is released.	10			μs
Time to hold the TOOL0 pin at the low level after the external reset is released (the processing time of the firmware to control the flash memory is not included)	tHD	POR and LVD reset must be released before the external reset is released.	1			ms



- <1> The low level is input to the TOOL0 pin.
- <2> The external reset is released. Note that the POR and LVD reset must be released before the external reset is released.
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

- : Guaranteed values of characteristics and values that users should adhere to
- : Guaranteed value of characteristics
- : Explanation subject

Renesas.com