Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



16

R8C/10 Group

Hardware Manual

RENESAS 16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / R8C /Tiny SERIES

All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by Renesas Electronics Corp. without notice. Please review the latest information published by Renesas Electronics Corp. through various means, including the Renesas Electronics Corp. website (http://www.renesas.com).

Renesas Electronics www.renesas.com

Keep safety first in your circuit designs!

 Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
- 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
 - Any diversion or reexport contrary to the export control laws and regulations of Japan and/ or the country of destination is prohibited.
- 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.

How to Use This Manual

1. Introduction

This hardware manual provides detailed information on the R8C/10 Group of microcomputers. Users are expected to have basic knowledge of electric circuits, logical circuits and microcomputers.

2. Register Diagram

The symbols, and descriptions, used for bit function in each register are shown below.



*1

Blank:Set to "0" or "1" according to the application

0: Set to "0"

1: Set to "1"

X: Nothing is assigned

*2

RW: Read and write

RO: Read only

WO: Write only

-: Nothing is assigned

*3

Reserved bit

Reserved bit. Set to specified value.

*4

•Nothing is assigned

Nothing is assigned to the bit concerned. As the bit may be use for future functions, set to "0" when writing to this bit.

•Do not set to this value

The operation is not guaranteed when a value is set.

•Function varies depending on mode of operation

Bit function varies depending on peripheral function mode.

Refer to respective register for each mode.

*5

Follow the text in each manual for binary and hexadecimal notations.

3. M16C Family Documents

The following documents were prepared for the M16C family.⁽¹⁾

Document	Contents
Short Sheet	Hardware overview
Data Sheet	Hardware overview and electrical characteristics
Hardware Manual	Hardware specifications (pin assignments, memory maps, peripheral specifications, electrical characteristics, timing charts). *Refer to the application note for how to use peripheral functions.
Software Manual	Detailed description of assembly instructions and microcomputer performance of each instruction
Application Note	 Usage and application examples of peripheral functions Sample programs Introduction to the basic functions in the M16C family Programming method with Assembly and C languages
RENESAS TECHNICAL UPDATE	Preliminary report about the specification of a product, a document, etc.

NOTES:

1. Before using this material, please visit the our website to verify that this is the most updated document available.

Table of Contents

SFR Page Reference

Chapter 1. Overview	1
1.1 Applications	1
1.2 Performance Overview	2
1.3 Block Diagram	3
1.4 Product Information	4
1.5 Pin Assignments	5
1.6 Pin Description	6
Chapter 2. Central Processing Unit (CPU)	7
2.1 Data Registers (R0, R1, R2 and R3)	7
2.2 AddressRegisters (A0 and A1)	
2.3 Frame Base Register(FB)	
2.4 Interrupt Table Register (INTB)	
2.5 Program Counter (PC)	
2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)	
2.7 Static Base Register (SB)	
2.8 Flag Register (FLG)	8
2.8.1 Carry Flag(C Flag)	
2.8.2 Debug Flag (D Flag)	
2.8.3 Zero Flag (Z Flag) 2.8.4 Sign Flag (S Flag)	
2.8.5 Register Bank Select Flag (B Flag)	
2.8.6 Overflow Flag (O Flag)	
2.8.7 Interrupt Enable Flag (I Flag)	
2.8.8 Stack Pointer Select Flag (U Flag)	
2.8.9 Processor Interrupt Priority Level (IPL) 2.8.10 Reserved Area	
Chapter 3. Memory	_
Chapter 4. Special Function Registers (SFR)	10
Chapter 5. Reset	14
5.1 Hardware Reset	14
5.2 Software Reset	14
5.3 Watchdog Timer Reset	14
Chapter 6. Clock Generation Circuit	17
6.1 Main Clock	21
6.2 On-Chip Oscillator Clock	

6.3 CPU Clock and Peripheral Function Clock	23
6.3.1 CPU Clock	23
6.3.2 Peripheral Function Clock (f1, f2, f8, f32, fAD, f1SIO, f8SIO, f32SIO)	
6.3.3 fRING and fRING128	
6.4 Power Control	
6.4.1 Normal Operation Mode	
6.4.2 Wait Mode	
6.4.3 Stop Mode	
6.5 Oscillation Stop Detection Function 6.5.1 How to Use Oscillation Stop Detection Function	
Chapter 7. Protection	
Chapter 8. Processor Mode	
8.1 Types of Processor Mode	
Chapter 9. Bus	32
Chapter 10. Interrupt	33
10.1 Interrupt Overview	33
10.1.1 Type of Interrupts	
10.1.2 Software Interrupts	
10.1.3 Hardware Interrupts	
10.1.4 Interrupts and Interrupt Vector 10.1.5 Interrupt Control	
10.2 INT Interrupt	
10.2.1 INTO Interrupt	
10.2.2 INTO Input Filter	
10.2.3 INT1 Interrupt and INT2 Interrupt	
10.2.4 INT3 Interrupt	49
10.3 Key Input Interrupt	50
10.4 Address Match Interrupt	51
Chapter 11. Watchdog Timer	53
Chapter 12. Timers	55
12.1 Timer X	56
12.1.1 Timer Mode	
12.1.2 Pulse Output Mode	
12.1.3 Event Counter Mode	
12.1.4 Pulse Width Measurement Mode 12.1.5 Pulse Period Measurement Mode	
12.1.5 Pulse Period Measurement Mode	
12.2 Timer Y	
12.2.1 Programmable Waveform Generation Mode	
12.3 Timer Z	
12.3.1 Timer Mode	
12.3.2 Programmable Waveform Generation Mode	

12.3.3 Programmable One-shot Generation Mode	80
12.3.4 Programmable Wait One-shot Generation Mode	83
12.4 Timer C	
Chapter 13. Serial Interface	89
13.1 Clock Synchronous Serial I/O Mode	94
13.1.1 Polarity Select Function	97
13.1.2 LSB First/MSB First Select Function	97
13.1.3 Continuous Receive Mode	98
13.2 Clock Asynchronous Serial I/O (UART) Mode	
13.2.1 TxD10/RxD1 Select Function (UART1)	
13.2.2 TxD11 Select Function (UART1)	102
13.2.3 Bit Rate	
Chapter 14. A/D Converter	
14.1 One-shot Mode	
14.2 Repeat Mode	109
14.3 Sample & Hold	110
14.4 A/D conversion cycles	110
14.5 Internal Equivalent Circuit of Analog Input	
14.6 Inflow Current Bypass Circuit	
14.7 Output Impedance of Sensor under A/D Conversion	
Chapter 15. Programmable I/O Ports	
15. 1 Description	
15.1.1 Port Pi Direction Register (PDi Register, i = 0, 1, 3, 4)	
15.1.2 Port Pi Register (Pi Register, i = 0 to 4)	
15.1.3 Pull-up Control Register 0, Pull-up Control Register 1 (PUR0 and PUR1 Registers)	
15.1.4 Port P1 Drive Capacity Control Register (DRR Register)	
15.2 Port setting	
15.3 Unassigned Pin Handling	
Chapter 16. Electrical Characteristics	129
Chapter 17. Flash Memory Version	140
17.1 Overview	
17.2 Memory Map	141
17.3 Functions To Prevent Flash Memory from Rewriting	142
17.3.1 ID Code Check Function	142
17.4 CPU Rewrite Mode	
17.4.1 EW0 Mode	144
17.4.2 EW1 Mode	144
17.4.3 Software Commands	150
17.4.4 Status Register	154
17.4.5 Full Status Check	
17.5 Standard Serial I/O Mode	-
17.5.1 ID Code Check Function	157
A-3	

Chapter 18. On-chip Debugger	161
18.1 Address Match Interrupt	
18.2 Single Step Interrupt	
18.3 UART1	
18.4 BRK Instrucstion	
Chapter 19. Usage Notes	
19.1 Stop Mode and Wait Mode	
19.1.1 Stop Mode	
19.1.2 Wait Mode	
19.2 Interrupts	
19.2.1 Reading Address 0000016	
19.2.2 SP Setting	
19.2.3 External Interrupt and Key Input Interrupt	
19.2.4 Watchdog Timer Interrupt	
19.2.5 Changing Interrupt Factor	
19.2.6 Changing Interrupt Control Register	
19.3 Clock Generation Circuit	
19.3.1 Oscillation Stop Detection Function	
19.3.2 Oscillation Circuit Constants	
19.4 Timers	
19.3.1 Timers X, Y and Z	
19.3.2 Timer X 19.3.3 Timer Y	
19.3.3 Timer Y	
19.3.5 Timer C	
19.5 Serial Interface	
19.6 A/D Converter	
19.7 Flash Memory Version	
19.7.1 CPU Rewrite Mode	
19.8 Noise	
Chapter 20. Usage Notes for On-chip Debugger	
Appendix 1 Package Dimensions	175
Appendix 2 Connecting Examples for Serial Writer	and
On-chip Debugging Emulator	176
Appendix 3 Example of Oscillation Evaluation Circ	uit 178;
Register Index	179

SFR Page Reference

Address	Register	Symbol	Page
000016			
000116			
000216			
000316			
000416	Processor mode register 0	PM0	31
000516	Processor mode register 1	PM1	31
000616	System clock control register 0	CM0	19
000716	System clock control register 1	CM1	19
000816			50
000916	Address match interrupt enable register	AIER	52
000A16	Protect register	PRCR	30
000D16	Oscillation stop detection register	OCD	20
000D16	Watchdog timer reset register	WDTR	54
000E16	Watchdog timer start register	WDTS	54
000F16	Watchdog timer control register	WDC	54
001016	Address match interrupt register 0	RMAD0	52
001116	. as too mater interrupt register o		52
001216			
001316			
001416	Address match interrupt register 1	RMAD1	52
001516			
001616			
001716			
001816			
001916			
001A16			
001B16			
001C16			
001D16			10
001E16	INT0 input filter select register	INTOF	46
001F16 002016			
002018			
002216			
002316			
002416			
002516			
002616			
002716			
002816			
002916			
002A16			
002B16			
002C16			
002D16		L	
002E16			
002F16			
003016 003116		ļ	
003116			
003216			
003316		<u> </u>	
003516			
003616		1	
003716		1	
003816			
003916		1	
003A16			
003B16			
003C16		1	
003D16			
003D16 003E16			

Address	Register	Symbol	Page
004016	5	Ĺ.	Ű
004116		İ	
004216			
004316		İ	
004416			
004516			
004616			
004716			
004816			
004916			
004A16			
004B16			
004C16			
004D16	Key input interrupt control register	KUPIC	39
004E16	AD conversion interrupt control register	ADIC	39
004F16	· · · · · · · · · · · · · · · · · · ·		
005016			
005116	UART0 transmit interrupt control register	S0TIC	39
005216	UART0 receive interrupt control register	SORIC	39
005316	UART1 transmit interrupt control register	S1TIC	39
005416	UART1 receive interrupt control register	S1RIC	39
005516	INT2 interrupt control register	INT2IC	39
005616	Timer X interrupt control register	TXIC	39
005716	Timer Y interrupt control register	TYIC	39
005816	Timer Z interrupt control register	TZIC	39
005916	INT1 interrupt control register	INT1IC	39
005A16	INT3 interrupt control register	INT3IC	39
005B16	Timer C interrupt control register	TCIC	39
005C16	·		
005D16	INT0 interrupt control register	INT0IC	39
005E16	- 5	İ	
005F16			
006016			
006116			
006216			
006316			
006416			
006516			
006616			
006716			
006816			
006916			
006A16		İ	
006B16			
006C16			
006D16		İ	
006E16			
006F16		1	
007016		t	
007116		1	
007216		1	
007316			
007416		İ	
007516		1	
007616		İ	
007716			
007816		İ	
007916			
007A16		İ	
007B16		İ	
007C16		t	
007D16			
007E16			
007F16			
		•	

Blank columns are all reserved space. No use is allowed.

SFR Page Reference

Address	Register	Symbol	Page
008016	Timer Y, Z mode register	TYZMR	65/73
008116	Prescaler Y register	PREY	66
008216	Timer Y secondary register	TYSC	66
008316	Timer Y primary register	TYPR	66
008416	Timer Y, Z waveform output control register	PUM	67/75
008516	Prescaler Z register	PREZ	74
008616	Timer Z secondary register	TZSC	74
008716	Timer Z primary register	TZPR	74
008816			
008916			
008A16	Timer Y, Z output control register	TYZOC	66/74
008B16	Timer X mode register	TXMR	56
008C16	Prescaler X register	PREX	57
008D16	Timer X register register	ΤX	57
008E16	Timer count source setting register	TCSS	57
008F16			
009016	Timer C register	TC	87
009116	Ũ		
009216			
009316			
009416			
009516			
	External input enable register	INTEN	46
009716	· ·		
009816	Key input enable register	KIEN	50
009916			
009A16	Timer C control register 0	TCC0	87
009B16	Timer C control register 1	TCC1	87
009C16	Capture register	TM0	87
009D16			
009E16			
009F16			
00A016	UART0 transmit/receive mode register	U0MR	92
	UART0 bit rate generator	U0BRG	91
	UART0 transmit buffer register	U0TB	91
00A316		00.2	0.
00A416	UART0 transmit/receive control register 0	U0C0	92
	UART0 transmit/receive control register 1	U0C1	93
	UART0 receive buffer register	UORB	91
00A716	er alt e recente saner register	00.12	•.
00A816	UART1 transmit/receive mode register	U1MR	92
		U1MR U1BRG	92 91
00A916	UART1 bit rate register	-	-
00A916		U1BRG	91
00A916 00AA16 00AB16	UART1 bit rate register	U1BRG	91
00A916 00AA16 00AB16 00AC16	UART1 bit rate register UART1 transmit buffer register	U1BRG U1TB	91 91
00A916 00AA16 00AB16 00AC16 00AD16	UART1 bit rate register UART1 transmit buffer register UART1 transmit/receive control register 0	U1BRG U1TB U1C0	91 91 92
00A916 00AA16 00AB16 00AC16 00AD16	UART1 bit rate register UART1 transmit buffer register UART1 transmit/receive control register 0 UART1 transmit/receive control register 1	U1BRG U1TB U1C0 U1C1	91 91 92 93
00A916 00AA16 00AB16 00AC16 00AD16 00AE16 00AF16	UART1 bit rate register UART1 transmit buffer register UART1 transmit/receive control register 0 UART1 transmit/receive control register 1 UART1 receive buffer register	U1BRG U1TB U1C0 U1C1 U1RB	91 91 92 93
00A916 00AA16 00AB16 00AC16 00AD16 00AE16 00AF16	UART1 bit rate register UART1 transmit buffer register UART1 transmit/receive control register 0 UART1 transmit/receive control register 1	U1BRG U1TB U1C0 U1C1	91 91 92 93 91
00A916 00AA16 00AB16 00AC16 00AD16 00AE16 00AF16 00B016	UART1 bit rate register UART1 transmit buffer register UART1 transmit/receive control register 0 UART1 transmit/receive control register 1 UART1 receive buffer register	U1BRG U1TB U1C0 U1C1 U1RB	91 91 92 93 91
00A916 00AA16 00AB16 00AC16 00AD16 00AE16 00AF16 00B016 00B116	UART1 bit rate register UART1 transmit buffer register UART1 transmit/receive control register 0 UART1 transmit/receive control register 1 UART1 receive buffer register	U1BRG U1TB U1C0 U1C1 U1RB	91 91 92 93 91
00A916 00AA16 00AB16 00AC16 00AD16 00AE16 00AF16 00B016 00B116 00B216	UART1 bit rate register UART1 transmit buffer register UART1 transmit/receive control register 0 UART1 transmit/receive control register 1 UART1 receive buffer register	U1BRG U1TB U1C0 U1C1 U1RB	91 91 92 93 91
00A916 00AA16 00AB16 00AC16 00AD16 00AE16 00B16 00B116 00B216 00B316	UART1 bit rate register UART1 transmit buffer register UART1 transmit/receive control register 0 UART1 transmit/receive control register 1 UART1 receive buffer register	U1BRG U1TB U1C0 U1C1 U1RB	91 91 92 93 91
00A916 00AA16 00AB16 00AC16 00AD16 00AE16 00AE16 00B16 00B16 00B216 00B316 00B416	UART1 bit rate register UART1 transmit buffer register UART1 transmit/receive control register 0 UART1 transmit/receive control register 1 UART1 receive buffer register	U1BRG U1TB U1C0 U1C1 U1RB	91 91 92 93 91
00A916 00AA16 00AB16 00AC16 00AD16 00AE16 00B16 00B16 00B16 00B216 00B316 00B416 00B516	UART1 bit rate register UART1 transmit buffer register UART1 transmit/receive control register 0 UART1 transmit/receive control register 1 UART1 receive buffer register	U1BRG U1TB U1C0 U1C1 U1RB	91 91 92 93 91
00A916 00AA16 00AB16 00AC16 00AD16 00AE16 00AE16 00B16 00B16 00B216 00B316 00B416 00B516 00B616	UART1 bit rate register UART1 transmit buffer register UART1 transmit/receive control register 0 UART1 transmit/receive control register 1 UART1 receive buffer register	U1BRG U1TB U1C0 U1C1 U1RB	91 91 92 93 91
00A916 00AA16 00AB16 00AC16 00AD16 00AE16 00AE16 00B16 00B16 00B216 00B316 00B416 00B516 00B616 00B716	UART1 bit rate register UART1 transmit buffer register UART1 transmit/receive control register 0 UART1 transmit/receive control register 1 UART1 receive buffer register	U1BRG U1TB U1C0 U1C1 U1RB	91 91 92 93 91
00A916 00AA16 00AB16 00AC16 00AD16 00AD16 00AF16 00B16 00B116 00B216 00B316 00B316 00B316 00B316 00B516 00B616 00B716	UART1 bit rate register UART1 transmit buffer register UART1 transmit/receive control register 0 UART1 transmit/receive control register 1 UART1 receive buffer register	U1BRG U1TB U1C0 U1C1 U1RB	91 91 92 93 91
00A916 00A416 00A16 00AC16 00AD16 00AE16 00AE16 00B16 00B216 00B216 00B316 00B316 00B316 00B316 00B516 00B516 00B516 00B516	UART1 bit rate register UART1 transmit buffer register UART1 transmit/receive control register 0 UART1 transmit/receive control register 1 UART1 receive buffer register	U1BRG U1TB U1C0 U1C1 U1RB	91 91 92 93 91
00A916 00AA16 00AB16 00AD16 00AD16 00AD16 00AF16 00B16 00B16 00B216 00B316 00B316 00B516 00B516 00B516 00B316 00B316 00B316	UART1 bit rate register UART1 transmit buffer register UART1 transmit/receive control register 0 UART1 transmit/receive control register 1 UART1 receive buffer register	U1BRG U1TB U1C0 U1C1 U1RB	91 91 92 93 91
00A916 00AA16 00AC16 00AC16 00AC16 00AE16 00B16 00B16 00B16 00B216 00B316 00B316 00B416 00B516 00B516 00B716 00B916 00B416 00B416 00B416 00B416	UART1 bit rate register UART1 transmit buffer register UART1 transmit/receive control register 0 UART1 transmit/receive control register 1 UART1 receive buffer register	U1BRG U1TB U1C0 U1C1 U1RB	91 91 92 93 91
00A916 00AA16 00AC16 00AC16 00AD16 00AE16 00B16 00B16 00B216 00B316 00B316 00B416 00B516 00B516 00B516 00B516 00B316 00B316	UART1 bit rate register UART1 transmit buffer register UART1 transmit/receive control register 0 UART1 transmit/receive control register 1 UART1 receive buffer register	U1BRG U1TB U1C0 U1C1 U1RB	91 91 92 93 91

Blank columns are all reserved space. No use is allowed.

Address	Register	Symbol	Page
00C016	AD register	AD	107
00C116			
00C216			
00C316			
00C416			
00C516			
00C616			
00C716			
00C816 00C916			
00C916			
00CB16			
00CC16			
00CD16			
00CE16			
00CF16			
00D016			
00D116			
00D216			
00D316 00D416	AD control register 2	ADCON2	107
00D416			107
00D516	AD control register 0	ADCON0	106
00D716	AD control register 1	ADCON1	
00D816			
00D916			
00DA16			
00DB16			
00DC16			
00DD16			
00DE16			
00DF16	Port P0 register	P0	120
00E016 00E116	Port P1 register	P0 P1	120
00E116	Port P0 direction register	PD0	120
00E216	Port P1 direction register	PD1	120
00E016		101	120
00E516	Port P3 register	P3	120
00E616			
00E716	Port P3 direction register	PD3	120
00E816	Port P4 register	P4	120
00E916			100
00EA16	Port P4 direction register	PD4	120
00EB16			
00EC16 00ED16			
00ED16			
00EE16			
00E118			
00F116			
00F216			
00F316			
00F416			
00F516			
00F616			
00F716			
00F816			
00F916			
03FA16 00FB16			
00FB16 00FC16	Pull-up control register 0	PUR0	121
00FD16	Pull-up control register 1	PUR1	121
00FE16	Port P1 drive capacity control register	DRR	121
00FF16			
-			1
01B316	Flash memory control register 4	FMR4	147
	-		
01B416			4 47
01B516	Flash memory control register 1	FMR1	147
	Flash memory control register 1 Flash memory control register 0	FMR1 FMR0	147

RENESAS

R8C/10 Group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

1. Overview

This MCU is built using the high-performance silicon gate CMOS process using a R8C/Tiny Series CPU core and is packaged in a 32-pin plastic molded LQFP. This MCU operates using sophisticated instructions featuring a high level of instruction efficiency. With 1M bytes of address space, it is capable of executing instructions at high speed.

1.1 Applications

Electric household appliance, office equipment, housing equipment (sensor, security), general industrial equipment, audio, etc.



1.2 Performance Overview

Table 1.1. lists the performance outline of this MCU.

Table 1.1 Performance outline

ltem		Performance	
CPU	Number of basic instructions	89 instructions	
	Minimum instruction execution time	62.5 ns (f(XIN) = 16 MHz, VCC = 3.0 to 5.5 V)	
		100 ns (f(XIN) = 10 MHz, VCC = 2.7 to 5.5 V)	
	Operating mode	Single-chip	
	Address space	1M bytes	
	Memory capacity	See Table 1.2 "Product List"	
Peripheral	Port	Input/Output: 22 (including LED drive port), Input: 2	
function	LED drive port	I/O port: 8	
	Timer	Timer X: 8 bits x 1 channel, Timer Y: 8 bits x 1 channel,	
		Timer Z: 8 bits x 1 channel	
		(Each timer equipped with 8-bit prescaler)	
		Timer C: 16 bits x 1 channel	
		(Input capture circuit)	
	Serial interface	•1 channel	
		Clock synchronous, UART	
		•1 channel	
		UART	
	A/D converter	10-bit A/D converter: 1 circuit, 8 channels	
Watchdog timer		15 bits x 1 (with prescaler)	
	Interrupt	Internal: 9 factors, External: 5 factors,	
		Software: 4 factors, Priority level: 7 levels	
	Clock generation circuit	2 circuits	
		•Main clock generation circuit (Equipped with a built-in	
		feedback resistor)	
		•On-chip oscillator	
	Oscillation stop detection function	Main clock oscillation stop detection function	
Electrical	Supply voltage	VCC = 3.0 to 5.5 V (f(XIN) = 16 MHz)	
characteristics		Vcc = 2.7 to 5.5 V (f(XIN) = 10 MHz)	
	Power consumption	Typ. 8mA (Vcc = 5.0 V, (f(XIN) = 16MHz)	
		Typ. 5mA (Vcc = 3.0 V, (f(XIN) = 10MHz)	
		Typ. $35\mu A$ (Vcc = 3.0 V, Wait mode, Peripheral clock off)	
		Typ. 0.7μA (Vcc = 3.0 V, Stop mode)	
Flash memory	Program/erase supply voltage	Vcc = 2.7 to 5.5 V	
	Program/erase endurance	100 times	
Operating aml	bient temperature	-20 to 85 °C	
		-40 to 85 °C (D-version)	
Package		32-pin plastic mold LQFP	

1.3 Block Diagram

Figure 1.1 shows this MCU block diagram.



Figure 1.1 Block Diagram

As of January 2006

1.4 Product Information

Table 1.2 lists the product inforamation.

Table 1.2 Product Information

Type No.	ROM capacity	RAM capacity	Package type	Remarks
R5F21102FP	8K bytes	512 bytes	PLQP0032GB-A	Flash memory version
R5F21103FP	12K bytes	768 bytes	PLQP0032GB-A	
R5F21104FP	16K bytes	1K bytes	PLQP0032GB-A	
R5F21102DFP	8K bytes	512 bytes	PLQP0032GB-A	D version
R5F21103DFP	12K bytes	768 bytes	PLQP0032GB-A	
R5F21104DFP	16K bytes	1K bytes	PLQP0032GB-A	



Figure 1.2 Type No., Memory Size, and Package

1.5 Pin Assignment

Figure 1.3 shows the pin Assignments (top view).



Figure 1.3 Pin Assignments (Top View)

1.6 Pin Description

Table 1.3 shows the pin description

Table 1.3 Pin description

Signal name	Pin name	I/O type	Function	
Power supply	Vcc,	1	Apply 2.7 V to 5.5 V to the Vcc pin. Apply 0 V to the	
input	Vss		Vss pin.	
IVcc	IVcc	0	This pin is to stabilize internal power supply.	
			Connect this pin to Vss via a capacitor (0.1 μ F).	
			Do not connect to Vcc.	
Analog power	AVcc,	1	Power supply input pins for A/D converter. Connect the	
supply input	AVss		AVcc pin to Vcc. Connect the AVss pin to Vss. Connect a	
			capacitor between pins AVcc and AVss.	
Reset input	RESET	I	Input "L" on this pin resets the MCU.	
CNVss	CNVss	1	Connect this pin to Vss via a resistor. ⁽¹⁾	
MODE	MODE	I	Connect this pin to Vcc via a resistor.	
Main clock input	XIN	I	These pins are provided for the main clock generat-	
			ing circuit I/O. Connect a ceramic resonator or a crys-	
Main clock output	Χουτ	0	tal oscillator between the XIN and XOUT pins. To use	
			an externally derived clock, input it to the XIN pin and	
			leave the XOUT pin open.	
INT interrupt input		I	INT interrupt input pins.	
Key input interrupt		I	Key input interrupt pins.	
Timer X	CNTR ₀	I/O	Timer X I/O pin	
	CNTR ₀	0	Timer X output pin	
Timer Y	CNTR1	I/O	Timer Y I/O pin	
Timer Z	ΤΖΟυτ	0	Timer Z output pin	
Timer C	TCIN	1	Timer C input pin	
Serial interface	CLK0	I/O	Transfer clock I/O pin.	
	RxD0, RxD1	1	Serial data input pins.	
	TxD0, TxD10,	0	Serial data output pins.	
	TxD11			
Reference voltage	Vref	1	Reference voltage input pin for A/D converter. Con-	
input			nect the VREF pin to Vcc.	
A/D converter	AN0 to AN7	1	Analog input pins for A/D converter	
I/O port	P00 to P07,	I/O	These are 8-bit CMOS I/O ports. Each port has an I/O	
	P10 to P17,		select direction register, allowing each pin in that port	
	P30 to P33, P37,		to be directed for input or output individually.	
	P45		Any port set to input can select whether to use a pull-	
			up resistor or not by program.	
			P10 to P17 also function as LED drive ports.	
Input port	P46, P47	1	Port for input-only.	

NOTES :

1. Refer to "19.8 Noise" for the connecting reference resistor value.

2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU registers. The CPU has 13 registers. Of these, R0, R1, R2, R3, A0, A1 and FB comprise a register bank. Two sets of register banks are provided.



Figure 2.1 CPU Register

2.1 Data Registers (R0, R1, R2 and R3)

R0 is a 16-bit register for transfer, arithmetic and logic operations. The same applies to R1 to R3. The R0 can be split into high-order bit (R0H) and low-order bit (R0L) to be used separately as 8-bit data registers. The same applies to R1H and R1L as R0H and R0L. R2 can be combined with R0 to be used as a 32-bit data register (R2R0). The same applies to R3R1 as R2R0.

2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. They also are used for transfer, arithmetic and logic operations. The same applies to A1 as A0. A0 can be combined with A0 to be used as a 32-bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register indicates the start address of an interrupt vector table.

2.5 Program Counter (PC)

PC, 20 bits wide, indicates the address of an instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointer (SP), USP and ISP, are 16 bits wide each. The U flag of FLG is used to switch between USP and ISP.

2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

2.8 Flag Register (FLG)

FLG is a 11-bit register indicating the CPU state.

2.8.1 Carry Flag (C)

The C flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic logic unit.

2.8.2 Debug Flag (D)

The D flag is for debug only. Set to "0".

2.8.3 Zero Flag (Z)

The Z flag is set to "1" when an arithmetic operation resulted in 0; otherwise, "0".

2.8.4 Sign Flag (S)

The S flag is set to "1" when an arithmetic operation resulted in a negative value; otherwise, "0".

2.8.5 Register Bank Select Flag (B)

The register bank 0 is selected when the B flag is "0". The register bank 1 is selected when this flag is set to "1".

2.8.6 Overflow Flag (O)

The O flag is set to "1" when the operation resulted in an overflow; otherwise, "0".

2.8.7 Interrupt Enable Flag (I)

The I flag enables a maskable interrupt.

An interrupt is disabled when the I flag is set to "0", and are enabled when the I flag is set to "1". The I flag is set to "0" when an interrupt request is acknowledged.

2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to "0", USP is selected when the U flag is set to "1".

The U flag is set to "0" when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL, 3 bits wide, assigns processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has greater priority than IPL, the interrupt is enabled.

2.8.10 Reserved Bit

When write to this bit, set to "0". When read, its content is indeterminate.

3. Memory

Figure 3.1 is a memory map of this MCU. This MCU provides 1-Mbyte address space from addresses 0000016 to FFFFF16.

The internal ROM is allocated lower addresses beginning with address 0FFFF16. For example, a 16-Kbyte internal ROM is allocated addresses from 0C00016 to 0FFFF16.

The fixed interrupt vector table is allocated addresses 0FFDC16 to 0FFFF16. They store the starting address of each interrupt routine.

The internal RAM is allocated higher addresses beginning with address 0040016. For example, a 1-Kbyte internal RAM is allocated addresses 0040016 to 007FF16. The internal RAM is used not only for storing data, but for calling subroutines and stacks when interrupt request is acknowledged.

Special function registers (SFR) are allocated addresses 0000016 to 002FF16. The peripheral function control registers are located them. All addresses, which have nothing allocated within the SFR, are reserved area and cannot be accessed by users.



Figure 3.1 Memory Map

4. Special Function Register (SFR)

SFR(Special Function Register) is the control register of peripheral functions. Tables 4.1 to 4.4 list the SFR information

Table 4.1 SFR Information(1)⁽¹⁾

		1	
Address	Register	Symbol	After reset
000016			
000116			
000216			
000316			
000416	Processor mode register 0	PM0	XXXX0X002
000516	Processor mode register 1	PM1	00XXX0X02
000616	System clock control register 0	CM0	011010002
000016	System clock control register 0	CM1	001000002
000816	System clock control register 1	CIVIT	001000002
000916	Address match interrupt enable register	AIER	XXXXXX002
000016 000A16	Protect register	PRCR	00XXX0002
000B16	FIDIECI TEGISIEI	FROM	007770002
000B18	Oscillation stop detection register	OCD	000001002
000C18 000D16	Watchdog timer reset register	WDTR	XX16
000E16	Watchdog timer start register	WDTS	XX16
000F16	Watchdog timer control register	WDC	000111112
001016	Address match interrupt register 0	RMAD0	0016
001116			0016
001216			X016
001316			
001416	Address match interrupt register 1	RMAD1	0016
001516			0016
001616			X016
001716			
001816			
001916			
001A16			
001B16			
001C16			
001D16			
001E16	INTO input filter select register	INTOF	XXXXX0002
001F16		-	
002016			
002116			
002216			
002316			
002416			
002516			
002616			
002716			
002816			
002816		+	
002916 002A16			
002A16 002B16			
002B16 002C16			
		+	
002D16			
002E16			
002F16			
003016			
003116			
003216			
003316		ļ	
003416			
003516			
003616			
003716			
003816			
003916		1	
003A16			
003B16		1	1
003C16		1	
003D16		1	
003E16		+	1
003E16 003F16			
003F16		1	1

NOTES: 1. Blank spaces are reserved. No access is allowed. X : Undefined

Table			
Address	Register	Symbol	After reset
004016		-)	
004116			
004216			
004316			
004416			
004516			
004616			
004716			
004816			
004916			
004A16			
004B16			
004C16			
004D16	Key input interrupt control register	KUPIC	XXXXX0002
004E16	AD conversion interrupt control register	ADIC	XXXXX0002
004F16			
005016			
005116	LIAPTO transmit interrupt control register	S0TIC	XXXXX0002
	UART0 transmit interrupt control register		
005216	UART0 receive interrupt control register	SORIC	XXXXX0002
005316	UART1 transmit interrupt control register	S1TIC	XXXXX0002
005416	UART1 receive interrupt control register	S1RIC	XXXXX0002
005516	INT2 interrupt control register	INT2IC	XXXXX0002
005616	Timer X interrupt control register	TXIC	XXXXX0002
005716	Timer Y interrupt control register	TYIC	XXXXX0002
005816	Timer Z interrupt control register	TZIC	XXXXX0002
005916		INT1IC	XXXXX0002
	INT1 interrupt control register		
005A16	INT3 interrupt control register	INT3IC	XXXXX0002
005B16	Timer C interrupt control register	TCIC	XXXXX0002
005C16			
005D16	INT0 interrupt control register	INTOIC	XX00X0002
005E16			
005F16			
006016			
006116			
006216			
006316			
006416			
006516			
006616			
006716			
006816			
006916			
006A16			
006B16			
006C16			
			<u> </u>
006D16			
006E16			
006F16			
007016			
007016			
007216			
007316			
007416			
007516			<u> </u>
007616			
007716			
007816			
007916			
007A16			
007B16			
007C16			
			<u> </u>
007D16			
007E16			
007F16			

Table 4.2 SFR Information(2)⁽¹⁾

NOTES : 1. Blank spaces are reserved. No access is allowed.

X : Undefined



Table 4.3 SFR Information(3)⁽¹⁾

Address	4.3 SFR Information(3)(" Register	Symbol	After reset
	C	TYZMR	0016
008016	Timer Y, Z mode register	PREY	
008116	Prescaler Y register		FF16
008216	Timer Y secondary register	TYSC	FF16
008316	Timer Y primary register	TYPR	FF16
008416	Timer Y, Z waveform output control register	PUM	0016
008516	Prescaler Z register	PREZ	FF16
008616	Timer Z secondary register	TZSC	FF16
008716	Timer Z primary register	TZPR	FF16
008816			
008916			
008A16	Timer Y, Z output control register	TYZOC	0016
008B16	Timer X mode register	TXMR	0016
008C16	Prescaler X register	PREX	FF16
008D16	Timer X register	TX	FF16
	Count source set register	TCSS	0016
008E16		1033	0018
008F16			
009016	Timer C register	TC	0016
009116			0016
009216			
009316			
009416			
009516			
009616	External input enable register	INTEN	0016
009716			
009716	Key input enable register	KIEN	0016
		REN	0010
009916	Timer C control register 0	TOOO	0010
009A16	Timer C control register 0	TCC0	0016
009B16	Timer C control register 1	TCC1	0016
009C16	Capture register	TMO	0016
009D16			0016
009E16			
009F16			
00A016	UART0 transmit/receive mode register	UOMR	0016
00A116	UART0 bit rate generator	U0BRG	XX16
00A216	UART0 transmit buffer register	U0TB	XX16
00A316		COLE	XX16
00/10/10 00A416	UART0 transmit/receive control register 0	U0C0	000010002
00A410 00A516	°	U0C1	000010002
	UART0 transmit/receive control register 1		
00A616	UART0 receive buffer register	U0RB	XX16
00A716			XX16
00A816	UART1 transmit/receive mode register	U1MR	0016
00A916	UART1 bit rate generator	U1BRG	XX16
00AA16	UART1 transmit buffer register	U1TB	XX16
00AB16	-		XX16
00AC16	UART1 transmit/receive control register 0	U1C0	000010002
00AD16		U1C1	000000102
00AE16	UART1 receive buffer register	U1RB	XX16
00AE16			XX16
00AF16 00B016	UART transmit/receive control register 2	UCON	0016
	OTT TAISHIMELEIVE CONTO TEGISLET Z	UCUN	0010
00B116			-
00B216			
00B316			
00B416			
00B516			
00B616			
00B716		<u> </u>	
00B816			1
00B916			
			+
00BA16			
00BB16			
00BC16			
00BD16			
00BE16			
00BE16 00BF16			

NOTES: 1. Blank spaces are reserved. No access is allowed.

X: Undefined

Address	Register	Symbol After reset		
00C016	AD register	AD	XXXXXXXX2	
00C116	-		XXXXXXXX2	
00C216				
00C316				
00C416				
00C516				
00C616 00C716				
00C716 00C816				
00C816				
00C316				
00CB16				
00CC16				
00CD16				
00CE16				
00CF16				
00D016				
00D116				
00D216				
00D316				
00D416	AD control register 2	ADCON2	0016	
00D516				
00D616	AD control register 0	ADCON0	00000XXX2	
00D716	AD control register 1	ADCON1	0016	
00D816				
00D916				
00DA16 00DB16				
00DD16				
00DD16				
00DD16				
00DF16				
00E016	Port P0 register	P0	XX16	
00E116	Port P1 register	P1	XX16	
00E216	Port P0 direction register	PD0	0016	
00E316	Port P1 direction register	PD1	0016	
00E416				
00E516	Port P3 register	P3	XX16	
00E616				
00E716	Port P3 direction register	PD3	0016	
00E816	Port P4 register	P4	XX16	
00E916				
00EA16	Port P4 direction register	PD4	0016	
00EB16				
00EC16				
00ED16				
00EE16				
00EF16 00F016				
00F016 00F116				
00F116 00F216			+	
00F216				
00F416				
00F516				
00F616				
00F716		1		
00F816				
00F916				
03FA16				
00FB16				
00FC16	Pull-up control register 0	PUR0	00XX00002	
00FD16	Pull-up control register 1	PUR1	XXXXXX0X2	
00FE16	Port P1 drive capacity control register	DRR	0016	
00FF16				
5				
0485	Fleeh memory control registers 4		040000000	
01B316	Flash memory control register 4	FMR4	01000002	
01B416	Flash memory control register 1	FMR1	0100XX0X2	
018510		FIVIRI	010077072	
01B516	Thash memory control register 1			
01B516 01B616 01B716	Flash memory control register 0	FMR0	00000012	

Table 4.4 SFR Information(4)⁽¹⁾

NOTES: 1. Blank columns, 010016 to 01B216 and 01B816 to 02FF16 are all reserved. No access is allowed.

X : Undefined



5. Reset

There are three types of resets: a hardware reset, a software reset, and an watchdog timer reset.

5.1 Hardware Reset

A reset is applied using the RESET pin. When an "L" signal is applied to the RESET pin while the power supply voltage is within the recommended operating condition, the pins are initialized (see Table 5.1 "Pin Status When RESET Pin Level is 'L'"). When the input level at the RESET pin is released from "L" to "H", the CPU and SFR are initialized, and the program is executed starting from the address indicated by the reset vector. Figure 5.1 shows the CPU register status after reset and figure 5.2 shows the reset sequence. After reset, the on-chip oscillator clock divided by 8 is automatically selected for the CPU. The internal RAM is not initialized. If the RESET pin is pulled "L" while writing to the internal RAM, the internal RAM becomes indeterminate. Figures 5.3 to 5.4 show the reset circuit example. Refer to Chapter 4, "Special Function Register (SFR)" for the status of SFR after reset.

• When the power supply is stable

(1) Apply an "L" signal to the $\overline{\text{RESET}}$ pin.

(2) Wait for 500 μ s (1/fRING X 20).

(3) Apply an "H" signal to the $\overline{\text{RESET}}$ pin.

Power on

(1) Apply an "L" signal to the $\overline{\text{RESET}}$ pin.

(2) Let the power supply voltage increase until it meets the recommended operating condition.

(3) Wait td(P-R) or more until the internal power supply stabilizes.

(4) Wait for 500 μ s (1/fRING X 20).

(5) Apply an "H" signal to the $\overline{\text{RESET}}$ pin.

Table 5.1 Pin Status When RESET Pin Level is "L"

	Status	
Pin name	CNVss = Vss	
P0	Input port	
P1	Input port	
P30 to P33, P37	Input port	
P45 to P47	Input port	

5.2 Software Reset

When the PM03 bit in the PM0 register is set to "1" (microcomputer reset), the microcomputer has its pins, CPU, and SFR initialized. Then the program is executed starting from the address indicated by the reset vector. After reset, the on-chip oscillator clock divided by 8 is automatically selected for the CPU.

5.3 Watchdog Timer Reset

Where the PM12 bit in the PM1 register is "1" (reset when watchdog timer underflows), the microcomputer initializes its pins, CPU and SFR if the watchdog timer underflows. Then the program is executed starting from the address indicated by the reset vector. After reset, the on-chip oscillator clock divided by 8 is automatically selected for the CPU.



Figure 5.1 CPU Register Status After Reset



Figure 5.2 Reset Sequence







Figure 5.4 Example Reset Circuit (Voltage Check Circuit)

6. Clock Generation Circuit

The clock generation circuit contains two oscillator circuits as follows:

- Main clock oscillation circuit
- On-chip oscillator (with oscillation stop detection function)

Table 6.1 lists the clock generation circuit specifications. Figure 6.1 shows the clock generation circuit. Figures 6.2 and 6.3 show the clock-related registers.

Item	Main clock oscillation circuit	On-chip oscillator
Use of clock	 CPU clock source Peripheral function clock source CPU and peripheral function clock sources when the main clock stops oscillating 	 CPU clock source Peripheral function clock source CPU and peripheral function clock sources when the main clock stops oscillating
Clock frequency	0 to 16 MHz	About 125 kHz
Usable oscillator	Ceramic resonator Crystal oscillator	
Pins to connect oscillator	XIN, XOUT ⁽¹⁾	(Note 1)
Oscillation starts and stops	Present	Present
Oscillator status after reset	Stopped	Oscillating
Other	Externally derived clock can be input	

Table 6.1 Clock Generation Circuit Specifications

NOTES:

1. Can be used as P46 and P47 when the on-chip oscillator clock is used for CPU clock while the main clock oscillation circuit is not used.



Figure 6.1 Clock Generation Circuit

	1 0 0	Symbol CM0	Address 000616	After reset 6816	
		Bit symbol	Bit name	Function	RW
		(b1-b0)	Reserved bit	Set to "0"	RW
		CM02	WAIT peripheral function clock stop bit	0 : Do not stop peripheral function clock in wait mode 1 : Stop peripheral function clock in wait mode	RW
		(b3)	Reserved bit	Set to "1"	RW
		(b4)	Reserved bit	Set to "0"	RW
·		CM05	Main clock (XIN-XOUT)stop bit ^(2, 4)	0 : On 1 : Off ⁽³⁾	RW
		CM06	CPU clock division select bit 0 ⁽⁵⁾	0 : CM16 and CM17 valid 1 : Divide-by-8 mode	RW
		(b7)	Reserved bit	Set to "0"	RW
-	lock contro	•	(1)		
		•		After reset 2016	
	b3 b2 b1 b0	ך Symbo	ol Address 000716		R
	b3 b2 b1 b0] Symbo CM1	ol Address 000716	2016	R
	b3 b2 b1 b0	Symbol	Address 000716 Bit name	2016 Function 0 : Clock on	
	b3 b2 b1 b0	Bit symbol	Address 000716 Bit name All clock stop control bit ⁽⁴⁾	2016 Function 0 : Clock on 1 : All clocks off (stop mode)	R
	b3 b2 b1 b0	Bit symbol CM1 Bit symbol CM10 (b1)	Address 000716 Bit name All clock stop control bit ⁽⁴⁾ Reserved bit	2016 Function 0 : Clock on 1 : All clocks off (stop mode) Set to "0"	R
		Symbol Bit symbol CM10 (b1) (b2)	Address 000716 Bit name All clock stop control bit ⁽⁴⁾ Reserved bit Reserved bit	2016 Function 0 : Clock on 1 : All clocks off (stop mode) Set to "0" Set to "0" 0 : Input port P46, P47 1 : XIN-XOUT pin	R R R
		Symbol Bit symbol CM10 (b1) (b2) CM13	Address 000716 Bit name All clock stop control bit ⁽⁴⁾ Reserved bit Reserved bit Port XIN-XOUT switch bit	2016 Function 0 : Clock on 1 : All clocks off (stop mode) Set to "0" Set to "0" 0 : Input port P46, P47 1 : XIN-XOUT pin t 0 : On-chip oscillator on 1 : On-chip oscillator off ⁽⁵⁾ 0 : LOW 1 : HIGH	R R R R
		Symbol Bit symbol CM10 (b1) (b2) CM13 CM14	Address 000716 Bit name All clock stop control bit ⁽⁴⁾ Reserved bit Reserved bit Port XIN-XOUT switch bit On-chip oscillation stop bi XIN-XOUT drive capacity	2016 Function 0 : Clock on 1 : All clocks off (stop mode) Set to "0" Set to "0" 0 : Input port P46, P47 1 : XIN-XOUT pin t 0 : On-chip oscillator on 1 : On-chip oscillator off ⁽⁵⁾ 0 : LOW	R R R R
-		Symbol Bit symbol CM10 (b1) (b2) CM13 CM14 CM15	Address 000716 Bit name All clock stop control bit ⁽⁴⁾ Reserved bit Reserved bit Port XIN-XOUT switch bit On-chip oscillation stop bi XIN-XOUT drive capacity select bit ⁽²⁾ Main clock division	2016 Function 0 : Clock on 1 : All clocks off (stop mode) Set to "0" Set to "0" 0 : Input port P46, P47 1 : XIN-XOUT pin 1 : On-chip oscillator on 1 : On-chip oscillator off ⁽⁵⁾ 0 : LOW 1 : HIGH b ^{7 b6} 0 : No division mode	R R R R R R

Figure 6.2 CM0 Register and CM1 Register



Figure 6.3 OCD Register



The following describes the clocks generated by the clock generation circuit.

6.1 Main Clock

This clock is supplied by a main clock oscillation circuit. This clock is used as the clock source for the CPU and peripheral function clocks. The main clock oscillator circuit is configured by connecting a resonator between the XIN and XOUT pins. The main clock oscillator circuit contains a feedback resistor, which is disconnected from the oscillator circuit during stop mode in order to reduce the amount of power consumed in the chip. The main clock oscillator circuit may also be configured by feeding an externally generated clock to the XIN pin. Figure 6.4 shows examples of main clock connection circuit.

During reset and after reset, the main clock is turned off.

The main clock starts oscillating when the CM05 bit in the CM0 register is set to "0" (main clock on) after setting the CM13 bit in the CM1 register to "1" (XIN- XOUT pin).

To use the main clock for the CPU clock, set the OCD2 bit in the OCD register to "0" (selecting main clock) after the main clock becomes oscillating stably.

The power consumption can be reduced by setting the CM05 bit in the CM0 register to "1" (main clock off) if the OCD2 bit is set to "1" (selecting on-chip oscillator clock).

Note that if an externally generated clock is fed into the XIN pin, the main clock cannot be turned off by setting the CM05 bit to "1". If necessary, use an external circuit to turn off the clock.

During stop mode, all clocks including the main clock are turned off. Refer to Section 6.3, "Power Control."



Figure 6.4 Examples of Main Clock Connection Circuit



6.2 On-Chip Oscillator Clock

This clock, approximately 125 kHz, is supplied by the on-chip oscillator. This clock is used as the clock source for the CPU clock, peripheral function clock, fRING, and fRING128.

After reset, the on-chip oscillator clock divided by 8 is selected for the CPU clock.

To use the main clock for the CPU clock, set the OCD2 in the OCD register to "0" (selecting main clock) after the main clock becomes oscillating stably. If the main clock stops oscillating when the OCD1 to OCD0 bits in the OCD register is "112" (oscillation stop detection function enabled), the on-chip oscillator automatically starts operating, supplying the necessary clock for the microcomputer.

The frequency of the on-chip oscillator varies depending on the supply voltage and the operation ambient temperature. The application products must be designed with sufficient margin for the frequency change.



6.3 CPU Clock and Peripheral Function Clock

There are two types of clocks: CPU clock to operate the CPU and peripheral function clock to operate the peripheral functions. Also refer to "Figure 6.1 Clock Generating Circuit".

6.3.1 CPU Clock

This is an operating clock for the CPU and watchdog timer.

The clock source for the CPU clock can be chosen to be the main clock or on-chip oscillator clock. The selected clock source can be divided by 1 (undivided), 2, 4, 8 or 16 to produce the CPU clock. Use the CM06 bit in the CM0 register and the CM17 to CM16 bits in the CM1 register to select the divideby-n value.

After reset, the on-chip oscillator clock divided by 8 provides the CPU clock.

Note that when entering stop mode from high or middle speed mode, the CM06 bit is set to "1" (divideby-8 mode).

6.3.2 Peripheral Function Clock (f1, f2, f8, f32, fAD, f1SIO, f8SIO, f32SIO)

These are operating clocks for the peripheral functions.

Of these, fi (i=1, 2, 8, 32) is derived from the main clock or on-chip oscillator clock by dividing them by i. The clock fi is used for timers X, Y, Z and C.

The clock fjsio (j=1, 8, 32) is derived from the main clock or on-chip oscillator clock by dividing them by j. The clock fjsio is used for serial interface.

The fAD clock is produced from the main clock is used for the A/D converter.

When the WAIT instruction is executed after setting the CM02 bit in the CM0 register to "1" (peripheral function clock turned off during wait mode), the clocks fi, fjsi0, and fAD are turned off.

6.3.3 fRING and fRING128

These are operating clocks for the peripheral functions.

The fRING runs at the same frequency as the on-chip oscillator, and can be used as the source for the timer Y. The fRING128 is derived from the fRING by dividing it by 128, and can used for the timer C. When the WAIT instruction is executed, the clocks fRING and fRING128 are not turned off.

6.4 Power Control

There are three power control modes. All modes other than wait and stop modes are referred to as normal operation mode.

6.4.1 Normal Operation Mode

Normal operation mode is further classified into three modes.

In normal operation mode, because the CPU clock and the peripheral function clocks both are on, the CPU and the peripheral functions are operating. Power control is exercised by controlling the CPU clock frequency. The higher the CPU clock frequency, the greater the processing capability. The lower the CPU clock frequency, the smaller the power consumption in the chip. If the unnecessary oscillator circuits are turned off, the power consumption is further reduced.

Before the clock sources for the CPU clock can be switched over, the new clock source to which switched must be oscillating stably. If the new clock source is the main clock, allow a sufficient wait time in a program until it becomes oscillating stably.

• High-speed Mode

The main clock divided by 1 undivided provides the CPU clock. If the CM14 bit is set to "0" (on-chip oscillator on), the fRING is used as the count source for timer Y.

Medium-speed Mode

The main clock divided by 2, 4, 8 or 16 provides the CPU clock. If the CM14 bit is set to "0" (on-chip oscillator on), the fRING is used as the count source for timer Y.

On-Chip Oscillator Mode

The on-chip oscillator clock divided by 1 (undivided), 2, 4, 8 or 16 provides the CPU clock. The onchip oscillator clock is also the clock source for the peripheral function clocks.

Modes		OCD register	CM1 register		CM0 register	
		OCD2	CM17, CM16	CM13	CM06	CM05
High-speed mode		0	002	1	0	0
Medium-	divided by 2	0	012	1	0	0
speed mode	divided by 4	0	102	1	0	0
mode	divided by 8	0		1	1	0
	divided by 16	0	112	1	0	0
On-chip	no division	1	002		0	0 or 1
oscillator mode	divided by 2	1	012		0	0 or 1
mode	divided by 4	1	102		0	0 or 1
	divided by 8	1			1	0 or 1
	divided by 16	1	112		0	0 or 1

Table 6.2 Setting Clock Related Bit and Modes
6.4.2 Wait Mode

In wait mode, the CPU clock is turned off, so are the CPU and the watchdog timer because both are operated by the CPU clock. Because the main clock and on-chip oscillator clock both are on, the peripheral functions using these clocks keep operating.

• Peripheral Function Clock Stop Function

If the CM02 bit is "1" (peripheral function clocks turned off during wait mode), the f1, f2, f8, f32, f1SIO, f8SIO, f32SIO, and fAD clocks are turned off when in wait mode, with the power consumption reduced that much.

Entering Wait Mode

The microcomputer is placed into wait mode by executing the WAIT instruction.

• Pin Status During Wait Mode

The status before wait mode is retained.

• Exiting Wait Mode

The microcomputer is moved out of wait mode by a hardware reset or peripheral function interrupt. When using a hardware reset to exit wait mode, set the ILVL2 to ILVL0 bits for the peripheral function interrupts to "0002" (interrupts disabled) before executing the WAIT instruction.

The peripheral function interrupts are affected by the CM02 bit. If CM02 bit is "0" (peripheral function clocks not turned off during wait mode), all peripheral function interrupts can be used to exit wait mode. If CM02 bit is "1" (peripheral function clocks turned off during wait mode), the peripheral functions using the peripheral function clocks stop operating, so that only the peripheral functions clocked by external signals can be used to exit wait mode.

Table 6. 3 lists the interrupts to exit wait mode and the usage conditions.

When using a peripheral function interrupt to exit wait mode, set up the following before executing the WAIT instruction.

1. In the ILVL2 to ILVL0 bits in the interrupt control register, set the interrupt priority level of the peripheral function interrupt to be used to exit wait mode.

Also, for all of the peripheral function interrupts not used to exit wait mode, set the ILVL2 to ILVL0 bits to "0002" (interrupt disable).

- 2. Set the I flag to "1".
- 3. Enable the peripheral function whose interrupt is to be used to exit wait mode.

In this case, when an interrupt request is generated and the CPU clock is thereby turned on, an interrupt sequence is executed.

The CPU clock turned on when exiting wait mode by a peripheral function interrupt is the same CPU clock that was on when the WAIT instruction was executed.

Table 6.3 Interrupts to Exit Wait Mode and Usage Conditions

Interrupt	CM02=0	CM02=1
Serial interface interrupt	Can be used when operating with internal or external clock	Can be used when operating with external clock
Key input interrupt	Can be used	Can be used
A/D conversion interrupt	Can be used in one-shot mode	— (Do not use)
Timer X interrupt	Can be used in all modes	Can be used in event counter mode
Timer Y interrupt	Can be used in all modes	Can be used when counting inputs from CNTR1 pi in timer mode
Timer Z interrupt	Can be used in all modes	— (Do not use)
Timer C interrupt	Can be used in all modes	— (Do not use)
INT interrupt	Can be used	Can be used (INT0 and INT3 can be used if there is no filter.
Voltage detection interrupt	Can be used	Can be used
Oscillation stop detection interrupt	Can be used	— (Do not use)



6.4.3 Stop Mode

In stop mode, all oscillator circuits are turned off, so are the CPU clock and the peripheral function clocks. Therefore, the CPU and the peripheral functions clocked by these clocks stop operating. The least amount of power is consumed in this mode. If the voltage applied to Vcc pin is VRAM or more, the internal RAM is retained.

However, the peripheral functions clocked by external signals keep operating. The following interrupts can be used to exit stop mode.

- Key interrupt
- INT0 to INT2 interrupts (INT0 can be used only when there is no filter.)
- Timer X interrupt (when counting external pulses in event counter mode)
- Timer Y interrupt (when counting inputs from CNTR1 pin in timer mode)
- Serial interface interrupt (when external clock is selected)

• Entering Stop Mode

The microcomputer is placed into stop mode by setting the CM10 bit of CM1 register to "1" (all clocks turned off). At the same time, the CM06 bit of CM0 register is set to "1" (divide-by-8 mode) and the CM15 bit of CM10 register is set to "1" (main clock oscillator circuit drive capacity high).

Before entering stop mode, set the OCD1 to OCD0 bits to "002" (oscillation stop detection function disable).

• Pin Status in Stop Mode

The status before wait mode is retained.

However, the XOUT(P47) pin is held "H" when the CM13 bit in the CM1 register is set to "1" (XIN-XOUT pin). The P47(XOUT) is in input state when the CM13 bit is set to "0" (input port P46, P47).

• Exiting Stop Mode

The microcomputer is moved out of stop mode by a hardware reset or peripheral function interrupt. When using a hardware reset to exit stop mode, set the ILVL2 to ILVL0 bits for the peripheral function interrupts to "0002" (interrupts disabled) before setting the CM10 bit to "1".

When using a peripheral function interrupt to exit stop mode, set up the following before setting the CM10 bit to "1".

1. In the ILVL2 to ILVL0 bits in the interrupt control register, set the interrupt priority level of the peripheral function interrupt to be used to exit stop mode.

Also, for all of the peripheral function interrupts not used to exit stop mode, set the ILVL2 to ILVL0 bits to "0002".

- 2. Set the I flag to "1".
- 3. Enable the peripheral function whose interrupt is to be used to exit stop mode.

In this case, when an interrupt request is generated and the CPU clock is thereby turned on, an interrupt sequence is executed.

The main clock divided by 8 of the clock which is used right before stop mode is used for the CPU clock when exiting stop mode by a peripheral function interrupt.



Figure 6.5 shows the state transition of Power control

Figure 6.5 State Transition of Power Control



6.5 Oscillation Stop Detection Function

The oscillation stop detection function is such that main clock oscillation circuit stop is detected. The oscillation stop detection function can be enabled and disabled by the OCD1 to OCD0 bits in the OCD register.

Table 6.4 lists the specifications of the oscillation stop detection function.

Where the main clock corresponds to the CPU clock source and the OCD1 to OCD0 bits are "112" (oscillation stop detection function enabled), the system is placed in the following state if the main clock comes to a halt:

- The on-chip oscillator starts oscillation, and the on-chip oscillator clock becomes the clock source for CPU clock and peripheral functions in place of the main clock
- OCD register OCD2 bit = 1 (selecting on-chip oscillator clock)
- OCD register OCD3 bit = 1 (main clock stopped)
- CM1 register CM14 bit = 0 (on-chip oscillator oscillating)
- Oscillation stop detection interrupt request occurs

Item	Specification
Oscillation stop detectable clock and	$f(X_{IN}) \ge 2 MHz$
frequency bandwidth	
Enabling condition for oscillation stop	Set OCD1 to OCD0 bits to "112" (oscillation stop detection
detection function	function enabled)
Operation at oscillation stop detection	Oscillation stop detection interrupt occurs

Table 6.4 Oscillation Stop Detection Function Specifications

6.5.1 How to Use Oscillation Stop Detection Function

- The oscillation stop detection interrupt shares the vector with the watchdog timer interrupt. If the oscillation stop detection and watchdog timer interrupts both are used, the interrupt factor must be determined. Table 6.5 shows to determine the interrupt factor with the oscillation stop detection interrupt, watchdog timer interrupt and voltage detection interrupt.
- Where the main clock re-oscillated after oscillation stop, the clock source for the CPU clock and peripheral functions must be switched to the main clock in the program.
 Figure 6.6 shows the procedure for switching the clock source from the on-chip oscillator to the main
- clock.
- To enter wait mode while using the oscillation stop detection function, set the CM02 bit to "0" (peripheral function clocks not turned off during wait mode).
- Since the oscillation stop detection function is provided in preparation for main clock stop due to external factors, set the OCD1 to OCD0 bits to "002" (oscillation stop detection function disabled) where the main clock is stopped or oscillated in the program, that is where the stop mode is selected or the CM05 bit is altered.
- This function cannot be used when the main clock frequency is below 2 MHz. Set the OCD1 to OCD0 bits to "002" (oscillation stop detection function disabled).

Generated Interrupt Factor	Bit showing interrupt factor
Oscillation stop detection	(a) The OCD3 bit in the OCD register = 1
((a) or (b))	(b) The OCD1 to OCD0 bits in the OCD register = 112 and the
	OCD2 bit = 1

 Table 6.5 Determination of Interrupt Factor of Oscillation Stop Detection



Figure 6.6 Switching Clock Source From On-Chip Oscillator to Main Clock

7. Protection

In the event that a program runs out of control, this function protects the important registers so that they will not be rewritten easily. Figure 7.1 shows the PRCR register. The following lists the registers protected by the PRCR register.

- Registers protected by PRC0 bit: CM0, CM1, and OCD registers
- Registers protected by PRC1 bit: PM0 and PM1 registers
- Registers protected by PRC2 bit: PD0 register

Set the PRC2 bit to "1" (write enabled) and then write to any address, and the PRC2 bit will be set to "0" (write protected). The registers protected by the PRC2 bit should be changed in the next instruction after setting the PRC2 bit to "1". Make sure no interrupts will occur between the instruction in which the PRC2 bit is set to "1" and the next instruction. The PRC0 and PRC1 bits are not automatically set to "0" by writing to any address. They can only be set to "0" in a program.

7 b6 b5 b4 b3 b 0 0 0	2 b1 b0	Symbol PRCR		After reset 00XXX0002	
		Bit symbol	Bit name	Function	RW
		PRC0	Protect bit 0	Enable write to CM0, CM1, OCD registers	-
				0 : Write protected 1 : Write enabled	RW
		PRC1	Protect bit 1	Enable write to PM0, PM1 registers	
				0 : Write protected 1 : Write enabled	RW
		PRC2	Protect bit 2	Enable write to PD0 register	
				0 : Write protected 1 : Write enabled ¹	RW
		(b5-b3)	Reserved bit	When write, must set to "0"	RW
NOTES:		(b7-b6)	Reserved bit	When read, its content is "0".	RO

Figure 7.1 PRCR Register

8. Processor Mode

8.1 Types of Processor Mode

The processor mode is single-chip mode. Table 8.1 shows the features of the processor mode. Figure 8.1 shows the PM0 and PM1 register.

Table 8.1 Features of Processor Mode

Processor mode	Access space	Pins which are assigned I/O ports
Single-chip mode	SFR, internal RAM, internal ROM	All pins are I/O ports or peripheral function I/O pins

	Symbol PM0	Address 000416	After reset 0016	
	Bit symbol	Bit name	Function	RW
	(b1-b0)	Reserved bit	Must set to "0"	RW
	(b2)	Nothing is assigned. Wh content is indeterminate	en write, set to "0". When read, its	
	PM03	Software reset bit	Setting this bit to "1" resets the microcomputer. When read, its content is "0".	RW
	(b7-b4)	Nothing is assigned. Wh content is 0.	en write, set to "0". When read, its	
rocessor mode regis	ster 1 ⁽¹⁾		e writing to this register.	
rocessor mode regis		Address 000516 Bit name	After reset 0016 Function	RW
rocessor mode regis	Symbol PM1	Address 000516	After reset 0016	RW
rocessor mode regis	Ster 1 ⁽¹⁾ Symbol PM1 Bit symbol	Address 000516 Bit name	After reset 0016 Function	
rocessor mode regis	Ster 1(1) Symbol PM1 Bit symbol (b0)	Address 000516 Bit name Reserved bit	After reset 0016 Function Set to "0"	RW
rocessor mode regis	Ster 1 ⁽¹⁾ Symbol PM1 Bit symbol (b0) (b1)	Address 000516 Bit name Reserved bit Reserved bit WDT interrupt/reset switch bit	After reset 0016 Function Set to "0" Set to "0" 0 : Watchdog timer interrupt	RW RW
rocessor mode regis	Symbol PM1 Bit symbol (b0) (b1) PM12	Address 000516 Bit name Reserved bit Reserved bit WDT interrupt/reset switch bit Nothing is assigned. Who	After reset 0016 Function Set to "0" Set to "0" 0 : Watchdog timer interrupt 1 : Watchdog timer reset ⁽²⁾	RW RW

Figure 8.1 PM0 Register and PM1 Register



9. Bus

During access, the ROM/RAM and the SFR have different bus cycles. Table 9.1 shows bus cycles for access space.

The ROM/RAM and SFR are connected to the CPU through an 8-bit bus. When accessing in word (16 bits) units, these spaces are accessed twice in 8-bit units. Table 9.2 shows bus cycles in each access space.

Access space	Bus cycle
SFR/Data flash	2 CPU clock cycles
Program ROM/RAM	1 CPU clock cycles

 Table 9.1 Bus Cycles for Access Space

Table 9.2	Access	Unit and	Bus	Operation
-----------	--------	----------	-----	-----------

Space	SFR, Data flash	Program ROM/RAM
Even address byte access	CPU clock CPU cl	CPU clock Address XX Data XX
Odd address byte access	CPU clock CPU clock Address X Odd X Data X Data	CPU clock Address X Odd X Data X Data
Even address word access	CPU clock CPU cl	CPU clock Address X Even X Even+1 X Data X Data X Data X
Odd address word access	CPU clock CPU clock Address X Odd X Odd+1 X Data X Data X Data X	CPU clock

10. Interrupt

10.1 Interrupt Overview

10.1.1 Type of Interrupts

Figure 10.1 shows types of interrupts.



Figure 10.1 Interrupts

- Maskable Interrupt: An interrupt which can be enabled (disabled) by the interrupt enable flag (I flag) or whose interrupt priority <u>can be changed</u> by priority level.
- Non-maskable Interrupt: An interrupt which cannot be enabled (disabled) by the interrupt enable flag (I flag) or whose interrupt priority <u>cannot be changed</u> by priority level.

10.1.2 Software Interrupts

A software interrupt occurs when executing certain instructions. Software interrupts are nonmaskable interrupts.

Undefined Instruction Interrupt

An undefined instruction interrupt occurs when executing the UND instruction.

Overflow Interrupt

An overflow interrupt occurs when executing the INTO instruction with the O flag set to "1" (the operation resulted in an overflow). The following are instructions whose O flag changes by arithmetic:

ABS, ADC, ADCF, ADD, CMP, DIV, DIVU, DIVX, NEG, RMPA, SBB, SHA, SUB

BRK Interrupt

A BRK interrupt occurs when executing the BRK instruction.

• INT Instruction Interrupt

An INT instruction interrupt occurs when executing the INT instruction. Software interrupt numbers 0 to 63 can be specified for the INT instruction. Because software interrupt numbers 4 to 31 are assigned to peripheral function interrupts, the same interrupt routine as for peripheral function interrupts can be executed by executing the INT instruction.

In software interrupt numbers 0 to 31, the U flag is saved to the stack during instruction execution and is cleared to "0" (ISP selected) before executing an interrupt sequence. The U flag is restored from the stack when returning from the interrupt routine. In software interrupt numbers 32 to 63, the U flag does not change state during instruction execution, and the SP then selected is used.



10.1.3 Hardware Interrupts

Hardware interrupts are classified into two types — special interrupts and peripheral function interrupts.

(1) Special Interrupts

Special interrupts are non-maskable interrupts.

Watchdog Timer Interrupt

Generated by the watchdog timer. Once a watchdog timer interrupt is generated, be sure to initialize the watchdog timer. For details about the watchdog timer, refer to Chapter 11, "Watchdog Timer."

Oscillation Stop Detection Interrupt

Generated by the oscillation stop detection function. For details about the oscillation stop detection function, refer to Chapter 6, "Clock Generation Circuit."

Single-step Interrupt

Do not normally use this interrupt because it is provided exclusively for use by development support tools.

Address Match Interrupt

An address match interrupt is generated immediately before executing the instruction at the address indicated by the RMAD0 to RMAD1 register that corresponds to one of the AIER register's AIER0 or AIER1 bit which is "1" (address match interrupt enabled). For details about the address match interrupt, refer to Section 10.4, "Address Match Interrupt."

(2) Peripheral Function Interrupts

Peripheral function interrupts are maskable interrupts and generated by the microcomputer's internal functions. The interrupt factors for peripheral function interrupts are listed in Table 10.2. "Relocatable Vector Tables". For details about the peripheral functions, refer to the description of each peripheral function in this manual.



10.1.4 Interrupts and Interrupt Vector

One interrupt vector consists of 4 bytes. Set the start address of each interrupt routine in the respective interrupt vectors. When an interrupt request is accepted, the CPU branches to the address set in the corresponding interrupt vector. Figure 10.2 shows the interrupt vector.



Figure 10.2 Interrupt Vector

• Fixed Vector Tables

The fixed vector tables are allocated to the addresses from 0FFDC16 to 0FFFF16. Table 10.1 lists the fixed vector tables. In the flash memory version of microcomputer, the vector addresses (H) of fixed vectors are used by the ID code check function. For details, refer to Section 17.3, "Functions to Prevent Flash Memory from Rewriting."

Table 10.1 Fixed Vector Tables

Interrupt factor	Vector addresses	Remarks	Reference
	Address (L) to address (H)		
Undefined instruction	0FFDC16 to 0FFDF16	Interrupt on UND instruction	R8C/Tiny series
Overflow	0FFE016 to 0FFE316	Interrupt on INTO instruction	software manual
BRK instruction	0FFE416 to 0FFE716	If the contents of address OFFE716 is FF16, program ex- ecution starts from the address shown by the vector in the relocatable vector table.	-
Address match	0FFE816 to 0FFEB16		10.4 Address match
			interrupt
Single step ⁽¹⁾	0FFEC16 to 0FFEF16		
Watchdog timer,	0FFF016 to 0FFF316		11.Watchdog timer,
oscillation stop			6. Clock generation
detection			circuit
(Reserved)	0FFF416 to 0FFF716		
(Reserved)	0FFF816 to 0FFFB16		
Reset	0FFFC16 to 0FFFF16		5. Reset

NOTES:

1. Do not normally use this interrupt because it is provided exclusively for use by development support tools.

• Relocatable Vector Tables

The 256 bytes beginning with the start address set in the INTB register comprise a relocatable vector table area. Table 10.2 lists interrupts and vector tables located in the relocatable vector table.

Interrupt factor	Vector address ⁽¹⁾ Address (L) to address (H)	Software interrupt number	Reference
BRK instruction ⁽²⁾	+0 to +3 (000016 to 000316)	0	R8C/Tiny Series
(Reserved)		1 to 12	Sonware manual
Key input	+52 to +55 (003416 to 003716)	13	10.3 Key input interrupt
A/D Conversion	+56 to +59 (003816 to 003B16)	14	14. A/D converter
(Reserved)		15, 16	
UART0 transmit	+68 to +71 (004416 to 004716)	17	
UART0 receive	+72 to +75 (004816 to 004B16)	18	
UART1 transmit	+76 to +79 (004C16 to 004F16)	19	13. Serial interface
UART1 receive	+80 to +83 (005016 to 005316)	20	
INT2	+84 to +87 (005416 to 005716)	21	10.2.3 INT2 interrupt
Timer X	+88 to +91 (005816 to 005B16)	22	12.1 Timer X
Timer Y	+92 to +95 (005C16 to 005F16)	23	12.2 Timer Y
Timer Z	+96 to +99 (006016 to 006316)	24	12.3 Timer Z
INT1	+100 to +103 (006416 to 006716)	25	12.2.3 INT1 interrupt
INT3	+104 to +107 (006816 to 006B16)	26	12.2.4 INT3 interrupt
Timer C	+108 to +111 (006C16 to 006F16)	27	12.4 Timer C
(Reserved)		28	
INT0	+116 to +119 (007416 to 007716)	29	10.2.1 INT0 interrupt
(Reserved)		30	
(Reserved)		31	
Software interrupt ⁽²⁾	+128 to +131 (008016 to 008316) to +252 to +255 (00FC16 to 00FF16)	32 to 63	R8C/Tiny Series software manual

Table 10.2 Relocatable Vector Tables

NOTES:

1. Address relative to address in INTB.

2. These interrupts cannot be disabled using the I flag.

10.1.5 Interrupt Control

The following describes how to enable/disable the maskable interrupts, and how to set the priority in which order they are accepted. What is explained here does not apply to nonmaskable interrupts. Use the FLG register's I flag, IPL, and each interrupt control register's ILVL2 to ILVL0 bits to enable/ disable the maskable interrupts. Whether an interrupt is requested is indicated by the IR bit in each interrupt control register.

Figure 10.3 shows the interrupt control registers.



	Sy KUPIC	ymbol	Address 04D16	After reset XXXXX0002	
	ADIC S0TIC,	00 S1TIC 00	04E16 05116, 005316	XXXXX0002 XXXXX0002	
	SORIC, INT2IC TXIC	00)5216, 005416)5516)5616	XXXXX0002 XXXXX0002 XXXXX0002	
	TYIC	00	05716	XXXXX0002	
b7 b6 b5 b4 b3 b2 b1 b0	TZIC INT1IC	00	05816 05916	XXXXX0002 XXXXX0002	
	INT3IC TCIC)5A16)5B16	XXXXX0002 XXXXX0002	
	Bit symbol	Bit name	Fu	inction	RW
	ILVLO	Interrupt priority level select bit	^{b2 b1 b0} 0 0 0 : Level 0 0 0 1 : Level 1	(interrupt disabled)	RW
	ILVL1		010: Level 2 011: Level 3 100: Level 4		RW
	ILVL2	-	1 0 1 : Level 5 1 1 0 : Level 6 1 1 1 : Level 7		RW
	IR	Interrupt request bit	0 : Interrupt no 1 : Interrupt re		RW ⁽¹
	(b7-b4)	Nothing is assigned. When write, set to "0".	When read, its cont	ent is indeterminate.	
b7 b6 b5 b4 b3 b2 b1 b0	Sym		After rese		
b7 b6 b5 b4 b3 b2 b1 b0		nbol Address FOIC 005D16	After rese XX00X000		
	INT Bit symbol	FOIC 005D16	XX00X000		RW
		TOIC 005D16	XX00X000 Fu b2 b1 b0 0 0 0 : Level 0 0 0 1 : Level 1	2	RW
	INT Bit symbol	FOIC 005D16 Bit name Interrupt priority level	XX00X000 b2 b1 b0 0 0 0 : Level 0 0 0 1 : Level 1 0 1 0 : Level 2 0 1 1 : Level 3 1 0 0 : Level 4	unction	
	Bit symbol	FOIC 005D16 Bit name Interrupt priority level	XX00X000 b2 b1 b0 0 0 0 : Level 0 0 0 1 : Level 1 0 1 0 : Level 2 0 1 1 : Level 3	unction	RW
	Bit symbol ILVL0 ILVL1	FOIC 005D16 Bit name Interrupt priority level	XX00X000 b2 b1 b0 0 0 0 : Level 0 0 0 1 : Level 1 0 1 0 : Level 2 0 1 1 : Level 2 0 1 1 : Level 4 1 0 0 : Level 5 1 1 0 : Level 6	unction (interrupt disabled)	RW RW RW
	INT Bit symbol ILVL0 ILVL1 ILVL2	OIC 005D16 Bit name Interrupt priority level select bit	XX00X000 b2 b1 b0 0 0 0 : Level 0 0 0 1 : Level 2 0 1 1 : Level 3 1 0 0 : Level 4 1 0 1 : Level 4 1 0 1 : Level 5 1 1 0 : Level 6 1 1 1 : Level 7 0: Interrupt not	requested uested ng edge	RW RW RW
	Bit symbol ILVL0 ILVL1 ILVL2 IR	Bit name Interrupt priority level select bit	XX00X000 b2 b1 b0 0 0 0 : Level 0 0 0 1 : Level 1 0 1 0 : Level 2 0 1 1 : Level 3 1 0 0 : Level 4 1 0 1 : Level 5 1 1 0 : Level 6 1 1 1 : Level 7 0: Interrupt not 1: Interrupt req 0 : Selects falli	requested uested ng edge	RW RW RW
	Bit symbol ILVL0 ILVL1 ILVL2 IR POL	FOIC 005D16 Bit name Interrupt priority level select bit Interrupt request bit Interrupt request bit Polarity select bit ^(3, 4)	XX00X000 b2 b1 b0 0 0 0 : Level 0 0 0 1 : Level 1 0 1 0 : Level 2 0 1 1 : Level 3 1 0 0 : Level 4 1 0 1 : Level 5 1 1 0 : Level 6 1 1 1 : Level 7 0: Interrupt not 1: Interrupt req 0 : Selects falli 1 : Selects risir Set to "0"	Inction (interrupt disabled) requested uested ng edge ng edge	RW RW RW RW ⁽¹ RW
	Bit symbol ILVL0 ILVL1 ILVL2 IR POL (b5) (b7-b6) to the IR bit. (I	FOIC 005D16 Bit name Interrupt priority level select bit Interrupt request bit Interrupt request bit Polarity select bit ^(3, 4) Reserved bit Nothing is assigned. When write, set to "0". Do not write "1").	XX00X000 b2 b1 b0 0 0 0 : Level 0 0 1 : Level 1 0 1 0 : Level 2 0 1 1 : Level 3 1 0 0 : Level 4 1 0 1 : Level 5 1 1 0 : Level 6 1 1 1 : Level 7 0: Interrupt not 1: Interrupt req 0 : Selects falli 1 : Selects risir Set to "0"	Inction (interrupt disabled) (interrupt disabled) requested uested ng edge ng edge requested requested uested reques	RW RW RW RW(1 RW

Figure 10.3 Interrupt Control Registers

RENESAS

• I Flag

The I flag enables or disables the maskable interrupt. Setting the I flag to "1" (enabled) enables the maskable interrupt. Setting the I flag to "0" (disabled) disables all maskable interrupts.

• IR Bit

The IR bit is set to "1" (interrupt requested) when an interrupt request is generated. Then, when the interrupt request is accepted and the CPU branches to the corresponding interrupt vector, the IR bit is cleared to "0" (= interrupt not requested).

The IR bit can be cleared to "0" in a program. Note that do not write "1" to this bit.

• ILVL2 to ILVL0 Bits and IPL

Interrupt priority levels can be set using the ILVL2 to ILVL0 bits. Table 10.3 shows the settings of interrupt priority levels and Table 10.4 shows the interrupt priority levels enabled by the IPL.

The following are conditions under which an interrupt is accepted:

· I flag = 1

 \cdot IR bit = 1

interrupt priority level > IPL

The I flag, IR bit, ILVL2 to ILVL0 bits and IPL are independent of each other. In no case do they affect one another.

ILVL2 to ILVL0 bits	Interrupt priority level	Priority order
0002	Level 0 (interrupt disabled)	
0012	Level 1	Lowest
0102	Level 2	
0112	Level 3	
1002	Level 4	
1012	Level 5	
1102	Level 6	
1112	Level 7	Highest

Table 10.3 Settings of Interrupt Priority Levels

Table 10.4 Interrupt Priority Levels Enabled by IPL

IPL	Enabled interrupt priority levels
0002	Interrupt levels 1 and above are enabled
0012	Interrupt levels 2 and above are enabled
0102	Interrupt levels 3 and above are enabled
0112	Interrupt levels 4 and above are enabled
1002	Interrupt levels 5 and above are enabled
1012	Interrupt levels 6 and above are enabled
1102	Interrupt levels 7 and above are enabled
1112	All maskable interrupts are disabled

• Interrupt Sequence

An interrupt sequence — what are performed over a period from the instant an interrupt is accepted to the instant the interrupt routine is executed — is described here.

If an interrupt occurs during execution of an instruction, the processor determines its priority when the execution of the instruction is completed, and transfers control to the interrupt sequence from the next cycle. If an interrupt occurs during execution of either the SMOVB, SMOVF, SSTR or RMPA instruction, the processor temporarily suspends the instruction being executed, and transfers control to the interrupt sequence.

The CPU behavior during the interrupt sequence is described below. Figure 10.4 shows time required for executing the interrupt sequence.

- (1) The CPU gets interrupt information (interrupt number and interrupt request priority level) by reading the address 0000016. Then it clears the IR bit for the corresponding interrupt to "0" (interrupt not requested).
- (2) The FLG register immediately before entering the interrupt sequence is saved to the CPU internal temporary register⁽¹⁾.
- (3) The I, D and U flags in the FLG register become as follows:

The I flag is cleared to "0" (interrupts disabled).

The D flag is cleared to "0" (single-step interrupt disabled).

The U flag is cleared to "0" (ISP selected).

However, the U flag does not change state if an INT instruction for software interrupt numbers 32 to 63 is executed.

- (4) The CPU's internal temporary register⁽¹⁾ is saved to the stack.
- (5) The PC is saved to the stack.
- (6) The interrupt priority level of the accepted interrupt is set in the IPL.
- (7) The start address of the relevant interrupt routine set in the interrupt vector is stored in the PC.

After the interrupt sequence is completed, the processor resumes executing instructions from the start address of the interrupt routine.

NOTES:

1. This register cannot be used by user.

CPU clock	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20
Address bus	Address Indeterminate SP-2 SP-1 SP-4 SP-3 VEC VEC+1 VEC+2 PC
Data bus	Contents contents contents
RD	
WR	
	determinate state depends on the instruction queue buffer. A read cycle occurs when the instruction queue buffer is ready opt instructions.

Figure 10.4 Time Required for Executing Interrupt Sequence



Interrupt Response Time

Figure 10.5 shows the interrupt response time. The interrupt response or interrupt acknowledge time denotes a time from when an interrupt request is generated till when the first instruction in the interrupt routine is executed. Specifically, it consists of a time from when an interrupt request is generated till when the instruction then executing is completed (see #a in Figure 10.5) and a time during which the interrupt sequence is executed (20 cycles, see #b in Figure 10.5).



Figure 10.5 Interrupt Response Time

Variation of IPL when Interrupt Request is Accepted

When a maskable interrupt request is accepted, the interrupt priority level of the accepted interrupt is set in the IPL.

When a software interrupt or special interrupt request is accepted, one of the interrupt priority levels listed in Table 10.5 is set in the IPL. Shown in Table 10.5 are the IPL values of software and special interrupts when they are accepted.

Table 10.5 IPL Level That Is Set to IPL When A Software or Special Interrupt Is A	ccented
Table 10.5 II L Level That is bet to II L when A boltware of opecial interrupt is A	scepieu

Interrupt factors	Level that is set to IPL
Watchdog timer, oscillation stop detection	7
Software, address match, single-step	Not changed

Saving Registers

In the interrupt sequence, the FLG register and PC are saved to the stack.

At this time, the 4 high-order bits in the PC and the 4 high-order (IPL) and 8 low-order bits in the FLG register, 16 bits in total, are saved to the stack first. Next, the 16 low-order bits in the PC are saved. Figure 10.6 shows the stack status before and after an interrupt request is accepted.

The other necessary registers must be saved in a program at the beginning of the interrupt routine. The PUSHM instruction can save several registers in the register bank being currently used⁽¹⁾ with a single instruction.

NOTES:

1. Selectable from registers R0, R1, R2, R3, A0, A1, SB, and FB.



Figure 10.6 Stack Status Before and After Acceptance of Interrupt Request

The registers are saved in four steps, 8 bits at a time. Figure 10.7 shows the operation of the saving registers.

NOTES:

1. When any INT instruction in software numbers 32 to 63 has been executed, this is the SP indicated by the U flag. Otherwise, it is the ISP.



Figure 10.7 Operation of Saving Register



• Returning from an Interrupt Routine

The FLG register and PC in the state in which they were immediately before entering the interrupt sequence are restored from the stack by executing the REIT instruction at the end of the interrupt routine. Thereafter the CPU returns to the program which was being executed before accepting the interrupt request.

Return the other registers saved by a program within the interrupt routine using the POPM or similar instruction before executing the REIT instruction.

• Interrupt Priority

If two or more interrupt requests are generated while executing one instruction, the interrupt request that has the highest priority is accepted.

For maskable interrupts (peripheral functions), any desired priority level can be selected using the ILVL2 to ILVL0 bits. However, if two or more maskable interrupts have the same priority level, their interrupt priority is resolved by hardware, with the highest priority interrupt accepted.

The watchdog timer and other special interrupts have their priority levels set in hardware. Figure 10.8 shows the Hardware Interrupt Priority.

Software interrupts are not affected by the interrupt priority. If an instruction is executed, control branches invariably to the interrupt routine.

Reset > WDT/Oscillation stop detection > Peripheral function > Single step > Address match

Figure 10.8 Hardware Interrupt Priority



Interrupt Priority Resolution Circuit

The interrupt priority resolution circuit is used to select the interrupt with the highest priority among those requested.

Figure 10.9 shows the Interrupts Priority Select Circuit.



Figure 10.9 Interrupts Priority Select Circuit

10.2 INT Interrupt

10.2.1 INTO Interrupt

INT0 interrupt is triggered by an INT0 input. When using INT0 interrupts, the INT0EN bit in the INTEN register must be set to "1" (enabling). The edge polarity is selected using the INT0PL bit in the INTEN register and the POL bit in the INT0IC register.

Inputs can be passed through a digital filter with three different sampling clocks.

The INTO pin is shared with the external trigger input pin of Timer Z.

Figure 10.10 shows the INTEN and INTOF registers.



Figure 10.10 INTEN Register and INTOF Register

10.2.2 INTO Input Filter

The INT0 input has a digital filter which can be sampled by one of three sampling clocks. The sampling clock is selected using the INT0F1 to INT0F0 bits in the INT0F register. The IR bit in the INT0IC register is set to "1" (interrupt requested) when the sampled input level matches three times. When the INT0F1 to INT0F0 bits are set to "012", "102", or "112", the P4_5 bit in the P4 register indicates the filtered value.

Figure 10.11 shows the INT0 input filter configuration. Figure 10.12 shows an operation example of INT0 input filter.



Figure 10.11 INT0 Input Filter



Figure 10.12 Operation Example of INT0 Input Filter

10.2.3 INT1 Interrupt and INT2 Interrupt

INT1 interrupts are triggered by INT1 inputs. The edge polarity is selected with the R0EDG bit in the TXMR register. The INT1 pin is shared with the CNTR0 pin.

INT2 interrupts are triggered by INT2 inputs. The edge polarity is selected with the R1EDG bit in the TYZMR register. The INT2 pin is shared with the CNTR1 pin.

Figure 10.13 shows the TXMR and TYZMR registers when using INT1 and INT2 interrupts.



Figure 10.13 TXMR Register and TYZMR Register when INT1 and INT2 Interrupt Used



10.2.4 INT3 Interrupt

INT3 interrupts are triggered by INT3 inputs. The TCC07 bit in the TCC0 register should be se to "0" (INT3). The INT3 input has a digital filter which can be sampled by one of three sampling clocks. The sampling clock is selected using the TCC11 to TCC10 bits in the TCC1 register. The IR bit in the INT3IC register is set to "1" (interrupt requested) when the sampled input level matches three times. The P3_3 bit in the P3 register indicates the previous value before filtering regardless of values set in the TCC11 to TCC10 bits.

The INT3 pin is shared with the TCIN pin.

When setting the TCC07 bit to "1" (fRING128), INT3 interrupts are triggered by fRING128 clock. The IR bit in the INT3IC register is set to "1" (interrupt requested) every fRING128 clock cycle or every half fRING128 clock cycle.



Figure 10.14 shows the TCC0 and TCC1 registers.



Figure 10.14 TCC0 Register and TCC1 Register



10.3 Key Input Interrupt

A key input interrupt is generated on an input edge of any of the $\overline{K10}$ to $\overline{K13}$ pins. Key input interrupts can be used as a key-on wakeup function to exit wait or stop mode. \overline{Kli} input can be enabled or disabled selecting with the KliEN (i=0 to 3) bit in the KIEN register. The edge polarity can be rising edge or falling edge selecting with the KliPL bit in the KIEN register. Note, however, that while input on any \overline{Kli} pin which has had the KliPL bit set to "0" (falling edge) is pulled low, inputs on all other pins of the port are not detected as interrupts. Similarly, while input on any \overline{Kli} pin which has had the KliPL bit set to "1" (rising edge) is pulled high, inputs on all other pins of the port are not detected as interrupts. Figure 10.15 shows a block diagram of the key input interrupt.



Figure 10.15 Key Input Interrupt



Figure 10.16 KIEN Register



10.4 Address Match Interrupt

An address match interrupt is generated immediately before executing the instruction at the address indicated by the RMADi register (i=0, 1). Set the start address of any instruction in the RMADi register. Use the AIER0 and AIER1 bits in the AIER register to enable or disable the interrupt. Note that the address match interrupt is unaffected by the I flag and IPL.

The value of the PC that is saved to the stack when an address match interrupt is acknowledged varies depending on the instruction at the address indicated by the RMAD i register (see the paragraph "register saving" for the value of the PC). Not appropriate return address is pushed on the stack. There are two ways to return from the address match interrupt as follows:

• Change the content of the stack and use a REIT instruction.

• Use an instruction such as POP to restore the stack as it was before an interrupt request was acknowledged. And then use a jump instruction.

Table 10.6 lists the value of the PC that is saved to the stack when an address match interrupt is acknowledged.

Figure 10.17 shows the AIER, and RMAD1 to RMAD0 registers.

Address indicated by RMADi register (i=0,1)					PC value saved ⁽¹⁾	
 16-bit oper 	ation code ins	truction				Address indicated by
Instruction	shown below	among 8-bi	t operation co	de instructi	ons	RMADi register + 2
ADD.B:S	#IMM8,dest	SUB.B:S	#IMM8,dest	AND.B:S	#IMM8,dest	
OR.B:S	#IMM8,dest	MOV.B:S	#IMM8,dest	STZ.B:S	#IMM8,dest	
STNZ.B:S	#IMM8,dest	STZX.B:S	#IMM81,#IM	M82,dest		
CMP.B:S	#IMM8,dest	PUSHM	src	POPM de	est	
JMPS	#IMM8	JSRS	#IMM8			
MOV.B:S	#IMM,dest (H	owever, de	st = A0 or A1)			
Instruction	s other than th	e above				Address indicated by
						RMADi register + 1

NOTES:

1. See the paragraph "saving registers" for the PC value saved.

Table 10.7 Relationship Between Address Match Interrupt Factors and Associated Registers

Address match interrupt factors	Address match interrupt enable bit	Address match interrupt register
Address match interrupt 0	AIER0	RMAD0
Address match interrupt 1	AIER1	RMAD1



Figure 10.17 AIER Register and RMAD0 to RMAD1 Registers



11. Watchdog Timer

The watchdog timer is the function of detecting when the program is out of control. Therefore, we recommend using the watchdog timer to improve reliability of a system. The watchdog timer contains a 15-bit counter which counts down the clock derived by dividing the CPU clock using the prescaler. Whether to generate a watchdog timer interrupt request or apply a watchdog timer reset as an operation to be performed when the watchdog timer underflows after reaching the terminal count can be selected using the PM12 bit in the PM1 register. The PM12 bit can only be set to "1" (reset). Once this bit is set to "1", it cannot be set to "0" (watchdog timer interrupt) in a program. Refer to Section 5.3, "Watchdog Timer Reset" for details.

The divide-by-N value for the prescaler can be chosen to be 16 or 128 with the WDC7 bit in the WDC register. The period of watchdog timer can be calculated as given below. The period of watchdog timer is, however, subject to an error due to the prescaler.

Watchdog timer period =	Prescaler dividing (16 or 128) X Watchdog timer count (32768)		
	CPU clock		

For example, when CPU clock = 16 MHz and the divide-by-N value for the prescaler= 16, the watchdog timer period is approx. 32.8 ms.

Note that the watchdog timer and the prescaler both are inactive after reset, so that the watchdog timer is activated to start counting by writing to the WDTS register. After that, the watchdog timer is initialized by writing to the WDTR register and the counting continues.

In stop mode and wait mode, the watchdog timer and prescaler are stopped. Counting is resumed from the held value when the modes or state are released.

Figure 11.1 shows the block diagram of the watchdog timer. Figure 11.2 shows the watchdog timer-related registers.



Figure 11.1 Watchdog Timer Block Diagram



Figure 11.2 WDC Register, WDTR Register, and WDTS Register

12. Timers

The microcomputer has three 8-bit timers and one 16-bit timer. The three 8-bit timers are Timer X, Timer Y, and Timer Z and each one has an 8-bit prescaler. The 16-bit timer is Timer C and has a capture. All these timers function independently. The count source for each timer is the operating clock that regulates the timing of timer operations such as counting and reloading.

Table 12.1 lists functional comparison.

Item		Timer X	Timer Y	Timer Z	Timer C
Configuration	on	8-bit timer	8-bit timer	8-bit timer	16-bit timer
		with 8-bit	with 8-bit	with 8-bit	
		prescaler	prescaler	prescaler	
Count		Down	Down	Down	Up
Count sour	се	•f1	•f1	•f1	•f1
		•f2	•f8	•f2	•f8
		•f8	•fring	•f8	•f32
		•f32	•Input from	•Timer Y	
			CNTR1 pin	underflow	
Function	Timer mode	provided	provided	provided	not provided
	Pulse output mode	provided	not provided	not provided	not provided
	Event counter mode	provided	provided ⁽¹⁾	not provided	not provided
	Pulse width				
	measurement mode	provided	not provided	not provided	not provided
	Pulse period				
	measurement mode	provided	not provided	not provided	not provided
	Programmable waveform				
	generation mode	not provided	provided	provided	not provided
	Programmable one-shot				
	generation mode	not provided	not provided	provided	not provided
	Programmable wait				
	one-shot generation mode	not provided	not provided	provided	not provided
	Capture	not provided	not provided	not provided	provided
Input pin		CNTR ₀	CNTR1	INT ₀	TCIN
Output pin		CNTR ₀			
		CNTR ₀	CNTR1	TZOUT	not provided
Related inte	errupt	Timer X int	Timer Y int	Timer Z int	Timer C int
		INT1 int	INT2 int	INT0 int	INT3 int
Timer stop		provided	provided	provided	provided

Table 12.1 Functional Comparison

NOTES:

1. Select the input from the CNTR1 pin as a count source of timer mode.

12.1 Timer X

The Timer X is an 8-bit timer with an 8-bit prescaler. Figure 12.1 shows the block diagram of Timer X. Figures 12.2 and 12.3 show the Timer X-related registers.

The Timer X has five operation modes listed as follows:

- Timer mode: The timer counts an internal count source.
- Pulse output mode: The timer counts an internal count source and outputs the pulses whose polarity is inverted at the timer the timer underflows.
- Event counter mode: The timer counts external pulses.
- Pulse width measurement mode: The timer measures an external pulse's pulse width.
- Pulse period measurement mode: The timer measures an external pulse's period.



Figure 12.1 Timer X Block Diagram

7 b6 b5 b4 b3 b2	b1 b0	Symbol TXMR	Addre 008B		
		Bit symbol	Bit name	Function	RW
		TXMOD0	Operation mode select bit 0, 1	0 0 : Timer mode or pulse period measurement mode	RW
		TXMOD1		0 1 : Pulse output mode 1 0 : Event counter mode 1 1 : Pulse width measurement mode	RW
		R0EDG	INT1/CNTR0 polarity switching bit ⁽¹⁾	Function varies with each operation mode	RW
		TXS	Timer X count start flag	0 : Stops counting 1 : Starts counting	RW
		TXOCNT	P30/CNTR0 select bit	Function varies with each operation mode	RW
		TXMOD2	Operation mode select bit 2	0 : Except in pulse period measurement mode 1 : Pulse period measurement mode	RW
		TXEDG	Active edge reception flag	Function varies depending on operation mode.	RW
		TXUND	Timer X under flow flag	Function varies depending on operation mode.	RW

Figure 12.2 TXMR Register





Figure 12.3 PREX Register, TX Register, and TCSS Register

12.1.1 Timer Mode

In this mode, the timer counts an internally generated count source (See "Table 12.2 Timer Mode Specifications"). Figure 12.4 shows the TXMR register in timer mode.

Item	Specification		
Count source	f1, f2, f8, f32		
Count operation	Down-count		
	• When the timer underflows, the contents in the reload register is reloaded and the count		
	is continued		
Divide ratio	1/(n+1)(m+1) n: set value of PREX register, m: set value of TX register		
Count start condition	Write "1" (count start) to TXS bit in TXMR register		
Count stop condition	Write "0" (count stop) to TXS bit in TXMR register		
Interrupt request generation timing	When Timer X underflows [Timer X interruption]		
INT1/CNTR0 pin function	Programmable I/O port, or INT1 interrupt input		
CNTR0 pin function	Programmable I/O port		
Read from timer	Count value can be read by reading TX register		
	Same applies to PREX register.		
Write to timer	Value written to TX register is written to both reload register and counter.		
	Same applies to PREX register.		

Table 12.2 Timer Mode Specifications

o7 b6 b5 b4 b3 b2 b1 b0 0	Symbol TXMR	Address 008B16		
	Bit symbol	Bit name	Function	RW
	TXMOD0	Operation mode select bit 0, 1	0 0 : Timer mode or pulse period measurement mode	RW
	TXMOD1			RW
	R0EDG	INT1/CNTR0 polarity switching bit ^(1, 2)	0 : Rising edge 1 : Falling edge	RW
	TXS	Timer X count start flag	0 : Stops counting 1 : Starts counting	RW
	TXOCNT	Set to "0" in timer mo	de	RW
	TXMOD2	Operation mode select bit 2	0 : Other than pulse period measurement mode	RW
	TXEDG	Set to "0" in timer mode		RW
TXUND		Set to "0" in timer mode		RW
			requested) when the R0EDG bit is rewritten. n the Usage Notes Reference Book.	L

Figure 12.4 TXMR Register in Timer Mode

12.1.2 Pulse Output Mode

In this mode, the timer counts an internally generated count source, and outputs from the CNTR0 pin a pulse whose polarity is inverted each time the timer underflows (See "Table 12.3 Pulse Output mode Specifications"). Figure 12.5 shows TXMR register in pulse output mode.

Table 12.3	Pulse C	Dutput	Mode S	pecifications
		- aipai		poontoationo

Item	Specification			
Count source	f1, f2, f8, f32			
Count operation	Down-count			
	• When the timer underflows, the contents in the reload register is reloaded and the count			
	is continued			
Divide ratio	1/(n+1)(m+1) n: set value of PREX register, m: set value of TX register			
Count start condition	Write "1" (count start) to TXS bit in TXMR register			
Count stop condition	Write "0" (count stop) to TXS bit in TXMR register			
Interrupt request	When Timer X underflows [Timer X interruption]			
generation timing				
INT1/CNTR0 pin function	Pulse output			
CNTR ₀ pin function	Programmable I/O port or inverted output of CNTR0			
Read from timer	Count value can be read by reading TX register.			
	Same applies to PREX register.			
Write to timer	Value written to TX register is written to both reload register and counter.			
	Same applies to PREX register.			
Select function	INT1/CNTR0 polarity switching function			
	Polarity level at starting of pulse output can be selected with R0EDG bit ⁽¹⁾			
	Inverted pulse output function			
	The inverted pulse of CNTR0 output polarity can be output from the CNTR0 pin			
	(selected by the TXOCNT bit)			

NOTES:

1. The level of the output pulse becomes the level when the pulse output starts when the TX register is written to.

imer X mode registe 7 b6 b5 b4 b3 b2 b1 b0 0 0 0 0 1 0 1	e r Symbol TXMR	Address 008B16	After reset 0016	
	Bit symbol	Bit name	Function	RW
	TXMOD0	select bit 0_1	^{b1 b0} 0 1 : Pulse output mode	RW
	TXMOD1			RW
	R0EDG	INT1/CNTR0 polarity switching bit ⁽¹⁾	0: CNTR0 output starts at "H" 1: CNTR0 output starts at "L"	RW
	TXS	Timer X count start flag	0 : Stops counting 1 : Starts counting	RW
	TXOCNT	P30/CNTR0 select bit	0 : <u>Port P3</u> 0 1 : CNTR₀ output	RW
	TXMOD2	Set to "0" in pulse or	utput mode	RW
TXEDG		Set to "0" in pulse output mode		RW
	TXUND	IND Set to "0" in pulse output mode		RW

1. The IR bit in the INT1IC register may be set to "1" (interrupt requested) when the R0EDG bit is rewritten. Refer to the paragraph 19.2.5 "Changing Interrupt Factor" in the Usage Notes Reference Book.

Figure 12.5 TXMR Register in Pulse Output Mode

12.1.3 Event Counter Mode

In this mode, the timer counts an external signal fed to INT1/CNTR0 pin (See "Table 12.4 Event Counter Mode Specifications"). Figure 12.6 shows TXMR register in event counter mode.

Item	Specification
Count source	External signals fed to CNTR0 pin (Active edge is selected by program)
Count operation	Down count
	• When the timer underflows, the contents in the reload register is reloaded and the count
	is continued
Divide ratio	1/(n+1)(m+1) n: set value of PREX register, m: set value of TX register
Count start condition	Write "1" (count start) to TXS bit in TXMR register
Count stop condition	Write "0" (count stop) to TXS bit in TXMR register
Interrupt request	When Timer X underflows [Timer X interrupt]
generation timing	
INT1/CNTR0 pin function	Count source input (INT1 interrupt input)
CNTR0 pin function	Programmable I/O port
Read from timer	Count value can be read by reading TX register
	Same applies to PREX register.
Write to timer	Value written to TX register is written to both reload register and counter.
	Same applies to PREX register.
Select function	INT1/CNTR0 polarity switching function
	Active edge of count source can be selected with R0EDG.

Table 12.4 Event Counter Mode Specifications

b7 b6 b5 b4 b3 b2 b1 b0 0 0 0 0 1 0 1 0	Symbol TXMR	Address 008B16		
	Bit symbol	Bit name	Function	RW
	TXMOD0	Operation mode select bit 0, 1	1 0 : Event counter mode	RW
	TXMOD1			RW
	R0EDG	INT1/CNTR0 polarity switching bit ⁽¹⁾	0 : Rising edge 1 : Falling edge	RW
	TXS	Timer X count start flag	0 : Stops counting 1 : Starts counting	RW
	TXOCNT	Set to "0" in event co	unter mode	RW
	TXMOD2	Set to "0" in event counter mode		RW
· · · · · · · · · · · · · · · · · · ·	TXEDG	Set to "0" in event counter mode		RW
TXUND		Set to "0" in event counter mode		RW

Figure 12.6 TXMR Register in Event Counter Mode
12.1.4 Pulse Width Measurement Mode

In this mode, the timer measures the pulse width of an external signal fed to INT1/CNTR0 pin (See "Table 12.5 Pulse Width Measurement Mode Specifications"). Figure 12.7 shows the TXMR register in pulse width measurement mode. Figure 12.8 shows an operation example in pulse width measurement mode.

Table 12.5	Pulse Width	Measurement	Mode Specifications
------------	-------------	-------------	---------------------

Item	Specification
Count source	f1, f2, f8, f32
Count operation	• Down-count
	• Continuously counts the selected signal only when the measurement pulse is "H" level, or conversely only "L" level.
	• When the timer underflows, the contents in the reload register is reloaded and the count is continued
Count start condition	Write "1" (count start) to TXS bit in TXMR register
Count stop condition	Write "0" (count stop) to TXS bit in TXMR register
Interrupt request	When Timer X underflows [Timer X interruption]
generation timing	• Rising or falling of CNTR0 input (end of measurement period) [INT1 interrupt]
INT1/CNTR0 pin function	Measurement pulse input
CNTR0 pin function	Programmable I/O port
Read from timer	Count value can be read by reading TX register
	Same applies to PREX register.
Write to timer	Value written to TX register is written to both reload register and counter.
	Same applies to PREX register.
Select function	INT1/CNTR0 polarity switching function
	"H" or "L" level duration can be selected with R0EDG bit as the input pulse measurement

b6 b5 b4 b3 b2 b1 b0 0 0 0 1 1	Symbol TXMR	Address 008B16		
	Bit symbol	Bit name	Function	RW
	TXMOD0	Operation mode select bit 0, 1	1 1 : Pulse width measurement mode	RW
· · · · ·	TXMOD1			RW
	R0EDG	INT1/CNTR0 polarity switching bit ⁽¹⁾	[CNTR0] 0 : Measures "H" level width 1 : Measures "L" level width [INT1] 0 : Rising edge 1 : Falling edge	RW
	TXS	Timer X count start flag	0 : Stops counting 1 : Starts counting	RW
	TXOCNT	Set to "0" in pulse wi	dth measurement mode	RW
	TXMOD2	Set to "0" in pulse width measurement mode		RW
	TXEDG	Set to "0" in pulse wi	dth measurement mode	RW
	TXUND	Set to "0" in pulse wi	dth measurement mode	RW

Figure 12.7 TXMR Register in Pulse Width Measurement Mode



Figure 12.8 Operation Example in Pulse Width Measurement Mode



12.1.5 Pulse Period Measurement Mode

In this mode, the timer measures the pulse period of an external signal fed to INT1/CNTR0 pin (See "Table 12.6 Pulse Period Measurement Mode Specifications"). Figure 12.9 shows the TXMR register in pulse period measurement mode. Figure 12.10 shows an operation example in pulse period measurement mode.

Item	Specification
Count source	f1, f2, f8, f32
Count operation	Down-count
	• After an active edge of measurement pulse is input, contents in the read-out buffer is
	retained in the first underflow of prescaler X. Then the timer X reloads contents in the
	reload register in the second underflow of prescaler X and continues counting.
Count start condition	Write "1" (count start) to TXS bit in TXMR register
Count stop condition	Write "0" (count stop) to TXS bit in TXMR register
Interrupt request	When Timer X underflows or reloads [Timer X interrupt]
generation timing	• Rising or falling of CNTR0 input (end of measurement period) [INT1 interrupt]
INT1/CNTR0 pin function	Measurement pulse input ⁽¹⁾ (INT1 interrupt input)
CNTR ₀ pin function	Programmable I/O port
Read from timer	Contents in the read-out buffer can be read by reading TX register. The value retained in
	the read-out buffer is released by reading TX register.
Write to timer	Value written to TX register is written to both reload register and counter.
	Same applies to PREX register.
Select function	INT1/CNTR0 polarity switching function
	Measurement period of input pulse can be selected with R0EDG bit.

NOTES:

1. The period of input pulse must be longer than twice the period of prescaler X. Longer pulse for H width and L width than the prescaler X period must be input. If shorter pulse than the period is input to the CNTR0 pin, the input may be disabled.

b6 b5 b4 b3 b2 b1 b0 1 0 0 0 0 0	Symbol TXMR	Addre 008B		
	Bit symbol	Bit name	Function	RW
	TXMOD0	Operation mode	0 0 : Timer mode or pulse period	RW
	TXMOD1	select bit 0, 1	measurement mode	RW
· · · · · · · · · · · · · · · · · · ·	R0EDG	INT1/CNTR0 polarity switching bit ⁽¹⁾	[CNTRo] 0: Measures a measurement pulse from one rising edge to the next rising edge 1: Measures a measurement pulse from one falling edge to the next falling edge [INT1] 0: Rising edge 1: Falling edge	RW
	TXS	Timer X count start flag	0 : Stops counting 1 : Starts counting	RW
	TXOCNT	Set to "0" in pulse p	period measurement mode	RW
	TXMOD2	Operation mode select bit 2	1 : Pulse period measurement mode	RW
·	TXEDG ⁽²⁾	Active edge judgment flag	0 : No active edge 1 : Active edge found	RW
	TXUND ⁽²⁾	Timer X underflow flag	0 : No under flow 1 : Under flow found	RW

Refer to the paragraph 19.2.5 "Changing Interrupt Factor" in the Usage Notes Reference Book. 2. This bit is set to "0" by writing "0" in a program. (It remains unchanged even if writing "1")

Figure 12.9 TXMR Register in Pulse Period Measurement Mode





Figure 12.10 Operation Example in Pulse Period Measurement Mode

12.2 Timer Y

Timer Y is an 8-bit timer with an 8-bit prescaler and has two reload registers-Timer Y Primary and Timer Y Secondary. Figure 12.11 shows a block diagram of Timer Y. Figures 12.12 to 12.14 show the TYZMR, PREY, TYSC, TYPR, TYZOC, PUM, and YCSS registers.

The Timer Y has two operation modes as follows:

- Timer mode: The timer counts an internal count source.
- Programmable waveform generation mode: The timer outputs pulses of a given width successively.



Figure 12.11 Timer Y Block Diagram

b6 b5 b4 b3 b2 b1 b0	Symbol TYZMR	Address 008016	After reset 0016	
	Bit symbol	Bit name	Function	RW
	TYMOD0	Timer Y operation mode bit	0 : Timer mode 1 : Programmable waveform generation mode	RW
	R1EDG	INT2/CNTR1 polarity switching bit ⁽¹⁾	0 : Rising edge 1 : Falling edge	RW
	TYWC	Timer Y write control bit	Function varies depending on the operation mode	RW
	TYS	Timer Y count start flag	0 : Stops counting 1 : Starts counting	RW
	TZMOD0	Timer Z operation mode bit	b5 b4 0 0 : Timer mode 0 1 : Programmable waveform generation mode	RW
	TZMOD1		 Programmable one-shot generation mode Programmable wait one-shot generation mode 	RW
	TZWC	Timer Z write control bit	Function varies depending on the operation mode	RW
[TZS	Timer Z count start flag	0 : Stops counting 1 : Starts counting	RW

Refer to the paragraph 19.2.5 "Changing Interrupt Factor" in the Usage Notes Reference Book.

Figure 12.12 TYZMR Register





Figure 12.13 PREY Register, TYSC Register, TYPR Register, and TYZOC Register





Figure 12.14 PUM Register and TCSS Register

12.2.1 Timer Mode

In this mode, the timer counts an internally generated count source (see "Table 12.7 Timer Mode Specifications"). An external signal input to the CNTR1 pin can be counted. The TYSC register is unused in timer mode. Figure 12.15 shows the TYZMR and PUM registers in timer mode.

Item	Specification
Count source	f1, f8, fRING, external signal fed to CNTR1 pin
Count operation	Down-count
	• When the timer underflows, it reloads the reload register contents before continuing
	counting (When the Timer Y underflows, the contents of the Timer Y primary reload
	register is reloaded.)
Divide ratio	1/(n+1)(m+1) n: set value in PREY register, m: set value in TYPR register
Count start condition	Write "1" (count start) to TYS bit in TYZMR register
Count stop condition	Write "0" (count stop) to TYS bit in TYZMR register
Interrupt request	When Timer Y underflows [Timer Y interrupt]
generation timing	
INT2/CNTR1 pin function	Programmable I/O port, count source input or INT2 interrupt input
	• When the TYCK1 to TYCK0 bits in the TCSS register are set to "00b", "01b" or "10b"
	(Timer Y count source is f1, f8 or fRING), programmable I/O port or INT2 interrupt input
	• When the TYCK1 to TYCK0 bits are set to "11b" (Timer Y count source is CNTR1
	input), count source input (INT2 interrupt input)
Read from timer	Count value can be read out by reading TYPR register.
	Same applies to PREY register.
Write to timer ⁽¹⁾	Value written to TYPR register is written to both reload register and counter or written to
	only reload register. Selected by program.
	Same applies to PREY register.
Select function	Event counter function
	When setting TYCK1 to TYCK0 bits to "112", an external signal fed to CNTR1 pin is
	counted.
	INT2/CNTR1 switching bit
	Active edge of count source is selected by R1EDG bit.

NOTES:

1. The IR bit in the TYIC register is set to "1" (interrupt requested) if you write to the TYPR or PREY register while both of the following conditions are met.

Conditions:

• TYWC bit in TYZMR register is "0" (write to reload register and counter simultaneously)

• TYS bit is "1" (count start)

To write to the TYPR or PREY register in the above state, disable interrupts before writing.

b6 b5	5 b4	b3	b2 b	1 b0 0	Symbol TYZMR	Address 008016		
ĻĻ	11	ĻL	; -;	Т,]			
					Bit symbol	Bit name	Function	F
				Ļ	TYMOD0	Timer Y operation mode bit	0 : Timer mode	R
					R1EDG	INT2/CNTR1 polarity switching bit ⁽¹⁾	0 : Rising edge 1 : Falling edge	F
			l		TYWC	Timer Y write control bit ⁽²⁾	0 : Write to reload register and counter simultaneously 1 : Write to reload register	F
					TYS	Timer Y count start flag	0 : Stops counting 1 : Starts counting	R
					TZMOD0	Timer Z-related bit		R
					TZMOD1			F
ļ					TZWC			F
Refe 2. Whe writt only Whe	IR bi er to t en TY ten to /. en TY	the p 'S bi o bot YS b	oaraç t=1 (h rel it=0	raph start oad (stop	n 19.2.5 "Chan s counting), the register and co	ging Interrupt Factor [®] in e value set in the TYWC punter. If TYWC bit=1, th	requested) when the R1EDG bit is rewritten. I the Usage Notes Reference Book. C bit is valid. If TYWC bit=0, the timer Y count he timer Y count value is written to the reload s written to both reload register and counter re	t value is register
1. The Refe 2. Whe writt only Whe	IR bi er to t en TY ten to /. en TY	the p 'S bi o bot YS b	oaraç t=1 (h rel it=0	raph start oad (stop	C register may 19.2.5 "Chan s counting), the register and co os counting), the	ging Interrupt Factor [®] in e value set in the TYWC punter. If TYWC bit=1, th	the Usage Notes Reference Book. C bit is valid. If TYWC bit=0, the timer Y count he timer Y count value is written to the reload	t value is register
1. The Refe 2. Whe writh only Whe of h	IR bir er to t en TY ten to y. en TY now th	the p ′S bi o bot YS b he T`	barag t=1 (h rel it=0 YWC	graph start oad (stop bit i	C register may 19.2.5 "Chan s counting), the register and co os counting), the s set.	ging Interrupt Factor [®] in e value set in the TYWC punter. If TYWC bit=1, th	the Usage Notes Reference Book. C bit is valid. If TYWC bit=0, the timer Y count he timer Y count value is written to the reload	t value is register
I. The Refe 2. Whe writt only Whe of h	IR bir er to t en TY ten to y. en TY now th Y, Z	the p 'S bi o bot YS b ne T' Z wa	avef	orm	C register may 19.2.5 "Chan s counting), the register and co os counting), the s set.	ging Interrupt Factor" in e value set in the TYW(bunter. If TYWC bit=1, tl e timer Y count value is	the Usage Notes Reference Book. C bit is valid. If TYWC bit=0, the timer Y count he timer Y count value is written to the reload	t value is register
I. The Refe 2. Whe writt only Whe of h	IR bir er to t en TY ten to y. en TY now th Y, Z	the p 'S bi o bot YS b he T' Z wa	avef	(stop bit i	C register may n 19.2.5 "Chan s counting), th register and co os counting), th s set. n output con Symbol PUM	ging Interrupt Factor" in e value set in the TYWC bunter. If TYWC bit=1, th e timer Y count value is trol register Address	After reset	t value is register
I. The Refe 2. Whe writt only Whe of h	IR bir er to t en TY ten to y. en TY now th Y, Z	the p 'S bi o bot YS b he T' Z wa	avef	(stop bit i	C register may n 19.2.5 "Chan s counting), th register and co os counting), th s set.	ging Interrupt Factor" in e value set in the TYWC bunter. If TYWC bit=1, th the timer Y count value is trol register Address 008416	a the Usage Notes Reference Book. C bit is valid. If TYWC bit=0, the timer Y count he timer Y count value is written to the reload s written to both reload register and counter re	t value is register egardles
I. The Refe 2. Whe writt only Whe of h	IR bir er to t en TY ten to y. en TY now th Y, Z	the p 'S bi o bot YS b he T' Z wa	avef	(stop bit i	C register may n 19.2.5 "Chan s counting), th register and co os counting), th s set. n Output con Symbol PUM Bit symbol	ging Interrupt Factor" in e value set in the TYWC bunter. If TYWC bit=1, th e timer Y count value is trol register Address 008416 Bit name	After reset 0016 Function	t value is register egardles R R
I. The Refe 2. Whe writt only Whe of h	IR bir er to t en TY ten to y. en TY now th Y, Z	the p 'S bi o bot YS b he T' Z wa	avef	(stop bit i	C register may n 19.2.5 "Chan s counting), th register and co os counting), th s set. n Output CON Symbol PUM Bit symbol (b3-b0)	ging Interrupt Factor" in e value set in the TYWC bunter. If TYWC bit=1, th e timer Y count value is trol register Address 008416 Bit name Reserved bit Timer Y output level	After reset 0016 Function Must set to "0"	t value is register egardles R R R
I. The Refe 2. Whe writh only Whe of h	IR bir er to t en TY ten to y. en TY now th Y, Z	the p 'S bi o bot YS b he T' Z wa	avef	(stop bit i	C register may n 19.2.5 "Chan s counting), th register and co os counting), th s set. n output con Symbol PUM Bit symbol (b3-b0) TYOPL	ging Interrupt Factor" in e value set in the TYWC bunter. If TYWC bit=1, th e timer Y count value is trol register Address 008416 Bit name Reserved bit Timer Y output level latch	After reset 0016 Function Must set to "0"	register

Figure 12.15 TYZMR Register and PUM Register in Timer Mode

12.2.2 Programmable Waveform Generation Mode

In this mode, an signal output from the TYOUT pin is inverted each time the counter underflows, while the values in the TYPR register and TYSC register are counted alternately (see "Table 12.8 Program-mable Waveform Generation Mode Specifications"). A counting starts by counting the set value in the TYPR register. Figure 12.16 shows the TYZMR register in programmable waveform generation mode. Figure 12.17 shows the operation example.

Item	Specification
Count source	f1, f8, fRING
Count operation	Down count
	• When the timer underflows, it reloads the contents of primary reload register and sec-
	ondary reload register alternately before continuing counting.
Output waveform width	Primary period : (n+1)(m+1)/fi
and period	Secondary period : (n+1)(p+1)/fi
	Period : (n+1){(m+1)+(p+1)}/fi
	n: set value in PREY register, m: set value in TYPR register, p: set value in TYSC register
	fi : Count source frequency
Count start condition	Write "1" (count start) to TYS bit in TYZMR register
Count stop condition	Write "0" (count stop) to TYS bit in TYZMR register
Interrupt request generation timing	In half of count source, after timer Y underflows during secondary period (at the same
	time as the CNTR, output change) [Timer Y interrupt]
INT2/CNTR1 pin functions	Pulse output
	Use timer mode when using this pin as a programmable I/O port.
Read from timer	Count value can be read out by reading TYPR register.
	Same applies to PREY register ⁽¹⁾ .
Write to timer	Value written to TYPR register is written to only reload register.
	Same applies to TYSC register and PREY register ⁽²⁾ .
Select function	Output level latch select function
	The output level during primary and secondary periods is selected by the TYOPL bit.
	 Programmable waveform generation output switching function
	When the TYOCNT bit in the TYZOC register is set to "0", the output from TYOUT is
	inverted synchronously when Timer Y underflows during the secondary period. And
	when set to "1", a value in the P3_2 bit is output from TYOUT synchronously when Timer
	Y underflows during the secondary period ⁽³⁾ .

Table 12.8 Programmable Waveform	Generation	Mode Specifications
----------------------------------	------------	---------------------

NOTES:

1. Even when counting the secondary period, read out the TYPR register.

2. The set value in the TYPR register and TYSC register are made effective by writing a value to the TYPR register. The written values are reflected to the waveform output from the next primary period after writing to the TYPR register.

3. The TYOCNTbit is enabled in the following timings

- When count starts
- When Timer Y interrupt request is generated

Therefore, pulse is output from the next primary period depending on the setting value of the TYOCNT bit.

	b5 b4		02 b1	ьо 1	Symbol TYZMR	Addres 008016		
				Ì	Bit symbol	Bit name	Function	RW
				-	TYMOD0	Timer Y operation mode bit	1 : Programmable waveform generation mode	RW
					R1EDG	INT2/CNTR1 polarity switching bit ^(1, 3)	Disabled in programmable waveform generation mode	RW
			l		TYWC	Timer Y write control bit	Set to "1" in programmable waveform generation mode ⁽²⁾	RW
					TYS	Timer Y count start flag	0 : Stops counting 1 : Starts counting	RW
					TZMOD0	Timer Z-related bit		RW
					TZMOD1			RW
					TZWC			RW
					TZS			RW
Ref 2. Wh Wh 3. The	e IR bit fer to th hen TY hen TY	he pa ′S bit ′S bit 2 inte	aragr ≔ 1 (≔0 (s rrupt	aph ´ starts stops requ	19.2.5 "Changi counting), the counting), the	ng Interrupt Factor" in e timer Y count value i timer Y count value is	requested) when the R1EDG bit is rewritten. the Usage Notes Reference Book. s written to the reload register only. written to both reload register and counter. DD0 bit is set to "1" (programmable waveform	
1. The Ref 2. Wr Wr 3. The ge	e IR bit fer to t hen TY hen TY e INT2 eneration	he pa /S bit /S bit 2 inter on m 2 wa	aragr = 1 (= 0 (rrupt ode) avef avef	aph ² starts tops requ orm	19.2.5 "Changi s counting), the counting), the est is not gene Output COr Symbol	ng Interrupt Factor [*] in e timer Y count value is timer Y count value is erated when the TYMC ntrol register Addres	the Usage Notes Reference Book. s written to the reload register only. written to both reload register and counter. DD0 bit is set to "1" (programmable waveform s After reset	
1. The Ref 2. Wr Wr 3. The ge	e IR bit fer to t hen TY hen TY e INT2 eneration	he pa /S bit /S bit 2 inter on m 2 wa	aragr = 1 (=0 (s rrupt ode)	aph ² starts tops requ orm	19.2.5 "Changi s counting), the counting), the est is not gene Output cor	ng Interrupt Factor [*] in e timer Y count value is timer Y count value is erated when the TYMC	the Usage Notes Reference Book. s written to the reload register only. written to both reload register and counter. DD0 bit is set to "1" (programmable waveform s After reset	
1. The Ref 2. Wr Wr 3. The ge	e IR bit fer to t hen TY hen TY e INT2 eneration	he pa /S bit /S bit 2 inter on m 2 wa	aragr = 1 (= 0 (rrupt ode) avef avef	aph ² starts tops requ orm	19.2.5 "Changi s counting), the counting), the est is not gene Output COr Symbol	ng Interrupt Factor [*] in e timer Y count value is timer Y count value is erated when the TYMC ntrol register Addres	the Usage Notes Reference Book. s written to the reload register only. written to both reload register and counter. DD0 bit is set to "1" (programmable waveform s After reset	7
1. The Ref 2. Wr Wr 3. The ge	e IR bit fer to t hen TY hen TY e INT2 eneration	he pa /S bit /S bit 2 inter on m 2 wa	aragr = 1 (= 0 (rrupt ode) avef avef	aph ² starts tops requ orm	19.2.5 "Changi s counting), the counting), the est is not gene Output COr Symbol PUM	ng Interrupt Factor [*] in e timer Y count value is rated when the TYMC ntrol register Addres 008416	the Usage Notes Reference Book. s written to the reload register only. written to both reload register and counter. DD0 bit is set to "1" (programmable waveform s After reset 5 0016	F
1. The Ref 2. Wr Wr 3. The ge	e IR bit fer to t hen TY hen TY e INT2 eneration	he pa /S bit /S bit 2 inter on m 2 wa	aragr = 1 (= 0 (rrupt ode) avef avef	aph ² starts tops requ orm	I9.2.5 "Changi s counting), the counting), the est is not gene Output cor Symbol PUM Bit symbol	ng Interrupt Factor ^{*i} in e timer Y count value is erated when the TYMC ntrol register Addres 008416	the Usage Notes Reference Book. s written to the reload register only. written to both reload register and counter. DD0 bit is set to "1" (programmable waveform s After reset 0016 Function	
1. The Ref 2. Wr Wr 3. The ge	e IR bit fer to t hen TY hen TY e INT2 eneration	he pa /S bit /S bit 2 inter on m 2 wa	aragr = 1 (= 0 (rrupt ode) avef avef	aph ² starts tops requ orm	I9.2.5 "Changi s counting), the counting), the est is not gene Output cor Symbol PUM Bit symbol 	ng Interrupt Factor" in e timer Y count value is erated when the TYMC ntrol register Addres 008416 Bit name Reserved bit Timer Y output level	the Usage Notes Reference Book. s written to the reload register only. written to both reload register and counter. DD0 bit is set to "1" (programmable waveform s After reset 0016 Function Must set to "0" 0 : Outputs "H" for primary period Outputs "L" for primary period 1 : Outputs "L" for primary period Outputs "L" for primary period Outputs "L" for primary period Outputs "H" for secondary period Outputs "H" for secondary period	F
1. The Ref 2. Wr Wr 3. The ge	e IR bit fer to t hen TY hen TY e INT2 eneration	he pa /S bit /S bit 2 inter on m 2 wa	aragr = 1 (= 0 (rrupt ode) avef avef	aph ² starts tops requ orm	19.2.5 "Changi s counting), the counting), the est is not gene Output cor Symbol PUM Bit symbol (b3-b0) TYOPL	ng Interrupt Factor ⁱⁱ in e timer Y count value is brated when the TYMC ntrol register Addres 008410 Bit name Reserved bit Timer Y output level latch	the Usage Notes Reference Book. s written to the reload register only. written to both reload register and counter. DD0 bit is set to "1" (programmable waveform s After reset 0016 Function Must set to "0" 0 : Outputs "H" for primary period Outputs "L" for primary period 1 : Outputs "L" for primary period Outputs "L" for primary period Outputs "L" for primary period Outputs "H" for secondary period Outputs "H" for secondary period	ק ק





RENESAS

12.3 Timer Z

Timer Z is an 8-bit timer with an 8-bit prescaler and has two reload registers-Timer Z Primary and Timer Z Secondary. Figure 12.18 shows a block diagram of Timer Z. Figures 12.19 to 12.21 show the TYZMR, PREZ, TZSC, TZPR, TYZOC, PUM, and TCSS registers.

Timer Z has the following four operation modes.

- Timer mode: The timer counts an internal count source or Timer Y underflow.
- Programmable waveform generation mode: The timer outputs pulses of a given width successively.
- Programmable one-shot generation mode: The timer outputs one-shot pulse.
- Programmable wait one-shot generation mode: The timer outputs delayed one-shot pulse.





7 b6 b5 b4 b3 b2 b1 b0	Symbol TYZMR	Address 008016		
	Bit symbol	Bit name	Function	RW
	TYMOD0	Timer Y operation mode bit	0 : Timer mode 1 : Programmable waveform generation mode	RW
	R1EDG	INT2/CNTR1 polarity switching bit ⁽¹⁾	0 : Rising edge 1 : Falling edge	RW
	TYWC	Timer Y write control bit	Function varies depending on the operation mode	RW
	TYS	Timer Y count start flag	0 : Stops counting 1 : Starts counting	RW
	TZMOD0	Timer Z operation mode bit	b5 b4 0 0 : Timer mode 0 1 : Programmable waveform generation mode	RW
	TZMOD1		 1 0 : Programmable one-shot generation mode 1 1 : Programmable wait one-shot generation mode 	RW
	TZWC	Timer Z write control bit	Function varies depending on the operation mode	RW
NOTES:	TZS	Timer Z count start flag	0 : Stops counting 1 : Starts counting	RW

Figure 12.19 TYZMR Register





Figure 12.20 PREZ Register, TZSC Register, TZPR Register, and TYZOC Register



b6 b5 b4 b3 b2 b1 b0	Symbol PUM	Address 008416	After reset 0016	
		000110		
	Bit symbol	Bit name	Function	R٧
	(b3-b0)	Reserved bit	Set to "0"	RV
	TYOPL	Timer Y output level latch	Function varies depending on the operation mode	RV
	TZOPL	Timer Z output level latch	Function varies depending on the operation mode	RV
	INOSTG	INT0 pin one-shot trigger control bit ⁽²⁾ (Timer Z)	0 : INTO pin one-shot trigger invalid 1 : INTO pin one-shot trigger valid	R۷
	INOSEG	INT0 pin one-shot trigger polarity select bit ⁽¹⁾ (Timer Z)	0 : Edge trigger at falling edge 1 : Edge trigger at rising edge	RV
	be set to "1" aft setting regi	ter the INT0EN bit in the IN	register is "0" (one-edge). NTEN register and the INOSEG bit in the PUM register After reset	er
2. The INOSGT bit must b are set. - imer count source s	be set to "1" aft	ter the INT0EN bit in the IN		er
 2. The INOSGT bit must bare set. imer count source sou	be set to "1" aff setting regi	ter the INT0EN bit in the IN Ster Address	NTĚN register and the ĬNÓSEG bit in the PUM registe	
 2. The INOSGT bit must bare set. imer count source sou	setting regi Setting regi Symbol TCSS	ter the INT0EN bit in the IN Ster Address 008E16	After reset 0016 Function	F
 2. The INOSGT bit must bare set. imer count source sou	setting regi Symbol Bit symbol	ter the INTOEN bit in the IN Ster Address 008E16 Bit name Timer X count source	After reset 0016 Function	F
 2. The INOSGT bit must bare set. imer count source sou	ee set to "1" aff setting regi Symbol TCSS Bit symbol TXCK0	ter the INTOEN bit in the IN Ster Address 008E16 Bit name Timer X count source	After reset 0016 Function b1 b0 0 0 : f1 0 1 : f8 1 0 : f32 1 1 : f2 b3 b2 0 0 : f1	F
 2. The INOSGT bit must bare set. imer count source sou	ee set to "1" aff setting regi TCSS Bit symbol TXCK0	er the INTOEN bit in the IN Ster Address 008E16 Bit name Timer X count source select bit ⁽¹⁾	After reset 0016 Function b1 b0 0 0 : f1 0 1 : f8 1 0 : f32 1 1 : f2 b3 b2	F
 2. The INOSGT bit must bare set. imer count source sou	ee set to "1" aff setting regi TCSS Bit symbol TXCK0 TXCK1 TYCK0	er the INTOEN bit in the IN Ster Address 008E16 Bit name Timer X count source select bit ⁽¹⁾	After reset 0016 Function b1 b0 0 0 : f1 0 1 : f8 1 0 : f32 1 1 : f2 b3 b2 0 0 : f1 0 1 : f8 1 0 : f12 1 0 : f32 1 1 : f8 1 0 : f13 0 0 : f1 0 1 : f8 1 0 : f14 0 1 : f8 1 0 : f15 0 0 : f1 0 1 : f8 1 0 : f16 0 0 : f1 0 1 : f8 1 0 : f17 0 1 : f8 1 0 : f16 0 0 : f1 0 1 : f8 1 0 : f17 0 1 : f8 1 0 : f17 0 1 : f8 1 0 : f17 0 1 : f8 1 0 : f17 0 1 : f8 1 0 : f17 0 1 : f8 1 0 : f17 0 1 : f8 1 0 : f18 1	er F F F F
 2. The INOSGT bit must bare set. imer count source sou	e set to "1" aff setting regi TCSS Bit symbol TXCK0 TXCK1 TYCK0 TYCK1	Address O08E16 Bit name Timer X count source select bit ⁽¹⁾ Timer Y count source select bit ⁽¹⁾	After reset 0016 b1 b0 0 0 : f1 0 1 : f8 1 0 : f32 1 1 : f2 1 1 : f2 b3 b2 0 0 : f1 0 1 : f8 1 0 : f82 1 0 : f8 1 1 : f8 1 0 : f8 1 1 : f8 1 0 : f8 1 0 : f8 1 0 : f8 1 0 : f8 0 0 : f1 0 1 : f8 1 0 : f8 1 0 : f8 0 0 : f1 0 0 : f1 b5 b4 0 0 : f1	F



12.3.1 Timer Mode

In this mode, the timer counts an internally generated count source or Timer Y underflow (see "Table 12.9 Timer Mode Specifications"). The Timer Z secondary is unused in timer mode. Figure 12.22 shows the TYZMR register and PUM register in timer mode.

Table 1	2.9 Timer	Mode S	pecifications
---------	-----------	--------	---------------

Item	Specification
Count source	f1, f2, f8, Timer Y underflow
Count operation	Down-count
	• When the timer underflows, it reloads the reload register contents before continuing
	counting (When the Timer Z underflows, the contents of the Timer Z primary reload
	register is reloaded.)
Divide ratio	1/(n+1)(m+1) n: set value in PREZ register, m: set value in TZPR register
Count start condition	Write "1" (count start) to TZS bit in TYZMR register
Count stop condition	Write "0" (count stop) to TZS bit in TYZMR register
Interrupt request	When Timer Z underflows [Timer Z interrupt]
generation timing	
TZOUT pin function	Programmable I/O port
INT0 pin function	Programmable I/O port, or INT0 interrupt input
Read from timer	Count value can be read out by reading TZPR register.
	Same applies to PREZ register.
Write to timer ⁽¹⁾	Value written to TZPR register is written to both reload register and counter or written to
	reload register only. Selected by program.
	Same applies to PREZ register.

NOTES:

1. The IR bit in the TZIC register is set to "1" (interrupt requested) if you write to the TZPR or PREZ register while both of the following conditions are met.

<Conditions>

• TZWC bit in TYZMR register is set to "0" (write to reload register and counter simultaneously)

• TZS bit in TYZMR register is set to "1" (count start)

To write to the TZPR or PREZ register in the above state, disable interrupts before the writing.

b6 b5 b4 b3 b2 b1 b0 0 0	Symbol TYZMR	Addres 00801		
	Bit symbol	Bit name	Function	RW
	TYMOD0	Timer Y-related bit		RW
	R1EDG			RW
	TYWC			RW
	TYS			RW
	TZMOD0	Timer Z operation mode bit	^{b5 b4} 0 0 : Timer mode	RW
	TZMOD1			RW
	TZWC	Timer Z write control bit ⁽¹⁾	0 : Write to reload register and counter 1 : Write to reload register only	RW
written to both reload r only.	egister and co	unter. If TZWC bit=1,	0 : Stops counting 1 : Starts counting C bit is valid. If TZWC bit=0, the timer Z count he timer Z count value is written to the reload	value is register
. When TZS bit=1 (starts written to both reload r only. When TZS bit=0 (stops how the TZWC bit is se	counting), the egister and co s counting), the et. Output con	start flag e value set in the TZW unter. If TZWC bit=1, f e timer Z count value i trol register	1 : Starts counting C bit is valid. If TZWC bit=0, the timer Z count he timer Z count value is written to the reload s written to both reload register and counter re	value is register
. When TZS bit=1 (starts written to both reload r only. When TZS bit=0 (stops how the TZWC bit is se	counting), the egister and co s counting), the et.	start flag e value set in the TZW unter. If TZWC bit=1, e timer Z count value i	1 : Starts counting C bit is valid. If TZWC bit=0, the timer Z count he timer Z count value is written to the reload	register
. When TZS bit=1 (starts written to both reload r only. When TZS bit=0 (stops how the TZWC bit is se	counting), the egister and co s counting), the et. Output con Symbol	start flag e value set in the TZW unter. If TZWC bit=1, i e timer Z count value i trol register Address	1 : Starts counting C bit is valid. If TZWC bit=0, the timer Z count he timer Z count value is written to the reload s written to both reload register and counter re	value is register egardless o
. When TZS bit=1 (starts written to both reload r only. When TZS bit=0 (stops how the TZWC bit is se	counting), the egister and co s counting), the et. Output con Symbol PUM	start flag e value set in the TZW unter. If TZWC bit=1, 1 e timer Z count value i trol register Address 008416	1 : Starts counting C bit is valid. If TZWC bit=0, the timer Z count he timer Z count value is written to the reload s written to both reload register and counter re After reset 0016	value is register egardless o
. When TZS bit=1 (starts written to both reload r only. When TZS bit=0 (stops how the TZWC bit is se imer Y, Z waveform	counting), the egister and co s counting), the et. Output con Symbol PUM Bit symbol	start flag e value set in the TZW4 unter. If TZWC bit=1, i e timer Z count value i trol register Address 008416 Bit name	1 : Starts counting C bit is valid. If TZWC bit=0, the timer Z count the timer Z count value is written to the reload s written to both reload register and counter re After reset 0016 Function	value is register
. When TZS bit=1 (starts written to both reload r only. When TZS bit=0 (stops how the TZWC bit is se	counting), the egister and co s counting), the et. Output con Symbol PUM Bit symbol (b3-b0)	start flag e value set in the TZW unter. If TZWC bit=1, i e timer Z count value i trol register Address 008416 Bit name Reserved bit	1 : Starts counting C bit is valid. If TZWC bit=0, the timer Z count the timer Z count value is written to the reload s written to both reload register and counter re After reset 0016 Function	value is register egardless of RW
. When TZS bit=1 (starts written to both reload r only. When TZS bit=0 (stops how the TZWC bit is se imer Y, Z waveform	counting), the egister and co s counting), the et. Output con Symbol PUM Bit symbol (b3-b0) TYOPL	start flag e value set in the TZW unter. If TZWC bit=1, i e timer Z count value i trol register Address 008416 Bit name Reserved bit Timer Y-related bit Timer Z output level	1 : Starts counting C bit is valid. If TZWC bit=0, the timer Z count he timer Z count value is written to the reload s written to both reload register and counter re After reset 0016 Function Must set to "0"	value is register egardless of RW RW

Figure 12.22 TYZMR Register and PUM Register in Timer Mode

12.3.2 Programmable Waveform Generation Mode

In this mode, an signal output from the TZOUT pin is inverted each time the counter underflows, while the values in the TZPR register and TZSC register are counted alternately (see "Table 12.10 Programmable Waveform Generation Mode Specifications"). A counting starts by counting the value set in the TZPR register. Figure 12.23 shows TYZMR and PUM registers in this mode. The Timer Z operates in the same way as the Timer Y in this mode. See Figure 12.17 (Timer Y operation example in programmable waveform generation mode).

Item	Specification
Count source	f1, f2, f8, Timer Y underflow
Count operation	Down-count
	• When the timer underflows, it reloads the contents of primary reload register and sec-
	ondary reload register alternately before continuing counting.
Output waveform width	Primary period : (n+1)(m+1)/fi
and period	Secondary period : (n+1)(p+1)/fi
	Period : (n+1){(m+1)+(p+1)}/fi
	fi : Count source frequency
	n: Set value in PREZ register, m: Set value in TZPR register, p: Set value in TZSC register
Count start condition	Write "1" (count start) to the TZS bit in the TYZMR register
Count stop condition	Write "0" (count stop) to the TZS bit in the TYZMR register
Interrupt request generation timing	In half of count source, after timer Z underflows during secondary period (at the same
	time as the TZout output change) [Timer Z interrupt]
TZOUT pin function	Pulse output
	Use timer mode when using this pin as a programmable I/O port.
INT0 pin functions	Programmable I/O port, or INT0 interrupt input
Read from timer	Count value can be read out by reading TZPR register.
	Same applies to PREZ register ⁽¹⁾ .
Write to timer	Value written to TZPR register is written to reload register only.
	Same applies to TZSC register and PREZ register ⁽²⁾ .
Select function	Output level latch select function
	The output level during primary and secondary periods is selected by the TZOPL bit.
	 Programmable waveform generation output switching function
	The output from TZOUT is inverted synchronously when Timer Z underflows by setting
	the TZOCNT bit in the TYZOC register to "0". A value in the P3_1 bit is output from the
	TZO∪⊤ by setting to "1" ⁽³⁾ .
NOTES:	

Table 12.10 Pr	ogrammable Wa	aveform Generatio	n Mode Specifications	
	ogrammable m		in mode opcomodione	

NOTES:

1. Even when counting the secondary period, read out the TZPR register.

2. The set value in the TZPR register and TZSC register are made effective by writing a value to the TZPR register. The set values are reflected to the waveform output beginning with the next primary period after writing to the Timer Z primary register.

- 3. The TZOCNTbit is enabled in the following timings
 - When count starts
 - When Timer Z interrupt request is generated

Therefore, pulse is output from the next primary period depending on the setting value of the TZOCNT bit.

7 b6 b5 b4 b3 b2 b1 b0 1 0 1	Symbol TYZMR	Addres 00801		
	Bit symbol	Bit name	Function	RW
	TYMOD0	Timer Y-related bit		RW
	R1EDG			RW
	TYWC			RW
	TYS	•		RW
	TZMOD0	Timer Z operation mode bit	b5 b4 0 1 : Programmable waveform generation mode	RW
	TZMOD1			RW
	TZWC	Timer Z write control bit	Set to "1" in programmable waveform generatio $mode^{(1)}$	ר RW
			0 : Stops counting 1 : Starts counting written to the reload register only. written to both reload register and counter	RW
1. When TZS bit=1(starts of	counting), the t counting), the t	start flag timer Y count vaue is timer Y count value is	1 : Starts counting	RW
1. When TZS bit=1(starts of When TZS bit=0(stops of Timer Y, Z waveform	counting), the t counting), the t OUtput con Symbol PUM	start flag timer Y count vaue is v imer Y count value is trol register Address 008416	1 : Starts counting written to the reload register only. written to both reload register and counter. After reset 0016	
1. When TZS bit=1(starts of When TZS bit=0(stops of Timer Y, Z waveform	counting), the t counting), the t OUtput con Symbol PUM Bit symbol	start flag timer Y count vaue is imer Y count value is trol register Address	1 : Starts counting written to the reload register only. written to both reload register and counter.	RV
1. When TZS bit=1(starts of When TZS bit=0(stops of Timer Y, Z waveform	counting), the t counting), the t OUtput con Symbol PUM	start flag timer Y count vaue is imer Y count value is trol register Address 008416 Bit name	1 : Starts counting written to the reload register only. written to both reload register and counter. After reset 0016 Function	RV RV
1. When TZS bit=1(starts of When TZS bit=0(stops of Timer Y, Z waveform	counting), the t counting), the t output con Symbol PUM Bit symbol (b3-b0)	start flag timer Y count vaue is v imer Y count value is trol register Address 008416 Bit name Reserved bit	1 : Starts counting written to the reload register only. written to both reload register and counter. After reset 0016 Function	RW RV RV RV
1. When TZS bit=1(starts of When TZS bit=0(stops of Timer Y, Z waveform	counting), the t counting), the t output con Symbol PUM Bit symbol (b3-b0) TYOPL	start flag timer Y count vaue is v imer Y count value is trol register Address 008416 Bit name Reserved bit Timer Y-related bit Timer Z output level	1 : Starts counting written to the reload register only. written to both reload register and counter. After reset 0016 Function Must set to "0" 0 : Outputs "H" for primary period Outputs "L" for secondary period Outputs "L" for primary period Outputs "L" for primary period Outputs "L" for secondary period Outputs "H" for secondary period Outputs "H" for secondary period Outputs "H" for secondary period Outputs "H" for secondary period Outputs "H" for secondary period Outputs "H" when the timer is stopped	RV RV RV

Figure 12.23 TYZMR Register and PUM Register in Programmable Waveform Generation Mode

12.3.3 Programmable One-shot Generation Mode

In this mode, upon program command or external trigger input (input to the INTO pin), the microcomputer outputs the one-shot pulse from the TZOUT pin (see "Table 12.11 Programmable One-shot Generation Mode Specifications"). When a trigger occurs, the timer starts operating from the point only once for a given period equal to the set value in the TZPR register. The TZSC is unused in this mode. Figure 12.24 shows the TYZMR register and PUM register in this mode. Figure 12.25 shows an operation example in this mode.

Item	Specification
Count source	f1, f2, f8, Timer Y underflow
Count operation	Downcounts set value in TZPR register
	• When the timer underflows, it reloads the contents of reload register before completing
	counting and the TZOS bit is "0".
	• When a count stops, the timer reloads the contents of the reload register before it stops.
One-shot pulse output	(n+1)(m+1)/fi
duration	fi : count source frequency, n: set value in PREZ register, m: set value in TZPR register
Count start condition	 Set TZOS bit in TYZOC register to "1" (start one-shot)⁽¹⁾
	 Input active trigger to INT0 pin⁽²⁾
Count stop condition	When reloading is completed after count value was set to "0016"
	 When TZS bit in TYZMR register is set to "0" (stop counting)
	 When TZOS bit in TYZOC register is set to "0" (stop one-shot)
Interrupt request generation timing	In half cycles of count source, after the timer underflows (at the same time as the TZout
	output ends) [Timer Z interrupt]
TZOUT pin function	Pulse output
	Use timer mode when using this pin as a programmable I/O port.
INT0 pin function	Programmable I/O port, INTO interrupt input or external trigger input
	• When the INOSTG bit in the PUM register is set to "0" (INTO one-shot trigger disabled)
	Programmable I/O port or INT0 interrupt input
	• When the INOSTG bit in the PUM register is set to "1" (INTO one-shot trigger enabled)
	external trigger (INT0 interrupt input)
Read from timer	Count value can be read out by reading TZPR register.
	Same applies to PREZ register.
Write to timer	Value written to TZPR register is written to reload register only ⁽³⁾ .
	Same applies to PREZ register.
Select function	Output level latch select function
	Output level for one-shot pulse waveform is selected by TZOPL bit.
	 INT0 pin one-shot trigger control function and polarity select function
	Trigger input from $\overline{\text{INT0}}$ pin can be set to active or inactive by INOSTG bit. Also, an
	active trigger's polarity can be selected by INOSEG bit.

Table 12.11 Programmable One-shot Generation Mode Specifications
--

NOTES:

1. The TZS bit in the TYZMR register must be set to "1" (start counting).

2. The TZS bit must be set to "1" (start counting), the INT0EN bit in the INTEN register to "1" (enabling INT0 input), and the INOSTG bit in the PUM register to "1" (enabling INT0 one-shot trigger).

Although the trigger input during counting cannot be acknowledged, the INTO interrupt request is generated.

3. The set values are reflected beginning with the next one-shot pulse after writing to the TZPR register.

	Symbol TYZMR	Addres 00801		After reset 0016	
	Bit symbol	Bit name		Function	RW
	TYMOD0	Timer Y-related bit			RW
	R1EDG				RW
	TYWC				RW
	TYS				RW
	TZMOD0	Timer Z operation mode bit	^{b5 b4} 10:	Programmable one-shot generation mode	RW
	TZMOD1				RW
	TZWC	Timer Z write control bit	Set f mod	to "1" in programmable one-shot generation $ e^{(1)}\>$	RW
NOTES:	TZS	Timer Z count start flag		Stops counting Starts counting	RW
ïmer Y, Z waveform	output con	trol register			
imer Y, Z waveform	output con Symbol PUM	trol register Addres 00841		After reset 0016	
b6 b5 b4 b3 b2 b1 b0	Symbol	Addres			
b6 b5 b4 b3 b2 b1 b0	Symbol PUM	Addres 00841		0016	
b6 b5 b4 b3 b2 b1 b0	Symbol PUM Bit symbol	Addres 00841 Bit name		0016 Function	
b6 b5 b4 b3 b2 b1 b0	Symbol PUM Bit symbol (b3-b0)	Addres 00841 Bit name Reserved bit	6	0016 Function	
b6 b5 b4 b3 b2 b1 b0	Symbol PUM Bit symbol (b3-b0) TYOPL	Addres 008411 Bit name Reserved bit Timer Y-related bit Timer Z output level	6	0016 Function Must set to "0" 0 : Outputs "H" level one-shot pulse. Outputs "L" when the timer is stopped. 1 : Outputs "L" level one-shot pulse	
b6 b5 b4 b3 b2 b1 b0	Symbol PUM Bit symbol (b3-b0) TYOPL TZOPL	Addres 00841 Bit name Reserved bit Timer Y-related bit Timer Z output level latch	igger	0016 Function Must set to "0" 0 : Outputs "H" level one-shot pulse. Outputs "L" when the timer is stopped. 1 : Outputs "L" level one-shot pulse Outputs "H" when the timer is stopped. 0 : <u>INTO</u> pin one-shot trigger disabled	

Figure 12.24 TYZMR Register and PUM Register in Programmable One-shot Generation Mode



Figure 12.25 Operation Example in Programmable One-shot Generation Mode

12.3.4 Programmable Wait One-shot Generation Mode

In this mode, upon program or external trigger input (input to the INTO pin), the microcomputer outputs the one-shot pulse from the TZOUT pin after waiting for a given length of time (see "Table 12.12 Programmable Wait One-shot Generation Mode Specifications"). When a trigger occurs, from this point, the timer starts outputting pulses only once for a given length of time equal to the set value in the TZSC register after waiting for a given length of time equal to the set value in the TZPR register. Figure 12.26 shows the TYZMR and PUM registers in this mode. Figure 12.27 shows an operation example in this mode.

ltem	Specification				
Count source	f1, f2, f8, Timer Y underflow				
Count operation	Downcounts set value in Timer Z primary				
	• When a counting of TZPR register underflows, the timer reloads the contents of TZSC				
	register before continuing counting.				
	• When a counting of TZSC register underflows, the timer reloads the contents of TZPR				
	register before completing counting and the TZOS bit is "0".				
	• When a count stops, the timer reloads the contents of the reload register before it				
Wait time	(n+1)(m+1)/fi n: set value in PREZ register, m: set value in TZPR register				
One-shot pulse output time	(n+1)(p+1)/fi n : set value in PREZ, p: set value in TZSC register				
Count start condition	 Set TZOS bit in TYZOC register to "1" (start one-shot)⁽¹⁾ 				
	 Input active trigger to INT0 pin⁽²⁾ 				
Count stop condition	• When reloading is completed after count value at counting TZSC register was set to				
	"0016"				
	 When TZS bit in TYZMR register is set to "0" (stop counting) 				
	 When TZOS bit in TYZOC register is set to "0" (stop one-shot) 				
Interrupt request generation timing	In half cycles of count source, after count value at counting TZSC register is set "0016" (at				
	the same time as the TZout output change) [Timer Z interrupt]				
TZOUT pin function	Pulse output				
	Use timer mode when using this pin as a programmable I/O port.				
INT0 pin function	Programmable I/O port, INT0 interrupt input or external trigger input				
	When the INOSTG bit in the PUM register is set to "0" (INT0 one-shot trigger disabled)				
	Programmable I/O port or INT0 interrupt input				
	• When the INOSTG bit in the PUM register is set to "1" (INTO one-shot trigger enabled)				
	external trigger (INT0 interrupt input)				
Read from timer	Count value can be read out by reading TZPR register.				
	Same applies to PREZ register.				
Write to timer	Value written to TZPR register and PREZ register are written to reload register only ⁽³⁾ .				
	Same applies to TZSC register.				
Select function	Output level latch select function				
	Output level for one-shot pulse waveform is selected by TZOPL bit.				
	 INT0 pin one-shot trigger control function and polarity select function 				
	Trigger input from INT0 pin can be set to active or inactive by INOSTG bit. Also, an				
	active trigger's polarity can be selected by INOSEG bit.				

Table 12.12 Programmable Wait One-shot Generation Mode	Specifications
Table 12.12 Frogrammable Walt One-Shot Generation would	Specifications

NOTES:

1. The TZS bit in the TYZMR register must be set to "1" (start counting).

2. The TZS bit must be set to "1" (start counting), the INT0EN bit in the INTEN register to "1" (enabling INT0 input), and the INOSTG bit in the PUM register to "1" (enabling INT0 one-shot trigger)

Although the trigger input during counting cannot be acknowledged, the INTO interrupt request is generated.

3. The set values are reflected beginning with the next one-shot pulse after writing to the TZPR register.

	Bit symbol	Bit name	Function	RW
	TYMOD0	Timer Y-related bit		RW
	R1EDG			RW
	TYWC	_		RW
	TYS			RW
	TZMOD0		 ^{5 b4} 1 : Programmable wait one-shot generation mode 	RW
	TZMOD1			RW
	TZWC		<i>f</i> lust set to "1" in programmable wait one-shot leneration mode ¹	RW
OTES:	TZS		: Stops counting : Starts counting	RW
	output con	trol register		
	output con Symbol PUM	trol register Address 008416	After reset 0016	
b6 b5 b4 b3 b2 b1 b0	Symbol	Address		RW
b6 b5 b4 b3 b2 b1 b0	Symbol PUM	Address 008416	0016	RW
b6 b5 b4 b3 b2 b1 b0	Symbol PUM Bit symbol	Address 008416 Bit name	0016 Function	
b6 b5 b4 b3 b2 b1 b0	Symbol PUM Bit symbol (b3-b0)	Address 008416 Bit name Reserved bit	0016 Function	RW
b6 b5 b4 b3 b2 b1 b0	Symbol PUM Bit symbol (b3-b0) TYOPL	Address 008416 Bit name Reserved bit Timer Y-related bit Timer Z output level	0016 Function Must set to "0" 0 : Outputs "H" level one-shot pulse. Outputs "L" when the timer is stopped. 1 : Outputs "L" level one-shot pulse Outputs "H" when the timer is stopped.	RW RW
imer Y, Z waveform	Symbol PUM Bit symbol (b3-b0) TYOPL TZOPL	Address 008416 Bit name Reserved bit Timer Y-related bit Timer Z output level latch	0016 Function Must set to "0" 0 : Outputs "H" level one-shot pulse. Outputs "L" when the timer is stopped. 1 : Outputs "L" level one-shot pulse Outputs "H" when the timer is stopped. 1 : Outputs "H" when the timer is stopped. ef 0 : INTO pin one-shot trigger disabled 1 : INTO pin one-shot trigger enabled ⁽²⁾	RW RW RW

Figure 12.26 TYZMR Register and PUM Register in Programmable Wait One-shot Generation Mode



Figure 12.27 Operation Example in Programmable Wait One-shot Generation Mode

RENESAS

12.4 Timer C

Timer C is a 16-bit free-running timer. Figure 12.28 shows a block diagram of Timer C. The Timer C uses an edge input to TCIN pin or the fRING128 clock as trigger to latch the timer count value and generates an interrupt request. The TCIN input has a digital filter and this prevents an error caused by noise or so on from occurring. Table 12.13 shows Timer C specifications. Figure 12.29 shows TC, TM0, TCC0, and TCC1 registers. Figure 12.30 shows an operation example of Timer C.



Figure 12.28 Timer C Block Diagram

Table 12.13 Timer C Specifications

Item	Specification
Count source	f1, f8, f32
Count operation	Count up
	• Transfer value in TC register to TM0 register at active edge of measurement pulse
	Value in TC register is set to "000016" when a counting stops
Count start condition	TCC00 bit in TCC0 register is set to "1" (capture enabled)
Count stop condition	TCC00 bit in TCC0 register is set to "0" (capture disabled)
Interrupt request	When active edge of measurement pulse is input [INT3 interrupt]
generation timing	When Time C underflows [Timer C interrupt]
INT3/TCIN pin function	Programmable I/O or measurement pulse input
Counter value reset timing	When TCC00 bit in TCC0 register is set to "0" (capture disabled)
Read from timer ⁽¹⁾	Counter value can be read out by reading TC register.
	• Counter value at measurement pulse active edge input can be read out by reading TM0
	register.
Write to timer	Write to TC register and TM0 register is disabled
Select function	INT3/TCIN switching function
	Measurement pulse active edge is selected by TCC03 to TCC04 bits
	Digital filter function
	Digital filter sampling frequency is selected by TCC11 to TCC10 bits
	Trigger select function
	TCIN input or fRING128 is selected by TCC07 bit.

NOTES:

1. TC register and TM0 register must be read in 16-bit units.



Figure 12.29 TC Register, TM0 Register, TCC0 Register, and TCC1 Register





Figure 12.30 Operation Example of Timer C

13. Serial Interface

Serial interface is configured with two channels: UART0 to UART1. UART0 and UART1 each have an exclusive timer to generate a transfer clock, so they operate independently of each other.

Figure 13.1 shows a block diagram of UARTi (i=0, 1). Figure 13.2 shows a block diagram of the UARTi transmit/receive.

UART0 has two modes: clock synchronous serial I/O mode, and clock asynchronous serial I/O mode (UART mode).

UART1 has only one mode, clock asynchronous serial I/O mode (UART mode).

Figures 13.3 to 13.5 show the UARTi-related registers.



Figure 13.1 UARTi (i=0, 1) Block Diagram



Figure 13.2 UARTi Transmit/Receive Unit



		b0	Symbol Addre U0TB 00A316-00 U1TB 00AB16-00	0A216 Indeterminate		
		Bit symbol		Function		R
		····· (b 8 -b0)	Transmit data			W
		(b15-b9)	Nothing is assigned. When write, set to "0". \	When read, its content is indete	rminate.	-
2. Use N	transfer data length is 9-bit long, IOV instruction to write to this reg receive buffer register ⁽¹⁾ ((b8) b0 b7	ister.	Symbol Addre U0RB 00A716-0			
			U1RB 00AF16-0			
		Bit symbol	Bit name	Func	ction	I
		(b7-b0)		Receive data (D7 to D0)		ſ
	· · · · · · · · · · · · · · · · · · ·	(b8)		Receive data (D8)		í
		(b11-b9)	Nothing is assigned. When write, set to "0". Wh	en read, its content is indetermi	inate.	
	l	OER	Overrun error flag ⁽²⁾	0 : No overrun error 1 : Overrun error found		F
		FER	Framing error flag ⁽²⁾	0 : No framing error 1 : Framing error found		1
		PER	Parity error flag ⁽²⁾	0 : No parity error 1 : Parity error found		I
		SUM	Error sum flag ⁽²⁾	0 : No error 1 : Error found		
 All of disabl bits ar 	out the UiRB register in 16-bit ur the SUM, PER, FER and OER bi ed) or the RE bit in the UiC1 regi- re set to "0" (no error). ER and FER bits are set to "0" ev	its are set to "0" ster is set to "0"	(reception disabled). The SL	JM bit is set to "0" (no error) whe	er are set to "0002" (serial en all of the PER, FER an	interfa Id OEF
JARTi	bit rate register(1, 2, 3) (i=0,	1)	Symbol Addre U0BRG 00A1 U1BRG 00A9	16 Indeterminate		
			Function		Setting range	
	l	Assumi by n + 1	ng that set value = n, UiBRG	divides the count source	0016 to FF16	١

Figure 13.3 U0TB and U1TB Registers, U0RB and U1RB Registers, and U0BRG and U1BRG Registers

b6 b5 b4	o4 b3 b2 b1 b0	_	Oursels al.	1	
			UOMR 004	Iress After reset A016 0016 A816 0016	
		Bit symbol	Bit name	Function	RW
		SMD0	Serial interface mode select bit ⁽²⁾	^{b2 b1 b0} 0 0 0 : Serial interface disabled 0 0 1 : Clock synchronous serial I/O mode	RW
		SMD1	-	1 0 0 : UART mode transfer data 7 bits long 1 0 1 : UART mode transfer data 8 bits long	RW
		SMD2		1 1 0 : UART mode transfer data 9 bits long Do not set except above	RW
		CKDIR	Internal/external clock select bit ⁽³⁾	0 : Internal clock 1 : External clock ⁽¹⁾	RW
-		STPS	Stop bit length select bit	0 : 1 stop bit 1 : 2 stop bits	RW
		PRY	Odd/even parity select bit	Effective when PRYE = 1 0 : Odd parity 1 : Even parity	RW
l		PRYE	Parity enable bit	0 : Parity disabled 1 : Parity enabled	RW
OTES:		(b7)	Reserved bit	Set to "0"	RW
RTi tra	et the CKDIR bit	to "0" (inte	ernal clock) in UART1. rol register 0 (i=0, 1) Symbol Addr U0C0 00A	416 0816	
RTi tra	et the CKDIR bit	: to "0" (inte ive cont	ernal clock) in UART1. rol register 0 (i=0, 1) Symbol Addr	ress After reset 416 0816	
RTi tra	et the CKDIR bit	to "0" (inte	ernal clock) in UART1. rol register 0 (i=0, 1) Symbol Addr U0C0 00A	ress After reset 416 0816 C16 0816 Function	RW
RTi tra	et the CKDIR bit	Bit CLK0	ernal clock) in UART1. rol register 0 (i=0, 1) Symbol Addr U0C0 00A U1C0 00A	ress After reset 416 0816 C16 0816 Function	RW
RTi tra	et the CKDIR bit	to "0" (intervention of the symbol	ernal clock) in UART1. rol register 0 (i=0, 1) Symbol Addr U0C0 00A U1C0 00A Bit name BRG count source	ress After reset 416 0816 C16 0816 Function	RW
RTi tra	et the CKDIR bit	Bit CLK0	ernal clock) in UART1. rol register 0 (i=0, 1) Symbol Addr U0C0 00A U1C0 00A Bit name BRG count source	ress After reset 416 0816 C16 0816 Function 00 : f1SIO is selected 01 : fasIO is selected 01 : fasIO is selected 1 0 : f32SIO is selected	RW
RTi tra	et the CKDIR bit	Bit Symbol CLK0	ernal clock) in UART1. rol register 0 (i=0, 1) Symbol Addr U0C0 00A U1C0 00Ar Bit name BRG count source select bit ⁽¹⁾	ress After reset 416 0816 C16 0816 Function b100 0.0: f1SIO is selected 0.1: f8SIO is selected 1.1: f8SIO is selected 1.1: Avoid this setting	
RTi tra	et the CKDIR bit	Bit symbol CLK0 CLK1	ernal clock) in UART1. rol register 0 (i=0, 1) Symbol Addr U0C0 00A U1C0 00A Bit name BRG count source select bit ⁽¹⁾ Reserved bit Transmit register empty flag Nothing is assigned.	ress After reset 416 0816 C16 0816 Function b1 to 0 0 : f1sio is selected 0 1 : fasio is selected 0 1 : fasio is selected 1 0 : f32sio is selected 1 1 : Avoid this setting Set to "0" 0 : Data present in transmit register (during transmission) 1 : No data present in transmit register	RW RW RW
RTi tra	et the CKDIR bit	Bit symbol CLK0 CLK1 (b2) TXEPT	ernal clock) in UART1. rol register 0 (i=0, 1) Symbol Addr U0C0 00A U1C0 00A Bit name BRG count source select bit ⁽¹⁾ Reserved bit Transmit register empty flag Nothing is assigned.	ress After reset 416 0816 C16 0816 Function b1 b0 0 0 : f1sio is selected 0 1 : f8sio is selected 1 0 : f2sio is selected 1 1 : Avoid this setting Set to "0" 0 : Data present in transmit register (during transmission) 1 : No data present in transmit register (transmission completed)	RW RW RW
RTi tra	et the CKDIR bit	Bit symbol CLK0 CLK1 (b2) TXEPT (b4)	ernal clock) in UART1. rol register 0 (i=0, 1) Symbol Addr U0C0 00A U1C0 00A Bit name BRG count source select bit ⁽¹⁾ Reserved bit Transmit register empty flag Nothing is assigned. When write, set to "0". W	ress After reset 416 0816 C16 0816 Function b100 0 0: f1sio is selected 0 1: fasio is selected 1 0: fazio is selected 1 1: Avoid this setting Set to "0" 0: Data present in transmit register (during transmission) 1: No data present in transmit register (transmission completed) hen read, its content is indeterminate. 0: TxDi pin is a pin of CMOS output	RW RW RW RC

Figure 13.4 U0MR and U1MR Registers and U0C0 and U1C0 Registers



Figure 13.5 U0C1 and U1C1 Registers and UCON Register

13.1 Clock Synchronous Serial I/O Mode

The clock synchronous serial I/O mode uses a transfer clock to transmit and receive data. This mode can be selected with UART0. Table 13.1 lists the specifications of the clock synchronous serial I/O mode. Table 13.2 lists the registers used in clock synchronous serial I/O mode and the register values set.

Item	Specification
Transfer data format	Transfer data length: 8 bits
Transfer clock	• CKDIR bit in U0MR register is set to "0" (internal clock): fi/(2(n+1))
	fi=f1SIO, f8SIO, f32SIO n=setting value in UiBRG register: 0016 to FF16
	 CKDIR bit is set to "1" (external clock): input from CLK0 pin
Transmission start condition	• Before transmission can start, the following requirements must be met ⁽¹⁾
	 TE bit in U0C1 register is set to "1" (transmission enabled)
	 TI bit in U0C1 register is set to "0" (data present in U0TB register)
Reception start condition	 Before reception can start, the following requirements must be met⁽¹⁾
	 RE bit in U0C1 register is set to "1" (reception enabled)
	 TE bit in U0C1 register is set to "1" (transmission enabled)
	 TI bit in U0C1 register is set to "0" (data present in the U0TB register)
Interrupt request	 For transmission, one of the following conditions can be selected
generation timing	 – U0IRS bit is set to "0" (transmit buffer empty): when transferring data from
	U0TB register to UART0 transmit register (at start of transmission)
	- U0IRS bit is set to "1" (transfer completed): when serial interface finished sending
	data from UARTi transmit register
	For reception
	When transferring data from the UART0 receive register to the U0RB register (at
	completion of reception)
Error detection	• Overrun error ⁽²⁾
	This error occurs if serial interface started receiving the next data before reading the
	U0RB register and received the 7th bit of the next data
Select function	CLK polarity selection
	Transfer data I/O can be chosen to occur synchronously with the rising or
	the falling edge of the transfer clock
	LSB first, MSB first selection
	Whether to start sending/receiving data beginning with bit 0 or beginning with bit 7
	can be selected
	Continuous receive mode selection
	Reception is enabled immediately by reading the U0RB register

NOTES:

- When an external clock is selected, the conditions must be met while if the U0C0 register 0 CKPOL bit
 = 0 (transmit data output at the falling edge and the receive data taken in at the rising edge of the
 transfer clock), the external clock is in the high state; if the CKPOL bit in the U0C0 register is set to "1"
 (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer
 clock), the external clock is in the low state.
- 2. If an overrun error occurs, the value of U0RB register will be indeterminate. The IR bit of S0RIC register does not change.

Register	Bit	Function
U0TB	0 to 7	Set transmission data
U0RB	0 to 7	Reception data can be read
	OER	Overrun error flag
U0BRG	0 to 7	Set a bit rate
U0MR	SMD2 to SMD0	Set to "0012"
	CKDIR	Select the internal clock or external clock
U0C0	CLK1 to CLK0	Select the count source for the U0BRG register
	TXEPT	Transmit register empty flag
	NCH	Select TxD0 pin output mode
	CKPOL	Select the transfer clock polarity
	UFORM	Select the LSB first or MSB first
U0C1	TE	Set this bit to "1" to enable transmission/reception
	ТІ	Transmit buffer empty flag
	RE	Set this bit to "1" to enable reception
	RI	Reception complete flag
UCON	U0IRS	Select the source of UART0 transmit interrupt
	U0RRM	Set this bit to "1" to use continuous receive mode
	TXDISEL	Set to "0"
	TXDIEN	Set to "0"

Table 13. 2 Registers to Be Used and Settings in Clock Synchronous Serial I/O Mode

NOTES:

1. Not all register bits are described above. Set those bits to "0" when writing to the registers in clock synchronous serial I/O mode.

Table 13.3 lists the functions of the I/O pins during clock synchronous serial I/O mode. Note that for a period from when the UART0 operation mode is selected to when transfer starts, the TxD0 pin outputs an "H". (If the NCH bit is set to "1"(N-channel open-drain output), this pin is in high-impedance state.)

Pin name	Function	Method of selection
TxD0 (P14)	Serial data output	(Outputs dummy data when performing reception only)
RxD0 (P15)	Serial data input	PD1 register PD1_5 bit=0 (P15 can be used as an input port when performing transmission only)
CLK0	Transfer clock output	U0MR register CKDIR bit=0
(P16)	Transfer clock input	U0MR register CKDIR bit=1 PD1 register PD1_6 bit=0





Figure 13.6 Transmit and Receive Operation

RENESAS
13.1.1 Polarity Select Function

Figure 13.7 shows the polarity of the transfer clock. Use the CKPOL bit in the U0C0 register to select the transfer clock polarity.

(1) When the U0C0 register CKPOL bit = 0 (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock)
TXD0 D1 D2 D3 D4 D5 D6 D7
$RXD0 \underbrace{D0 \ D1 \ D2 \ D3 \ D4 \ D5 \ D6 \ D7}_{D6 \ D7}$
(2) When the U0C0 register CKPOL bit = 1 (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock)
TXD0 D0 D1 D2 D3 D4 D5 D6 D7
$RXD0 \longrightarrow D1 \times D2 \times D3 \times D4 \times D5 \times D6 \times D7$
NOTES: 1. When not transferring, the CLK0 pin outputs a high signal. 2. When not transferring, the CLK0 pin outputs a low signal.

Figure 13.7 Transfer Clock Polarity

13.1.2 LSB First/MSB First Select Function

Figure 13.8 shows the transfer format. Use the UFORM bit in the U0C0 register to select the transfer format.



Figure 13.8 Transfer Format



13.1.3 Continuous Receive Mode

The unit is configured to continuous receive mode by setting the U0RRM bit in the UCON register to "1" (enabling continuous receive mode). In this mode, reading the U0RB register sets the TI bit in the U0C1 register to "0"(data in the U0TB register). When the U0RRM bit is set to "1", do not write dummy data to tge U0TB register in a program.



13.2 Clock Asynchronous Serial I/O (UART) Mode

The UART mode allows transmitting and receiving data after setting the desired bit rate and transfer data format. Tables 13.4 lists the specifications of the UART mode. Table 13.5 lists the registers and settings for UART mode.

Item	Specification
Transfer data format	Character bit (transfer data): selectable from 7, 8 or 9 bits
	Start bit: 1 bit
	 Parity bit: selectable from odd, even, or none
	Stop bit: selectable from 1 or 2 bits
Transfer clock	 UiMR(i=0, 1) register CKDIR bit = 0 (internal clock) : fj/(16(n+1))
	fj=f1SIO, f8SIO, f32SIO n=setting value in UiBRG register: 0016 to FF16
	 CKDIR bit = "1" (external clock) : fEXT/(16(n+1))
	fEXT: input from CLKi pin n=setting value in UiBRG register: 0016 to FF16
Transmission start condition	Before transmission can start, the following requirements must be met
	 TE bit in UiC1 register= 1 (transmission enabled)
	 TI bit in UiC1 register = 0 (data present in UiTB register)
Reception start condition	Before reception can start, the following requirements must be met
	 RE bit in UiC1 register= 1 (reception enabled)
	- Start bit detection
Interrupt request	 For transmission, one of the following conditions can be selected
generation timing	- UiIRS bit = 0 (transmit buffer empty): when transferring data from UiTB register to
	UARTi transmit register (at start of transmission)
	- UiIRS bit =1 (transfer completed): when serial interface finished sending data from
	UARTi transmit register
	For reception
	When transferring data from UARTi receive register to UiRB register (at completion
	of reception)
Error detection	• Overrun error ⁽¹⁾
	This error occurs if serial interface started receiving the next data before reading
	UiRB register and received the bit one before the last stop bit of the next data
	Framing error
	This error occurs when the number of stop bits set is not detected
	Parity error
	This error occurs when if parity is enabled, the number of 1's in parity and character
	bits does not match the number of 1's set
	Error sum flag
	This flag is set (= 1) when any of the overrun, framing, and parity errors is encountered
Select function	• TxD10, RxD1 selection (UART)
	P37 pin can be used as RxD1 pin or TxD10 pin in UART1. Select by a program.
	• TxD11 pin selection (UART1)
	P00 pin can be used as TxD11 pin in UART1 or port P00. Select by a program.

NOTES:

1. If an overrun error occurs, the value of U0RB register will be indeterminate. The IR bit in the S0RIC register does not change.

Register	Bit	Function			
UiTB	0 to 8	Set transmission data ⁽¹⁾			
UiRB	0 to 8	Reception data can be read ⁽¹⁾			
	OER,FER,PER,SUM	Error flag			
UiBRG	0 to 7	Set a bit rate			
UiMR	SMD2 to SMD0	Set these bits to '1002' when transfer data is 7 bits long			
		Set these bits to '1012' when transfer data is 8 bits long			
		Set these bits to '1102' when transfer data is 9 bits long			
	CKDIR	Select the internal clock or external clock ⁽²⁾			
	STPS	Select the stop bit			
	PRY, PRYE	Select whether parity is included and whether odd or even			
UiC0	CLK0, CLK1	Select the count source for the UiBRG register			
	TXEPT	Transmit register empty flag			
	NCH	Select TxDi pin output mode			
	CKPOL	Set to "0"			
	UFORM	LSB first or MSB first can be selected when transfer data is 8 bits long. Set this			
		bit to "0" when transfer data is 7 or 9 bits long.			
UiC1	TE	Set this bit to "1" to enable transmission			
	TI	Transmit buffer empty flag			
	RE	Set this bit to "1" to enable reception			
	RI	Reception complete flag			
UCON	U0IRS, U1IRS	Select the source of UART0/UART1 transmit interrupt			
	UORRM	Set to "0"			
	TXD1SEL	Select output pin for UART1 transfer data			
	TXD1EN	Select TxD10 or RxD1 to be used			

Table 13.5	Registers to	Be Used and	Settinas ir	UART Mode
10010 1010		20 000a ana	eettiinge n	

NOTES:

1. The bits used for transmit/receive data are as follows: Bit 0 to bit 6 when transfer data is 7 bits long; bit 0 to bit 7 when transfer data is 8 bits long; bit 0 to bit 8 when transfer data is 9 bits long.

2. An external clock can be selected in UART0 only.

Table 13.6 lists the functions of the input/output pins during UART mode. Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs an "H". (If the NCH bit is set to "1"(N-channel open-drain output), this pin is in high-impedance state.)

Pin name	Function	Method of selection
TxD0 (P14)	Serial data output	(Cannot be used as a port when performing reception only)
RxD0 (P15)	Serial data input	PD1 register PD1_5 bit=0 (Can be used as an input port when performing transmission only)
CLK0 (P16)	Programmable I/O port	U0MR register CKDIR bit=0
	Transfer clock input	U0MR register CKDIR bit=1 PD1 register PD1_6 bit=0
TxD10/RxD1	Serial data output	TXD1EN=1
(P37)	Serial data input	TXD1EN=0, PD3 register PD3_7 bit=0
TxD11 (P00)	Serial data output	Serial data output, TXD1SEL=1

Table 13.6 I/O Pin Functions in UART Mode





Figure 13.9 Transmit Operation

RENESAS



Figure 13.10 Receive Operation

13.2.1 TxD10/RxD1 Select Function (UART1)

P37 can be used as TxD10 output pin or RxD1 input pin by selecting with the TXD1EN bit in the UCON register. P37 is used as TxD10 output pin if the TXD1EN bit is set to "1" (TxD10) and used as RxD1 input pin if set to "0" (RxD1).

13.2.2 TxD11 Select Function (UART1)

P00 can be used as TxD11 output pin or a port by selecting with the TXD1SEL bit in the UCON register. P00 is used as TxD11 output pin if the TXD1SEL bit is set to "1" (TxD11) and used as an I/O port if set to "0" (P00).

13.2.3 Bit Rate

Divided-by-16 of frequency by the UiBRG (i=0 to 1) register in UART mode is a bit rate.





Bit Rate	BRG	Syste	System Clock = 16MHz			tem Clock = 8N	ЛНz
(bps)	Count Source	BRG Setting Value	Actual Time(bps)	Error(%)	BRG Setting Value	Actual Time(bps)	Error(%)
1200	f8	103 (6716)	1201.92	0.16	51 (3316)	1201.92	0.16
2400	f8	51 (3316)	2403.85	0.16	25 (1916)	2403.85	0.16
4800	f8	25 (1916)	4807.69	0.16	12 (0C16)	4807.69	0.16
9600	f1	103 (6716)	9615.38	0.16	51 (3316)	9615.38	0.16
14400	f1	68 (4416)	14492.75	0.64	34 (2216)	14285.71	-0.79
19200	f1	51 (3316)	19230.77	0.16	25 (1916)	19230.77	0.16
28800	f1	34 (2216)	28571.43	-0.79	16 (1016)	29411.76	2.12
31250	f1	31 (1F16)	31250.00	0.00	15 (0F16)	31250.00	0.00
38400	f1	25 (1916)	38461.54	0.16	12 (0C16)	38461.54	0.16
51200	f1	19 (1316)	50000.00	-2.34	9 (0916)	50000.00	-2.34

Table 13.7 Bit Rate Setting Example in UART Mode

14. A/D Converter

The A/D converter consists of one 10-bit successive approximation A/D converter circuit with a capacitive coupling amplifier. The analog inputs share the pins with P00 to P07. Therefore, when using these pins, make sure the corresponding port direction bits are set to "0" (input mode).

When not using the A/D converter, set the VCUT bit to "0" (Vref unconnected), so that no current will flow from the VREF pin into the resistor ladder, helping to reduce the power consumption of the chip. The result of A/D conversion is stored in the AD register.

Table 14.1 shows the performance of the A/D converter. Figure 14.1 shows a block diagram of the A/D converter, and Figures 14.2 and 14.3 show the A/D converter-related registers.

Item	Performance
Method of A/D conversion	Successive approximation (capacitive coupling amplifier)
Analog input voltage ⁽¹⁾	0V to Vref
Operating clock ϕ AD ⁽²⁾	AVCC = 5V fAD, divide-by-2 of fAD, divide-by-4 of fAD
	AVcc = 3V divide-by-2 of fAD, divide-by-4 of fAD
Resolution	8-bit or 10-bit (selectable)
Integral nonlinearity error	AVcc = Vref = 5V
	• 8-bit resolution ±2LSB
	• 10-bit resolution ±3LSB
	AVcc = Vref = 3.3V
	8-bit resolution ±2LSB
	• 10-bit resolution ±5LSB
Operating modes	One-shot mode and repeat mode ⁽³⁾
Analog input pins	8 pins (AN ₀ to AN ₇)
A/D conversion start condition	ADST bit in ADCON0 register is set to "1" (A/D conversion starts)
Conversion speed per pin	Without sample and hold function
	8-bit resolution: 49 ¢AD cycles, 10-bit resolution: 59 ¢AD cycles
	 With sample and hold function
	8-bit resolution: 28 ¢AD cycles, 10-bit resolution: 33 ¢AD cycles

Table 14.1 Performance of A/D converter

NOTES:

1. Does not depend on use of sample and hold function.

2. The frequency of ϕAD must be 10 MHz or less.

When AVcc is less than 4.2V, ϕ AD must be fAD/2 or less by dividing fAD. Without sample and hold function, the ϕ AD frequency should be 250 kHz or more. With the sample and hold function, the ϕ AD frequency should be 1 MHz or more.

3. In repeat mode, only 8-bit mode can be used.



Figure 14.1 A/D Converter Block Diagram

	Bit symbo	I Bit name		Function	RV
	CH0	Analog input pin sele bit ⁽²⁾	ct	^{b2 b1 b0} 0 0 0 : AN ₀ is selected 0 0 1 : AN ₁ is selected	RV
· · · · ·	CH1			0 1 0 : AN2 is selected 0 1 1 : AN3 is selected 1 0 0 : AN4 is selected	RV
	СН2			1 0 1 : AN5 is selected 1 1 0 : AN6 is selected 1 1 1 : AN7 is selected	RV
	MD	AD operation mode s bit $0^{(2)}$	elect	0 : One-shot mode 1 : Repeat mode	RV
	(b4)	Reserved bit		Set to "0"	RV
l	(b5)	Reserved bit		Set to "0"	RV
		_			
	ADST	A/D conversion start	flag	0 : A/D conversion disabled 1 : A/D conversion started	RV
2. When changing A/E	CKS0 ter is rewritten of operation mod	Frequency select bit	0 ⁽³⁾ ne conv gain.	1 : A/D conversion started 0 : fAD/4 is selected 1 : fAD/2 is selected version result is indeterminate.	
1. If the ADCON regis 2. When changing A/C 3. This bit is valid whe D control register	ter is rewritten of operation moon not the CKS1 bit	Frequency select bit during A/D conversion, the set analog input pin a in the ADCON1 register	0 ⁽³⁾ ne conv gain. is set t	1 : A/D conversion started 0 : fAD/4 is selected 1 : fAD/2 is selected version result is indeterminate.	
 If the ADCON regis When changing A/E This bit is valid whe D control register 6 b5 b4 b3 b2 b1	CKS0 ter is rewritten of operation moo n the CKS1 bit 1 ⁽¹⁾ Symbo 0 ADCC	Frequency select bit during A/D conversion, the set analog input pin a in the ADCON1 register	0 ⁽³⁾ ne conv gain. is set t	1 : A/D conversion started 0 : fAD/4 is selected 1 : fAD/2 is selected version result is indeterminate. to "0". After reset	RV
1. If the ADCON regis 2. When changing A/D 3. This bit is valid whe D control register	CKS0 ter is rewritten to operation moo n the CKS1 bit	Frequency select bit of luring A/D conversion, the le, set analog input pin a in the ADCON1 register of Addres N1 00D716	0(3) ne conv gain. is set t	1 : A/D conversion started 0 : fAD/4 is selected 1 : fAD/2 is selected version result is indeterminate. to "0". After reset 0016	RV
1. If the ADCON regis 2. When changing A/C 3. This bit is valid whe D control register	CKS0 ter is rewritten of operation moo n the CKS1 bit 1 ⁽¹⁾ Symbo ADCC	Frequency select bit of during A/D conversion, the le, set analog input pin a in the ADCON1 register of Addres N1 00D716 Bit name	0(3) ne conv gain. is set t s s 5 Set 0 : 8	1 : A/D conversion started 0 : fAD/4 is selected 1 : fAD/2 is selected version result is indeterminate. to "0". After reset 0016 Function	RV RV RV RV RV
 If the ADCON regis When changing A/E This bit is valid whe D control register 6 b5 b4 b3 b2 b1	CKS0 ter is rewritten of 0 operation moo n the CKS1 bit 1(1) b0 Symbo ADCC Bit symbol (b2-b0)	Frequency select bit during A/D conversion, the e, set analog input pin a in the ADCON1 register Addres N1 00D716 Bit name Reserved bit 8/10-bit mode select	0(3) ne conv gain. is set f s 5 5 0 : 8 1 : 1 0 : 0	1 : A/D conversion started 0 : fAD/4 is selected 1 : fAD/2 is selected version result is indeterminate. to "0". After reset 0016 Function : to "0" 3-bit mode	RV RV RV
 If the ADCON regis When changing A/E This bit is valid whe D control register 6 b5 b4 b3 b2 b1	CKS0 ter is rewritten of 0 operation moo n the CKS1 bit 1(1) b0 ADCC Bit symbol (b2-b0) BITS	Frequency select bit of during A/D conversion, the e, set analog input pin a in the ADCON1 register Address N1 00D716 Bit name Reserved bit 8/10-bit mode select bit ⁽²⁾ Frequency select	0(3) ne conv gain. is set f S S C 0 : 8 1 : 1 0 : 0 1 : f 0 : \	1 : A/D conversion started 0 : fAD/4 is selected 1 : fAD/2 is selected version result is indeterminate. to "0". After reset 0016 Function to "0" 3-bit mode 10-bit mode CKS0 bit in ADCON0 register is valid	RV RV RV RV

Figure 14.2 ADCON0 Register and ADCON1 Register





14.1 One-shot Mode

In one-shot mode, the input voltage on one selected pin is A/D converted once. Table 14.2 lists the specifications of one-shot mode. Figure 14.4 shows the ADCON0 and ADCON1 registers in one-shot mode.

Table 14.2 One-shot Mode Specifications

Item	Specification	
Function	Input voltage on one pin selected by CH2 to CH0 bits is A/D converted once.	
Start condition	Set ADST bit to "1"	
Stop condition	 Completion of A/D conversion (ADST bit is set to "0") 	
	Set ADST bit to "0"	
Interrupt request generation timing	End of A/D conversion	
Input pin One of ANo to AN7, as selected		
Reading of result of A/D converter	f result of A/D converter Read AD register	



b7 b6 b5 b4 b3 b2 b1 b0 0 0 1 0	Symbo ADCO		After reset 0016	
	Bit symbol	Bit name	Function	R
	(b2-b0)	Reserved bit	Must set to "0"	R
	BITS	8/10-bit mode select bit	0 : 8-bit mode 1 : 10-bit mode	R
	CKS1	Frequency select bit 1 ⁽²⁾	0 : CKS0 bit in ADCON0 register is valid 1 : fAD is selected	R
	VCUT	Vref connect bit ⁽³⁾	1 : Vref connected	R
NOTES:	(b6-b7)	Reserved bit	Must set to "0"	R

2. The ¢AD frequency must be 10 MHz or less.

3. If the VCUT bit is reset from "0" (Vref unconnected) to "1" (Vref connected), wait for 1 µs or more before starting A/D conversion.

Figure 14.4 ADCON0 Register and ADCON1 Registers in One-shot Mode



14.2 Repeat Mode

In repeat mode, the input voltage on one selected pin is A/D converted repeatedly. Table 14.3 lists the specifications of repeat mode. Figure 14.5 shows the ADCON0 and ADCON1 registers in repeat mode.

Table 14.3 Repeat Mode Specifications

Item	Specification
Function	Input voltage on one pin selected by CH2 to CH0 bits is A/D converted repeatedly
Start condition	Set ADST bit to "1"
Stop condition	Set ADST bit to "0"
Interrupt request generation timing	None generated
Input pin	One of AN ₀ to AN ₇ , as selected
Reading of result of A/D converter	Read AD register



If the VCUT bit is reset from "0" (Vref unconnected) to "1" (Vref connected), wait for 1 µs or more before starting A/D conversion.

Figure 14.5 ADCON0 Register and ADCON1 Register in Repeat Mode



14.3 Sample and Hold

If the SMP bit in the ADCON2 register is set to "1" (with sample-and-hold), the conversion speed per pin is increased to 28 ØAD cycles for 8-bit resolution or 33 ØAD cycles for 10-bit resolution. Sample-and-hold is effective in all operation modes. Select whether or not to use the sample-and-hold function before starting A/D conversion.

When performing the A/D conversion, charge the comparator capacitor inside the microcomputer. Figure 14.6 shows the A/D conversion timing diagram.



Figure 14.6 A/D Conversion Timing Diagram

14.4 A/D conversion cycles

Figure 14.7 shows the A/D conversion cycles.

			Convers at the	sion time 1st bit		time at the the follows	End process
A/D conversion mode		Conversion time	Sampling time	Comparison time	Sampling time	Comparison time	End process
Without sample & hold	8 bits	49	4	2.0 ¢ AD	2.5	2.5	8.0
Without sample & hold	10 bits	59	4	2.0	2.5	2.5	8.0
With sample & hold	8 bits	28	4	2.5	0.0	2.5	4.0
With sample & hold	10 bits	33	4	2.5 ¢ AD	0.0	2.5	4.0



14.5 Internal Equivalent Circuit of Analog Input

Figure 14.8 shows the internal equivalent circuit of analog input.



Figure 14.8 Internal Equivalent Circuit to Analog Input

14.6 Inflow Current Bypass Circuit

Figure 14.9 shows the configuration of the inflow current bypass circuit, figure 14.10 shows the example of an inflow current bypass circuit where Vcc or more is applied.



Figure 14.9 Configuration of the Inflow Current Bypass Circuit



Figure 14.10 Example of an Inflow Current Bypass Circuit where VCC or More is Applied

14.7 Output Impedance of Sensor under A/D Conversion

To carry out A/D conversion properly, charging the internal capacitor C shown in Figure 14.11 has to be completed within a specified period of time. T (sampling time) as the specified time. Let output impedance of sensor equivalent circuit be R0, microcomputer's internal resistance be R, precision (error) of the A/D converter be X, and the A/D converter's resolution be Y (Y is 1024 in the 10-bit mode, and 256 in the 8-bit mode).

VC is generally VC = VIN {1 - e<sup>-
$$\frac{1}{C(R0+R)}t$$</sup>}
And when t = T, VC=VIN - $\frac{X}{Y}$ VIN = VIN(1 - $\frac{X}{Y}$)
 $e^{-\frac{1}{C(R0+R)}T} = \frac{X}{Y}$
 $-\frac{1}{C(R0+R)}T = \ln \frac{X}{Y}$
Hence, R0 = $-\frac{T}{C \cdot \ln \frac{X}{Y}} - R$

Figure 14.11 shows analog input pin and external sensor equivalent circuit. When the difference between VIN and VC becomes 0.1 LSB, we find impedance R0 when voltage between pins VC changes from 0 to VIN – (0.1/1024) VIN in time T. (0.1/1024) means that A/D precision drop due to insufficient capacitor charge is held to 0.1 LSB at time of A/D conversion in the 10-bit mode. Actual error however is the value of absolute precision added to 0.1 LSB. When f(XIN) = 10 MHz, T = 0.25 µs in the A/D conversion mode with sample & hold. Output impedance R0 for sufficiently charging capacitor C within time T is determined as follows.

$$\begin{split} T &= 0.25 \ \mu\text{s}, \ R = 2.8 \ \text{k}\Omega, \ C = 1.5 \ \text{pF}, \ X = 0.1, \ \text{and} \ Y = 1024 \ . \ \text{Hence}, \\ \text{R0} &= - \frac{0.25 \ X \ 10^{-6}}{6.0 \ X \ 10^{-12} \bullet \text{ln}} - 2.8 \ X \ 10^3 \doteqdot 7.3 \ X \ 10^3 \end{split}$$

Thus, the allowable output impedance of the sensor circuit capable of thoroughly driving the A/D converter turns out to be approximately 7.3 k Ω .



Figure 14.11 Analog Input Pin and External Sensor Equivalent Circuit



15. Programmable I/O Ports

15.1 Description

The programmable input/output ports (hereafter referred to as "I/O ports") consist of 22 lines P0, P1, P30 to P33, P37, and P45. Each port can be set for input or output every line by using a direction register, and can also be chosen to be or not be pulled high every 4 lines. The port P1 allows the drive capacity of its N-channel output transistor to be set as necessary. The port P1 can be used as LED drive port if the drive capacity is set to "HIGH".

P46 and P47 can be used as an input only port if the main clock oscillation circuit is not used.

Figures 15.1 to 15.4 show the I/O ports. Figure 15.5 shows the I/O pins.

Each pin functions as an I/O port or a peripheral function input/output.

For details on how to set peripheral functions, refer to each functional description in this manual. If any pin is used as a peripheral function input, set the direction bit for that pin to "0" (input mode). Any pin used as an output pin for peripheral functions is directed for output no matter how the corresponding direction bit is set.

15.1.1 Port Pi Direction Register (PDi Register, i = 0, 1, 3, 4)

Figure 15.6 shows the PDi register.

This register selects whether the I/O port is to be used for input or output. The bits in this register correspond one for one to each port.

15.1.2 Port Pi Register (Pi Register, i = 0 to 4)

Figure 15.7 shows the Pi register.

Data I/O to and from external devices are accomplished by reading and writing to the Pi register. The Pi register consists of a port latch to hold the output data and a circuit to read the pin status. For ports set for input mode, the input level of the pin can be read by reading the corresponding Pi register, and data can be written to the port latch by writing to the Pi register.

For ports set for output mode, the port latch can be read by reading the corresponding Pi register, and data can be written to the port latch by writing to the Pi register. The data written to the port latch is output from the pin. The bits in the Pi register correspond one for one to each port.

15.1.3 Pull-up Control Register 0, Pull-up Control Register 1 (PUR0 and PUR1 Registers) Figure 15.8 shows the PUR0 and PUR1 registers.

The PUR0 and PUR1 register bits can be used to select whether or not to pull the corresponding port high in 4 bit units. The port chosen to be pulled high has a pull-up resistor connected to it when the direction bit is set for input mode.

15.1.4 Port P1 Drive Capacity Control Register (DRR Register)

Figure 15.8 shows the DRR register.

The DRR register is used to control the drive capacity of the port P1 N-channel output transistor. The bits in this register correspond one for one to each port.



Figure 15.1 Programmable I/O Ports (1)

RENESAS



Figure 15.2 Programmable I/O Ports (2)



RENESAS



Figure 15.4 Programmable I/O Port (4)



Figure 15.5 I/O Pins





Bits PD4_0 to PD4_4, PD4_6 and PD4_7 in the PD4 register are unavailable on this MCU. If it is necessary to set bits PD4_0 to PD4_4, PD4_6 and PD4_7, set to "0" (input mode). When read, the content is indeterminate.

Figure 15.6 PD0 Register, PD1 Register, PD3 Register, and PD4 Register

57 b6 b5 b4 b3 b2 b1 b0	Symbol P0 P1 P3 P4	Address 00E016 00E116 00E516 00E816	After reset Indeterminate Indeterminate Indeterminate Indeterminate	
	Bit symbol	Bit name	Function	RW
	Pi_0		The pin level on any I/O port which is set for input mode can be read by reading the corresponding bit in this register.	RW
	Pi_1	Port Pi1 bit		RW
· · · · · · · · · · · · · · · · · · ·	Pi_2	Port Pi2 bit		RW
	Pi_3	Port Pi3 bit	The pin level on any I/O port which is	RW
	Pi_4	Port Pi4 bit	set for output mode can be controlled by writing to the corresponding bit in	RW
	Pi_5	Port Pis bit	this register	RW
	Pi_6	Port Pi6 bit	0 : "L" level 1 : "H" level	RW
i	Pi_7	Port Piz bit	(i = 0, 1, 3, 4)	RW
P3_6, set to "0" ("L" 2. Bits P4_0 to P4_4 ir	level). When the P4 regis	read, the content is indet	s MCU. If it is necessary to set bits P	

Figure 15.7 P0 Register, P1 Register, P3 Register, and P4 Register



15.2 Port setting

Table 15.1 to Table 15.23 list the port setting.

Table 15.1 Port P00/AN7/TxD11 Setting

Register	PD0	PUR0	ADCON0	UCON	U1MR	U1C0		
Dit					SMD2,		Function	
Bit	PD0_0	P000	CH2, CH1, CH0	TXD1SEL	SMD0	NCH		
	0	0		Х	002			
	0	0	XXX	0	XX	Х	Input port (not pulled up)	
	0	0 1		Х	002	X		
	0		XXX	0	XX	Х	Input port (pulled up)	
		0		Х	002	X		
Sotting value	0	0	1112	0	XX	Х	A/D input (AN7)	
Setting value		Ň		Х	002			
	1	X	XXX	0	XX	Х	Output port	
	X	Ň			1X		T .D	
	X	X	XXX	1	X1 0		TXD11	
	V	0			1X			
	Х	0	XXX	1	X1	1	TxD11, N-channel open output	

X: "0" or "1"

Table 15.2 Port P01/AN6 Setting

Register	PD0	PUR0	ADCON0	Function	
Bit	PD0_1	PU00	CH2, CH1, CH0	Function	
	0	0	XXX	Input port (not pulled up)	
Catting value	0	1	XXX	Input port (pulled up)	
Setting value	0	0	1102	A/D input (AN6)	
	1	Х	XXX	Output port	

X: "0" or "1"

Table 15.3 Port P02/AN5 Setting

Register	PD0	PUR0	ADCON0	Function	
Bit	PD0_2	PU00	CH2, CH1, CH0	Function	
	0	0	XXX	Input port (not pulled up)	
Catting value	0	1	XXX	Input port (pulled up)	
Setting value	0	0	1012	A/D input (AN5)	
	1	Х	XXX	Output port	

X: "0" or "1"

Table 15.4 Port P03/AN4 Setting

Register	PD0	PUR0	ADCON0	Function	
Bit	PD0_3	PU00	CH2, CH1, CH0	FUNCTION	
	0	0	XXX	Input port (not pulled up)	
Cotting volue	0	1	XXX	Input port (pulled up)	
Setting value	0	0	1002	A/D input (AN4)	
	1	Х	XXX	Output port	



Table 15.5 Port P04/AN3 Setting

			-	
Register	PD0	PUR0	ADCON0	Function
Bit	PD0_4	PU01	CH2, CH1, CH0	Function
	0	0	XXX	Input port (not pulled up)
Catting value	0	1	XXX	Input port (pulled up)
Setting value	0	0	0112	A/D input (AN3)
	1	Х	XXX	Output port

X: "0" or "1"

Table 15.6 Port P05/AN2 setting

			-	
Register	PD0	PUR0	ADCON0	Function
Bit	PD0_5	PU01	CH2, CH1, CH0	Function
	0	0	XXX	Input port (not pulled up)
Cotting value	0	0 1 XXX		Input port (pulled up)
Setting value	0	0	0102	A/D input (AN2)
	1	Х	XXX	Output port

X: "0" or "1"

Table 15.7 Port P06/AN1 Setting

Register	PD0	PUR0	ADCON0	Function
Bit	PD0_6	PU01	CH2, CH1, CH0	Function
	0	0	XXX	Input port (not pulled up)
Cotting volue	0	1	XXX	Input port (pulled up)
Setting value	0	0	0012	A/D input (AN1)
	1	Х	XXX	Output port

X: "0" or "1"

Table 15.8 Port P07/AN0 Setting

Register	PD0	PUR0	ADCON0	Franctions
Bit	PD0_7	PU01	CH2, CH1, CH0	Function
	0	0	XXX	Input port (not pulled up)
Catting value	0	1 XXX		Input port (pulled up)
Setting value	0	0	0002	A/D input (ANo)
	1	Х	XXX	Output port

Table 15.9 Port P10/KI0 Setting

Register	PD1	PUR0	DRR	KIEN	P1	Function
Bit	PD1_0	PU02	DRR0	KI0EN	P1_0	Function
	0	0	Х	Х	Х	Input port (not pulled up)
	0	1	Х	Х	Х	Input port (pulled up)
Setting value	0	0	Х	1	Х	Klo input
	1	Х	0	Х	Х	Output port
	1	Х	1	Х	Х	Output port (High drive)

X: "0" or "1"

Table 15.10 Port P11/KI1 Setting

PD1	PUR0	DRR	KIEN	P1	Function
PD1_1	PU02	DRR1	KI1EN	P1_1	Function
0	0	Х	Х	Х	Input port (not pulled up)
0	1	Х	Х	Х	Input port (pulled up)
0	0	Х	1	Х	KI1 input
1	Х	0	Х	Х	Output port
1	Х	1	Х	Х	Output port (High drive)
_	PD1_1 0 0	PD1_1 PU02 0 0 0 1 0 0 1 X	PD1_1 PU02 DRR1 0 0 X 0 1 X 0 0 X 1 X 0	PD1_1 PU02 DRR1 KI1EN 0 0 X X 0 1 X X 0 0 X 1 1 X 0 X	PD1_1 PU02 DRR1 KI1EN P1_1 0 0 X X X 0 1 X X X 0 0 X 1 X 1 X 0 X X

X: "0" or "1"

Table 15.11 Port P12/KI2 Setting

PD1	PUR0	DRR	KIEN	P1	Function	
PD1_2	PU02	DRR2	KI2EN	P1_2	Function	
0 0	0	Х	Х	Х	Input port (not pulled up)	
0	1	Х	Х	Х	Input port (pulled up)	
0	0	Х	1	Х	KI2 input	
1	Х	0	Х	Х	Output port	
1	Х	1	Х	Х	Output port (High drive)	
F	0 0	PD1_2 PU02 0 0 0 1 0 0 1 X	PD1_2 PU02 DRR2 0 0 X 0 1 X 0 0 X 1 X 0	PD1_2 PU02 DRR2 KI2EN 0 0 X X 0 1 X X 0 0 X 1 1 X 0 X	PD1_2 PU02 DRR2 KI2EN P1_2 0 0 X X X 0 1 X X X 0 0 X 1 X 1 X 0 X X	

X: "0" or "1"

Table 15.12 Port P13/KI3 Setting

Register	PD1	PUR0	DRR	KIEN	Function
Bit	PD1_3	PU02	DRR3	KI3EN	Function
0 0 X X	Input port (not pulled up)				
	0 1 X	Х	Х	Input port (pulled up)	
Setting value	0	0	Х	1	KI3 input
	1	Х	0	Х	Output port
	1	Х	1	Х	Output port (High drive)

			ootting			
Register	PD1	PUR0	DRR	U0MR	U0C0	Function
Bit	PD1_4	PU03	DRR4	SMD2, SMD0	NCH	Function
	0	0	Х	002	Х	Input port (not pulled up)
	0	1	Х	002	Х	Input port (pulled up)
	1	Х	0	002	Х	Output port
	1	Х	1	002	Х	Output port (High drive)
			0	X1		
Cotting value	Х	Х		1X	0	TxD0 output, CMOS output
Setting value			1	X1		
	Х	Х		1X	0	TxDo output, CMOS output (High drive)
			_	X1		
	Х	Х	0	1X	1	TxD0 output, N-channel open output
				X1		
	Х	Х	1	1X	1	TxDo output, N-channel open output (High drive)
•		•	•			

Table 15.13 Port P14/TxD0 Setting

X: "0" or "1"

Table 15.14 Port P15/RxD0 Setting

Register	PD1	PUR0	DRR	Function			
Bit	PD1_5	PU03	DRR5	Function			
	0 0 X Inp		Х	Input port (not pulled up)			
	0 1 X	Х	Input port (pulled up)				
Setting value	0	0	Х	RxD0 input			
	1	Х	0	Output port			
	1	Х	1	Output port (High drive)			

X: "0" or "1"

Table 15.15 Port P16/CLK0 Setting

Register	PD1	PUR0	DRR	U0MR	Function
Bit	PD1_6	PU03	DRR6	SMD2, SMD0, CKDIR	Function
	0	0	Х	Other than 0102	Input port (not pulled up)
	0	1	Х	Other than 0102	Input port (pulled up)
	0	0	Х	XX1	CLK0 (external clock) input
Setting value	1	Х	0	Other than 0102	Output port
	1	Х	1	Other than 0102	Output port (High drive)
	Х	Х	0	0102	CLK0 (internal clock) output
	Х	Х	1	0102	CLK0 (internal clock) output (High drive)

Register	PD1	PUR0	DRR	TXMR	Function
Bit	PD1_7	PU03	DRR5	TXMOD1, TXMOD0	Function
	0	0	Х	Other than 012	Input port (not pulled up)
	0	1	Х	Other than 012	Input port (pulled up)
	0	0	Х	Other than 012	CNTR0/INT1 input
Setting value	1	Х	0	Other than 012	Output port
	1	Х	1	Other than 012	Output port (High drive)
	Х	Х	0	012	CNTR0 output
	Х	Х	1	012	CNTR ₀ (High drive)

Table 15.16 Port P17/INT1/CNTR0 Setting

X: "0" or "1"

Table 15.17 Port P30/CNTR0 Setting

Register	PD3	PUR0	TXMR	P3	Function
Bit	PD3_0	PU06	TXOCNT	P3_0	Function
	0	0	0	Х	Input port (not pulled up)
Catting value	0	1	0	Х	Input port (pulled up)
Setting value	1	Х	0	Х	Output port
	Х	Х	1	Х	CNTRo output

X: "0" or "1"

Table 15.18 Port P31/TZOUT Setting

Register	PD3	PUR0	TYZMR	TYZOC	P3	Function
Bit	PD3_1	PU06	TZMOD1, TZMOD0	OD0 TZOCNT		Function
		•	002	Х	V	
	0	0	012	1	Х	Input port (not pulled up)
			002	Х		
Cotting value	0	1	012	1	Х	Input port (pulled up)
Setting value		N	002	Х	X	
	1	X	012	1	Х	Output port
	x	N	1X	Х	х	-
		< X	012	012 0		TZOUT output

X: "0" or "1"

Table 15.19 Port P32/INT2/CNTR1 Setting

Register	PD3	PUR0	TYZMR	TYZOC	P3	Function
Bit	PD3_2	PU06	TYMOD1	TZOCNT	P3_2	Function
	0	0	0	1	Х	Input port (not pulled up)
	0	1	0	1	Х	Input port (pulled up)
Setting value	0	0	0	1	Х	CNTR1/INT2 input
	1	Х	0	1	Х	Output port
	Х	Х	1	0	Х	CNTR1 output

Register	PD3	PUR0						
Bit	PD3_3	PU06	Function					
0	0	0	Input port (not pulled up)					
Cotting value	0	1	Input port (pulled up)					
Setting value	0	0	TCIN/INT3 input					
	1	Х	Output port					

Table 15.20 Port P33/INT3/TCIN Setting

X: "0" or "1"

Table 15.21 Port P37/TxD10/RxD1 Setting

Register	PD3	PUR0	UCON	U1MR	U1C0	
Bit	PD3_7	PU07	TXD1EN	SMD2, SMD0	NCH	Function
	0	0	Х	002	Х	Input port (not pulled up)
	0	1	Х	002	Х	Input port (pulled up)
	0	0	0	1X X1	х	RxD1
Setting value	1	Х	Х	002	Х	Output port
	х	х	1	1X X1	0	TxDo output, CMOS output
	х	х	1	1X X1	1	TxD10 output, N-channel open output

X: "0" or "1"

Table 15.22 Port P45/INTo Setting

Register	PD4	PUR1	INTEN	Function	
Bit	PD4_5	PU11	INT0EN	Function	
0	0	0	0	Input port (not pulled up)	
Cotting value	0	1	0	Input port (pulled up)	
Setting value	0	0	1	INTo input	
-	1	Х	Х	Output port	

X: "0" or "1"

Table 15.23 Port XIN/P46, XOUT/P47 Setting

Register	CM1	CM1	CM0	Circuit sp	ecification	
Dit	CM13	0140	CNOE	Oscillation	Feedback	Function
Bit		CM10	CM05	buffer	resistance	
	1	1	1	OFF	OFF	XIN-XOUT oscillatoin stop
	1	-		OFF	ON	External input to XIN pin, "H" output from
Cotting value		0	1			Xout pin
Setting value	1	0	1	OFF	ON	XIN-XOUT oscillatoin stop
	1	0	0	ON	ON	XIN-XOUT oscillatoin
	0	Х	Х	OFF	OFF	Input port

15.3 Unassigned Pin Handling

Table 15.24 lists the handling of unassigned pins.

Table 15.24 Unassigned Pin Handling

Pin name	Connection
Ports P0, P1, P30 to P33, P37,P45	 After setting for input mode, connect every pin to Vss via a resistor(pull-down) or connect every pin to Vcc via a resistor(pull-up) Set to output mode and leave these pins open^(1, 2)
Ports P46, P47	Connect to Vcc via resistor (pull-up) ⁽²⁾
AVCC, VREF	Connect to Vcc
AVss	Connect to Vss

NOTES:

 When these ports are set for output mode and left open, they remain input mode until they are set for output mode by a program. The voltage level of these pins may be unstable and the power supply current may increase for the time the ports remain input mode. The content of the direction registers may change due to noise or runaway caused by noise. In order to enhance program reliability, set the direction registers periodically by a program.

Connect these unassigned pins to the microcomputer using the shortest wire length (within 2 cm) possible.



Figure 15.9 Unassigned Pin Handling

16. Electrical Characteristics

Symbol	Parameter	Condition	Rated value	Unit
Vcc	Supply voltage	Vcc=AVcc	-0.3 to 6.5	V
AVcc	Analog supply voltage	Vcc=AVcc	-0.3 to 6.5	V
Vi	Input voltage		-0.3 to Vcc+0.3	V
Vo	Output voltage		-0.3 to Vcc+0.3	V
Pd	Power dissipation	Topr=25 °C	300	mW
Topr	Operating ambient temperature		-20 to 85 / -40 to 85 (D version)	°C
Tstg	Storage temperature		-65 to 150	°C

Table 16.1 Absolute Maximum Ratings

Table 16.2 Recommended Operating Conditions

0	Parameter		Conditions		Standard			
Symbol			Conditions	Min.	Тур.	Max.	Unit	
Vcc	Supply voltage			2.7		5.5	V	
AVcc	Analog supply v	voltage			Vcc ⁽³⁾		V	
Vss	Supply voltage				0		V	
AVss	Analog supply v	voltage			0		V	
Vih	"H" input voltage	e		0.8Vcc		Vcc	V	
VIL	"L" input voltage	e		0		0.2Vcc	V	
I _{OH (sum)}	"H" peak all output currents	Sum of all pins' IOH (peak)				-60.0	mA	
IOH (peak)	"H" peak output current					-10.0	mA	
I OH (avg)	"H" average output current					-5.0	mA	
I _{OL (sum)}	"L" peak all Sum of all pins' IOL output currents (peak)					60	mA	
IOL (peak)	"L" peak output	Except P10 to P17				10	mA	
- u · · · /	current	P10 to P17	Drive capacity HIGH			30	mA	
			Drive capacity LOW			10	mA	
IOL (avg)	"L" average	Except P10 to P17				5	mA	
OL (avg)	output current	P10 to P17	Drive capacity HIGH			15	mA	
			Drive capacity LOW			5	mA	
f (XIN)	Main clock inpu	t oscillation frequency	$3.0V \le Vcc \le 5.5V$	0		16	MHz	
. ,	1		$2.7V \leq Vcc < 3.0V$	0		10	MHz	

NOTES:

Vcc = AVcc = 2.7 to 5.5V at Topr = -20 to 85 °C / -40 to 85 °C, unless otherwise specified.
 The typical values when average output current is 100ms.
 Hold Vcc=AVcc.

Cumhal	Parameter			S	Standard			
Symbol	Parameter			Measuring condition	Min.	Тур.	Max.	Unit
-	Resolution			Vref =VCC			10	Bit
_	Absolute	10 bit mode 8 bit mode		øAD=10 MHz, Vref=Vcc=5.0V		_	±3	LSB
	accuracy			øAD=10 MHz, Vref=Vcc=5.0V		_	±2	LSB
		10 bit mode	oit mode	øAD=10 MHz, Vref=Vcc=3.3V(3)			±5	LSB
		8 t	oit mode	øAD=10 MHz, Vref=Vcc=3.3V ⁽³⁾			±2	LSB
RLADDER	Ladder resistance			VREF=VCC	10		40	kΩ
t CONV	Conversion time		10 bit mode	øAD=10 MHz, Vref=Vcc=5.0V	3.3			μs
	8 bi		8 bit mode	øAD=10 MHz, Vref=Vcc=5.0V	2.8			μs
Vref	Reference voltage	Reference voltage				Vcc(4)		V
Via	Analog input voltage				0		Vref	V
_		Nithout s	ample & hold		0.25		10	MHz
	clock frequency ⁽²⁾ With sar		nple & hold		1.0		10	MHz

Table 16.3 A/D Conversion Characteristics

NOTES:

1. Vcc=AVcc=2.7 to 5.5V at Topr = -20 to 85 °C / -40 to 85 °C, unless otherwise specified.

2. If fAD exceeds 10 MHz, divide the fAD and hold A/D operating clock frequency (ØAD) 10 MHz or below.

3. If the AVcc is less than 4.2V, divide the fAD and hold A/D operating clock frequency (ØAD) fAD/2 or below.

4. Hold Vcc=Vref.

Table 16.4 Flash Memory Version Electrical Characteristics

Symbol	Parameter	Measuring condition				
Cymbol	Faranieter	Measuring condition	Min.	Тур.	Max	Unit
-	Program/erase endurance		100			times
-	Byte program time			50	400	μs
-	Block erase time			0.4	9	s
td(SR-ES)	Time delay from suspend request until erase suspend				8	ms
-	Erase Suspend Request Interval		10		_	ms
_	Program, Erase voltage		2.7		5.5	V
_	Read voltage		2.7		5.5	V
-	Program, Erase temperature		0		60	°C
-	Data hold time ⁽²⁾	Ambient temperature=55 °C	20			year

NOTES:

1. Vcc1=AVcc=2.7 to 5.5V at Topr = 0 to 60 °C, unless otherwise specified.

2. The data hold time includes time that the power supply is off or the clock is not supplied.

Table 16.5 Power Circuit Timing Characteristics

Parameter	Measuring condition	Standard			Unit
	inedealing condition	Min.	Тур.	Max.	Unit
Time for internal power supply stabilization during powering-on ⁽²⁾		1		2000	μs
STOP release time ⁽³⁾		—	—	150	μs
		Time for internal power supply stabilization during powering-on ⁽²⁾	Min. Time for internal power supply stabilization during powering-on ⁽²⁾	Time for internal power supply stabilization during powering-on ⁽²⁾ Min. Typ.	Time for internal power supply stabilization during powering-on ⁽²⁾ Mine Stating Condition Mine Typ. Max. 1 - 2000

NOTES:

1. The measuring condition is Vcc=AVcc=2.7 to 5.5 V and Topr=25 °C.

2. This shows the waiting time until the internal power supply generating circuit is stabilized during powering-on.

3. This shows the time until BCLK starts from the interrupt acknowledgement to cancel stop mode.





Figure 16.1 Port P0 to P4 measurement circuit



Figure 16.2 Time delay from Suspend Request until Erase Suspend

Symbol	Parameter		Measuring condition		Standard		
Symbol		Falametei	Measuring condition	Min.	Typ.	Max.	Unit
	"H" output voltage	Except Xout	Iон=-5mA	Vcc-2.0		Vcc	V
Vон		· ·	Іон=-200µА	Vcc-0.3		Vcc	V
		Хоит	Drive capacity HIGH IOH=-1 mA	Vcc-2.0		Vcc	V
			Drive capacity LOW IOH=-500µA	Vcc-2.0		Vcc	V
	"L" output voltage	Except P10 to P17, XOUT	IOL= 5 mA			2.0	v
Vol			IoL= 200 μA			0.45	V
		P10 to P17	Drive capacity HIGH IoL= 15 mA			2.0	v
			Drive capacity LOW IOL= 5 mA			2.0	V
			Drive capacity LOW IoL= 200 µA			0.45	V
		Xout	Drive capacity HIGH IOL= 1 mA			2.0	V
			Drive capacity LOW IOL=500µA			2.0	V
Vt+-Vt-	Hysteresis	INTo, INT1, INT2, INT3, KI0, KI1, KI2, KI3, CNTR0, CNTR1, TCIN, RxD0, RxD1, P45		0.2		1.0	V
		RESET		0.2		2.2	V
Ін	"H" input current		VI=5V			5.0	μA
lı∟	"L" input current		VI=0V			-5.0	μA
RPULLUP	Pull-up resistance		VI=0V	30	50	167	kΩ
Rfxin	Feedback resistance	XIN			1.0		MΩ
fring	On-chip oscillator frequency			40	125	250	kHz
VRAM	RAM retention voltage		At stop mode	2.0			V

Table 16.6 Electrical Characteristics (1) [Vcc=5V]

NOTES:

1. Referenced to Vcc=AVcc=4.2 to 5.5V at Topr = -20 to 85 °C / -40 to 85 °C, f(XIN)=20MHz unless otherwise specified.
| Symbol | Para | meter | Me | asuring condition | | Standard | | Unit |
|--------|--|-------|----------------------------|---|------|----------|------|------|
| Cymbol | 1 410 | | 11100 | country contaition | Min. | Тур. | Max. | Unit |
| | | | High-speed
mode | XIN=16 MHz (square wave)
On-chip oscillator on=125 kHz
No division | | 8 | 14 | mA |
| | | | | Xın=10 MHz (square wave)
On-chip oscillator on=125 kHz
No division | | 5 | | mA |
| | D | | Medium-speed
mode | X⊪=16 MHz (square wave)
On-chip oscillator on=125 kHz
Division by 8 | _ | 3 | _ | mA |
| Icc | Power supply current
(Vcc=3.3 to 5.5V)
In single-chip mode, the output | | | XIN=10 MHz (square wave)
On-chip oscillator on=125 kHz
Division by 8 | _ | 2 | _ | mA |
| | pins are open and other pins are Vss | - | On-chip
oscillator mode | Main clock off
On-chip oscillator on=125 kHz
Division by 8 | _ | 470 | 900 | μA |
| | | | Wait mode | Main clock off
On-chip oscillator on=125 kHz
When a WAIT instruction is executed ⁽¹⁾
Peripheral clock operation | _ | 40 | 80 | μA |
| | | | Wait mode | Main clock off
On-chip oscillator on=125 kHz
When a WAIT instruction is executed ⁽¹⁾
Peripheral clock off | _ | 38 | 76 | μΑ |
| | | | Stop mode | Main clock off, Topr = 25 °C
On-chip oscillator off
CM10="1"
Peripheral clock off | _ | 0.8 | 3.0 | μΑ |

Table 16.7 Electrical Characteristics (2) [Vcc=5V]

NOTES: 1. Timer Y is operated with timer mode. 2. Referenced to Vcc = AVcc = 4.2 to 5.5V at Topr = -20 to 85 °C / -40 to 85 °C, f(XIN)=20MHz unless otherwise specified.

Timing requirements (Unless otherwise noted: Vcc = 5V, Vss = 0V at Topr = 25 °C) [Vcc=5V]

Table 16.8 XIN input

Symbol	Parameter	Stan	Standard	
		Min.	Max.	
tc(XIN)	XIN input cycle time	62.5	_	ns
twh(Xin)	XIN input HIGH pulse width	30	_	ns
twl(Xin)	XIN input LOW pulse width	30	-	ns

Table 16.9 CNTR0 input, CNTR1 input, INT2 input

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tC(CNTR0)	CNTR0 input cycle time	100	_	ns
tWH(CNTR0)	CNTR0 input HIGH pulse width	40	_	ns
tWL(CNTR0)	CNTR0 input LOW pulse width	40	_	ns

Table 16.10 TCIN input, INT3 input

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tC(TCIN)	TCIN input cycle time	400 ⁽¹⁾	—	ns
tWH(TCIN)	TCIN input HIGH pulse width	200 ⁽²⁾	_	ns
tWL(TCIN)	TCIN input LOW pulse width	200 ⁽²⁾	_	ns

NOTES:

- 1. When using the Timer C capture function, adjust the cycle time above (1/ Timer C count source frequency x 3).
- 2. When using the Timer C capture function, adjust the pulse width above (1/ Timer C count source frequency x 1.5).

Table 16.11 Serial Interface

Symbol	Parameter Standard		Unit	
		Min.	Max.	
tC(CK)	CLKi input cycle time	200	—	ns
tW(CKH)	CLKi input HIGH pulse width	100	-	ns
tW(CKL)	CLKi input LOW pulse width	100	-	ns
td(C-Q)	TxDi output delay time	_	80	ns
th(C-Q)	TxDi hold time	0	_	ns
tsu(D-C)	RxDi input setup time	35	_	ns
th(C-D)	RxDi input hold time	90	-	ns

Table 16.12 External interrupt INT0 input

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tw(INH)	INT0 input HIGH pulse width	250 ⁽¹⁾	_	ns
tw(INL)	INT0 input LOW pulse width	250 ⁽²⁾	—	ns

NOTES:

- 1. When selecting the digital filter by the INTO input filter select bit, use the INTO input HIGH pulse width to the greater value, either (1/ digital filter clock frequency x 3) or the minimum value of standard.
- 2. When selecting the digital filter by the INTO input filter select bit, use the INTO input LOW pusle width to the greater value, either (1/ digital filter clock frequency x 3) or the minimum value of standard.



Figure 16.3 Vcc=5V timing diagram

Symbol	ol Parameter Measuring condition		ing condition Standard		1	11.2		
Symbol			Measuring	Weasoning condition		Typ.	Max.	Unit
	"H" output voltage	Except XOUT	Iон=-1mA		Vcc-0.5	_	Vcc	V
Vон		Хоит	Drive capacity HIGH	Іон=-0.1 mA	Vcc-0.5		Vcc	V
			Drive capacity LOW	Іон=-50 µА	Vcc-0.5		Vcc	V
	"L" output voltage	Except P10 to P17, XOUT	IoL= 1 mA		_		0.5	V
Vol		P10 to P17	Drive capacity HIGH	IOL= 2 mA	_		0.5	V
			Drive capacity LOW	IoL= 1 mA	—	-	0.5	V
		Xout	Drive capacity HIGH	IoL= 0.1 mA	_	_	0.5	V
			Drive capacity LOW	IoL=50 μA	_	-	0.5	V
VT+-VT- Hysteresis		INTo, INT1, INT2, INT3, KI0, KI1, KI2, KI3, CNTR0, CNTR1, TCIN, RxD0, RxD1, P45		1	0.2		0.8	V
		RESET			0.2	_	1.8	V
Ін	"H" input current		VI=3V		_		4.0	μA
lil	"L" input current		VI=0V		_		-4.0	μA
RPULLUP	Pull-up resistance		VI=0V		66	160	500	kΩ
RfXIN	Feedback resistance	XIN			_	3.0		MΩ
fring	On-chip oscillator frequency	/			40	125	250	kHz
VRAM	RAM retention voltage		At stop mode		2.0		_	V

Table 16.13 Electrical Characteristics (3) [Vcc=3V]

NOTES: 1. Referenced to Vcc=AVcc=2.7 to 3.3V at Topr = -20 to 85 °C / -40 to 85 °C, f(XIN)=10MHz unless otherwise specified.

Symbol	Parameter	Parameter Measuring condition			Standard		11.2
Cynibol	i didificter			Min.	Тур.	Max.	Unit
		High-speed mode	Xi№=16 MHz (square wave) On-chip oscillator on=125 kHz No division		7	12	mA
			Xi№=10 MHz (square wave) On-chip oscillator on=125 kHz No division	_	5	_	mA
() 	Power supply current	Medium-speed mode	Xi№=16 MHz (square wave) On-chip oscillator on=125 kHz Division by 8	_	2.5	_	mA
	(Vcc1=2.7 to 3.3V) In single-chip mode, the output		Xi№=10 MHz (square wave) On-chip oscillator on=125 kHz Division by 8	_	1.6	_	mA
	pins are open and other pins are Vss	On-chip oscillator mode	Main clock off On-chip oscillator on=125 kHz Division by 8		420	800	μA
	Wait	Wait mode	Main clock off On-chip oscillator on=125 kHz When a WAIT instruction is executed ⁽¹⁾ Peripheral clock operation		37	74	μA
		Wait mode	Main clock off On-chip oscillator on=125 kHz When a WAIT instruction is executed ⁽¹⁾ Peripheral clock off	_	35	70	μA
		Stop mode	Main clock off, Topr = 25 °C On-chip oscillator off CM10="1" Peripheral clock off		0.7	3.0	μA

Table 16.14	Electrical Characteris	stics (4)	[Vcc=3V]
			[100-01]

NOTES: 1. Timer Y is operated with timer mode. 2. Referenced to Vcc=AVcc=2.7 to 3.3V at Topr = -20 to 85 °C / -40 to 85 °C, f(XiN)=10MHz unless otherwise specified.

Timing requirements (Unless otherwise noted: Vcc = 3V, Vss = 0V at Topr = 25 °C) [Vcc=3V]

Table 16.15 XIN input

Symbol	Parameter	Stan	Standard	
		Min.	Max.	
tC(XIN)	XIN input cycle time	100	_	ns
twh(Xin)	XIN input HIGH pulse width	40	-	ns
twl(Xin)	XIN input LOW pulse width	40	_	ns

Table 16.16 CNTR0 input, CNTR1 input, INT2 input

Symbol	Parameter	Stan	Standard	
		Min.	Max.	
tC(CNTR0)	CNTR0 input cycle time	300	_	ns
tWH(CNTR0)	CNTR0 input HIGH pulse width	120	_	ns
tWL(CNTR0)	CNTR0 input LOW pulse width	120	-	ns

Table 16.17 TCIN input, INT3 input

Symbol	Parameter Standard		Unit	
		Min.	Max.	
tC(TCIN)	TCIN input cycle time	1200 ⁽¹⁾	_	ns
tWH(TCIN)	TCIN input HIGH pulse width	600 ⁽²⁾	_	ns
tWL(TCIN)	TCIN input LOW pulse width	600 ⁽²⁾	_	ns

NOTES:

1. When using the Timer C capture function, adjust the cycle time above (1/ Timer C count source frequency x 3).

2. When using the Timer C capture function, adjust the pulse width above (1/ Timer C count source frequency x 1.5).

Table 16.18 Serial Interface

Symbol	Parameter	Standard		
		Min.	Max.	
tC(CK)	CLKi input cycle time	300	-	ns
tW(CKH)	CLKi input HIGH pulse width	-	ns	
tW(CKL)	CLKi input LOW pulse width	-	ns	
td(C-Q)	TxDi output delay time	160	ns	
th(C-Q)	TxDi hold time	0	_	ns
tsu(D-C)	RxDi input setup time 55 –			ns
th(C-D)	RxDi input hold time	90	_	ns

Table 16.19 External interrupt INTO input

Symbol	Parameter	Stan	Unit	
		Min.	Max.	
tw(INH)	INT0 input HIGH pulse width	380 ⁽¹⁾	_	ns
tw(INL)	INT0 input LOW pulse width	380 ⁽²⁾	_	ns

NOTES:

- 1. When selecting the digital filter by the INTO input filter select bit, use the INTO input HIGH pulse width to the greater value, either (1/ digital filter clock frequency x 3) or the minimum value of standard.
- 2. When selecting the digital filter by the INTO input filter select bit, use the INTO input LOW pusle width to the greater value, either (1/ digital filter clock frequency x 3) or the minimum value of standard.



Figure 16.4 Vcc=3V timing diagram

17. Flash Memory Version

17.1 Overview

The flash memory version has two modes—CPU rewrite and standard serial I/O—in which its flash memory can be operated on.

Table 17.1 outlines the performance of flash memory version (see "Table 1.1 Performance" for the items not listed on Table 17.1).

Item	Specification
Flash memory operating mode	2 modes (CPU rewrite and standard serial I/O)
Erase block	See "Figure 17.1. Flash Memory Block Diagram"
Method for program	In units of byte
Method for erasure	Block erase
Program, erase control method	Program and erase controlled by software command
Protect method	Blocks 0 and 1 protected by block 0, 1 program enable bit
Number of commands	5 commands
Number of program and erasure	100 times
ROM code protection	Standard serial I/O mode is supported.

Table 17.1 Flash Memory Version Performance

Table 17.2 Flash Memory Rewrite Modes

Flash memory	CPU rewrite mode	Standard serial I/O mode
rewrite mode		
Function	User ROM area is rewritten by executing software commands from the CPU. EW0 mode: Can be rewritten in any area other than the flash memory EW1 mode: Can be rewritten in the flash memory	User ROM area is rewritten by using a dedicated serial programmer. Standard serial I/O mode 1 : Clock synchronous serial I/O Standard serial I/O mode 2 : UART
Areas which	User ROM area	User ROM area
can be rewritten		
Operation	Single chip mode	Boot mode
mode		
ROM	None	Serial programmer
programmer		

17.2 Memory Map

The ROM in the flash memory version is separated between a user ROM area and a boot ROM area (reserved area). Figure 17.1 shows the block diagram of flash memory.

The user ROM area is divided into several blocks. The user ROM area can be rewritten in CPU rewrite and standard serial I/O modes. Block 1 and Block 0 are enabled for rewrite in CPU rewrite mode by setting the FMR02 bit in the FMR0 register to "1" (rewrite enabled).

The rewrite program for standard serial I/O mode is stored in the boot ROM area before shipment. The boot ROM area and the user ROM area share the same address, but have an another memory.



Figure 17.1 Flash Memory Block Diagram

17.3 Functions To Prevent Flash Memory from Rewriting

To prevent the flash memory from being read or rewritten easily, standard serial I/O mode has an ID code check function.

17.3.1 ID Code Check Function

Use this function in standard serial I/O mode. Unless the flash memory is blank, the ID codes sent from the programmer and the ID codes written in the flash memory are compared to see if they match. If the ID codes do not match, the commands sent from the programmer are not accepted. The ID code consists of 8-bit data, the areas of which, beginning with the first byte, are 00FFDF16, 00FFE316, 00FFE316, 00FFE316, 00FFF316, 00FFF716, and 00FFFB16. Prepare a program in which the ID codes are preset at these addresses and write it in the flash memory.



Figure 17.2 Address for ID Code Stored

17.4 CPU Rewrite Mode

In CPU rewrite mode, the user ROM area can be rewritten by executing software commands from the CPU. Therefore, the user ROM area can be rewritten directly while the microcomputer is mounted onboard without having to use a ROM programmer, etc. Make sure the Program and the Block Erase commands are executed only on each block in the user ROM area.

For interrupts requested during an erase operation in CPU rewrite mode, the R8C/10 flash module offers an `erase-suspend` feature which allow the erase operation to be suspended, and access made available to the flash.

During CPU rewrite mode, the user ROM area be operated on in either Erase Write 0 (EW0) mode or Erase Write 1 (EW1) mode. Table 17.3 lists the differences between Erase Write 0 (EW0) and Erase Write 1 (EW1) modes.

Item	EW0 mode	EW1 mode
Operation mode	Single chip mode	Single chip mode
Areas in which a	User ROM area	User ROM area
rewrite control		
program can be located		
Areas in which a	Must be transferred to any area other	Can be executed directly in the user
rewrite control	than the flash memory (e.g., RAM)	ROM area
program can be executed	-	
Areas which can be	User ROM area	User ROM area
rewritten		However, this does not include the
		block in which a rewrite control program exists ⁽¹⁾
Software command	None	Program, Block Erase command
limitations		Cannot be executed on any block in
		which a rewrite control program exists
		Read Status Register command
		Cannot be executed
Modes after Program or	Read Status Register mode	Read Array mode
Erase		
CPU status during Auto	Operating	Hold state (I/O ports retain the state in
Write and Auto Erase		which they were before the command
		was executed)
Flash memory status	 Read the FMR0 register FMR00, 	Read the FMR0 register FMR00,
detection	FMR06, and FMR07 bits in a	FMR06, and FMR07 bits in a program
	program	
	• Execute the Read Status Register	
	command to read the status	
	register SR7, SR5, and SR4.	
Conditions for	Set the FMR40 and FMR41 bits in	When an interrupt which is set for
transferring to	the FMR4 register to "1" by program.	enabled occurs while the FMR40 bit in
erase-suspend		the FMR4 register is set to "1".

Table 17.3 EW0 Mode and EW1 Mode

NOTES:

1. Block 1 and Block 0 are enabled for rewrite by setting the FMR02 bit in the FMR0 register to "1" (rewrite enabled).

17.4.1 EW0 Mode

The microcomputer is placed in CPU rewrite mode by setting the FMR01 bit in the FMR0 register to "1" (CPU rewrite mode enabled), ready to accept commands. In this case, because the FMR1 register's FMR11 bit = 0, EW0 mode is selected.

Use software commands to control program and erase operations. Read the FMR0 register or status register to check the status of program or erase operation at completion.

When moving to an erase-suspend during auto-erase, set the FMR40 bit to "1" (erase-suspend enabled) and the FMR41 bit to "1" (erase-suspend requested). Make sure that the FMR46 bit is set to "1" (enables reading) before accessing the user ROM space. The auto-erase operation resumes by setting the FMR41 bit to "0" (erase restart).

17.4.2 EW1 Mode

EW1 mode is selected by setting FMR11 bit to "1" (EW1 mode) after setting the FMR01 bit to "1" (CPU rewrite mode enabled).

Read the FMR0 register to check the status of program or erase operation at completion. Avoid executing software commands of Read Status register in EW1 mode.

To enable the erase-suspend function, the Block Erase command should be executed after setting the FMR40 bit to "1" (erase-suspend enabled). An interrupt to request an erase-suspend must be in enabled state. After passing td(SR-ES) since the block erase command is executed, an interrupt request can be acknowledged.

The FMR41 bit is automatically set to "1" (erase-suspend requested) if the auto-erase operation is halted by an interrupt request. If the erase operation is not completed (FMR00 bit is "0") when the interrupt routine is ended, the Block Erase command should be executed again by setting the FMR41 bit to "0" (erase restart).

Figure 17.3 shows the FMR0 register. Figure 17.4 shows the FMR1 and FMR4 registers.

• FMR00 Bit

This bit indicates the operating status of the flash memory. The bit is "0" during programming, erasing, or erase-suspend mode; otherwise, the bit is "1".

• FMR01 Bit

The microcomputer is made ready to accept commands by setting the FMR01 bit to "1" (CPU rewrite mode).

• FMR02 Bit

The Block1 and Block0 do not accept the Program and Block Erase commands if the FMR02 bit is set to "0" (rewrite disabled).

• FMSTP Bit

This bit is provided for initializing the flash memory control circuits, as well as for reducing the amount of current consumed in the flash memory. The flash memory is disabled against access by setting the FMSTP bit to "1". Therefore, the FMSTP bit must be written to by a program in other than the flash memory.

In the following cases, set the FMSTP bit to "1":

- When flash memory access resulted in an error while erasing or programming in EW0 mode (FMR00 bit not reset to "1" (ready))
- When entering on-chip oscillator mode (main clock stop).

Figure 17.6 shows a flow chart to be followed before and after entering on-chip oscillator mode (main clock stop).

Note that when going to stop or wait mode while the CPU rewrite mode is disabled, the FMR0 register does not need to be set because the power for the flash memory is automatically turned off and is turned back on again after returning from stop or wait mode.

• FMR06 Bit

This is a read-only bit indicating the status of auto program operation. The bit is set to "1" when a program error occurs; otherwise, it is cleared to "0". For details, refer to the description of the full status check.

• FMR07 Bit

This is a read-only bit indicating the status of auto erase operation. The bit is set to "1" when an erase error occurs; otherwise, it is set to "0". For details, refer to the description of "17.4.5 Full status check".

• FMR11 Bit

Setting this bit to "1" (EW1 mode) places the microcomputer in EW1 mode.

• FMR40 bit

The erase-suspend function is enabled by setting the FMR40 bit to "1" (valid).

• FMR41 bit

In EW0 mode, the flash module goes to erase-suspend mode when the FMR41 bit is set to "1". In EW1 mode, the FMR41 bit is automatically set to "1" (erase-suspend requested) when an enabled interrupt occurred, and then the flash module goes to erase-suspend mode.

The auto-erase operation restarts when the FMR41 bit is set to "0" (erase restart).

• FMR46 bit

The FMR46 bit is set to "0" (disables reading) during auto-erase execution and set to "1" (enables reading) during erase-suspend mode. Do not access to the flash memory when this bit is set to "0".

0 0	D4 D3		Sym FM		After reset 000000012	
			Bit symbol	Bit name	Function	RW
			FMR00	RY/BY status flag	0: Busy (being written or erased) 1: Ready	RO
			. FMR01	CPU rewrite mode select bit ^(1, 6)	0: Disable CPU rewrite mode 1: Enable CPU rewrite mode	RW
			FMR02	Block1, 0 rewrite enable bit ^(2, 6)	0: Rewrite disabled 1: Rewrite enabled	RW
			FMSTP	Flash memory stop bit ^(3, 5, 6)	0: Enable flash memory operation 1: Stop flash memory operation (placed in low power mode, flash memory initialized)	RW
			(b5-b4)	Reserved bit	Set to "0"	RW
			FMR06	Program status flag ⁽⁴⁾	0: Terminated normally 1: Terminated in error	RO
NOTES:			FMR07	Erase status flag ⁽⁴⁾	0: Terminated normally 1: Terminated in error	RO
1. To se writin Set th 2. To se interr	t this I g "1" a ne mic t this I upts v	after writ crocompu bit to "1", vill occur	ng "0". Iter in read a write "0" an before writii	array mode before writing "0"	n the FMR01 bit = 1. Make sure no	e

5. Effective when the FMR01 bit = 1 (CPU rewrite mode). If the FMR01 bit = 0, although the FMSTP bit can be set to "1" by writing "1", the flash memory is neither placed in low power mode nor initialized.
 6. Use the bit process instruction to set the FMR01, FMR02 and FMSTP bits (Refer to "R8C/Tiny Series

 Use the bit process instruction to set the FMR01, FMR02 and FMSTP bits (Refer to "R8C/Tiny Serie Software Manual".

Figure 17.3 FMR0 Register

0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Sym FM		After reset 0100XX0X2	
	Bit symbol	Bit name	Function	R
	(b0)	Reserved bit	When read, its content is indeterminate.	R
· · · · · · · · · · · · · · · · · · ·	FMR11	EW1 mode select bit ⁽¹⁾	0: EW0 mode 1: EW1 mode	R
	(b3-b2)	Reserved bit	When read, its content is indeterminate.	R
L	(b5-b4)	Reserved bit	Set to "0"	R
	(b6)	Nothing is assigned. When write, set to "0".	_	_
NOTES:	(b7)	Reserved bit	Set to "0"	R
b7 b6 b5 b4 b3 b2 b1 b0	Syn	4 nbol Address R4 01B316	After reset 010000002	
Flash memory control b7 b6 b5 b4 b3 b2 b1 b0 0 0 0 0 0 0 0	Syn FM Bit symbol	nbol Address R4 01B316 Bit name		RW
b7 b6 b5 b4 b3 b2 b1 b0	Syn FM	nbol Address R4 01B316	010000002 Function 0: Invalid 1: Valid 0: Erase restart	RW
b7 b6 b5 b4 b3 b2 b1 b0	Syn FM Bit symbol FMR40 FMR41	Address R4 01B316 Bit name Erase-suspend function enable bit ⁽¹⁾	010000002 Function 0: Invalid 1: Valid	RW
b7 b6 b5 b4 b3 b2 b1 b0	Syn FM Bit symbol FMR40	Address R4 01B316 Bit name Erase-suspend function enable bit ⁽¹⁾ Erase-suspend request bit ⁽²⁾	010000002 Function 0: Invalid 1: Valid 0: Erase restart 1: Erase-suspend request	RW
b7 b6 b5 b4 b3 b2 b1 b0	Syn FM Bit symbol FMR40 FMR41 (b5-b2)	Address 01B316 Bit name Erase-suspend function enable bit ⁽¹⁾ Erase-suspend request bit ⁽²⁾ Reserved bit	010000002 Function 0: Invalid 1: Valid 0: Erase restart 1: Erase-suspend request Set to "0" 0: Disable reading	RW RW RO

Figures 17.5 shows the timing on suspend operation.





Figures 17.6 and 17.7 show the setting and resetting of EW0 mode and EW1 mode, respectively.



1. Select 5 MHz or less for CPU clock using the CM06 bit in the CM0 register and the CM17 to CM16 bits in the CM1 register.

2. To set the FMR01 bit to "1", write "0" and then "1" in succession. Make sure no interrupts will occur before writing "1" after writing "0". Write to the FMR01 bit from a program in other than the flash memory.

3. Disables the CPU rewrite mode after executing the Read Array command.

Figure 17.6 Setting and Resetting of EW0 Mode



Figure 17.7 Setting and Resetting of EW1 Mode





Figure 17.8 Process to Reduce Power Consumption in On-Chip Oscillator Mode (Main Clock Stop)

17.4.3 Software Commands

Software commands are described below. The command code and data must be read and written in 8-bit units.

Table 17.4 Software Commands

	First bus cycle			Second bus cycle		
Command	Mode	Address	Data (D7 to D0)	Mode	Address	Data (D7 to D0)
Read array	Write	Х	FF16			
Read status register	Write	Х	7016	Read	Х	SRD
Clear status register	Write	Х	5016			
Program	Write	WA	4016	Write	WA	WD
Block erase	Write	Х	2016	Write	BA	D016

SRD: Status register data (D7 to D0)

WA: Write address (Make sure the address value specified in the the first bus cycle is the same address as the write address specified in the second bus cycle.)

WD: Write data (8 bits)

BA: Given block address

X: Any address in the user ROM area

Read Array Command

This command reads the flash memory.

Writing 'FF16' in the first bus cycle places the microcomputer in read array mode. Enter the read address in the next or subsequent bus cycles, and the content of the specified address can be read in 8-bit units.

Because the microcomputer remains in read array mode until another command is written, the contents of multiple addresses can be read in succession.

Read Status Register Command

This command reads the status register.

Write '7016' in the first bus cycle, and the status register can be read in the second bus cycle. (Refer to Section 17.4.4, "Status Register.") When reading the status register too, specify an address in the user ROM area.

Avoid executing this command in EW1 mode.

Clear Status Register Command

This command sets the status register to "0".

Write '5016' in the first bus cycle, and the FMR06 to FMR07 bits in the FMR0 register and SR4 to SR5 in the status register will be set to "0".

Program

This command writes data to the flash memory in one byte units.

Write '4016' in the first bus cycle and write data to the write address in the second bus cycle, and an auto program operation (data program and verify) will start. Make sure the address value specified in the first bus cycle is the same address as the write address specified in the second bus cycle.

Check the FMR00 bit in the FMR0 register to see if auto programming has finished. The FMR00 bit is "0" during auto programming and set to "1" when auto programming is completed.

Check the FMR06 bit in the FMR0 register after auto programming has finished, and the result of auto programming can be known. (Refer to Section 17.4.5, "Full Status Check.")

Writing over already programmed addresses is inhibited.

When the FMR02 bit in the FMR0 register is set to "0" (rewrite disabled), the Program command on the Block0 and Block1 is not accepted.

In EW1 mode, do not execute this command on any address at which the rewrite control program is located.

In EW0 mode, the microcomputer goes to read status register mode at the same time auto programming starts, making it possible to read the status register. The status register bit 7 (SR7) is set to "0" at the same time auto programming starts, and set back to "1" when auto programming finishes. In this case, the microcomputer remains in read status register mode until a read array command is written next. The result of auto programming can be known by reading the status register after auto programming has finished.



Figure 17.9 Program Flow Chart

Block Erase

Write '2016' in the first bus cycle and write 'D016' to the given address of a block in the second bus cycle, and an auto erase operation (erase and verify) will start.

Check the FMR00 bit in the FMR0 register to see if auto erasing has finished.

The FMR00 bit is "0" during auto erasing and set to "1" when auto erasing is completed.

Check the FMR07 bit in the FMR0 register after auto erasing has finished, and the result of auto erasing can be known. (Refer to Section 17.4.5, "Full Status Check.")

When the FMR02 bit in the FMR0 register is set to "0" (rewrite disabled), the Block Erase command on the Block0 and Block1 is not accepted.

Figure 17.10 shows an example of a block erase flowchart when the erase-suspend function is not used. Figure 17.11 shows an example of a block erase flowchart when the erase-suspend function is used.

In EW1 mode, do not execute this command on any address at which the rewrite control program is located.

In EW0 mode, the microcomputer goes to read status register mode at the same time auto erasing starts, making it possible to read the status register. The status register bit 7 (SR7) is cleared to "0" at the same time auto erasing starts, and set back to "1" when auto erasing finishes. In this case, the microcomputer remains in read status register mode until the Read Array command is written next.



Figure 17.10 Block Erase Flow Chart (When Not Using Erase-suspend Function)

RENESAS



Figure 17.11 Block Erase Command (When Using Erase-suspend Function)



17.4.4 Status Register

The status register indicates the operating status of the flash memory and whether an erase or programming operation terminated normally or in error. The status of the status register can be known by reading the FMR00, FMR06, and FMR07 bits in the FMR0 register.

Table 17.5 lists the status register.

In EW0 mode, the status register can be read in the following cases:

- (1) When a given address in the user ROM area is read after writing the Read Status Register command
- (2) When a given address in the user ROM area is read after executing the Program or Block Erase command but before executing the Read Array command.

• Sequence Status (SR7 and FMR00 Bits)

The sequence status indicates the operating status of the flash memory. SR7 = 0 (busy) during auto programming and auto erase, and is set to "1" (ready) at the same time the operation finishes.

• Erase Status (SR5 and FMR07 Bits)

Refer to Section 17.4.5, "Full Status Check."

• Program Status (SR4 and FMR06 Bits)

Refer to Section 17.4.5, "Full Status Check."

Table 17.5 Status Register

Status register	FMR0 register	Status name	Con	tents	Value after
bit	bit	Status name	"0"	"1"	reset
SR7 (D7)	FMR00	Sequencer status	Busy	Ready	1
SR6 (D6)		Reserved	-	-	
SR5 (D5)	FMR07	Erase status	Terminated normally	Terminated in error	0
SR4 (D4)	FMR06	Program status	Terminated normally	Terminated in error	0
SR3 (D3)		Reserved	-	-	
SR2 (D2)		Reserved	-	-	
SR1 (D1)		Reserved	-	-	
SR0 (D0)		Reserved	-	-	

• D7 to D0: Indicates the data bus which is read out when the Read Status Register command is executed.

• The FMR07 bit (SR5) and FMR06 bit (SR4) are set to "0" by executing the Clear Status Register command.

• When the FMR07 bit (SR5) or FMR06 bit (SR4) = 1, the Program and Block Erase commands are not accepted.

17.4.5 Full Status Check

When an error occurs, the FMR06 to FMR07 bits in the FMR0 register are set to "1", indicating occurrence of each specific error. Therefore, execution results can be verified by checking these status bits (full status check). Table 17.6 lists errors and FMR0 register status. Figure 17.12 shows a full status check flowchart and the action to be taken when each error occurs.

FRM00) register		
(status register)			
status		Error	Error occurrence condition
FMR07	FMR07 FMR06		
(SR5)	(SR4)		
1	1	Command	When any command is not written correctly
		sequence error	• When invalid data was written other than those that can be writ-
			ten in the second bus cycle of the Block Erase command (i.e., other than 'D016' or 'FF16') ⁽¹⁾
			 When executing the program command or block erase command while rewriting is disabled using the FMR02 bit in the FMR0 register, the FMR15 or FMR16 bit in the FMR1 register. When inputting and erasing the address in which the Flash memory is not allocated during the erase command input. When executing to erase the block which disables rewriting during the erase command input. When inputting and writing the address in which the Flash memory is not allocated during the address in which the Flash memory is not allocated during the address in which the Flash when inputting and writing the address in which the Flash memory is not allocated during the write command input. When executing to write the block which disables rewriting during the write command input.
1	0	Erase error	 When the Block Erase command was executed but not automati- cally erased correctly
0	1	Program error	 When the Program command was executed but not automatically programmed correctly.

NOTES:

1. Writing 'FF16' in the second bus cycle of these commands places the microcomputer in read array mode, and the command code written in the first bus cycle is nullified.



Figure 17.12 Full Status Check and Handling Procedure for Each Error

17.5 Standard Serial I/O Mode

In standard serial I/O mode, the user ROM area can be rewritten while the microcomputer is mounted onboard by using a serial programmer suitable for this microcomputer. Standard serial I/O mode has standard serial I/O mode 1 of the clock synchronous serial and standard serial I/O mode 2 of the clock asynchronous serial. Refer to "Appendix 2 Connecting Examples for Serial Writer and On-chip Debugging Emulator". For more information about serial programmers, contact the manufacturer of your serial programmer. For details on how to use, refer to the user's manual included with your serial programmer. Table 17.7 lists pin functions (flash memory standard serial input/output mode). Figures 17.13 to 17.15 show pin connections for standard serial I/O mode.

17.5.1 ID Code Check Function

This function determines whether the ID codes sent from the serial programmer and those written in the flash memory match (refer to Section 17.3, "Functions to Prevent Flash Memory from Rewriting").

Pin	Name	I/O	Description
Vcc,Vss	Power input		Apply the voltage guaranteed for Program and Erase to Vcc pin and 0V to Vss pin.
IVcc	IVcc		Connect capacitor (0.1 µF) to Vss.
RESET	Reset input	I	Reset input pin.
P46/XIN	P46 input/Clock input	I	Connect a ceramic resonator or crystal oscillator between XIN and XOUT pins in standard serial I/O mode 2. When using the main clock in standard serial I/O
P47/Xout	P47 input/Clock output	I/O	mode 1, connect a ceramic resonator or crystal oscillator between XIN and XOUT pins. When not using the main clock in standard serial I/O mode 1, connect this pin to Vcc via a resistor (pull-up).
AVcc, AVss	Analog power supply input	I	Connect AVss to Vss and AVcc to Vcc, respectively.
Vref	Reference voltage input	I	Enter the reference voltage for AD from this pin.
P01 to P07	Input port P0	I	Input "H" or "L" level signal or open.
P10 to P17	Input port P1	I	Input "H" or "L" level signal or open.
P30 to P33	Input port P3	I	Input "H" or "L" level signal or open.
P45	Input port P4	I	Input "H" or "L" level signal or open.
P00	TxD output	0	Serial data output pin
MODE	MODE	I/O	Standard serial I/O mode 1: connect to flash programmer Standard serial I/O mode 2: Input "L".
CNVss	CNVss	I/O	Standard serial I/O mode 1: connect to flash programmer Standard serial I/O mode 2: Input "L".
P37	RxD input	I	Serial data input pin

Table 17.7 Pin Functions (Flash Memory Standard Serial I/O Mode)



Figure 17.13 Pin Connections for Standard Serial I/O Mode

• Example of Circuit Application in the Standard Serial I/O Mode

Figures 17.14 and 17.15 show examples of circuit application in standard serial I/O mode 1 and mode 2, respectively. Refer to the serial programmer manual of your programmer to handle pins controlled by the programmer.



Figure 17.14 Circuit Application in Standard Serial I/O Mode 1



Figure 17.15 Circuit Application in Standard Serial I/O Mode 2

18. On-chip debugger

The microcomputer has functions to execute the on-chip debugger. Refer to "Appendix 2 Connecting examples for serial writer and on-chip debugging emulator". Refer to the respective on-chip debugger manual for the details of the on-chip debugger. Next, here are some explanations for the respective functions. Debugging the user system which uses these functions is not available. When using the on-chip debugger, design the system without using these functions in advance. Additionally, the on-chip debugger uses the address 0C00016 to 0C7FF16 of the flash memory, thus avoid using for the user system.

18.1 Address match interrupt

The interrupt request is generated right before the arbitrary address instruction is executed. The debugger break function uses the address match interrupt. Refer to "10.4 Address match interrupt" for the details of the address match interrupt. Also, avoid setting the address match interrupt (the registers of AIER, RMAD0, RMAD1 and the fixed vector tables) with using the user system when using the on-chip debugger.

18.2 Single step interrupt

The interrupt request is generated every time one instruction is executed. The debugger single step function uses the single step interrupt. The other interrupt is not generated when using the single step interrupt. The single step interrupt is only for the developed support tool.

18.3 UART1

The UART1 is used for the communication with the debugger (or the personal computer). Refer to "13. Serial Interface" for the details of UART1. Also, avoid using the UART1 and the functions (P0₀/AN7 and P37) which share the UART1 pins.

18.4 BRK instruction

The BRK interrupt request is generated. Refer to "10.1 Interrupt overview" and "R8C/Tiny series software manual". Also, avoid using the BRK instruction with using the user system when using the on-chip debugger.

19. Usage Notes

19.1 Stop Mode and Wait Mode

19.1.1 Stop Mode

When entering stop mode, set the CM10 bit to "1" (stop mode) after setting the FMR01 bit to "0" (CPU rewrite mode disabled). The instruction queue pre-reads 4 bytes from the instruction which sets the CM10 bit in the CM1 register to "1" (stop mode) and the program stops. Insert at least 4 NOP instructions after inserting the JMP.B instruction immediately after the instruction which sets the CM10 bit to "1".

Use the next program to enter stop mode.

• Program of entering stop mode

BCLR	1, FMR0	; CPU rewrite mode disabled
BSET	0, PRCR	; Protect exited
BSET	0, CM1	; Stop mode
JMP.B	LABEL_001	
LABEL_001:		
NOP		
NOP		
NOP		
NOP		

19.1.2 Wait Mode

When entering wait mode, execute the WAIT instruction after setting the FMR01 bit to "0" (CPU rewrite mode disabled). The instruction queue pre-reads 4 bytes from the WAIT instruction and the program stops. Insert at least 4 NOP instructions after the WAIT instruction.

Also, the value in the specific internal RAM area may be rewritten when exiting wait mode if writing to the interna RAM area before executing the WAIT instruction and entering wait mode. The area for a maximum of 3 bytes is rewirtten from the following address of the internal RAM in which the writing is performed before the WAIT instruction. If this causes a problem, avoid by inserting the JMP.B instruction between the writing instruction to the internal RAM area and WAIT instruction as shown in the following program example.

• Example to execute WAIT instruction

Program Example	MOV.B	#055h,0601h	; Write to internal RAM area
	•••		
	JMP.B	LABEL_001	
LAB	EL_001 :		
	FSET	I	; Interrupt enabled
	BCLR	1,FMR0	; CPU rewrite mode disabled
	WAIT		; Wait mode
	NOP		

When accessing any area other than the internal RAM area between the writing instruction to the internal RAM area and execution of the WAIT instruction, this situation will not occur.

19.2 Interrupt

19.2.1 Reading Address 0000016

Do not read the address 0000016 by a program. When a maskable interrupt request is acknowledged, the CPU reads interrupt information (interrupt number and interrupt request level) from 0000016 in the interrupt sequence. At this time, the acknowledged interrupt IR bit is set to "0".

If the address 0000016 is read by a program, the IR bit for the interrupt which has the highest priority among the enabled interrupts is set to "0". This may cause a problem that the interrupt is canceled, or an unexpected interrupt is generated.

19.2.2 SP Setting

Set any value in the SP before an interrupt is acknowledged. The SP is set to "000016" after reset. Therefore, if an interrupt is acknowledged before setting any value in the SP, the program may run out of control.

19.2.3 External Interrupt and Key Input Interrupt

Either an "L" level or an "H" level of at least 250ns width is necessary for the signal input to the $\overline{INT_0}$ to $\overline{INT_3}$ pins and $\overline{KI_0}$ to $\overline{KI_3}$ pins regardless of the CPU clock.

19.2.4 Watchdog Timer Interrupt

Reset the watchdog timer after a watchdog timer interrupt is generated.

19.2.5 Changing Interrupt Factor

The IR bit in the interrupt control register may be set to "1" (interrupt requested) when the interrupt factor is changed. When using an interrupt, set the IR bit to "0" (interrupt not request) after changing the interrupt factor. In addition, the changes of interrupt factors include all elements that change the interrupt factors assigned to individual software interrupt numbers, polarities, and timing. Therefore, when a mode change of the peripheral functions involves interrupt factors, edge polarities, and timing, set the IR bit to "0" (interrupt not requested) after the change. Refer to each peripheral function for the interrupts caused by the peripheral functions.

Figure 19.1 shows an Example of Procedure for Changing Interrupt Factor.



Figure 19.1 Example of Procedure for Changing Interrupt Factor

19.2.6 Changing Interrupt Control Register

- (1) Each interrupt control register can only be changed while interrupt requests corresponding to that register are not generated. If interrupt requests may be generated, disable the interrupts before changing the interrupt control register.
- (2) When changing any interrupt control register after disabling interrupts, be careful with the instruction to be used.

When Changing Any Bit Other Than IR Bit

If an interrupt request corresponding to that register is generated while executing the instruction, the IR bit may not be set to "1" (interrupt requested), and the interrupt request may be ignored. If this causes a problem, use the following instructions to change the register.

Instructions to use: AND, OR, BCLR, BSET

When Changing IR Bit

If the IR bit is set to "0" (interrupt not requested), it may not be set to "0" depending on the instruction used. Use the MOV instruction to set the IR bit to "0".

(3) When disabling interrupts using the I flag, set the I flag according to the following sample programs. Refer to (2) for the change of interrupt control registers in the sample programs.

Sample programs 1 to 3 are preventing the I flag from being set to "1" (interrupt enabled) before writing to the interrupt control registers for reasons of the internal bus or the instruction queue buffer.

Example 1: Use NOP instructions to prevent I flag being set to "1" before interrupt control register is changed

ł1:	
1	; Disable interrupts
#00H, 0056H	; Set TXIC register to "0016"
	-
I	; Enable interrupts
	1

Example 2: Use dummy read to have FSET instruction wait

INT_SWITCH2: FCLR I ; Disable interrupts AND.B #00H, 0056H ; Set TXIC register to "0016" MOV.W MEM, R0 ; <u>Dummy read</u> FSET I ; Enable interrupts

Example 3: Use POPC instruction to change I flag

INT_SWITCH	 3:	-
PUSHC	FLG	
FCLR	1	; Disable interrupts
AND.B	#00H, 0056H	; Set TXIC register to "0016"
POPC	FLG	; Enable interrupts

19.3 Clock Generation Circuit

19.3.1 Oscillation Stop Detection Function

Since the oscillation stop detection function cannot be used if the main clock frequency is below 2MHz, set the OCD1 to OCD0 bits to "002" (oscillation stop detection function disabled).

19.3.2 Oscillation Circuit Constants

Ask the maker of the oscillator to specify the best oscillation circuit constants on your system.



19.4 Timers

19.4.1 Timers X, Y and Z

- (1) Timers X, Y and Z stop counting after reset. Therefore, a value must be set to these timers and prescalers before starting counting.
- (2) Even if the prescalers and timers are read out simultaneously in 16-bit units, these registers are read byte-by-byte in the microcomputer. Consequently, the timer value may be updated during the period these two registers are being read.

19.4.2 Timer X

- (1) Do not rewrite the TXMOD0 to TXMOD1 bits, the TXMOD2 bit and TXS bit simultaneously.
- (2) In pulse period measurement mode, the TXEDG bit and TXUND bit in the TXMR register can be set to "0" by writing "0" to these bits in a program. However, these bits remain unchanged when "1" is written. To set one flag to "0" in a program, write "1" to the other flag by using the MOV instruction. (This prevents any unintended changes of flag.)

Example (when setting TXEDG bit to "0"): MOV.B #10XXXXXB,008BH

- (3) When changing to pulse period measurement mode from other mode, the contents of the TXEDG bit and TXUND bit are indeterminate. Write "0" to the TXEDG bit and TXUND bit before starting counting.
- (4) The prescaler X underflow which is generated for the first time after the count start may cause that the TXEDG bit is set to "1". When using the pulse period measurement mode, leave more than two periods of the prescaler X right after count starts and set the TXEDG bit to "0".

19.4.3 Timer Y

(1) Do not rewrite the TYMOD0 and TYS bits simultaneously.

19.4.4 Timer Z

- (1) Do not rewrite the TZMOD0 to TZMOD1 bits and the TZS bit simultaneously.
- (2) In programmable one-shot generation mode and programmable wait one-shot generation mode, when setting the TZS bit in the TC register to "0" (stops counting) or setting the TZOS bit in the TZOC register to "0" (stops one-shot), the timer reloads the value of reload register and stops. Therefore, the timer count value should be read out in programmable one-shot generation mode and programmable wait one-shot generation mode before the timer stops.

19.4.5 Timer C

(1) Access the TC, TM0 and TM1 registers in 16-bit units.

This prevents the timer value from being updated between the low-order byte and high-order byte are being read.

Example (when Timer C is read): MOV.W 0090H,R0 ; Read out timer C

19.5 Serial Interface

(1) When reading data from the UiRB (i=0,1) register even in the clock asynchronous serial I/O mode or in the clock synchronous serial I/O mode. Be sure to read data in 16-bit unit. When the high-byte of the UiRB register is read, the PER and FER bits of the UiRB register and the RI bit of the UiC1 register are set to "0".

Example (when reading receive buffer register): MOV.W 00A6H, R0 ; Read the U0RB register

(2) When writing data to the UiTB register in the clock asynchronous serial I/O mode with 9-bit transfer data length, data should be written high-byte first then low-byte in 8-bit unit.

Example (when reading transmit buffer register):

MOV.B	#XXH, 00A3H	; Write the high-byte of U0TB register
MOV.B	#XXH, 00A2H	; Write the low-byte of U0TB register
19.6 A/D Converter

- (1) When writing to each bit but except bit 6 in the ADCON0 register, each bit in the ADCON1 register, or the SMP bit in the ADCON2 register, A/D conversion must be stopped (before a trigger occurs). When the VCUT bit in the ADCON1 register is changed from "0" (VREF not connected) to "1" (VREF connected), wait at least 1 µs before starting A/D conversion.
- (2) When changing AD operation mode, select an analog input pin again.
- (3) In one-shot mode, A/D conversion must be completed before reading the AD register. The IR bit in the ADIC register or the ADST bit in the ADCON0 register can indicates whether the A/D conversion is completed or not.
- (4) In repeat mode, the undivided main clock must be used for the CPU clock.
- (5) If A/D conversion is forcibly terminated while in progress by setting the ADST bit in the ADCON0 register to "0" (A/D conversion halted), the conversion result of the A/D converter is indeterminate. If the ADST bit is set to "0" in a program, ignore the value of AD register.
- (6) A 0.1 μ F capacitor should be connected between the AVcc/VREF pin and AVss pin.

19.7 Flash Memory Version

19.7.1 CPU Rewrite Mode

Operation Speed

Before entering CPU rewrite mode (EW0 mode, EW1 mode), select 5MHz or below for the CPU clock using the CM06 bit in the CM0 register and the CM16 to CM17 bits in the CM1 register.

• Instructions Diabled Against Use

The following instructions cannot be used in EW0 mode because the flash memory internal data is referenced: UND, INTO and BRK instructions.

How to Access

Write "0" to the corresponding bits before writing "1" when setting the FMR01, FMR02, and FMR11 bits to "1". Do not generate an interrupt between writing "0" and "1".

Rewriting User ROM Area

In EW0 mode, if the power supply voltage drops while rewriting any block in which the rewrite control program is stored, the flash memory may not be able to be rewritten because the rewrite control program cannot be rewritten correctly. In this case, use stnadard serial I/O mode.

• Reset Flash Memory

Since the CPU stops and cannot return when setting the FMSTP bit in the FMR0 register to "1" (flash memory stops) during erase suspend in EW1 mode, do not set the FMSTP bit to "1".

Entering Stop Mode or Wait Mode

Do not enter stop mode or wait mode during erase-suspend.

Interrupt

Table 19.1 list the Interrupt in EW0 Mode and Table 19.2 lists the Interrupt in EW1 Mode.

Mode	Status	When maskable	When watchdog timer, oscillation stop detection, and
		interrupt request is	voltage detection interrupt request are acknowledged
		acknowledged	
EW0	During auto-	Any interrupt can be	Once an interrupt request is acknowledged, the auto-
	matic erasing	used by allocating a	programming or auto-erasing is forcibly stoped and
		vector to RAM	resets the flash memory. An interrupt process starts
			after the fixed period and the flash memory restarts.
	Automatic	-	Since the block during the auto-erasing or the address
	writing		during the auto-programming is forcibly stopped, the
			normal value may not be read. Execute the auto-eras-
			ing again and ensure the auto-erasing is completed
			normally.
			Since the watchdog timer does not stop during the
			command operation, the interrupt request may be
			generated. Reset the watchdogi timer regularly.

Table 19.1 Interrupt in EW0 Mode

NOTES:

1. Do not use the address match interrupt while the command is executed because the vector of the address match interrupt is allocated on ROM.

2. Do not use the non-maskable interrupt while Block 0 is automatically erased because the fixed bector is allocated Block 0.

Table 19.2	2 Interrupt in	EW1	Mode

Mode	Status	When maskable interrupt	When watchdog timer, oscillation stop detection and
		request is acknowledged	voltage detection interrupt request area acknowledged
EW1	During auto-	The auto-erasing is sus-	Once an interrupt request is acknowledged,
	matic erasing	pended and the interrupt pro-	the auto-programming or auto-erasing is forc-
	(erase-sus-	cess is executed. The auto-	ibly stopped and resets the flash memory. An
	pend func-	erasing can be restarted by	interrupt process starts after the fixed period
	tion is en-	setting the FMR41 bit in the	and the flash memory restarts. Since the block
	abled)	FMR4 register to "0" (erase	during the auto-erasing or the address during
		restart) after the interrupt	the auto-programming is forcibly stopped, the
		process completes	normal value may not be read. Execute the
	During auto-	The auto-erasing has a prior-	auto-erasing again and ensure the auto-eras-
	matic erasing	ity and the interrupt request	ing is competed normally. Since the watchdog
	(erase-sus-	acknowledgement is waited.	timer does not stop during the command op-
	pend func-	The interrupt process is ex-	eration, the interrupt request may be gener-
	tion is dis-	ecuted after the auto-erasing	ated. Reset the watchdog timer regularly using
	abled)	completes	the erase-suspend function.
	Auto pro-	The auto-programming has a	
	gramming	priority and the interrupt re-	
		quest acknowledgement is	
		waited. The interrupt process	
		is executed after the auto-	
		programming completes	

NOTES:

- 1. Do not use the address match interrupt while the command is executed because the vector of the address match interrupt is allocated on ROM.
- 2. Do not use the non-maskable interrupt while Block 0 is automatically erased because the fixed bector is allocated Block 0.

19.8 Noise

(1) Bypass Capacitor between VCC and VSS Pins

Insert a bypass capacitor (at least $0.1 \,\mu\text{F}$) between Vcc and Vss pins as the countermeasures against noise and latch-up. The connecting wires must be the shortest and widest possible.

(2) Port Control Registers Data Read Error

During severe noise testing, mainly power supply system noise, and introduction of external noise, the data of port related registers may changed. As a firmware countermeasure, it is recommended to periodically reset the port registers, port direction registers and pull-up control registers. However, you should fully examine before introducing the reset routine as conflicts may be created between this reset routine and interrupt routines (i. e. ports are switched during interrupts).

(3) CNVss Pin Wiring

In order to improve the pin tolerance to noise, insert a pull down resistance (about 5 k Ω) between CNVss and Vss, and placed as close as possible to the CNVss pin.

20. Usage notes for on-chip debugger

When using the on-chip debugger to develop the R8C/10 group program and debug, pay the following attention.

- (1) Do not use P0₀/AN₇/TxD₁₁ pin and P3₇/TxD₁₀/RxD₁ pin.
- (2) When write in the PD3 register (00E7 $_{16}$ address), set bit 7 to "0".
- (3) Do not access the related serial interface 1 register.
- (4) Do not use from OC000₁₆ address to OC7FF₁₆ address because the on-chip debugger uses these addresses.
- (5) Do not set the address match interrupt (the registers of AIER, RMAD0, RMAD1 and the fixed vector tables) in a user system.
- (6) Do not use the BRK instruction in a user system.
- (7) Do not set the b5 to "0" by a user program since the on-chip debugger uses after setting the b5 in the FMR0 register to "1".
- (8) The stack pointer with upto 8 bytes is used during the user program break. Therefore, save space of 8 bytes for the stack area.

Connecting and using the on-chip debugger has some peculiar restrictions. Refer to each on-chip debugger manual for on-chip debugger details.







Appendix 2. Connecting examples for serial writer and on-chip debugging emulator

Appendix figure. 2.1 shows connecting examples with USB Flash Writer and appendix figure 2.2 shows connecting examples with M16C Flash Starter.



Appendix figure 2.1 Connecting examples with USB Flash Writer (M3A-0665)



Appendix figure 2.2 Connecting examples with M16C Flash Starter (M3A-0806)





Appendix figure 2.3 shows connecting examples with emulator E7.

Figure 2.3 Connecting examples with emulator E7 (HS0007TCU01H)

Appendix 3. Example of Oscillation Evaluation Circuit

Appendix Figure 3.1 shows the Example of Oscillation Evaluation Circuit.



Appendix figure 3.1 Example of Oscillation Evaluation Circuit

Register Index

A

AD 107 ADCON0 106, 108, 109 ADCON1 106, 108, 109 ADCON2 107 ADIC 39 AIER 52

С

CM0 19 CM1 19

D

DRR 121

F

FMR0 146 FMR1 147 FMR4 147

I

 INTOF
 46

 INTOIC
 39

 INT1IC
 39

 INT2IC
 39

 INT3IC
 39

 INT4IC
 46

Κ

KIEN 50 KUPIC 39

0

OCD 20

Ρ

P0 120
P1 120
P3 120
P4 120
PD0 120
PD1 120
PD3 120

PD4 120 PM0 31 PM1 31 PRCR 30 PREX 57 PREY 66 PREZ 74 PUM 67, 69, 71, 75, 77, 79, 81, 84 PUR0 121 PUR1 121 R RMAD0 52 RMAD1 52 S SORIC 39 SOTIC 39 S1RIC 39 S1TIC 39 Т TC 87 TCC0 49, 87 TCC1 49, 87 TCIC 39 TCSS 57, 67, 75 TM0 87 TX 57 TXIC 39 TXMR 48, 56, 58, 59, 60, 61, 63 TYIC 39 TYPR 66 TYSC 66 TYZMR 48, 65, 69, 71, 73, 77, 79, 81, 84 TYZOC 66, 74 TZIC 39 TZPR 74

TZSC 74

U

U0BRG 91 U0C0 92 U0C1 93 U0MR 92 U0RB 91 U1BRG 91 U1C0 92 U1C1 93 U1MR 92 U1RB 91 U1RB 91 U1TB 91 UCON 93

W

WDC 54 WDTR 54 WDTS 54



Rev.	Date		Description	
		Page	Summary	
0.91	Sep 8, 2003	-	First edition issued	
0.92	Nov 5, 2003	2	Table1.1Add on Power ConsumptionInternal : Revise 10 sources to 9 sources	
		4	Table 1.2 Delete **	
		6	Table1.3CNVss and MODE : Delete (5 kΩ) CNVss : Add NOTES 1 Analog power supply input : Add one sentence Reference voltage input : Add one sentence	
		14	Section 5.1 Add one sentence Section 5.2 Add one sentence Delete sentences Section 5.3 Add one sentence Delet sentecnes	
		19	Figure 6.2 Revise "on-chip oscillator" to "on-chip oscillator clock" on NOTES 2, CMO	
		22	Section 6.2 Revise 100 kHz to 125 kHz	
		26	Section 6.4.3 is revised	
		30	Table 6.5 Delete "watchdog timer"	
		49	Table 10.13Revise "Function of the TYWC bit in the TYZMR" to "Function varies depending on the operation mode"	
		54	Figure 11.1 is revised	
		57	Figure 12.1 Delete of CLR	
		62	Table 12.5 Select function is revised	
		65	Figure 12.10 Add NOTE 7 and revise 0D16 to 0E16 Revise some parts in Figure	
		66	Figure 12.11 Delete of CLR	
		67	Figure 12.13 TYPR, NOTES 1 : Revise PYSC register to TYSC register TYZOC, NOTES 1 : Revise TYS bit to TZS bit Add NOTE 3	
		74	Figure 12.18 Delete of CLR	
		75	Figure 12.20 TYZOC, NOTE 1 : Revise TYS bit to TZS bit Add NOTE 3	
		81	Table 12.11 revised	

Rev.	Date		Description
		Page	Summary
0.92	Nov 5, 2003	84	Table 12.12 revised
		87	Figure 12.28 Add "Sampling clock"
		101	Table 13.5 Add bit "CKPOL", "Set to "0""
		110	Section 14.3 Add under the sixth line Add Figure 14.6
		116	Figure 15.6 NOTES 2 and 3 : Revise its content is "0" to its content is indetermi nate
			Figure 15.7 NOTES 1 and 2 : Revise its content is "0" to its content is indetermi nate
		119	Table 16.2 Delete NOTES 3 and 4
		120	Table 16.3 Delete Tsamp Revise Table 16.4
		121	Add Figure 16.1 Add Figure 16.2
		123	Table16.7 Revise on-chip oscillator 100 kHz to 125 kHz High-speed mode, Medium-speed mode : Revise XIN = 5 MHz to XIN = 10 MHz
		124	Add Table 16.8 to 16.12 Table 16.10 Revise NOTES 1 and 2
		125	Revise Figure 16.2 to 16.3
		126	Table 16.13Revise fRING-S to fRING Revise "Low-spped on-chip oscillator frequency" to "On-chip oscillator fre quency" NOTES 1 : Revise f(BCLK) = 5 MHz to 10 MHz
		127	Table 16.14On-chip oscillator : Revise 100 kHz to 125 kHzHigh-speed mode, Medium-speed mode : Revise XIN = 5 MHz to10MHz
		128	Add Table 16.15 to 16.19 Table 16.17 Revise NOTES 1 and 2
		129	Add Figure 16.3
		130	Table 17.1 Delete Data Retention
		131	Section 17.2 Add under the eighth line
		137	Figure 17.4 FMR1, bit 6 : Delete "When read, its content is indeterminate" Revise RO to

Rev.	Date		Description	
		Page	Summary	
0.92	Nov 5, 2003	147	Section 17.5 Add sentences	
		148	Table 17.7 Revise P46/XIN and P47/XOUT	
		150	Figure 17.13 Add NOTES 3	
			Figure 17.14 Add NOTES 2	
		155	Section 19.3.2 Add (1) and (4)	
			Add Section 19.3.3 (1)	
			Revise 19.3.3 Timer Z to 19.3.4 Timer ZSection 19.3.3 Add (1)	
		161	Section 20 Add (5) and (6)	
			Add sentences	
0.93	Feb 18, 2004	147- 150	Add 4 pages	
1.00	Sep 24, 2004	all pages	Words standardized (on-chip oscillator, serial interface, A/D)	
		2	Table 1.1 revised	
		5	Figure 1.3, NOTES 3 added	
		6	Table 1.3 revised	
		9	Figure 3.1, NOTES added	
		10-13	One body sentence in chapter 4 added; Titles of Table 4.1 to 4.4 added	
		12	Table 4.3 revised ; Table 4.4 revised	
		22	Figure 6.2 revised (CM0 and CM1)	
		25	Table 6.3, Timer Z and Timer C interrupt added	
		26	6.4.3 Stop Mode, in "Pin Status in Stop Mode", one sentence added	
		29	One sentence in 6.5.1 moves to Chapter 19	
		47	One body sentence in 10.2.1 added	
		49	One body sentence in 10.2.3 added	
		50	One body sentence in 10.2.4 added	
		51	Figure 10.15 revised	
		54	Figure 11.1 revised	
		57	Line 4 in 12.1 revised	
		60	Table 12.3 revised	
		61	Table 12.4 revised	
		62	Figure 12.7 revised	
		64	Table 12.6 revised; Figure 12.9 revised	
		69	Table 12.7 revised	
		71	Table 12.8 revised, NOTES revised	
		72	Figure 12.16 revised	
		74	5 line in 12.3 revised ; Figure 12.18 revised	

Rev.	Date	Description	
		Page	Summary
1.00	Sep 24, 2004	77	Table 12.9 revised
		79	Table 12.10 revised, NOTES revised
		81	Table 12.11 revised, NOTES revised
		83	Figure 12.25 revised
		84	Table 12.12 revised, NOTES revised
		86	Figure 12.27 revised
		88	Figure 12.29 revised
		91	Figure 13.2 revised
		99	13.1.3 revised
		103	Figure 13.10 revised
		111	Figure numbers in 15.1.1, 15.1.2, 15.1.3 and 15.1.4 revised
		118	Table 15.1 revised
		119	Table 16.2 revised
		120	Table 16.3 revised
			Table 16.4 revised
		122	Table 16.6 revised
		123	Table 16.7 revised
		124	Table 16.8 revised
			Table 16.12 revised
		126	Table 16.13 revised
		127	Table 16.14 revised
		128	Table 16.15 revised
			Table 16.17 revised
			Table 16.19 revised
		134	Line 2 and 8 in 17.4.2 revised
		135	FMR46 bit revised
		136	Figure 17.3 revised
		137	Figure 17.4 revised (FMR4)
		139	Figure 17.7 revised ; Figure title revised
		140	Table 17.4 revised
		142	Figure 17.9 revised
		143	Figure 17.10 revised
		145	Table 17.6 revised
		152-163	Compositions in Chapter 19 modified ;19.3 added ; 19.4.5 revised ; 19.7 revised
		164	(7) in Chapter 20 added
		168	Appendix 3 added
		169-170	Page numbers in Register Index revised

Rev.	Date		Description
		Page	Summary
1.10	Apr.27.2005	4	Table 1.2, Figure 1.2 package name revised
		5	Figure 1.3 package name revised
		10	Table 4.1 revised
		12	Table 4.3 revised
		14	5.1 partly revised
		15	Figure 5.2 partly revised
		17	Table 6.1 partly added
		19	Figure 6.2 partly revised
		21	6.1 partly revised
		23	6.3.1 partly deleted
		24	6.4.1 partly revised
		27	Figure 6.5 revised
		28	Figure 6.6 deleted
		54	Figure 11.2 partly revised
		63	Figure 12.9 partly revised
		80	Table 12.11 partly revised
		83	Table 12.12 partly revised
		87	Figure12.29 partly revised
		100	Table 13.6 partly revised
		103	13.2.3 Bit Rate added
		110	Figure 14.6 partly revised
			14.4 added
		111	14.5 added
		112	14.6 added
		114	Figure 15.1 revised
		115	Figure 15.2 revised
		116	Figure 15.3 revised
		120-125	15.2 added
		126	Table15.24 partly revised
			Figure 15.9 added
		128	Table 16.3 partly revised
			Table 16.4 partly added
			Table 16.5 partly revised
		130	Table 16.6 partly revised
		134	Table 16.13 partly revised
		138	Figure 17.1 revised
		146	Figure 17.5 added
		149	Program partly revised
		151	Figure 17.11 partly added
		157	Figure 17.13 package name revised
		159	18.1 partly revised
		164	19.3.2 added
		165	19.4.4 partly revised
		167	19.6 partly revised
		168	19.7.1 partly added
		172	20 partly revised
		173	Package Dimensions revised

Rev.	Date	Description	
		Page	Summary
1.20	Jan.27.2006	2	Table 1.1 Performance outline revised
		3	Figure 1.1 Block diagram partly revised
		4	1.4 Product Information, title of Table 1.2
			"Product List" \rightarrow "Product Informaton" revised
		<u>^</u>	Figure 1.2 Type No., Memory Size, and Package partly revised
		6 7-8	Table 1.3 Pin description revised 2 Central Processing Unit (CPU) revised
		7-0	Figure 2.1 CPU register revised
		10	Table 4.1 SFR Information(1) NOTES:1 revised
		11	Table 4.2 SFR Information(2) NOTES:1 revised
		12	Table 4.3 SFR Information(3);
			0081 ₁₆ : "Prescaler Y" \rightarrow "Prescaler Y Register"
			0082 ₁₆ : "Timer Y Secondary" \rightarrow "Timer Y Secondary Register"
			008316: "Timer Y Primary" \rightarrow "Timer Y Primary Register"
			008516: "Prescaler Z" \rightarrow "Prescaler Z Register"
			008616: "Timer Z Secondary" \rightarrow "Timer Z Secondary Register"
			0087 ₁₆ : "Timer Z Primary" \rightarrow "Timer Z Primary Register"
			008C16: "Prescaler X" \rightarrow "Prescaler X Register" revised
		10	NOTES:1 revised
		13 15	Table 4.4 SFR Information(4) NOTES:1 revised Figure 5.2 Reset Sequence; "72cycles" \rightarrow "64cycles" revised
		17	6 Clock Generation Circuit;
			"(oscillation stop detect function)" \rightarrow "(oscillation stop detection function)" revised
			Table 6.1 Clock Generation Circuit Specifications NOTES: 2 deleted
		20	Figure 6.3 OCD Register NOTES: 3 partly deleted
		22	6.2.1 On-Chip Oscillator Clock;
			"The application products to accommodate the frequency range." $ ightarrow$
			"The application products for the frequency change." revised
		24	Table 6.2 Setting Clock Related Bit and Modes CM13 added
		28	6.5.1 How to Use Oscillation Stop Detection Function:
		32	"This function cannot is below 2 MHz." added
		32	Table 9.1 Bus Cycles for Access Space, Table 9.2 Access Unit and Bus Operation; "SFR" \rightarrow "SFR, Data flash",
			$ROM/RAM" \rightarrow "Program ROM/RAM" revised$
		37	Table 10.2 Relocatable Vector Tables; "A/D" \rightarrow "A/D Conversion" revised
		45	Figure 10.9 Interrupts Priority Select Circuit NOTES: 1 deleted
		56	Figure 12.1 Timer X Block Diagram; "Peripheral data bus" \rightarrow "Data bus" revised
		59	Table 12.3 Pulse Output Mode Specifications NOTES: 1 added
		73	Figure 12.18 Timer Z Block Diagram; "Peripheral data bus" \rightarrow "Data bus" revised
		91	Figure 13.3 U0TB to U1TB Registers, U0RB and U1RB Registers, and U0BRG and
			U1BRG Registers;
			UARTi transmit buffer register (i=0, 1) revised
		92	UARTi bit rate register (i=0, 1); NOTES: 3 added Figure 13.4 U0MR to U1MR Registers and U0C0 and U1C0 Registers;
		92	UARTi transmit/receive control register 0 (i=0, 1); NOTES: 1 added
		93	Figure 13.5 U0C1 and U1C1 Registers and UCON Register;
		00	UART transmit/receive control register 2; NOTES: 2 added
		100	Table 13.5 Registers to Be Used and Settings in UART Mode;
			UiBRG: "-" \rightarrow "0 to 7" revised
		105	Figure 14.1 A/D Converter Block Diagram "Vref" \rightarrow "Vcom" revised
			-

Rev.	Date		Description
		Page	Summary
1.20	Jan.27.2006	113 116 117 118 119 127	14.7 Output Impedance of Sensor under A/D Conversion added Figure 15.1 Programmable I/O Ports (1); NOTES: 1 added Figure 15.2 Programmable I/O Ports (2); NOTES: 1 added Figure 15.3 Programmable I/O Ports (3); NOTES: 1 added Figure 15.4 Programmable I/O Ports (4); NOTES: 3 added Table 15.20 Port P33/INT3/TCIN Setting; Bit: "PD3_1" \rightarrow "PD3_3" Table 15.22 Port P45/INT0 Setting; Bit: "PD3_3" \rightarrow "PD4_5" Table 15.23 Port XIN/P46, XOUT/P47 Setting; Setting value: External input to XIN pin, "H" output from XOUT pin;
		129 130	CM1: "1" \rightarrow "0", CM0: "0" \rightarrow "1", Feedback resistance: "OFF" \rightarrow "ON" Table 16.2 Recommended Operating Conditions; NOTES: 1, 2, 3 revised Table 16.3 A/D Conversion Characteristics; "A/D operation clock frequency" \rightarrow "A/D operating clock frequency" revised NOTES: 1, 2, 3, 4 revised Table 16.4 Flash Memory (Program ROM) Electrical Characteristics; "Data retention duration" \rightarrow "Data hold time" revised "Topr" \rightarrow "Ambient temperature" revised NOTES: 2 added NOTES: 2 added
		132	Measuring condition of byte program time and block erase time deleted Table 16.6 Electrical Characteristics (1) [Vcc=5V]; "P10 to P17 Except Xout" \rightarrow "Except P10 to P17, Xout" revised
		133	Table 16.7 Electrical Characteristics (2) [Vcc=5V] NOTES: 1, 2 revised
		136	Measuring condition: Stop mode "Topr = 25 °C" added Table 16.13 Electrical Characteristics (3) [Vcc=3V] "P1₀ to P17 Except Xout" → "Except P1₀ to P17, Xout" revised
		137	Table 16.14 Electrical Characteristics (4) [Vcc=3V] NOTES: 1, 2 revised Measuring condition: Stop mode "Topr = 25 °C" added
		147	Figure 17.4 FMR1 and FMR4; Flash memory control register 4 NOTES: 2 "Other than this period, this bit is set to "0"." revised
		153	Figure 17.11 Block Erase Command (When Using Erase-suspend Function); "Write 'D0 ₁₆ ' to the uppermost block address" \rightarrow "Write 'D0 ₁₆ ' to the any block address" revised
		156 158	Figure 17.12 Full Status Check and Handling Procedure for Each Error revised Table 17.7 Pin Functions (Flash Memory Standard Serial I/O Mode); RESET: revised
		162	 19.1.1 Stop Mode "Use the next program to enter stop mode." added " Example of entering stop mode" → " Program of entering stop mode"
		166	"Program Example" deleted 19.3.1 Oscillation Stop Detection Function "Since the oscillation stop is 2 MHz or below," \rightarrow "Since the oscillation stop is below 2 MHz," revised
		176	Appendix figure 2.2 Connecting examples with M16C Flash Starter (M3A-0806); Pulled up added NOTES: 1 revised

RENESAS 16-BIT SINGLE-CHIP MICROCOMPUTER HARDWARE MANUAL R8C/10 Group Publication Data : Rev.0.93 Feb 18, 2004 Rev.1.20 Jan 27, 2006 Published by : Sales Strategic Planning Div. Renesas Technology Corp.

© 2006. Renesas Technology Corp., All rights reserved. Printed in Japan.

R8C/10 Group Hardware Manual



Renesas Electronics Corporation 1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan