

The sales of these products are limited for China and Hong Kong.

16

R7F0C903-908

User's Manual: Hardware

16-Bit Single-Chip Microcontrollers

All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by Renesas Electronics Corp. without notice. Please review the latest information published by Renesas Electronics Corp. through various means, including the Renesas Electronics Corp. website (http://www.renesas.com).

Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- 11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power is supplied until the power reaches the level at which resetting is specified.

3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

6. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (Max.) and V_{IH} (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (Max.) and V_{IH} (Min.).

7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

How to Use This Manual

Readers	_	s who wish to understand the functions of the application systems and programs for these
Purpose	This manual is intended to give users an u Organization below.	understanding of the functions described in the
Organization	The R7F0C903-908 manual is separated in edition (common to the RL78 Microcontrolled R7F0C903-908 User's Manual (This Manual) • Pin functions • Internal block functions • Interrupts • Other on-chip peripheral functions • Electrical specifications	nto two parts: this manual and the instructions r). RL78 Microcontroller User's Manual Software • CPU functions • Instruction set • Explanation of each instruction
How to Read This Manual	 revised points. The revised points car PDF file and specifying it in the "Find w How to interpret the register format: → For a bit number enclosed in angle bracket 	ers. cons: contents. The mark " <r>" shows major in be easily searched by copying an "<r>" in the what:" field. ackets, the bit name is defined as a reserved as an sfr variable using the #pragma sfr ler instructions:</r></r>

Conventions	Data significance: Active low representations:	0 0	e left and lower digits on the right er pin and signal name)
	Note:	Footnote for item n	narked with Note in the text
	Caution:	Information requirir	ng particular attention
	Remark:	Supplementary info	ormation
	Numerical representations:	Binary ···×	×××× or ××××B
		Decimal×	×××
		Hexadecimal×	××××H

Related DocumentsThe related documents indicated in this publication may include preliminary versions.However, preliminary versions are not marked as such.

Documents Related to Devices

Document Name	Document No.
R7F0C903-908 User's Manual Hardware	This manual
RL78 Family User's Manual: Software	R01US0015E

Documents Related to Flash Memory Programming

Document Name	Document No.
PG-FP5 Flash Memory Programmer User's Manual	R20UT0008E

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document when designing.

Other Documents

Document Name	Document No.
Renesas MPUs & MCUs RL78 Family	R01CP0003E
Semiconductor Package Mount Manual	R50ZZ0003E
Semiconductor Reliability Handbook	R51ZZ0001E

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document when designing.

All trademarks and registered trademarks are the property of their respective owners.

EEPROM is a trademark of Renesas Electronics Corporation.

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Caution: This product uses SuperFlash® technology licensed from Silicon Storage Technology, Inc.

CONTENTS

CHAPTER 1 OUTLINE	1
1.1 Features	1
1.2 List of Part Numbers	
1.3 Pin Configuration (Top View)	4
1.4 Pin Identification	
1.5 Block Diagram	6
1.6 Outline of Functions	7
CHAPTER 2 PIN FUNCTIONS	9
2.1 Port Function	9
2.1.1 32-pin products	10
2.2 Functions other than port pins	12
2.2.1 Functions for each product	12
2.2.2 Pins for each product (pins other than port pins)	14
2.3 Connection of Unused Pins	16
2.4 Block Diagrams of Pins	17
CHAPTER 3 CPU ARCHITECTURE	
3.1 Memory Space	
3.1.1 Internal program memory space	33
3.1.2 Mirror area	36
3.1.3 Internal data memory space	37
3.1.4 Special function register (SFR) area	38
3.1.5 Extended special function register (2nd SFR: 2nd Special Function Register) area	38
3.1.6 Data memory addressing	39
3.2 Processor Registers	40
3.2.1 Control registers	40
3.2.2 General-purpose registers	42
3.2.3 ES and CS registers	43
3.2.4 Special function registers (SFRs)	44
3.2.5 Extended special function registers (2nd SFRs: 2nd Special Function Registers)	49
3.3 Instruction Address Addressing	55
3.3.1 Relative addressing	55
3.3.2 Immediate addressing	55
3.3.3 Table indirect addressing	
3.3.4 Register direct addressing	
3.4 Addressing for Processing Data Addresses	57

3.4.1 Implied addressing	
3.4.2 Register addressing	
3.4.3 Direct addressing	
3.4.4 Short direct addressing	
3.4.5 SFR addressing	
3.4.6 Register indirect addressing	61
3.4.7 Based addressing	
3.4.8 Based indexed addressing	
3.4.9 Stack addressing	
CHAPTER 4 PORT FUNCTIONS	71
4.1 Port Functions	
4.2 Port Configuration	
4.2.1 Port 0	
4.2.2 Port 1	
4.2.3 Port 2	73
4.2.4 Port 3	
4.2.5 Port 4	
4.2.6 Port 5	
4.2.7 Port 6	
4.2.8 Port 7	
4.2.9 Port 12	
4.2.10 Port 13	
4.2.11 Port 14	
4.3 Registers Controlling Port Function	
4.3.1 Port mode registers (PMxx)	
4.3.2 Port registers (Pxx)	
4.3.3 Pull-up resistor option registers (PUxx)	
4.3.4 Port input mode registers (PIMxx)	
4.3.5 Port output mode registers (POMxx)	
4.3.6 Port mode control registers (PMCxx)	
4.3.7 A/D port configuration register (ADPC)	
4.3.8 Peripheral I/O redirection register (PIOR)	
4.4 Port Function Operations	
4.4.1 Writing to I/O port	
4.4.2 Reading from I/O port	
4.4.3 Operations on I/O port	
4.4.4 Handling different potential (1.8 V, 2.5 V, 3 V) by using I/O buffers	
4.5 Register Settings When Using Alternate Function	
4.5.1 Basic concept when using alternate function	
4.5.2 Register settings for alternate function whose output function is not used	

4.5.3 Register setting examples for used port and alternate functions	
4.6 Cautions When Using Port Function	
4.6.1 Cautions on 1-Bit Manipulation Instruction for Port Register n (Pn)	
4.6.2 Notes on specifying the pin settings	
CHAPTER 5 CLOCK GENERATOR	100
5.1 Functions of Clock Generator	100
5.2 Configuration of Clock Generator	102
5.3 Registers Controlling Clock Generator	
5.3.1 Clock operation mode control register (CMC)	104
5.3.2 System clock control register (CKC)	106
5.3.3 Clock operation status control register (CSC)	106
5.3.4 Oscillation stabilization time counter status register (OSTC)	107
5.3.5 Oscillation stabilization time select register (OSTS)	109
5.3.6 Peripheral enable register 0 (PER0)	111
5.3.7 Subsystem clock supply mode control register (OSMC)	114
5.3.8 High-speed on-chip oscillator frequency select register (HOCODIV)	115
5.3.9 High-speed on-chip oscillator trimming register (HIOTRM)	116
5.4 System Clock Oscillator	117
5.4.1 X1 oscillator	117
5.4.2 High-speed on-chip oscillator	120
5.4.3 Low-speed on-chip oscillator	120
5.5 Clock Generator Operation	121
5.6 Controlling Clock	123
5.6.1 Example of setting high-speed on-chip oscillator	123
5.6.2 Example of setting X1 oscillation clock	124
5.6.3 CPU clock status transition diagram	125
5.6.4 Condition before changing CPU clock and processing after changing CPU clock	128
5.6.5 Time required for switchover of CPU clock and main system clock	129
5.6.6 Conditions before clock oscillation is stopped	129
5.7 Resonator and Oscillator Constants	130
CHAPTER 6 TIMER ARRAY UNIT	133
6.1 Functions of Timer Array Unit	135
6.1.1 Independent channel operation function	135
6.1.2 Simultaneous channel operation function	136
6.1.3 8-bit timer operation function (channels 1 and 3 only)	137
6.2 Configuration of Timer Array Unit	138
6.2.1 Timer/counter register 0n (TCR0n)	143
6.2.2 Timer data register 0n (TDR0n)	145
6.3 Registers Controlling Timer Array Unit	146

	6.3.1 Peripheral enable register 0 (PER0)	147
	6.3.2 Timer clock select register 0 (TPS0)	148
	6.3.3 Timer mode register 0n (TMR0n)	150
	6.3.4 Timer status register 0n (TSR0n)	155
	6.3.5 Timer channel enable status register 0 (TE0)	156
	6.3.6 Timer channel start register 0 (TS0)	157
	6.3.7 Timer channel stop register 0 (TT0)	158
	6.3.8 Timer input select register 0 (TIS0)	159
	6.3.9 Timer output enable register 0 (TOE0)	160
	6.3.10 Timer output register 0 (TO0)	161
	6.3.11 Timer output level register 0 (TOL0)	162
	6.3.12 Timer output mode register 0 (TOM0)	
	6.3.13 Noise filter enable register 1 (NFEN1)	164
	6.3.14 Registers controlling port functions of pins to be used for timer I/O	165
6.4	Basic Rules of Timer Array Unit	
	6.4.1 Basic rules of simultaneous channel operation function	166
	6.4.2 Basic rules of 8-bit timer operation function (Only Channels 1 and 3)	168
6.5	Operation of Counter	169
	6.5.1 Count clock (f _{TCLK})	169
	6.5.2 Start timing of counter	171
	6.5.3 Counter Operation	172
6.6	Channel Output (TO0n pin) Control	177
6.6	Channel Output (TO0n pin) Control. 6.6.1 TO0n pin output circuit configuration	
6.6		177
6.6	6.6.1 TO0n pin output circuit configuration	177 178
6.6	6.6.1 TO0n pin output circuit configuration6.6.2 TO0n Pin Output Setting	177 178 179
6.6	6.6.1 TO0n pin output circuit configuration6.6.2 TO0n Pin Output Setting6.6.3 Cautions on Channel Output Operation	177 178 179 183
	 6.6.1 TO0n pin output circuit configuration 6.6.2 TO0n Pin Output Setting 6.6.3 Cautions on Channel Output Operation 6.6.4 Collective manipulation of TO0n bit 	
	 6.6.1 TO0n pin output circuit configuration	
	 6.6.1 TO0n pin output circuit configuration	
	 6.6.1 TO0n pin output circuit configuration 6.6.2 TO0n Pin Output Setting 6.6.3 Cautions on Channel Output Operation 6.6.4 Collective manipulation of TO0n bit 6.6.5 Timer Interrupt and TO0n Pin Output at Operation Start. Timer Input (TI0n) Control 6.7.1 TI0n input circuit configuration. 	
6.7	 6.6.1 TO0n pin output circuit configuration	
6.7	 6.6.1 TO0n pin output circuit configuration	
6.7	 6.6.1 TO0n pin output circuit configuration 6.6.2 TO0n Pin Output Setting 6.6.3 Cautions on Channel Output Operation 6.6.4 Collective manipulation of TO0n bit 6.6.5 Timer Interrupt and TO0n Pin Output at Operation Start. Timer Input (TI0n) Control 6.7.1 TI0n input circuit configuration 6.7.2 Noise filter 6.7.3 Cautions on channel input operation Independent Channel Operation Function of Timer Array Unit. 	
6.7	 6.6.1 TO0n pin output circuit configuration	
6.7	 6.6.1 TOOn pin output circuit configuration 6.6.2 TOOn Pin Output Setting 6.6.3 Cautions on Channel Output Operation 6.6.4 Collective manipulation of TOOn bit 6.6.5 Timer Interrupt and TOOn Pin Output at Operation Start Timer Input (TIOn) Control 6.7.1 TIOn input circuit configuration 6.7.2 Noise filter 6.7.3 Cautions on channel input operation Independent Channel Operation Function of Timer Array Unit 6.8.1 Operation as interval timer/square wave output 6.8.2 Operation as external event counter 	
6.7	 6.6.1 TO0n pin output circuit configuration 6.6.2 TO0n Pin Output Setting 6.6.3 Cautions on Channel Output Operation 6.6.4 Collective manipulation of TO0n bit. 6.6.5 Timer Interrupt and TO0n Pin Output at Operation Start. Timer Input (TI0n) Control 6.7.1 TI0n input circuit configuration. 6.7.2 Noise filter 6.7.3 Cautions on channel input operation Independent Channel Operation Function of Timer Array Unit. 6.8.1 Operation as interval timer/square wave output 6.8.2 Operation as external event counter 6.8.3 Operation as frequency divider. 6.8.4 Operation as input pulse interval measurement 6.8.5 Operation as input signal high-/low-level width measurement 	
6.7	 6.6.1 TO0n pin output circuit configuration 6.6.2 TO0n Pin Output Setting 6.6.3 Cautions on Channel Output Operation 6.6.4 Collective manipulation of TO0n bit 6.6.5 Timer Interrupt and TO0n Pin Output at Operation Start Timer Input (TI0n) Control 6.7.1 TI0n input circuit configuration 6.7.2 Noise filter 6.7.3 Cautions on channel input operation Independent Channel Operation Function of Timer Array Unit 6.8.1 Operation as interval timer/square wave output 6.8.2 Operation as frequency divider 6.8.4 Operation as input pulse interval measurement 	
6.7	 6.6.1 TOOn pin output circuit configuration 6.6.2 TOOn Pin Output Setting 6.6.3 Cautions on Channel Output Operation 6.6.4 Collective manipulation of TOOn bit 6.6.5 Timer Interrupt and TOOn Pin Output at Operation Start. Timer Input (TI0n) Control 6.7.1 TIOn input circuit configuration 6.7.2 Noise filter 6.7.3 Cautions on channel input operation Independent Channel Operation Function of Timer Array Unit. 6.8.1 Operation as interval timer/square wave output 6.8.2 Operation as frequency divider. 6.8.3 Operation as frequency divider. 6.8.4 Operation as input pulse interval measurement 6.8.5 Operation as input signal high-/low-level width measurement. 6.8.6 Operation as delay counter 	
6.7	 6.6.1 TO0n pin output circuit configuration 6.6.2 TO0n Pin Output Setting 6.6.3 Cautions on Channel Output Operation 6.6.4 Collective manipulation of TO0n bit 6.6.5 Timer Interrupt and TO0n Pin Output at Operation Start. Timer Input (TI0n) Control 6.7.1 TI0n input circuit configuration. 6.7.2 Noise filter 6.7.3 Cautions on channel input operation Independent Channel Operation Function of Timer Array Unit. 6.8.1 Operation as interval timer/square wave output 6.8.2 Operation as frequency divider. 6.8.4 Operation as input pulse interval measurement 6.8.5 Operation as input signal high-/low-level width measurement. 6.8.6 Operation as delay counter 	

6.9.3 Operation as multiple PWM output function	229
6.10 Cautions When Using Timer Array Unit	236
6.10.1 Cautions When Using Timer output	236
CHAPTER 7 12-BIT INTERVAL TIMER	237
7.1 Functions of 12-bit Interval Timer	237
7.2 Configuration of 12-bit Interval Timer	237
7.3 Registers Controlling 12-bit Interval Timer	238
7.3.1 Peripheral enable register 0 (PER0)	238
7.3.2 Subsystem clock supply mode control register (OSMC)	239
7.3.3 Interval timer control register (ITMC)	240
7.4 12-bit Interval Timer Operation	241
7.4.1 12-bit interval timer operation timing	241
7.4.2 Start of count operation and re-enter to HALT/STOP mode after returned from	
HALT/STOP mode	242
CHAPTER 8 CLOCK OUTPUT/BUZZER OUTPUT CONTROLLER	
8.1 Functions of Clock Output/Buzzer Output Controller	243
8.2 Configuration of Clock Output/Buzzer Output Controller	245
8.3 Registers Controlling Clock Output/Buzzer Output Controller	245
8.3.1 Clock output select registers n (CKSn)	245
8.3.2 Registers controlling port functions of pins to be used for clock or buzzer output	247
8.4 Operations of Clock Output/Buzzer Output Controller	248
8.4.1 Operation as output pin	248
8.5 Cautions of clock output/buzzer output controller	248
CHAPTER 9 WATCHDOG TIMER	
9.1 Functions of Watchdog Timer	249
9.2 Configuration of Watchdog Timer	250
9.3 Register Controlling Watchdog Timer	251
9.3.1 Watchdog timer enable register (WDTE)	251
9.4 Operation of Watchdog Timer	252
9.4.1 Controlling operation of watchdog timer	252
9.4.2 Setting overflow time of watchdog timer	254
9.4.3 Setting window open period of watchdog timer	255
9.4.4 Setting watchdog timer interval interrupt	256
CHAPTER 10 A/D CONVERTER	257
10.1 Function of A/D Converter	257
10.2 Configuration of A/D Converter	260

10.3	Registers Controlling A/D Converter	262
	10.3.1 Peripheral enable register 0 (PER0)	263
	10.3.2 A/D converter mode register 0 (ADM0)	264
	10.3.3 A/D converter mode register 1 (ADM1)	273
	10.3.4 A/D converter mode register 2 (ADM2)	274
	10.3.5 10-bit A/D conversion result register (ADCR)	276
	10.3.6 8-bit A/D conversion result register (ADCRH)	277
	10.3.7 Analog input channel specification register (ADS)	278
	10.3.8 Conversion result comparison upper limit setting register (ADUL)	280
	10.3.9 Conversion result comparison lower limit setting register (ADLL)	280
	10.3.10 A/D test register (ADTES)	281
	10.3.11 Registers controlling port function of analog input pins	282
10.4	A/D Converter Conversion Operations	283
10.5	Input Voltage and Conversion Results	285
10.6	A/D Converter Operation Modes	286
	10.6.1 Software trigger mode (select mode, sequential conversion mode)	286
	10.6.2 Software trigger mode (select mode, one-shot conversion mode)	287
	10.6.3 Software trigger mode (scan mode, sequential conversion mode)	288
	10.6.4 Software trigger mode (scan mode, one-shot conversion mode)	289
	10.6.5 Hardware trigger no-wait mode (select mode, sequential conversion mode)	290
	10.6.6 Hardware trigger no-wait mode (select mode, one-shot conversion mode)	291
	10.6.7 Hardware trigger no-wait mode (scan mode, sequential conversion mode)	292
	10.6.8 Hardware trigger no-wait mode (scan mode, one-shot conversion mode)	293
	10.6.9 Hardware trigger wait mode (select mode, sequential conversion mode)	294
	10.6.10 Hardware trigger wait mode (select mode, one-shot conversion mode)	295
	10.6.11 Hardware trigger wait mode (scan mode, sequential conversion mode)	296
	10.6.12 Hardware trigger wait mode (scan mode, one-shot conversion mode)	297
10.7	A/D Converter Setup Flowchart	298
	10.7.1 Setting up software trigger mode	298
	10.7.2 Setting up hardware trigger no-wait mode	299
	10.7.3 Setting up hardware trigger wait mode	300
	10.7.4 Setup when internal reference voltage is selected (example for software trigger mode and	
	one-shot conversion mode)	301
	10.7.5 Setting up test mode	302
10.8	SNOOZE Mode Function	303
10.9	How to Read A/D Converter Characteristics Table	307
10.1	0 Cautions for A/D Converter	309
CHAPT	ER 11 SERIAL ARRAY UNIT	313
11.1	Functions of Serial Array Unit	314
	11.1.1 3-wire serial I/O (CSI00, CSI11, CSI20)	314

	11.1.2 UART (UART0 to UART2)	315
	11.1.3 Simplified I ² C (IIC00, IIC11, IIC20)	. 316
11.2	Configuration of Serial Array Unit	317
	11.2.1 Shift register	. 320
	11.2.2 Lower 8/9 bits of the serial data register mn (SDRmn)	320
11.3	Registers Controlling Serial Array Unit	322
	11.3.1 Peripheral enable register 0 (PER0)	323
	11.3.2 Serial clock select register m (SPSm)	324
	11.3.3 Serial mode register mn (SMRmn)	325
	11.3.4 Serial communication operation setting register mn (SCRmn)	. 327
	11.3.5 Serial data register mn (SDRmn)	. 330
	11.3.6 Serial flag clear trigger register mn (SIRmn)	332
	11.3.7 Serial status register mn (SSRmn)	333
	11.3.8 Serial channel start register m (SSm)	335
	11.3.9 Serial channel stop register m (STm)	. 336
	11.3.10 Serial channel enable status register m (SEm)	337
	11.3.11 Serial output enable register m (SOEm)	338
	11.3.12 Serial output register m (SOm)	. 339
	11.3.13 Serial output level register m (SOLm)	. 340
	11.3.14 Serial standby control register 0 (SSC0)	. 342
	11.3.15 Noise filter enable register 0 (NFEN0)	. 344
	11.3.16 Registers controlling port functions of serial input/output pins	
11.4	Operation Stop Mode	346
	11.4.1 Stopping the operation by units	
	11.4.2 Stopping the operation by channels	. 347
11.5	Operation of 3-Wire Serial I/O (CSI00, CSI11, CSI20) Communication	348
	11.5.1 Master transmission	350
	11.5.2 Master reception	360
	11.5.3 Master transmission/reception	369
	11.5.4 Slave transmission	379
	11.5.5 Slave reception	. 389
	11.5.6 Slave transmission/reception	396
	11.5.7 SNOOZE mode function	406
	11.5.8 Calculating transfer clock frequency	410
	11.5.9 Procedure for processing errors that occurred during 3-wire serial I/O (CSI00, CSI11, CSI20)	
	communication	
11.6	Operation of UART (UART0 to UART2) Communication	
	11.6.1 UART transmission	415
	11.6.2 UART reception	425
	11.6.3 SNOOZE mode function	432
	11.6.4 Calculating baud rate	440

11.6.5	Procedure for processing errors that occurred during UART (UART0 to UART2)	
	communication	444
11.7 Opera	tion of Simplified I ² C (IIC00, IIC11, IIC20) Communication	445
11.7.1	Address field transmission	447
11.7.2	Data transmission	453
11.7.3	Data reception	457
11.7.4	Stop condition generation	462
11.7.5	Calculating transfer rate	463
11.7.6	Procedure for processing errors that occurred during simplified I ² C (IIC00, IIC11, IIC20)	
	communication	466
CHAPTER 12	SERIAL INTERFACE IICA	467
12.1 Funct	ions of Serial Interface IICA	467
12.2 Confi	guration of Serial Interface IICA	470
12.3 Regis	ters Controlling Serial Interface IICA	473
12.3.1	Peripheral enable register 0 (PER0)	473
12.3.2	PIICA control register n0 (IICCTLn0)	474
12.3.3	IICA status register n (IICSn)	479
12.3.4	IICA flag register n (IICFn)	481
12.3.5	i IICA control register n1 (IICCTLn1)	483
12.3.6	IICA low-level width setting register n (IICWLn)	485
12.3.7	IICA high-level width setting register n (IICWHn)	485
12.3.8	Port mode register 6 (PM6)	486
12.4 I ² C Bu	Is Mode Functions	487
12.4.1	Pin configuration	487
12.4.2	Setting transfer clock by using IICWLn and IICWHn registers	488
12.5 I ² C Bu	Is Definitions and Control Methods	490
12.5.1	Start conditions	490
12.5.2	Addresses	491
12.5.3	Transfer direction specification	491
12.5.4	Acknowledge (ACK)	492
12.5.5	Stop condition	493
12.5.6	Wait	494
12.5.7	Canceling wait	496
12.5.8	Interrupt request (INTIICAn) generation timing and wait control	497
12.5.9	Address match detection method	498
12.5.1	0 Error detection	498
12.5.1	1 Extension code	498
12.5.1	2 Arbitration	499
12.5.1	3 Wakeup function	501
12.5.1	4 Communication reservation	504

12.5.15 Cautions	508
12.5.16 Communication operations	
12.5.17 Timing of I ² C interrupt request (INTIICAn) occurrence	
12.6 Timing Charts	537
CHAPTER 13 MULTIPLIER AND DIVIDER/MULTIPLY-ACCUMULATOR	
13.1 Functions of Multiplier and Divider/Multiply-Accumulator	
13.2 Configuration of Multiplier and Divider/Multiply-Accumulator	552
13.2.1 Multiplication/division data register A (MDAH, MDAL)	554
13.2.2 Multiplication/division data register B (MDBL, MDBH)	555
13.2.3 Multiplication/division data register C (MDCL, MDCH)	556
13.3 Register Controlling Multiplier and Divider/Multiply-Accumulator	558
13.3.1 Multiplication/division control register (MDUC)	558
13.4 Operations of Multiplier and Divider/Multiply-Accumulator	560
13.4.1 Multiplication (unsigned) operation	560
13.4.2 Multiplication (signed) operation	561
13.4.3 Multiply-accumulation (unsigned) operation	
13.4.4 Multiply-accumulation (signed) operation	
13.4.5 Division operation	566
	ECO
CHAPTER 14 DMA CONTROLLER	
CHAPTER 14 DMA CONTROLLER 14.1 Functions of DMA Controller	
14.1 Functions of DMA Controller	
14.1 Functions of DMA Controller 14.2 Configuration of DMA Controller	568 569
 14.1 Functions of DMA Controller 14.2 Configuration of DMA Controller	568 569 569 570
 14.1 Functions of DMA Controller 14.2 Configuration of DMA Controller	568 569 569 570 571
 14.1 Functions of DMA Controller 14.2 Configuration of DMA Controller 14.2.1 DMA SFR address register n (DSAn) 14.2.2 DMA RAM address register n (DRAn) 14.2.3 DMA byte count register n (DBCn) 	568 569 569 570 571 572
 14.1 Functions of DMA Controller	568 569 569 570 571 572 572
 14.1 Functions of DMA Controller	568 569 569 570 571 571 572 572 574
 14.1 Functions of DMA Controller	568 569 569 570 571 572 572 574 575
 14.1 Functions of DMA Controller	568 569 569 570 571 572 572 572 574 575
 14.1 Functions of DMA Controller	568 569 569 570 571 572 572 574 575 575 575
 14.1 Functions of DMA Controller	568 569 569 570 571 572 572 574 575 575 575 576 576
 14.1 Functions of DMA Controller	568 569 569 570 571 572 572 572 574 574 575 575 575 576 576 576
 14.1 Functions of DMA Controller	568 569 569 570 571 572 572 574 575 575 575 576 576 576 576
 14.1 Functions of DMA Controller	568 569 569 570 571 572 572 574 575 575 575 576 576 576 576 576 576
 14.1 Functions of DMA Controller	568 569 569 570 571 572 572 574 575 575 575 576 576 576 576 576 576 578 578
 14.1 Functions of DMA Controller	568 569 569 570 571 572 572 574 574 575 575 575 576 576 576 576 576 576 576

CHAPTER 15 INTERRUPT FUNCTIONS	586
15.1 Interrupt Function Types	586
15.2 Interrupt Sources and Configuration	586
15.3 Registers Controlling Interrupt Functions	592
15.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H)	595
15.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H)	596
15.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR10L,	
PR10H, PR11L, PR11H, PR12L, PR12H)	598
15.3.4 External interrupt rising edge enable registers (EGP0), external interrupt falling edge enable	
registers (EGN0)	600
15.3.5 Program status word (PSW)	601
15.4 Interrupt Servicing Operations	602
15.4.1 Maskable interrupt request acknowledgment	602
15.4.2 Software interrupt request acknowledgment	605
15.4.3 Multiple interrupt servicing	605
15.4.4 Interrupt request hold	609
CHAPTER 16 STANDBY FUNCTION	610
16.1 Standby Function	610
16.2 Registers controlling standby function	611
16.3 Standby Function Operation	611
16.3.1 HALT mode	611
16.3.2 STOP mode	615
16.3.3 SNOOZE mode	620
CHAPTER 17 RESET FUNCTION	623
17.1 Timing of Reset Operation	625
17.2 States of Operation During Reset Periods	627
17.3 Register for Confirming Reset Source	629
17.3.1 Reset Control Flag Register (RESF)	629
CHAPTER 18 POWER-ON-RESET CIRCUIT	632
18.1 Functions of Power-on-reset Circuit	632
18.2 Configuration of Power-on-reset Circuit	633
18.3 Operation of Power-on-reset Circuit	633
CHAPTER 19 VOLTAGE DETECTOR	637
19.1 Functions of Voltage Detector	637
19.2 Configuration of Voltage Detector	638
19.3 Registers Controlling Voltage Detector	638

	19.3.1	Voltage detection register (LVIM)	639
	19.3.2	Voltage detection level register (LVIS)	640
19.4	Opera	tion of Voltage Detector	643
	19.4.1	When used as reset mode	643
	19.4.2	When used as interrupt mode	645
	19.4.3	When used as interrupt & reset mode	647
19.5	Cautio	ns for Voltage Detector	653
CHAPTE	R 20	SAFETY FUNCTIONS	655
20.1	Overvi	ew of Safety Functions	655
20.2	Regist	ers Used by Safety Functions	656
20.3	Opera	tion of Safety Functions	656
	20.3.1	Flash memory CRC operation function (high-speed CRC)	656
		20.3.1.1 Flash memory CRC control register (CRC0CTL)	656
		20.3.1.2 Flash memory CRC operation result register (PGCRCL)	658
	20.3.2	CRC operation function (general-purpose CRC)	
		20.3.2.1 CRC input register (CRCIN)	
		20.3.2.2 CRC data register (CRCD)	
	20.3.3	RAM parity error detection function	
	20.2.4	RAM guard function	
	20.3.4	20.3.4.1 Invalid memory access detection control register (IAWCTL)	
	20.3.5	SFR guard function	
	20.0.0	20.3.5.1 Invalid memory access detection control register (IAWCTL)	
	20.3.6	Invalid memory access detection function	
		20.3.6.1 Invalid memory access detection control register (IAWCTL)	
	20.3.7	Frequency detection function	668
		20.3.7.1 Timer input select register 0 (TIS0)	669
	20.3.8	A/D test function	670
		20.3.8.1 A/D test register (ADTES)	
		20.3.8.2 Analog input channel specification register (ADS)	673
CHAPTE	R 21	REGULATOR	675
21.1	Regula	ator Overview	675
СНАРТЕ	R 22	OPTION BYTE	676
22.1	Functi	ons of Option Bytes	676
	22.1.1	User option byte (000C0H to 000C2H/010C0H to 010C2H)	676
	22.1.2	On-chip debug option byte (000C3H/010C3H)	677
22.2	Forma	t of User Option Byte	678
22.3	Forma	t of On-chip Debug Option Byte	683
22.4	Setting	g of Option Byte	684

СНАРТЕ	R 23 FLASH MEMORY	685
23.1	Serial Programming Using Flash Memory Programmer	687
	23.1.1 Programming environment	
	23.1.2 Communication mode	688
23.2	Serial Programming Using External Device (that Incorporates UART)	689
	23.2.1 Programming environment	689
	23.2.2 Communication mode	690
23.3	Connection of Pins on Board	691
	23.3.1 P40/TOOL0 pin	691
	23.3.2 RESET pin	691
	23.3.3 Port pins	692
	23.3.4 REGC pin	692
	23.3.5 X1 and X2 pins	692
	23.3.6 Power supply	692
23.4	Serial Programming Method	693
	23.4.1 Serial programming procedure	693
	23.4.2 Flash memory programming mode	694
	23.4.3 Selecting communication mode	696
	23.4.4 Communication commands	696
23.5	Processing Time for Each Command When PG-FP5 Is in Use (Reference Value)	698
23.6	Self-Programming	699
23.6	Self-Programming 23.6.1 Self-programming procedure	
23.6		700
23.6	23.6.1 Self-programming procedure	700 701
	23.6.1 Self-programming procedure 23.6.2 Boot swap function	700 701 703
23.7	23.6.1 Self-programming procedure	700 701 703 704
23.7	 23.6.1 Self-programming procedure	700 701 703 704 706 706
23.7	 23.6.1 Self-programming procedure	700 701 703 704 706 706
23.7	 23.6.1 Self-programming procedure	700 701 703 704 706 706 706
23.7	 23.6.1 Self-programming procedure	700 701 703 704 706 706 706
23.7 23.8	 23.6.1 Self-programming procedure	700 701 703 704 706 706 706 707
23.7 23.8 CHAPTE	 23.6.1 Self-programming procedure	700 701 703 704 706 706 706 706 707 708
23.7 23.8 CHAPTE 24.1	 23.6.1 Self-programming procedure	700 701 703 704 706 706 706 707 708 708
23.7 23.8 CHAPTE 24.1 24.2	 23.6.1 Self-programming procedure	700 701 703 704 706 706 706 707 708 708 709
23.7 23.8 CHAPTE 24.1 24.2 24.3	 23.6.1 Self-programming procedure	700 701 703 704 706 706 706 706 707 708 709 709 709
23.7 23.8 CHAPTE 24.1 24.2 24.3 CHAPTE	 23.6.1 Self-programming procedure	700 701 703 704 706 706 706 706 707 708 708 709 709 709
23.7 23.8 CHAPTE 24.1 24.2 24.3 CHAPTE 25.1	23.6.1 Self-programming procedure	700 701 703 704 706 706 706 706 707 708 709 709 709 711 711

25.3 BCD Correction	Circuit Operation	712
CHAPTER 26 INSTRUC	CTION SET	714
26.1 Conventions Us	sed in Operation List	714
26.1.1 Operand i	dentifiers and specification methods	
26.1.2 Descriptio	n of operation column	
26.1.3 Descriptio	n of flag operation column	
26.1.4 PREFIX ir	nstruction	
26.2 Operation List.		717
CHAPTER 27 ELECTR	ICAL SPECIFICATIONS (T _A = -40 to +85°C)	734
27.1 Absolute Maxin	num Ratings	734
27.2 Oscillator Char	acteristics	736
27.2.1 X1 oscilla	tor characteristics	
27.2.2 On-chip o	scillator characteristics	
27.3 DC Characteris	tics	737
27.3.1 Pin chara	cteristics	
27.3.2 Supply cu	rrent characteristics	
27.4 AC Characteris	tics	746
27.5 Peripheral Fund	ctions Characteristics	750
27.5.1 Serial arra	ay unit	
27.5.2 Serial inte	rface IICA	
27.6 Analog Charact	eristics	
27.6.1 A/D conve	erter characteristics	
27.6.2 Internal re	ference voltage characteristics	
27.6.3 POR circu	it characteristics	
27.6.4 LVD circu	it characteristics	
27.6.5 Power su	oply voltage rising slope characteristics	
27.7 RAM Data Rete	ntion Characteristics	790
27.8 Flash Memory I	Programming Characteristics	790
27.9 Dedicated Flash	h Memory Programmer Communication (UART)	790
27.10 Timing Specs	for Switching Flash Memory Programming Modes	791
CHAPTER 28 PACKAG	E DRAWINGS	792
APPENDIX A REVISIO	N HISTORY	
A.1 Major Revisions	in This Edition	793
A.2 Revision History	/ of Preceding Editions	794



R7F0C903-908 RENESAS MCU

CHAPTER 1 OUTLINE

1.1 Features

Ultra-Low Power Technology

- 1.6 V to 5.5 V operation from a single supply
- Stop (RAM retained): 0.23 µA, (LVD enabled): 0.31 µA
- Halt (LVD): 0.57 μA
- Snooze: 0.70 mA (UART), 1.20 mA (A/D)
- Operating: 66 µA/MHz

16-bit RL78 CPU Core

- · Delivers 31 DMIPS at maximum operating frequency of 24 MHz
- Instruction Execution: 86% of instructions can be executed in 1 to 2 clock cycles
- CISC Architecture (Harvard) with 3-stage pipeline
- Multiply Signed & Unsigned: 16 x 16 to 32-bit result in 1 clock cycle
- MAC: 16 x 16 to 32-bit result in 2 clock cycles
- 16-bit barrel shifter for shift & rotate in 1 clock cycle
- 1-wire on-chip debug function

Main Flash Memory

- Density: 16 KB to 48 KB
- Block size: 1 KB
- On-chip single voltage flash memory with protection from block erase/writing
- Self-programming with secure boot swap function and flash shield window function

Data Flash Memory

- Data Flash with background operation
- Data flash size: 2 KB size option or none
- Erase Cycles: 1 Million (typ.)
- Erase/programming voltage: 1.8 V to 5.5 V

RAM

- 2 KB or 3 KB size options
- Supports operands or instructions
- Back-up retention in all modes

High-speed On-chip Oscillator

- 24 MHz with +/- 1% accuracy (V_{DD}=1.8 V to 5.5 V, $T_A = -20$ °C to 85 °C)
- Pre-configured settings: 24 MHz, 16 MHz, 12 MHz, 8 MHz, 6 MHz, 4 MHz, 3 MHz, 2 MHz, and 1 MHz

Reset and Supply Management

- Power-on reset (POR) monitor/generator
- Low voltage detection (LVD) with 14 setting options (Interrupt and/or reset function)



Data Memory Access (DMA) Controller

- 2 channels
- Transfer unit: 8- or 16-bit

Multiple Communication Interfaces

- 1 x l²C multi-master
- Up to 3 x CSI/UART/Simple IIC

Extended-Function Timers

- Multi-function 16-bit timers: Up to 8 channels
- Interval Timer: 12-bit, 1 channel
- 15 kHz watchdog timer: 1 channel (window function)

Rich Analog

- A/D: Up to 8 channels, 10-bit resolution, 2.1 µs conversion time
- Supports 1.6 V
- Internal voltage reference (1.45 V)

Safety Features (IEC or UL 60730 compliance)

- Flash memory CRC calculation
- RAM parity error check
- RAM write protection
- SFR write protection
- Illegal memory access detection
- Clock stop/ frequency detection
- A/D test function

General Purpose I/O

- 5V tolerant, high-current (up to 20 mA per pin)
- Open-Drain, Internal Pull-up support
- Different potential interface support: Can connect to a 1.8/2.5/3 V device

Operating Ambient Temperature

• Standard: -40 °C to +85 °C

Package Type and Pin Count 32-pin LQFP (7 x 7 mm, 0.8 mm pitch)

O ROM, RAM capacities

Flash ROM	Data flash	RAM	R7F0C903-908
			32 pins
48 KB	2 KB	3 KB	R7F0C908B2
40 ND	_	3 10	R7F0C905B2
00 KD	2 KB	2 KB	R7F0C907B2
32 KB	-		R7F0C904B2
16 KB	2 KB	2 KB	R7F0C906B2
	_	210	R7F0C903B2



1.2 List of Part Numbers




Figure 1-1.	Part Number.	Memory Size.	and Package	of R7F0C903-908
	i aitiitainisei,		ana i aonago	

Pin count	Package	Flash ROM	Data flash	RAM	Packaging specification and environmental compliance	Ordering part number
32 pins	32-pin LQFP	48 KB	2 KB	3 KB	Tray and lead-free (pure Sn) Embossed tape and lead-free (pure Sn)	R7F0C908B2DFP-C#AA0 R7F0C908B2DFP-C#HA0
	(7×7)	32 KB		2 KB	Tray and lead-free (pure Sn)	R7F0C907B2DFP-C#AA0
	mm,				Embossed tape and lead-free (pure Sn)	R7F0C907B2DFP-C#HA0
	0.8 mm	16 KB			Tray and lead-free (pure Sn)	R7F0C906B2DFP-C#AA0
	pitch)				Embossed tape and lead-free (pure Sn)	R7F0C906B2DFP-C#HA0
		48 KB	_	3 KB	Tray and lead-free (pure Sn)	R7F0C905B2DFP-C#AA0
					Embossed tape and lead-free (pure Sn)	R7F0C905B2DFP-C#HA0
		32 KB		2 KB	Tray and lead-free (pure Sn)	R7F0C904B2DFP-C#AA0
					Embossed tape and lead-free (pure Sn)	R7F0C904B2DFP-C#HA0
		16 KB			Tray and lead-free (pure Sn)	R7F0C903B2DFP-C#AA0
					Embossed tape and lead-free (pure Sn)	R7F0C903B2DFP-C#HA0


Table 1-1. List of Ordering Part Numbers


Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.



1.3 Pin Configuration (Top View)

• 32-pin LQFP (7 × 7 mm, 0.8 mm pitch)





Remarks 1. For pin identification, see 1.4 Pin Identification.

- 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR).
- 3. It is recommended to connect an exposed die pad to Vss.




1.4 Pin Identification

ANI0 to ANI3,		REGC:	Regulator capacitance
ANI16 to ANI19:	Analog input	RESET:	Reset
AVREFM:	A/D converter reference	RxD0 to RxD2:	Receive data
	potential (– side) input	SCK00, SCK11, SCK20,	
AVREFP:	A/D converter reference	SCLA0:	Serial clock input/output
	potential (+ side) input	SCL00, SCL11, SCL20:	Serial clock output
EXCLK:	External clock input (Main	SDA00, SDA11,SDA20,	
	system clock)	SDAA0:	Serial data input/output
INTP0 to INTP5:	Interrupt request from	SI00, SI11, SI20:	Serial data input
	peripheral	SO00, SO11, SO20:	Serial data output
P00, P01:	Port 0	TI00 to TI07:	Timer input
P10 to P17:	Port 1	TO00 to TO07:	Timer output
P20 to P23:	Port 2	TOOL0:	Data input/output for tool
P30, P31:	Port 3	TOOLRxD, TOOLTxD:	Data input/output for external device
P40:	Port 4	TxD0 to TxD2:	Transmit data
P50, P51:	Port 5	Vdd:	Power supply
P60 to P62:	Port 6	Vss:	Ground
P70:	Port 7	X1, X2:	Crystal oscillator (main system clock)
P120 to P122:	Port 12		
P137:	Port 13		
P147:	Port 14		
PCLBUZ0, PCLBUZ1	: Programmable clock		
	output/buzzer output		



1.5 Block Diagram



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR).



(1/0)

1.6 Outline of Functions

Caution This outline describes the functions at the time when Peripheral I/O redirection register (PIOR) is set to 00H.

			(1/2)		
Item		32-pin			
		R7F0C906/7/8	R7F0C903/4/5		
Code flash memory (KB)		16 to 4	8		
Data flash mem	nory (KB)	2			
RAM (KB)		2 or 3			
Address space		1 MB			
Main system clock	High-speed system clock		X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK) 1 to 20 MHz: V _{DD} = 2.7 to 5.5 V, 1 to 8 MHz: V _{DD} = 1.8 to 2.7 V, 1 to 4 MHz: V _{DD} = 1.6 to 1.8 V		
	High-speed on-chip oscillator	HS (High-speed main) mode: 1 to 24 MHz (V_{DD} = 2.7 to 5.5 V), HS (High-speed main) mode: 1 to 16 MHz (V_{DD} = 2.4 to 5.5 V), LS (Low-speed main) mode: 1 to 8 MHz (V_{DD} = 1.8 to 5.5 V), LV (Low-voltage main) mode: 1 to 4 MHz (V_{DD} = 1.6 to 5.5 V)			
Subsystem cloc	:k	-			
Low-speed on-o	chip oscillator	15 kHz (TYP.)			
General-purpos	e registers	(8-bit register \times 8) \times 4 banks			
Minimum instrue	ction execution time	0.04167 μs (24 MHz operation)			
		0.05 μ s (High-speed system clock: f _{MX} = 20 MHz operation)			
Instruction set		 Data transfer (8/16 bits) Adder and subtractor/logical operation (8/16 bits) Multiplication (8 bits × 8 bits) Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc. 			
I/O port	Total	28			
	CMOS I/O	22 (N-ch O.D. I/O [VDD withstand voltage]: 9)			
	CMOS input	3			
	CMOS output	_			
N-ch O.D. I/O (withstand voltage: 6 V)		3			
Timer	16-bit timer	8 channe	els		
	Watchdog timer	1 chann	nel		
	12-bit interval timer (IT)	1 channel			
	Timer output	4 channels (PWM outputs: 3 ^{Note 1}), 8 channels (PWM outputs: 7 ^{Note 1}) ^{Note 2}			

Notes 1. The number of PWM outputs varies depending on the setting of channels in use (the number of masters and slaves). (6.9.3 Operation as multiple PWM output function)

2. When setting to PIOR0 = 1



(2/2)

Item		32-pin		
			906/7/8	R7F0C903/4/5
Clock output/buzzer output				2
			 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (Main system clock: f_{MAIN} = 20 MHz operation) 	
8/10-bit resolution A/D converter	•	8 channels		
Serial interface		 CSI: 1 channel/simp CSI: 1 channel/simp CSI: 1 channel/simp 	lified I ² C: 1 channel/	UART: 1 channel
	I ² C bus	1 channel		
Multiplier and divider/multiply-accumulator		 16 bits × 16 bits = 32 bits (Unsigned or signed) 32 bits ÷ 32 bits = 32 bits (Unsigned) 16 bits × 16 bits + 32 bits = 32 bits (Unsigned or signed) 		
DMA controller		2 channels		
Vectored interrupt sources	Internal			26
	External	6		
Reset		 Reset by RESET pir Internal reset by war Internal reset by power Internal reset by vological internal reset by illegical internal reset by RA Internal reset by illegical internal inter	tchdog timer wer-on-reset tage detector gal instruction execu M parity error	tion ^{Note}
Power-on-reset circuit		Power-on-reset: 1.51 V (TYP.) Power-down-reset: 1.50 V (TYP.)		
Voltage detector		Rising edge:Falling edge:	1.67 V to 4.06 V (14 1.63 V to 3.98 V (14	c ,
On-chip debug function		Provided		
Power supply voltage		V _{DD} = 1.6 to 5.5 V		
Operating ambient temperature		T _A = -40 to +85°C (2D)	Consumer applicati	ons)

Note The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.



CHAPTER 2 PIN FUNCTIONS

2.1 Port Function

Set in each port I/O, buffer, pull-up resistor is also valid for alternate functions.



2.1.1 32-pin products

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
P00 P01	0 7-3-2 I/O	Analog input port	ANI17/TI00/TxD1 ANI16/TO00/RxD1	Port 0. 2-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port.	
					Input of P01 can be set to TTL input buffer. Output of P00 can be set to N-ch open-drain output (V _{DD} tolerance). P00 and P01 can be set to analog input ^{Note 1} .
P10	8-1-2	I/O	D Input port	SCK00/SCL00/(TI07)/ (TO07)	Port 1. 8-bit I/O port.
P11				SI00/RxD0/TOOLRxD/ SDA00/(TI06)/(TO06)	Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a
P12	7-1-2	-		SO00/TxD0/TOOLTxD/ (TI05)/(TO05)	software setting at input port. Input of P10, P11, and P13 to P17 can be set to TTL
P13	8-1-2			TxD2/SO20/(SDAA0)/ (TI04)/(TO04)	input buffer. Output of P10 to P15, and P17 can be set to N-ch op drain output (V _{DD} tolerance).
P14				RxD2/SI20/SDA20/ (SCLA0)/(TI03)/(TO03)	
P15				PCLBUZ1/SCK20/ SCL20/(TI02)/(TO02)	
P16	8-1-1			TI01/TO01/INTP5/ (RxD0)	
P17	8-1-2			TI02/TO02/(TxD0)	
P20	4-3-1	I/O	O Analog input port	ANIO/AVREFP	Port 2.
P21				ANI1/AVREFM	4-bit I/O port.
P22				ANI2	Input/output can be specified in 1-bit units. Can be set to analog input ^{Note 2} .
P23				ANI3	
P30	7-1-1 I/O	I/O Inj	Input port	INTP3/ SCK11/SCL11	Port 3. 2-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port.
P31				TI03/TO03/INTP4/ PCLBUZ0	
P40	7-1-1	I/O	Input port	TOOL0	Port 4. 1-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port.

Notes 1. Digital or analog for each pin can be selected with the port mode control register x (PMCx) (can be set in 1-bit unit).

- 2. Digital or analog for each pin can be selected with the A/D port configuration register (ADPC).
- **Remark** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR).

RENESAS

Function	Pin Type	I/O	After Reset	Alternate Function	Function
Name			Release		
P50	7-1-2	I/O	Input port	INTP1/SI11/SDA11	Port 5.
P51	7-1-1			INTP2/SO11	2-bit I/O port.
					Input/output can be specified in 1-bit units.
					Use of an on-chip pull-up resistor can be specified by a
					software setting at input port. Output of P50 can be set to N-ch open-drain output
					$(V_{DD} \text{ tolerance}).$
P60	12-1-1	I/O	Input port	SCLA0	Port 6.
P61				SDAA0	3-bit I/O port.
P62				_	Input/output can be specified in 1-bit units.
					Output of P60 to P62 can be set to N-ch open-drain output (6 V tolerance).
P70	7-1-1	I/O	Input port	_	Port 7.
					1-bit I/O port.
					Input/output can be specified in 1-bit units.
					Use of an on-chip pull-up resistor can be specified by a software setting at input port.
P120	7-3-1	I/O	Analog input port	ANI19	Port 12.
P121	2-2-1	Input	out Input port	X1	1-bit I/O port and 2-bit input only port. For only P120, input/output can be specified in 1-bit units.
P122				X2/EXCLK	
					For only P120, use of an on-chip pull-up resistor can be
					specified by a software setting at input port. P120 can be set to analog input ^{Note} .
P137	2-1-2	Input	Input port	INTP0	Port 13
					1-bit input only port.
P147	7-3-1	I/O	Analog input port	ANI18	Port 14.
					1-bit I/O port.
					Input/output can be specified in 1-bit units.
					Use of an on-chip pull-up resistor can be specified by a software setting at input port.
					P147 can be set to analog input Note.
RESET	2-1-1	Input	-	_	Input only pin for external reset
					When external reset is not used, connect this pin to V_{DD} directly or via a resistor.

Note Digital or analog for each pin can be selected with the port mode control register x (PMCx) (can be set in 1-bit unit).



2.2 Functions other than port pins

2.2.1 Functions for each product

	(1/2)
Function Name	32-pin
ANIO	\checkmark
ANI1	\checkmark
ANI2	\checkmark
ANI3	\checkmark
ANI16	\checkmark
ANI17	\checkmark
ANI18	\checkmark
ANI19	\checkmark
INTP0	\checkmark
INTP1	
INTP2	
INTP3	
INTP4	
INTP5	
PCLBUZ0	
PCLBUZ1	
REGC	
RESET	
RxD0	
RxD1	
RxD2	
TxD0	
TxD1	
TxD2	
SCK00	
SCK11	
SCK20	
SCL00	
SCL11	
SCL20	
SDA00	
SDA11	
SDA20	
S100	
SI11	
SI20	
SO00	
SO11	
SO20	



	(2/2)
Function Name	32-pin
SCLA0	\checkmark
SDAA0	\checkmark
T100	\checkmark
TI01	\checkmark
TI02	\checkmark
T103	\checkmark
TI04	(√)
TI05	(√)
TI06	(√)
TI07	(1)
TO00	\checkmark
TO01	\checkmark
TO02	\checkmark
TO03	\checkmark
TO04	(√)
TO05	(√)
TO06	(√)
ТО07	(√)
X1	\checkmark
X2	\checkmark
EXCLK	\checkmark
VDD	\checkmark
AVREFP	\checkmark
AVREFM	\checkmark
Vss	\checkmark
TOOLRxD	\checkmark
TOOLTxD	\checkmark
TOOL0	

Remark The checked function is available only when the bit corresponding to the function in the peripheral I/O redirection register (PIOR) is set to 1.



2.2.2 Pins for each product (pins other than port pins)

		(1/2)
Function Name	I/O	Function
ANI0 to ANI3, ANI16 to ANI19	Input	A/D converter analog input (see Figure 10-44 Analog Input Pin Connection)
INTP0 to INTP5	Input	External interrupt request input pin for which the valid edge (rising edge, falling edge, or both rising and falling edges) can be specified.
PCLBUZ0, PCLBUZ1	Output	Clock output/buzzer output
REGC	_	Pin for connecting regulator output stabilization capacitance for internal operation. Connect this pin to Vss via a capacitor (0.47 to 1 μ F). Also, use a capacitor with good characteristics, since it is used to stabilize internal voltage.
RESET	Input	This is the active-low system reset input pin. When the external reset pin is not used, connect this pin directly or via a resistor to V_{DD} .
RxD0 to RxD2	Input	Serial data input pins of serial interfaces UART0, UART1, and UART2
TxD0 to TxD2	Output	Serial data output pins of serial interfaces UART0, UART1, and UART2
SCLA0	I/O	Serial clock I/O pin of serial interface IICA0
SCK00, SCK11, SCK20	I/O	Serial clock I/O pins of serial interface CSI00, CSI11, and CSI20
SCL00, SCL11, SCL20	Output	Serial clock output pins of serial interface IIC00, IIC11, and IIC20
SDAA0	I/O	Serial data I/O pin of serial interface IICA0
SDA00, SDA11, SDA20	I/O	Serial data I/O pins of serial interface IIC00, IIC11, and IIC20
SI00, SI11, SI20	Input	Serial data input pins of serial interface CSI00, CSI11, and CSI20
SO00, SO11, SO20	Output	Serial data output pins of serial interface CSI00, CSI11, and CSI20
TI00 to TI07	Input	The pins for inputting an external count clock/capture trigger to 16-bit timers 00 to 07
TO00 to TO07	Output	Timer output pins of 16-bit timers 00 to 07
X1, X2	-	Resonator connection for main system clock
EXCLK	Input	External clock input for main system clock

Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).



(2/2)

Function Name	I/O	Function
Vdd	-	Positive power supply for all pins
AVREFP	Input	A/D converter reference potential (+ side) input
AVREFM	Input	A/D converter reference potential (- side) input
Vss	-	Ground potential for all pins
TOOLRxD	Input	UART reception pin for the external device connection used during flash memory programming
TOOLTxD	Output	UART transmission pin for the external device connection used during flash memory programming
TOOL0	I/O	Data I/O for flash memory programmer/debugger

Caution After reset release, the relationships between P40/TOOL0 and the operating mode are as follows.

Table 2-1. Relationships Between P40/TOOL0 and Operation Mode After Reset Release

P40/TOOL0	Operating mode	
Vdd	Normal operation mode	
0 V	0 V Flash memory programming mode	

For details, see 23.4 Serial Programming Method.

Remark Use bypass capacitors (about 0.1 μ F) as noise and latch up countermeasures with relatively thick wires at the shortest distance to V_{DD} to V_{SS} lines.



2.3 Connection of Unused Pins

Table 2-2 shows the connections of unused pins.

Remark The pins mounted depend on the product. Refer to 1.3 Pin Configuration (Top View) and 2.1 Port Function.

Pin Name	I/O	Recommended Connection of Unused Pins
P00, P01	I/O	Input: Independently connect to V _{DD} or V _{SS} via a resistor.
P10 to P17		Output: Leave open.
P20 to P23		Input: Independently connect to V _{DD} or V _{SS} via a resistor.
		Output: Leave open.
P30, P31		Input: Independently connect to V _{DD} or V _{SS} via a resistor.
		Output: Leave open.
P40: Port4		Input: Independently connect to VDD or leave open.
		Output: Leave open.
P50, P51		Input: Independently connect to V _{DD} or V _{SS} via a resistor.
		Output: Leave open.
P60 to P62		Input: Independently connect to V _{DD} or V _{SS} via a resistor.
		Output: Set the port's output latch to 0 and leave the pins open, or set the port's
		output latch to 1 and independently connect the pins to V_{DD} or V_{SS} via a resistor.
P70		Input: Independently connect to V _{DD} or V _{SS} via a resistor.
P120		Output: Leave open.
P121, P122	Input	Input: Independently connect to V _{DD} or V _{SS} via a resistor.
		Output: Leave open.
P137	Input	Independently connect to V _{DD} or V _{SS} via a resistor.
P147	I/O	Input: Independently connect to VDD or VSS via a resistor.
		Output: Leave open.
RESET	Input	Connect directly or via a resistor to V _{DD} .
REGC	-	Connect to Vss via capacitor (0.47 to 1 μ F).

Table 2-2. Connections of Unused Pins



2.4 Block Diagrams of Pins

Figures 2-1 to 2-12 show the block diagrams of the pins described in **2.1.1 32-pin products**.

Figure 2-1. Pin Block Diagram for Pin Type 2-1-1





Figure 2-2. Pin Block Diagram for Pin Type 2-1-2



Remark For alternate functions, see 2.1 Port Function.






Figure 2-3. Pin Block Diagram for Pin Type 2-2-1

Remark For alternate functions, see 2.1 Port Function.






Figure 2-4. Pin Block Diagram for Pin Type 4-3-1






Figure 2-5. Pin Block Diagram for Pin Type 7-1-1

Remarks 1. For alternate functions, see 2.1 Port Function.






Figure 2-6. Pin Block Diagram for Pin Type 7-1-2

- Caution The input buffer is enabled even if the type 7-1-2 pin is operating as an output when the N-ch open drain output mode is selected by the corresponding bit in the port output mode register (POMxx). This may lead to a through current flowing through the type 7-1-2 pin when the voltage level on this pin is intermediate.
- Remarks 1. For alternate functions, see 2.1 Port Function.2. SAU: Serial array unit






Figure 2-7. Pin Block Diagram for Pin Type 7-3-1

Remarks 1. For alternate functions, see 2.1 Port Function.






Figure 2-8. Pin Block Diagram for Pin Type 7-3-2

Caution The input buffer is enabled even if the type 7-3-2 pin is operating as an output when the N-ch open drain output mode is selected by the corresponding bit in the port output mode register (POMxx). This may lead to a through current flowing through the type 7-3-2 pin when the voltage level on this pin is intermediate.

Remarks 1. For alternate functions, see 2.1 Port Function.




Figure 2-9. Pin Block Diagram for Pin Type 8-1-1

- Caution When the type 8-1-1 pin is set to TTL input buffer by the corresponding bit in the port input mode register (PIMxx) and is driven high, a through current may flow through the type 8-1-1 pin due to the configuration of the TTL input buffer. Drive the type 8-1-1 pin low to prevent the through current.
- Remarks 1. For alternate functions, see 2.1 Port Function.2. SAU: Serial array unit






Figure 2-10. Pin Block Diagram for Pin Type 8-1-2

- Cautions 1. The input buffer is enabled even if the type 8-1-2 pin is operating as an output when the N-ch open drain output mode is selected by the corresponding bit in the port output mode register (POMxx). This may lead to a through current flowing through the type 8-1-2 pin when the voltage level on this pin is intermediate.
 - 2. When the type 8-1-2 pin is set to TTL input buffer by the corresponding bit in the port input mode register (PIMxx) and is driven high, a through current may flow through the type 8-1-2 pin due to the configuration of the TTL input buffer. Drive the type 8-1-2 pin low to prevent the through current.
- **Remarks 1.** For alternate functions, see 2.1 Port Function.
 - 2. SAU: Serial array unit






Figure 2-11. Pin Block Diagram for Pin Type 8-3-1

Caution When the type 8-3-1 pin is set to TTL input buffer by the corresponding bit in the port input mode register (PIMxx) and is driven high, a through current may flow through the type 8-3-1 pin due to the configuration of the TTL input buffer. Drive the type 8-3-1 pin low to prevent the through current.

Remarks 1. For alternate functions, see 2.1 Port Function.




Figure 2-12. Pin Block Diagram for Pin Type 12-1-1

- Caution The input buffer is enabled even if the type 12-1-1 pin is operating as an output. This may lead to a through current flowing through the type 12-1-1 pin when the voltage level on this pin is intermediate.
- **Remarks 1.** For alternate functions, see 2.1 Port Function.
 - 2. SAU: Serial array unit



CHAPTER 3 CPU ARCHITECTURE

3.1 Memory Space

Products in the R7F0C903-908 can access a 48-KB address space. Figures 3-1 to 3-3 show the memory maps.






Figure 3-1. Memory Map (R7F0C903, R7F0C906)

- **Notes 1.** Do not allocate RAM addresses which are used as a stack area, a data buffer, a branch destination of vector interrupt processing, and a DMA transfer destination/transfer source to the area FFE20H to FFEDFH when performing self-programming and rewriting the data flash memory.
 - 2. Instructions can be executed from the RAM area excluding the general-purpose register area.
 - **3.** When boot swap is not used: Set the option bytes to 000C0H to 000C3H, and the on-chip debug security IDs to 000C4H to 000CDH.

When boot swap is used: Set the option bytes to 000C0H to 000C3H and 010C0H to 010C3H, and the onchip debug security IDs to 000C4H to 000CDH and 010C4H to 010CDH.

- 4. Writing boot cluster 0 can be prohibited depending on the setting of security (see 23.7 Security Settings).
- 5. The areas are reserved in the R7F0C903.
- Caution While RAM parity error resets are enabled (RPERDIS = 0), be sure to initialize RAM areas where data access is to proceed and the RAM area + 10 bytes when instructions are fetched from RAM areas, respectively.

Reset signal generation sets RAM parity error resets to enabled (RPERDIS = 0). For details, see 20.3.3 RAM parity error detection function.

RENESAS




Figure 3-2. Memory Map (R7F0C904, R7F0C907)

- **Notes 1.** Do not allocate RAM addresses which are used as a stack area, a data buffer, a branch destination of vector interrupt processing, and a DMA transfer destination/transfer source to the area FFE20H to FFEDFH when performing self-programming and rewriting the data flash memory.
 - 2. Instructions can be executed from the RAM area excluding the general-purpose register area.
 - **3.** When boot swap is not used: Set the option bytes to 000C0H to 000C3H, and the on-chip debug security IDs to 000C0H to 000CDH.

When boot swap is used: Set the option bytes to 000C0H to 000C3H and 010C0H to 010C3H, and the on-chip debug security IDs to 000C4H to 000CDH and 010C4H to 010CDH.

- 4. Writing boot cluster 0 can be prohibited depending on the setting of security (see 23.7 Security Settings).
- 5. The areas are reserved in the R7F0C904.
- Caution While RAM parity error resets are enabled (RPERDIS = 0), be sure to initialize RAM areas where data access is to proceed and the RAM area + 10 bytes when instructions are fetched from RAM areas, respectively.

Reset signal generation sets RAM parity error resets to enabled (RPERDIS = 0). For details, see 20.3.3 RAM parity error detection function.

RENESAS




Figure 3-3. Memory Map (R7F0C905, R7F0C908)

- **Notes 1.** Do not allocate RAM addresses which are used as a stack area, a data buffer, a branch destination of vector interrupt processing, and a DMA transfer destination/transfer source to the area FFE20H to FFEDFH when performing self-programming and rewriting the data flash memory. Also, use of the area FF300H to FF309H is prohibited, because this area is used for each library.
 - 2. Instructions can be executed from the RAM area excluding the general-purpose register area.
 - When boot swap is not used: Set the option bytes to 000C0H to 000C3H, and the on-chip debug security IDs to 000C4H to 000CDH.

When boot swap is used: Set the option bytes to 000C0H to 000C3H and 010C0H to 010C3H, and the on-chip debug security IDs to 000C4H to 000CDH and 010C4H to 010CDH.

- 4. Writing boot cluster 0 can be prohibited depending on the setting of security (see 23.7 Security Settings).
- 5. The areas are reserved in the R7F0C905.
- Caution While RAM parity error resets are enabled (RPERDIS = 0), be sure to initialize RAM areas where data access is to proceed and the RAM area + 10 bytes when instructions are fetched from RAM areas, respectively.

Reset signal generation sets RAM parity error resets to enabled (RPERDIS = 0). For details, see 20.3.3 RAM parity error detection function.

RENESAS

Remark The flash memory is divided into blocks (one block = 1 KB). For the address values and block numbers, see Table 3-1 Correspondence Between Address Values and Block Numbers in Flash Memory.

F 1 7 F F H F 1 4 0 0 H	Block 01H	
F13FFH	Block 00H	1 KB
F1000H	Biodit oon	<u> </u>

⁽R7F0C906, 907, 908)

Correspondence between the address values and block numbers in the flash memory are shown below.

Table 3-1. Correspondence Between Address Values and Block Numbers in Flash Memory

Address Value	Block Number	Address Value	Block Number		
00000H to 003FFH	00H	06000H to 063FFH	18H		
00400H to 007FFH	01H	06400H to 067FFH	19H		
00800H to 00BFFH	02H	06800H to 06BFFH	1AH		
00C00H to 00FFFH	03H	06C00H to 06FFFH	1BH		
01000H to 013FFH	04H	07000H to 073FFH	1CH		
01400H to 017FFH	05H	07400H to 077FFH	1DH		
01800H to 01BFFH	06H	07800H to 07BFFH	1EH		
01C00H to 01FFFH	07H	07C00H to 07FFFH	1FH		
02000H to 023FFH	08H	08000H to 083FFH	20H		
02400H to 027FFH	09H	08400H to 087FFH	21H		
02800H to 02BFFH	0AH	08800H to 08BFFH	22H		
02C00H to 02FFFH	0BH	08C00H to 08FFFH	23H		
03000H to 033FFH	0CH	09000H to 093FFH	24H		
03400H to 037FFH	0DH	09400H to 097FFH	25H		
03800H to 03BFFH	0EH	09800H to 09BFFH	26H		
03C00H to 03FFFH	0FH	09C00H to 09FFFH	27H		
04000H to 043FFH	10H	0A000H to 0A3FFH	28H		
04400H to 047FFH	11H	0A400H to 0A7FFH	29H		
04800H to 04BFFH	12H	0A800H to 0ABFFH	2AH		
04C00H to 04FFFH	13H	0AC00H to 0AFFFH	2BH		
05000H to 053FFH	14H	0B000H to 0B3FFH	2CH		
05400H to 057FFH	15H	0B400H to 0B7FFH	2DH		
05800H to 05BFFH	16H	0B800H to 0BBFFH	2EH		
05C00H to 05FFFH	17H	0BC00H to 0BFFFH	2FH		

Remark R7F0C903, R7F0C906 : Block numbers 00H to 0FH R7F0C904, R7F0C907 : Block numbers 00H to 1FH R7F0C905, R7F0C908 : Block numbers 00H to 2FH



3.1.1 Internal program memory space

The internal program memory space stores the program and table data. These products incorporate internal ROM (flash memory), as shown below.

Part Number	Internal ROM				
	Structure Capacity				
R7F0C903, R7F0C906	Flash memory	16384 × 8 bits (00000H to 03FFFH)			
R7F0C904, R7F0C907		32768 × 8 bits (00000H to 07FFFH)			
R7F0C905, R7F0C908		49152 × 8 bits (00000H to 0BFFFH)			

Table 3-2. Internal ROM Capacity

The internal program memory space is divided into the following areas.

(1) Vector table area

The 128-byte area 00000H to 0007FH is reserved as a vector table area. The program start addresses for branch upon reset or generation of each interrupt request are stored in the vector table area. Furthermore, the interrupt jump address is a 64 K address of 00000H to 0FFFFH, because the vector code is assumed to be 2 bytes.

Of the 16-bit address, the lower 8 bits are stored at even addresses and the higher 8 bits are stored at odd addresses. To use the boot swap function, set a vector table also at 01000H to 0107FH.



Vector Table Address	Interrupt Source	These products
00000H	RESET, POR, LVD, WDT, TRAP, IAW, RPE	\checkmark
00004H	INTWDTI	
00006H	INTLVI	
00008H	INTP0	
0000AH	INTP1	
0000CH	INTP2	\checkmark
0000EH	INTP3	
00010H	INTP4	\checkmark
00012H	INTP5	
00014H	INTST2/INTCSI20/INTIIC20	
00016H	INTSR2	
00018H	INTSRE2	N
0001AH	INTDMA0	
0001CH	INTDMA1	V
0001EH	INTST0/INTCSI00/INTIIC00	
00020H	INTSR0	
00022H	INTSRE0	
	INTTM01H	
00024H	INTST1	
00026H	INTSR1/INTCSI11/INTIIC11	
00028H	INTSRE1	
	INTTM03H	
0002AH	INTIICA0	\checkmark
0002CH	INTTM00	
0002EH	INTTM01	
00030H	INTTM02	
00032H	INTTM03	
00034H	INTAD	
00038H	INTIT	
00042H	INTTM04	\checkmark
00044H	INTTM05	\checkmark
00046H	INTTM06	\checkmark
00048H	INTTM07	\checkmark
0005EH	INTMD	\checkmark
00062H	INTFL	\checkmark
0007EH	BRK	√

Table 3-3. Vector Table



(2) CALLT instruction table area

The 64-byte area 00080H to 000BFH can store the subroutine entry address of a 2-byte call instruction (CALLT). Set the subroutine entry address to a value in a range of 00000H to 0FFFFH (because an address code is of 2 bytes). To use the boot swap function, set a CALLT instruction table also at 01080H to 010BFH.

(3) Option byte area

A 4-byte area of 000C0H to 000C3H can be used as an option byte area. Set the option byte at 010C0H to 010C3H when the boot swap is used. For details, see **CHAPTER 22 OPTION BYTE**.

(4) On-chip debug security ID setting area

A 10-byte area of 000C4H to 000CDH and 010C4H to 010CDH can be used as an on-chip debug security ID setting area. Set the on-chip debug security ID of 10 bytes at 000C4H to 000CDH when the boot swap is not used and at 000C4H to 000CDH and 010C4H to 010CDH when the boot swap is used. For details, see **CHAPTER 24 ON-CHIP DEBUG FUNCTION**.



3.1.2 Mirror area

These products mirrors the code flash area of 00000H to 0FFFFH, to F0000H to FFFFFH.


By reading data from F0000H to FFFFFH, an instruction that does not have the ES register as an operand can be used, and thus the contents of the code flash can be read with the shorter code. However, the code flash area is not mirrored to the SFR, extended SFR, RAM, and use prohibited areas.

See 3.1 Memory Space for the mirror area of each product.

The mirror area can only be read and no instruction can be fetched from this area.

The following show examples.

Example R7F0C908 (Flash memory: 48 KB, RAM: 3 KB)





3.1.3 Internal data memory space

These products incorporate the following RAMs.

Table 3-4.	Internal RAM	Capacity
------------	--------------	----------

Part Number	Internal RAM
R7F0C903, R7F0C906	2048 × 8 bits (FF700H to FFEFFH)
R7F0C904, R7F0C907	
R7F0C905, R7F0C908	3072×8 bits (FF300H to FFEFFH)

The internal RAM can be used as a data area and a program area where instructions are fetched (it is prohibited to use the general-purpose register area for fetching instructions). Four general-purpose register banks consisting of eight 8-bit registers per bank are assigned to the 32-byte area of FFEE0H to FFEFFH of the internal RAM area.

The internal RAM is used as stack memory.

- Cautions 1. It is prohibited to use the general-purpose register (FFEE0H to FFEFFH) space for fetching instructions or as a stack area.
 - 2. Do not allocate the stack area, data buffers for use by the flash library, arguments of library functions, branch destinations in the processing of vectored interrupts, or destinations or sources for DMA transfer to the area from FFE20H to FFEDFH when performing self-programming or rewriting of the data flash memory.



3.1.4 Special function register (SFR) area

On-chip peripheral hardware special function registers (SFRs) are allocated in the area FFF00H to FFFFFH (see **Table 3-5** in **3.2.4** Special function registers (SFRs)).

Caution Do not access addresses to which SFRs are not assigned.

3.1.5 Extended special function register (2nd SFR: 2nd Special Function Register) area

On-chip peripheral hardware special function registers (2nd SFRs) are allocated in the area F0000H to F07FFH (see

Table 3-6 in 3.2.5 Extended Special function registers (2nd SFRs: 2nd Special Function Registers)). SFRs other than those in the SFR area (FFF00H to FFFFFH) are allocated to this area. An instruction that accesses

the extended SFR area, however, is 1 byte longer than an instruction that accesses the SFR area.


Caution Do not access addresses to which extended SFRs are not assigned.



3.1.6 Data memory addressing

Addressing refers to the method of specifying the address of the instruction to be executed next or the address of the register or memory relevant to the execution of instructions.

Several addressing modes are provided for addressing the memory relevant to the execution of instructions for these products, based on operability and other considerations. In particular, special addressing methods designed for the functions of the special function registers (SFR) and general-purpose registers are available for use. Figure 3-4 shows correspondence between data memory and addressing. For details of each addressing, see **3.4** Addressing for **Processing Data Addresses**.







3.2 Processor Registers

These products incorporate the following processor registers.

3.2.1 Control registers


The control registers control the program sequence, statuses and stack memory. The control registers consist of a program counter (PC), a program status word (PSW) and a stack pointer (SP).

(1) Program counter (PC)

The program counter is a 20-bit register that holds the address information of the next program to be executed.

In normal operation, PC is automatically incremented according to the number of bytes of the instruction to be fetched. When a branch instruction is executed, immediate data and register contents are set.

Reset signal generation sets the reset vector table values at addresses 00000H and 00001H to the 16 lower-order bits of the program counter. The four higher-order bits of the program counter are cleared to 0000.






(2) Program status word (PSW)

The program status word is an 8-bit register consisting of various flags set/reset by instruction execution.

Program status word contents are stored in the stack area upon vectored interrupt request is acknowledged or PUSH PSW instruction execution and are restored upon execution of the RETB, RETI and POP PSW instructions. Reset signal generation sets the PSW register to 06H.





(a) Interrupt enable flag (IE)

This flag controls the interrupt request acknowledge operations of the CPU.

When 0, the IE flag is set to the interrupt disabled (DI) state, and all maskable interrupt requests are disabled.

When 1, the IE flag is set to the interrupt enabled (EI) state and maskable interrupt request acknowledgment is controlled with an in-service priority flag (ISP1, ISP0), an interrupt mask flag for various interrupt sources, and a priority specification flag.

The IE flag is reset (0) upon DI instruction execution or interrupt acknowledgment and is set (1) upon EI instruction execution.

(b) Zero flag (Z)

When the operation or comparison result is zero or equal, this flag is set (1). It is reset (0) in all other cases.

(c) Register bank select flags (RBS0, RBS1)

These are 2-bit flags to select one of the four register banks.

In these flags, the 2-bit information that indicates the register bank selected by SEL RBn instruction execution is stored.

(d) Auxiliary carry flag (AC)

If the operation result has a carry from bit 3 or a borrow at bit 3, this flag is set (1). It is reset (0) in all other cases.

(e) In-service priority flags (ISP1, ISP0)

This flag manages the priority of acknowledgeable maskable vectored interrupts. Vectored interrupt requests specified lower than the value of ISP0 and ISP1 flags by the priority specification flag registers (PRn0L, PRn0H, PRn1L, PRn1H, PRn2L, PRn2H, PRn3L) (see **15.3.3**) can not be acknowledged. Actual vectored interrupt request acknowledgment is controlled by the interrupt enable flag (IE).

Remark n = 0, 1

(f) Carry flag (CY)

This flag stores overflow and underflow upon add/subtract instruction execution. It stores the shift-out value upon rotate instruction execution and functions as a bit accumulator during bit operation instruction execution.

(3) Stack pointer (SP)

This is a 16-bit register to hold the start address of the memory stack area. Only the internal RAM area can be set as the stack area.

Figure 3-7. Format of Stack Pointer



In stack addressing through a stack pointer, the SP is decremented ahead of write (save) to the stack memory and is incremented after read (restore) from the stack memory.

- Cautions 1. Since reset signal generation makes the SP contents undefined, be sure to initialize the SP before using the stack.
 - 2. It is prohibited to use the general-purpose register (FFEE0H to FFEFFH) space for fetching instructions or a stack area.
 - 3. Do not allocate the stack area, data buffers for use by the flash library, arguments of library functions, branch destinations in the processing of vectored interrupts, or destinations or sources for DMA transfer to the area from FFE20H to FFEDFH when performing self-programming or rewriting of the data flash memory.




3.2.2 General-purpose registers

General-purpose registers are mapped at particular addresses (FFEE0H to FFEFFH) of the data memory. The generalpurpose registers consists of 4 banks, each bank consisting of eight 8-bit registers (X, A, C, B, E, D, L, and H).

Each register can be used as an 8-bit register, and two 8-bit registers can also be used in a pair as a 16-bit register (AX, BC, DE, and HL).

Register banks to be used for instruction execution are set by the CPU control instruction (SEL RBn). Because of the 4register bank configuration, an efficient program can be created by switching between a register for normal processing and a register for interrupt processing for each bank.

Caution It is prohibited to use the general-purpose register (FFEE0H to FFEFFH) space for fetching instructions or as a stack area.



(a) Function name

Figure 3-8. Configuration of General-Purpose Registers



3.2.3 ES and CS registers

The ES register and CS register are used to specify the higher address for data access and when a branch instruction is executed (register direct addressing), respectively.

The default value of the ES register after reset is 0FH, and that of the CS register is 00H.

	7	6	5	4	3	2	1	0
ES	0	0	0	0	0 ES3 ES2		ES1	ES0
			-					
	7	6	5	4	3	2	1	0
CS	0	0	0	0	CS3	CS2	CS1	CS0

Figure 3-9. Configuration of ES and CS Registers

Though the data area which can be accessed with 16-bit addresses is the 64 Kbytes from F0000H to FFFFFH, using the ES register as well extends this to the 1 Mbyte from 00000H to FFFFFH.




Figure 3-10. Extension of Data Area Which Can Be Accessed



3.2.4 Special function registers (SFRs)

Unlike a general-purpose register, each SFR has a special function. SFRs are allocated to the FFF00H to FFFFFH area.

SFRs can be manipulated like general-purpose registers, using operation, transfer, and bit manipulation instructions.

The manipulable bit units, 1, 8, and 16, depend on the SFR type.

Each manipulation bit unit can be specified as follows.

• 1-bit manipulation

Describe as follows for the 1-bit manipulation instruction operand (sfr.bit). When the bit name is defined: <Bit name> When the bit name is not defined: <Register name>, <Bit number> or <Address>, <Bit number>

8-bit manipulation

Describe the symbol defined by the assembler for the 8-bit manipulation instruction operand (sfr). This manipulation can also be specified with an address.

• 16-bit manipulation

Describe the symbol defined by the assembler for the 16-bit manipulation instruction operand (sfrp). When specifying an address, describe an even address.

Table 3-5 gives a list of the SFRs. The meanings of items in the table are as follows.

Symbol

Symbol indicating the address of a special function register. It is a reserved word in the assembler, and is defined as an sfr variable using the #pragma sfr directive in the compiler. When using the assembler, debugger, and simulator, symbols can be written as an instruction operand.

• R/W

Indicates whether the corresponding SFR can be read or written.

R/W: Read/write enable

R: Read only

W: Write only

Manipulable bit units

"\" indicates the manipulable bit unit (1, 8, or 16). "-" indicates a bit unit for which manipulation is not possible.

After reset

Indicates each register status upon reset signal generation.

Caution Do not access addresses to which extended SFRs are not assigned.

Remark For extended SFRs (2nd SFRs), see 3.2.5 Extended special function registers (2nd SFRs: 2nd Special Function Registers).



Address	ddress Special Function Register (SFR) Name		Syn	nbol	R/W	Manip	ulable Bit	Range	After Reset
						1-bit	8-bit	16-bit	
FFF00H	Port re	gister 0	P0		R/W	\checkmark	\checkmark	-	00H
FFF01H	Port re	gister 1	P1		R/W	\checkmark	\checkmark	-	00H
FFF02H	Port re	gister 2	P2		R/W	\checkmark	\checkmark	-	00H
FFF03H	Port re	gister 3	P3		R/W	\checkmark	\checkmark	-	00H
FFF04H	Port re	gister 4	P4		R/W	\checkmark	\checkmark	-	00H
FFF05H	Port re	gister 5	P5		R/W	\checkmark	\checkmark	-	00H
FFF06H	Port re	gister 6	P6		R/W	\checkmark	\checkmark	-	00H
FFF07H	Port re	gister 7	P7		R/W	\checkmark	\checkmark	-	00H
FFF0CH	Port re	gister 12	P12		R/W	\checkmark	\checkmark	-	Undefined
FFF0DH	Port re	gister 13	P13		R/W	\checkmark	\checkmark	-	Undefined
FFF0EH	Port re	gister 14	P14		R/W	\checkmark	\checkmark	-	00H
FFF10H	Serial	data register 00	TXD0/ SIO00	SDR00	R/W	-	\checkmark	\checkmark	0000H
FFF11H			-			_	_		
FFF12H	Serial data register 01		RXD0/ SIO01	SDR01	R/W	-	\checkmark	\checkmark	0000H
FFF13H			-			-	-		
FFF18H	Timer	data register 00	TDR00		R/W	_	_		0000H
FFF19H									
FFF1AH	Timer	data register 01	TDR01L	TDR01	R/W	-	\checkmark	\checkmark	00H
FFF1BH			TDR01H				\checkmark		00H
FFF1EH	10-bit /	A/D conversion result register	ADCR		R	-	-		0000H
FFF1FH		8-bit A/D conversion result register	ADCRH		R	-	\checkmark	-	00H
FFF20H	Port m	ode register 0	PM0		R/W	\checkmark	\checkmark	-	FFH
FFF21H	Port m	ode register 1	PM1		R/W	\checkmark	\checkmark	-	FFH
FFF22H	Port m	ode register 2	PM2		R/W	\checkmark	\checkmark	-	FFH
FFF23H			PM3		R/W	\checkmark	\checkmark	-	FFH
FFF24H	Port mode register 4		PM4		R/W	\checkmark	\checkmark	-	FFH
FFF25H	Port m	ode register 5	PM5		R/W	\checkmark	\checkmark	-	FFH
FFF26H	Port m	ode register 6	PM6		R/W	\checkmark	\checkmark	-	FFH
FFF27H	Port m	ode register 7	PM7		R/W	\checkmark	\checkmark	-	FFH

Table 3-5. SFR List (1/4)



Address	Special Function Register (SFR) Name	Symbol		R/W	Manipu	lable Bit	After Reset	
					1-bit	8-bit	16-bit	
FFF2CH	Port mode register 12	PM12		R/W		\checkmark	-	FFH
FFF2EH	Port mode register 14	PM14		R/W		\checkmark	-	FFH
FFF30H	A/D converter mode register 0	ADM0		R/W		\checkmark	-	00H
FFF31H	Analog input channel specification register	ADS		R/W	\checkmark	\checkmark	-	00H
FFF32H	A/D converter mode register 1	ADM1		R/W		\checkmark	-	00H
FFF38H	External interrupt rising edge enable register 0	EGP0		R/W	\checkmark	\checkmark	-	00H
FFF39H	External interrupt falling edge enable register 0	EGN0		R/W	\checkmark	\checkmark	-	00H
FFF44H	Serial data register 02	TXD1/ SIO10	SDR02	R/W	-	\checkmark	\checkmark	0000H
FFF45H		_			_	_		
FFF46H	Serial data register 03	RXD1/ SIO11	SDR03	R/W	_	V	V	0000H
FFF47H		_			-	-		
FFF48H	Serial data register 10	TXD2/ SIO20	SDR10	R/W	-	V	\checkmark	0000H
FFF49H		_			_	_		
FFF4AH	Serial data register 11	RXD2/ SIO21	SDR11	R/W	-	\checkmark	V	0000H
FFF4BH		_			_	-		
FFF50H	IICA shift register 0	IICA0		R/W	-	\checkmark	-	00H
FFF51H	IICA status register 0	IICS0		R		\checkmark	-	00H
FFF52H	IICA flag register 0	IICF0		R/W		\checkmark	-	00H
FFF64H	Timer data register 02	TDR02		R/W	-	-	\checkmark	0000H
FFF65H								
FFF66H	Timer data register 03	TDR03L	TDR03	R/W	-	\checkmark	\checkmark	00H
FFF67H		TDR03H			-	\checkmark		00H
FFF68H	Timer data register 04	TDR04		R/W	-	-	\checkmark	0000H
FFF69H								
FFF6AH	Timer data register 05	TDR05		R/W	_	_	\checkmark	0000H
FFF6BH								
FFF6CH	Timer data register 06	TDR06		R/W	_	_	\checkmark	0000H
FFF6DH								
FFF6EH	Timer data register 07	TDR07		R/W	_	_	\checkmark	0000H
FFF6FH								
FFF90H	Interval timer control register	ITMC		R/W		_	\checkmark	0FFFH

Table 3-5.	SFR List (2/4)
------------	----------------



Address	Special Function Register (SFR) Name	Symb	ol	R/W	Manipu	ulable Bit	Range	After Reset
					1-bit	8-bit	16-bit	
FFFA0H	Clock operation mode control register	CMC		R/W	-	\checkmark	-	00H
FFFA1H	Clock operation status control register	CSC		R/W	\checkmark	\checkmark	-	C0H
FFFA2H	Oscillation stabilization time counter status register	OSTC		R	\checkmark	\checkmark	-	00H
FFFA3H	Oscillation stabilization time select register	OSTS		R/W	l	\checkmark	_	07H
FFFA4H	System clock control register	СКС		R/W	\checkmark	\checkmark	-	00H
FFFA5H	Clock output select register 0	CKS0		R/W	\checkmark	\checkmark	-	00H
FFFA6H	Clock output select register 1	CKS1		R/W	\checkmark	\checkmark	-	00H
FFFA8H	Reset control flag register	RESF		R	-	\checkmark	-	Undefined Note 1
FFFA9H	Voltage detection register	LVIM		R/W	\checkmark	\checkmark	-	00H ^{Note 1}
FFFAAH	Voltage detection level register	LVIS		R/W	\checkmark	\checkmark	-	00H/01H/81H ^{Note 1}
FFFABH	Watchdog timer enable register	WDTE		R/W	-	\checkmark	-	1AH/9AH ^{Note 2}
FFFACH	CRC input register	CRCIN		R/W	-	\checkmark	-	00H
FFFB0H	DMA SFR address register 0	DSA0		R/W	-	\checkmark	-	00H
FFFB1H	DMA SFR address register 1	DSA1		R/W	-	\checkmark	-	00H
FFFB2H	DMA RAM address register 0	DRA0L	DRA0	R/W	-	\checkmark	\checkmark	00H
FFFB3H		DRA0H		R/W	-	\checkmark		00H
FFFB4H	DMA RAM address register 1	DRA1L	DRA1	R/W	-	\checkmark	\checkmark	00H
FFFB5H		DRA1H		R/W	-	\checkmark		00H
FFFB6H	DMA byte count register 0	DBC0L	DBC0	R/W	-	\checkmark	\checkmark	00H
FFFB7H		DBC0H		R/W	-	\checkmark		00H
FFFB8H	DMA byte count register 1	DBC1L	DBC1	R/W	-	\checkmark	\checkmark	00H
FFFB9H		DBC1H		R/W	-	\checkmark		00H
FFFBAH	DMA mode control register 0	DMC0		R/W	\checkmark	\checkmark	-	00H
FFFBBH	DMA mode control register 1	DMC1		R/W	\checkmark	\checkmark	-	00H
FFFBCH	DMA operation control register 0	DRC0		R/W	\checkmark	\checkmark	-	00H
FFFBDH	DMA operation control register 1	DRC1		R/W	\checkmark	\checkmark	-	00H
FFFD1H	Interrupt request flag register 2H	IF2H		R/W	\checkmark	\checkmark	\checkmark	00H
FFFD5H	Interrupt mask flag register 2H	MK2H		R/W	\checkmark	\checkmark	\checkmark	FFH

Notes 1. The reset values of the registers vary depending on the reset source as shown below.

Registe	Reset Source	RESET Input	Reset by POR	Reset by Execution of Illegal Instruction	Reset by WDT	Reset by RAM parity error	Reset by illegal- memory access	Reset by LVD		
RESF	TRAP bit	Cleared (0)	Set (1)	Held					
	WDTRF bit			Held Set (1) Held		Held				
	RPERF bit			Held		Set (1) Held				
	IAWRF bit			Held		l	Set (1)			
	LVIRF bit			Held			L	Set (1)		
LVIM	LVISEN bit	Cleared (0)					Held		
	LVIOMSK bit	Held	Held							
	LVIF bit									
LVIS	LVIS Cleared (00H/01H/81H)									

2. The reset value of the WDTE register is determined by the setting of the option byte.



Address	Special Function Register (SFR) Name	Syn	nbol	R/W	Manipu	lable Bi	t Range	After Reset
					1-bit	8-bit	16-bit	
FFFD9H	Priority specification flag register 02H	PR02H	PR02H		\checkmark	\checkmark	\checkmark	FFH
FFFDDH	Priority specification flag register 12H	PR12H		R/W	V	\checkmark	V	FFH
FFFE0H	Interrupt request flag register 0	IF0L	IF0	R/W	\checkmark	\checkmark	\checkmark	00H
FFFE1H		IF0H		R/W	\checkmark	\checkmark		00H
FFFE2H	Interrupt request flag register 1	IF1L	IF1	R/W	\checkmark	\checkmark	\checkmark	00H
FFFE3H		IF1H		R/W	\checkmark	\checkmark		00H
FFFE4H	Interrupt mask flag register 0	MK0L	MK0	R/W	\checkmark	\checkmark	\checkmark	FFH
FFFE5H		МК0Н		R/W	\checkmark	\checkmark		FFH
FFFE6H	Interrupt mask flag register 1	MK1L	MK1	R/W	\checkmark	\checkmark	\checkmark	FFH
FFFE7H		MK1H		R/W	\checkmark	\checkmark		FFH
FFFE8H	Priority specification flag register 00	PR00L	PR00	R/W	\checkmark	\checkmark	\checkmark	FFH
FFFE9H		PR00H		R/W	\checkmark	\checkmark		FFH
FFFEAH	Priority specification flag register 01	PR01L	PR01	R/W	\checkmark	\checkmark	\checkmark	FFH
FFFEBH		PR01H		R/W	\checkmark	\checkmark		FFH
FFFECH	Priority specification flag register 10	PR10L	PR10	R/W	\checkmark	\checkmark	\checkmark	FFH
FFFEDH		PR10H		R/W	\checkmark	\checkmark		FFH
FFFEEH	Priority specification flag register 11	PR11L	PR11	R/W	\checkmark	\checkmark	\checkmark	FFH
FFFEFH		PR11H		R/W	\checkmark	\checkmark		FFH
FFFF0H	Multiplication/division data register A (L)	MDAL		R/W	-	-	\checkmark	0000H
FFFF1H								
FFFF2H	Multiplication/division data register A (H)	MDAH		R/W	-	-	\checkmark	0000H
FFFF3H								
FFFF4H	Multiplication/division data register B (H)	MDBH		R/W	-	-	\checkmark	0000H
FFFF5H							1	
FFFF6H	Multiplication/division data register B (L)	MDBL		R/W	-	-	\checkmark	0000H
FFFF7H	Description of the second state of the			D **/	. 1	.1		0011
FFFFEH	Processor mode control register	PMC		R/W	\checkmark	\checkmark	-	00H

Table 3-5.	SFR List (4/4)
------------	----------------

Remark For extended SFRs (2nd SFRs), see Table 3-6 Extended SFR (2nd SFR) List.



3.2.5 Extended special function registers (2nd SFRs: 2nd Special Function Registers)

Unlike a general-purpose register, each extended SFR (2nd SFR) has a special function.

Extended SFRs are allocated to the F0000H to F07FFH area. SFRs other than those in the SFR area (FFF00H to FFFFFH) are allocated to this area. An instruction that accesses the extended SFR area, however, is 1 byte longer than an instruction that accesses the SFR area.

Extended SFRs can be manipulated like general-purpose registers, using operation, transfer, and bit manipulation instructions. The manipulable bit units, 1, 8, and 16, depend on the SFR type.

Each manipulation bit unit can be specified as follows.

• 1-bit manipulation

Describe as follows for the 1-bit manipulation instruction operand (!addr16.bit) When the bit name is defined: <Bit name> When the bit name is not defined: <Register name>, <Bit number> or <Address>, <Bit number>

8-bit manipulation

Describe the symbol defined by the assembler for the 8-bit manipulation instruction operand (!addr16). This manipulation can also be specified with an address.

• 16-bit manipulation

Describe the symbol defined by the assembler for the 16-bit manipulation instruction operand (!addr16). When specifying an address, describe an even address.

Table 3-6 gives a list of the extended SFRs. The meanings of items in the table are as follows.

Symbol

Symbol indicating the address of an extended SFR. It is a reserved word in the assembler, and is defined as an sfr variable using the #pragma sfr directive in the compiler. When using the assembler, debugger, and simulator, symbols can be written as an instruction operand.

• R/W

Indicates whether the corresponding extended SFR can be read or written.

R/W: Read/write enable

- R: Read only
- W: Write only
- Manipulable bit units

" $\sqrt{}$ " indicates the manipulable bit unit (1, 8, or 16). "-" indicates a bit unit for which manipulation is not possible.

After reset

Indicates each register status upon reset signal generation.

Caution Do not access addresses to which extended SFRs (2nd SFRs) are not assigned.

Remark For SFRs in the SFR area, see 3.2.4 Special function registers (SFRs).



Address	Special Function Register (SFR) Name	Symbol	R/W	Manip	ulable Bit	After Reset	
				1-bit	8-bit	16-bit	
F0010H	A/D converter mode register 2	ADM2	R/W	\checkmark		-	00H
F0011H	Conversion result comparison upper limit setting register	ADUL	R/W	-	\checkmark	-	FFH
F0012H	Conversion result comparison lower limit setting register	ADLL	R/W	-	\checkmark	-	00H
F0013H	A/D test register	ADTES	R/W	—	\checkmark	-	00H
F0030H	Pull-up resistor option register 0	PU0	R/W	\checkmark		-	00H
F0031H	Pull-up resistor option register 1	PU1	R/W	\checkmark	\checkmark	-	00H
F0033H	Pull-up resistor option register 3	PU3	R/W	\checkmark		-	00H
F0034H	Pull-up resistor option register 4	PU4	R/W	\checkmark		-	01H
F0035H	Pull-up resistor option register 5	PU5	R/W	\checkmark	\checkmark	-	00H
F0036H	Pull-up resistor option register 6	PU6	R/W	\checkmark	\checkmark	-	00H
F0037H	Pull-up resistor option register 7	PU7	R/W	\checkmark		-	00H
F003CH	Pull-up resistor option register 12	PU12	R/W	\checkmark	\checkmark	-	00H
F003EH	Pull-up resistor option register 14	PU14	R/W	\checkmark		-	00H
F0040H	Port input mode register 0	PIM0	R/W	\checkmark		-	00H
F0041H	Port input mode register 1	PIM1	R/W	\checkmark	\checkmark	-	00H
F0050H	Port output mode register 0	POM0	R/W	\checkmark	\checkmark	-	00H
F0051H	Port output mode register 1	POM1	R/W	\checkmark		-	00H
F0055H	Port output mode register 5	POM5	R/W	\checkmark		-	00H
F0060H	Port mode control register 0	PMC0	R/W	\checkmark		-	FFH
F0061H	Port mode control register 1	PMC1	R/W	\checkmark		-	FFH
F006EH	Port mode control register 14	PMC14	R/W	\checkmark		-	FFH
F0070H	Noise filter enable register 0	NFEN0	R/W	\checkmark		-	00H
F0071H	Noise filter enable register 1	NFEN1	R/W	\checkmark	\checkmark	-	00H
F0074H	Timer input select register 0	TIS0	R/W	-		-	00H
F0076H	A/D port configuration register	ADPC	R/W	_		-	00H
F0077H	Peripheral I/O redirection register	PIOR	R/W	-		-	00H
F0078H	Invalid memory access detection control register	IAWCTL	R/W	-		-	00H
F0090H	Data flash control register	DFLCTL	R/W	\checkmark		-	00H
F00A0H	High-speed on-chip oscillator trimming register	HIOTRM	R/W	-		-	Undefined Note1
F00A8H	High-speed on-chip oscillator frequency select register	HOCODIV	R/W	_	\checkmark	-	Undefined Note2
F00E0H	Multiplication/division data register C (L)	MDCL	R/W	_	_	\checkmark	0000H
F00E2H	Multiplication/division data register C (H)	MDCH	R/W	_	_	\checkmark	0000H
F00E8H	Multiplication/division control register	MDUC	R/W	\checkmark		_	00H
F00F0H	Peripheral enable register 0	PER0	R/W	\checkmark	\checkmark	-	00H
F00F3H	Subsystem clock supply mode control register	OSMC	R/W	—	\checkmark	-	00H
F00F5H	RAM parity error control register	RPECTL	R/W	\checkmark	\checkmark	-	00H
F00FEH	BCD adjust result register	BCDADJ	R	_		-	Undefined

Table 3-6.	Extended SFR (2nd SFR) List (1/5)
------------	-----------------------------------

Notes 1. The value after a reset is adjusted at the time of shipment.

2. The value after a reset is a value set in FRQSEL2 to FRQSEL0 of the option byte (000C2H).

Address	Special Function Register (SFR) Name	Syı	mbol	R/W	Manip	ulable Bit	After Reset	
					1-bit	8-bit	16-bit	
F0100H	Serial status register 00	SSR00L	SSR00	R	-	\checkmark	\checkmark	0000H
F0101H		_			_	1		
F0102H	Serial status register 01	SSR01L	SSR01	R	-	\checkmark	\checkmark	0000H
F0103H		-			-	-		
F0104H	Serial status register 02	SSR02L	SSR02	R	-	\checkmark	\checkmark	0000H
F0105H		-			-	-		
F0106H	Serial status register 03	SSR03L	SSR03	R	-	\checkmark	\checkmark	0000H
F0107H		-			-	-		
F0108H	Serial flag clear trigger register 00	SIR00L	SIR00	R/W	-	\checkmark	\checkmark	0000H
F0109H		-			-	-		
F010AH	Serial flag clear trigger register 01	SIR01L	SIR01	R/W	-	\checkmark	\checkmark	0000H
F010BH		-			-	-		
F010CH	Serial flag clear trigger register 02	SIR02L	SIR02	R/W	-	\checkmark	\checkmark	0000H
F010DH		-			-	-		
F010EH	Serial flag clear trigger register 03	SIR03L	SIR03	R/W	_	\checkmark	\checkmark	0000H
F010FH		-			-	-		
F0110H	Serial mode register 00	SMR00		R/W	-	-	\checkmark	0020H
F0111H								
F0112H	Serial mode register 01	SMR01		R/W	-	-	\checkmark	0020H
F0113H								
F0114H	Serial mode register 02	SMR02		R/W	-	-	\checkmark	0020H
F0115H								
F0116H	Serial mode register 03	SMR03		R/W	-	-	\checkmark	0020H
F0117H								
F0118H	Serial communication operation setting	SCR00		R/W	-	-	\checkmark	0087H
F0119H	register 00							
F011AH	Serial communication operation setting	SCR01		R/W	-	-	\checkmark	0087H
F011BH	register 01							
F011CH	Serial communication operation setting	SCR02		R/W	-	-	\checkmark	0087H
F011DH	register 02							
F011EH	Serial communication operation setting	SCR03		R/W	-	-	\checkmark	0087H
F011FH	register 03							
F0120H	Serial channel enable status register 0	SE0L	SE0	R	\checkmark	V	\checkmark	0000H
F0121H		-			-	-		
F0122H	Serial channel start register 0	SS0L	SS0	R/W	√	V	\checkmark	0000H
F0123H		-			-	-		
F0124H	Serial channel stop register 0	STOL	ST0	R/W	\checkmark	\checkmark	\checkmark	0000H
F0125H		-			-	-		
F0126H	Serial clock select register 0	SPS0L	SPS0	R/W	-	\checkmark	\checkmark	0000H
F0127H		-			-	-		

Table 3-6.	Extended SFR	(2nd SFR) List (2/5)
------------	--------------	----------------------



Address	Special Function Register (SFR) Name	Symbol		R/W	Manip	oulable Bit	After Reset	
					1-bit	8-bit	16-bit	
F0128H	Serial output register 0	SO0		R/W	-	-	\checkmark	0F0FH
F0129H	1							
F012AH	Serial output enable register 0	SOE0L	SOE0	R/W	\checkmark		\checkmark	0000H
F012BH	1	_	1		-	-		
F0134H	Serial output level register 0	SOL0L	SOL0	R/W	-		\checkmark	0000H
F0135H]	_			-	-		
F0138H	Serial standby control register 0	SSC0L	SSC0	R/W	-		\checkmark	0000H
F0139H]	_			-	-		
F0140H	Serial status register 10	SSR10L	SSR10	R	-		\checkmark	0000H
F0141H		_			_	-		
F0142H	Serial status register 11	SSR11L	SSR11	R	_		\checkmark	0000H
F0143H		-]		_	-		
F0148H	Serial flag clear trigger register	SIR10L	SIR10	R/W	_		\checkmark	0000H
F0149H	10	_]		_	-		
F014AH	Serial flag clear trigger register 11	SIR11L	SIR11	R/W	_	\checkmark	\checkmark	0000H
F014BH		_			_	-		
F0150H	Serial mode register 10	SMR10		R/W	_	-	\checkmark	0020H
F0151H								
F0152H	Serial mode register 11	SMR11		R/W	-	-	\checkmark	0020H
F0153H]							
F0158H	Serial communication operation	SCR10		R/W	-	-	\checkmark	0087H
F0159H	setting register 10							
F015AH	Serial communication operation setting	SCR11		R/W	_	-	\checkmark	0087H
F015BH	register 11							
F0160H	Serial channel enable status register 1	SE1L	SE1	R	\checkmark	\checkmark	\checkmark	0000H
F0161H		-			-	-		
F0162H	Serial channel start register 1	SS1L	SS1	R/W	\checkmark	\checkmark	\checkmark	0000H
F0163H		-			-	-		
F0164H	Serial channel stop register 1	ST1L	ST1	R/W	\checkmark	\checkmark	\checkmark	0000H
F0165H		-			-	-		
F0166H	Serial clock select register 1	SPS1L	SPS1	R/W	-	\checkmark	\checkmark	0000H
F0167H		-			-	-		
F0168H	Serial output register 1	SO1		R/W	-	-	\checkmark	0303H
F0169H			-					
F016AH	Serial output enable register 1	SOE1L	SOE1	R/W	\checkmark	\checkmark	\checkmark	0000H
F016BH		-			-	-		
F0174H	Serial output level register 1	SOL1L	SOL1	R/W	-	\checkmark	\checkmark	0000H
F0175H		-			-	-		
F0180H	Timer counter register 00	TCR00		R	-	-	\checkmark	FFFFH
F0181H								
F0182H	Timer counter register 01	TCR01		R	-	-	\checkmark	FFFFH
F0183H								
F0184H	Timer counter register 02	TCR02		R	_	_	\checkmark	FFFFH
F0185H								
F0186H	Timer counter register 03	TCR03		R	_	-	\checkmark	FFFFH
F0187H]							

Table 3-6.	Extended SFR	(2nd SFR) List (3/5)
------------	--------------	----------------------



Address	Special Function Register (SFR) Name	Symbol		R/W	Manip	ulable Bit	After Reset	
					1-bit	8-bit	16-bit	
F0188H	Timer counter register 04	TCR04		R	-	-	\checkmark	FFFFH
F0189H								
F018AH	Timer counter register 05	TCR05		R	-	-	\checkmark	FFFFH
F018BH								
F018CH	Timer counter register 06	TCR06		R	-	-	\checkmark	FFFFH
F018DH								
F018EH	Timer counter register 07	TCR07		R	-	-	\checkmark	FFFFH
F018FH								
F0190H	Timer mode register 00	TMR00		R/W	-	-	\checkmark	0000H
F0191H								
F0192H	Timer mode register 01	TMR01		R/W	-	-	\checkmark	0000H
F0193H								
F0194H	Timer mode register 02	TMR02		R/W	-	-	\checkmark	0000H
F0195H								
F0196H	Timer mode register 03	TMR03		R/W	-	-	\checkmark	0000H
F0197H								
F0198H	Timer mode register 04	TMR04		R/W	-	-	\checkmark	0000H
F0199H							,	
F019AH	Timer mode register 05	TMR05		R/W	-	-	\checkmark	0000H
F019BH								
F019CH	Timer mode register 06	TMR06		R/W	-	-	\checkmark	0000H
F019DH								
F019EH	Timer mode register 07	TMR07		R/W	_	-	\checkmark	0000H
F019FH							1	
F01A0H	Timer status register 00	TSR00L	TSR00	R	-		\checkmark	0000H
F01A1H		-	70004	_	_	-	1	
F01A2H	Timer status register 01	TSR01L	TSR01	R	_	√	\checkmark	0000H
F01A3H	Timer status register 02		TSR02		_	-		000011
F01A4H F01A5H	Timer status register 02	TSR02L	15802	R	_	1	Ň	0000H
F01A5H F01A6H	Timer status register 02		TODA2		_	-		0000H
F01A6H F01A7H	Timer status register 03	TSR03L	TSR03	R	_	N	v	0000
F01A7H F01A8H	Timer status register 04	TSR04L	TSR04	R		-		0000H
F01A0H	Timer status register 04	- 13R04L	101104		_		v	000011
F01A9H F01AAH	Timer status register 05	TSR05L	TSR05	R	_	-		0000H
F01ABH		-	10100				, v	000011
F01ACH	Timer status register 06	TSR06L	TSR06	R		√		0000H
F01ADH		-			_	- V	, v	000011
F01AEH	Timer status register 07	TSR07L	TSR07	R				0000H
F01AFH		-			_	• _		000011



Address	Special Function Register (SFR) Name	e Symbol		R/W	Manip	oulable Bit I	Range	After Reset
					1-bit	8-bit	16-bit	
F01B0H	Timer channel enable status register 0	TE0L	TE0	R	\checkmark	\checkmark		0000H
F01B1H		_]		_	_		
F01B2H	Timer channel start register 0	TS0L	TS0	R/W	\checkmark	\checkmark		0000H
F01B3H		-			-	-		
F01B4H	Timer channel stop register 0	TTOL	TT0	R/W	\checkmark	\checkmark	\checkmark	0000H
F01B5H		-			_	_		
F01B6H	Timer clock select register 0	TPS0		R/W	-	-		0000H
F01B7H								
F01B8H	Timer output register 0	TOOL	TO0	R/W	-	\checkmark		0000H
F01B9H		-			-	-		
F01BAH	Timer output enable register 0	TOE0L	TOE0	R/W	\checkmark	\checkmark		0000H
F01BBH		-]		-	-		
F01BCH	Timer output level register 0	TOLOL	TOL0	R/W	-	\checkmark		0000H
F01BDH		-]		-	_		
F01BEH	Timer output mode register 0	TOMOL	TOM0	R/W	_	\checkmark	\checkmark	0000H
F01BFH		-			-	-		
F0230H	IICA control register 00	IICCTL00)	R/W	\checkmark	\checkmark	-	00H
F0231H	IICA control register 01	IICCTL01		R/W	\checkmark	\checkmark	-	00H
F0232H	IICA low-level width setting register 0	IICWL0		R/W	-	\checkmark	-	FFH
F0233H	IICA high-level width setting register 0	IICWH0		R/W	-	\checkmark	-	FFH
F0234H	Slave address register 0	SVA0		R/W	-	\checkmark	-	00H
F02F0H	Flash memory CRC control register	CRC0CT	L	R/W	\checkmark	\checkmark	-	00H
F02F2H	Flash memory CRC operation result register	PGCRCL		R/W	-	-	\checkmark	0000H

Table 3-6.	Extended SFR (2nd SFR) List (5/5)
------------	-----------------------------------

Remark For SFRs in the SFR area, see Table 3-5 SFR List.




3.3 Instruction Address Addressing

3.3.1 Relative addressing

[Function]

Relative addressing stores in the program counter (PC) the result of adding a displacement value included in the instruction word (signed complement data: -128 to +127 or -32768 to +32767) to the program counter (PC)'s value (the start address of the next instruction), and specifies the program address to be used as the branch destination. Relative addressing is applied only to branch instructions.

Figure 3-11. Outline of Relative Addressing



3.3.2 Immediate addressing

[Function]

Immediate addressing stores immediate data of the instruction word in the program counter, and specifies the program address to be used as the branch destination.

For immediate addressing, CALL !!addr20 or BR !!addr20 is used to specify 20-bit addresses and CALL !addr16 or BR !addr16 is used to specify 16-bit addresses. 0000 is set to the higher 4 bits when specifying 16-bit addresses.

Figure 3-12. Example of CALL !!addr20/BR !!addr20





Figure 3-13. Example of CALL !addr16/BR !addr16





3.3.3 Table indirect addressing

[Function]

Table indirect addressing specifies a table address in the CALLT table area (0080H to 00BFH) with the 5-bit immediate data in the instruction word, stores the contents at that table address and the next address in the program counter (PC) as 16-bit data, and specifies the program address. Table indirect addressing is applied only for CALLT instructions.

In the RL78 microcontrollers, branching is enabled only to the 64 KB space from 00000H to 0FFFFH.

OPcode High Addr. Low Addr. Table address Memory PC PCs PCH PCL


Figure 3-14. Outline of Table Indirect Addressing

3.3.4 Register direct addressing

[Function]

Register direct addressing stores in the program counter (PC) the contents of a general-purpose register pair (AX/BC/DE/HL) and CS register of the current register bank specified with the instruction word as 20-bit data, and specifies the program address. Register direct addressing can be applied only to the CALL AX, BC, DE, HL, and BR AX instructions.







3.4 Addressing for Processing Data Addresses

3.4.1 Implied addressing


[Function]


Instructions for accessing registers (such as accumulators) that have special functions are directly specified with the instruction word, without using any register specification field in the instruction word.

[Operand format]

Because implied addressing can be automatically employed with an instruction, no particular operand format is necessary.

Implied addressing can be applied only to MULU X.





Memory (register area)


3.4.2 Register addressing


[Function]

Register addressing accesses a general-purpose register as an operand. The instruction word of 3-bit long is used to select an 8-bit register and the instruction word of 2-bit long is used to select a 16-bit register.

[Operand format]

Identifier	Description						
r	X, A, C, B, E, D, L, H						
rp	AX, BC, DE, HL						







3.4.3 Direct addressing


[Function]

Direct addressing uses immediate data in the instruction word as an operand address to directly specify the target address.


[Operand format]

Identifier	Description							
!addr16	Label or 16-bit immediate data (only the space from F0000H to FFFFH is specifiable)							
ES:!addr16	Label or 16-bit immediate data (higher 4-bit addresses are specified by the ES register)							

Figure 3-18. Example of !addr16







that in mirrored areas.



3.4.4 Short direct addressing


[Function]

Short direct addressing directly specifies the target addresses using 8-bit data in the instruction word. This type of addressing is applied only to the space from FFE20H to FFF1FH.

[Operand format]

Identifier	Description								
SADDR	Label, FFE20H to FFF1FH immediate data, or 0FE20H to 0FF1FH immediate data								
	ly the space from FFE20H to FFF1FH is specifiable)								
SADDRP	Label, FFE20H to FFF1FH immediate data, or 0FE20H to 0FF1FH immediate data (even address only) (only the space from FFE20H to FFF1FH is specifiable)								

Figure 3-20. Outline of Short Direct Addressing



Remark SADDR and SADDRP are used to describe the values of addresses FE20H to FF1FH with 16-bit immediate data (higher 4 bits of actual address are omitted), and the values of addresses FFE20H to FFF1FH with 20-bit immediate data.

Regardless of whether SADDR or SADDRP is used, addresses within the space from FFE20H to FFF1FH are specified for the memory.



3.4.5 SFR addressing


[Function]

SFR addressing directly specifies the target SFR addresses using 8-bit data in the instruction word. This type of addressing is applied only to the space from FFF00H to FFFFFH.

[Operand format]

Identifier	Description
SFR	SFR name
SFRP	16-bit-manipulatable SFR name (even address)

Figure 3-21. Outline of SFR Addressing



R01UH0629EJ0120 Rev.1.20 Jun 28, 2019



3.4.6 Register indirect addressing


[Function]


Register indirect addressing directly specifies the target addresses using the contents of the register pair specified with the instruction word as an operand address.


[Operand format]

Identifier	Description							
-	[DE], [HL] (only the space from F0000H to FFFFFH is specifiable)							
-	ES:[DE], ES:[HL] (higher 4-bit addresses are specified by the ES register)							









• Either pair of registers <2> and the ES register <1> specify the target location in the area from X0000H to XFFFFH.



3.4.7 Based addressing


[Function]

Based addressing uses the contents of a register pair specified with the instruction word or 16-bit immediate data as a base address, and 8-bit immediate data or 16-bit immediate data as offset data. The sum of these values is used to specify the target address.

[Operand format]

Identifier	Description
-	[HL + byte], [DE + byte], [SP + byte] (only the space from F0000H to FFFFFH is specifiable)
_	word[B], word[C] (only the space from F0000H to FFFFFH is specifiable)
_	word[BC] (only the space from F0000H to FFFFFH is specifiable)
_	ES:[HL + byte], ES:[DE + byte] (higher 4-bit addresses are specified by the ES register)
_	ES:word[B], ES:word[C] (higher 4-bit addresses are specified by the ES register)
_	ES:word[BC] (higher 4-bit addresses are specified by the ES register)

Figure 3-24. Example of [SP+byte]





•







Figure 3-25. Example of [HL+byte], [DE+byte]













Figure 3-28. Example of ES:[HL+byte], ES:[DE+byte]

"byte" <3> specifies an offset within the array to the target location in memory.





- Memory 1-Mbyte space as the four higher-order bits, X, of the address range.
- "word" <2> specifies the address where the target array of word-sizeddata starts in the 64-Kbyte area specified in the ES register <1>.
- Either register <3> specifies an offset within the array to the target location in memory.






Figure 3-30. Example of ES:word[BC]

- "word" <2> specifies the address where the target array of word-sized data starts in the 64-Kbyte area specified in the ES register <1>.
- A pair of registers <3> specifies an offset within the array to the target location in memory.



3.4.8 Based indexed addressing

[Function]

Based indexed addressing uses the contents of a register pair specified with the instruction word as the base address, and the content of the B register or C register similarly specified with the instruction word as offset address. The sum of these values is used to specify the target address.

[Operand format]

Identifier	Description						
-	[HL+B], [HL+C] (only the space from F0000H to FFFFFH is specifiable)						
-	ES:[HL+B], ES:[HL+C] (higher 4-bit addresses are specified by the ES register)						

Figure 3-31. Example of [HL+B], [HL+C]





Figure 3-32. Example of ES:[HL+B], ES:[HL+C]



• Either register <3> specifies an offset within the array to the target location in memory.

RENESAS

3.4.9 Stack addressing

[Function]

The stack area is indirectly addressed with the stack pointer (SP) values. This addressing is automatically employed when the PUSH, POP, subroutine call, and return instructions are executed or the register is saved/restored upon generation of an interrupt request.

Only the internal RAM area can be set as the stack area.

[Description format]

Identifier	Description
-	PUSH PSW AX/BC/DE/HL
	POP PSW AX/BC/DE/HL
	CALL/CALLT
	RET
	BRK
	RETB
	(Interrupt request generated)
	RETI

Each stack operation saves or restores data as shown in Figures 3-33 to 3-38.

Figure 3-33. Example of PUSH rp








Figure 3-34. Example of POP




status word (PSW), the content of address SP + 1 is stored in the PSW).

Figure 3-35. Example of CALL, CALLT




- counter (PC) changes to indicate the address of the instruction following the CALL instruction.
- The values of PC bits 19 to 16, 15 to 8, and 7 to 0 are stored in addresses SP - 2, SP - 3, and SP - 4, respectively <2>.
- The value of the SP <3> is decreased by 4.





• The value of SP <3> is increased by four.





- instruction or acceptance of an interrupt, the value of the program counter (PC) changes to indicate the address of the next instruction.
- The values of the PSW, PC bits 19 to 16, 15 to 8, and 7 to 0 are stored in addresses SP - 1, SP - 2, SP - 3, and SP - 4, respectively <2>.
- The value of the SP <3> is decreased by 4.






Figure 3-38. Example of RETI, RETB

- <2>.
- The value of SP <3> is increased by four.



CHAPTER 4 PORT FUNCTIONS

4.1 Port Functions

These products are provided with digital I/O ports, which enable variety of control operations. In addition to the function as digital I/O ports, these ports have several alternate functions. For details of the alternate functions, see **CHAPTER 2 PIN FUNCTIONS**.

4.2 Port Configuration

Ports include the following hardware.

Item	Configuration
Control registers	Port mode registers (PM0 to PM7, PM12, PM14) Port registers (P0 to P7, P12 to P14) Pull-up resistor option registers (PU0, PU1, PU3 to PU5, PU7, PU12, PU14) Port input mode registers (PIM0, PIM1) Port output mode registers (POM0, POM1, POM5) Port mode control registers (PMC0, PMC12, PMC14) A/D port configuration register (ADPC) Peripheral I/O redirection register (PIOR)
Port	Total: 28 (CMOS I/O: 22 (N-ch open drain I/O [V _{DD} tolerance]: 9), CMOS input: 3, N-ch open drain I/O [6-V tolerance]: 3)
Pull-up resistor	Total: 18

Table 4-1. Port Configuration



4.2.1 Port 0

Port 0 is an I/O port with an output latch. Port 0 can be set to the input mode or output mode in 1-bit units using port mode register 0 (PM0). When the P00 to P07 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 0 (PU0).

Input to the P01, P03 and P04 pins can be specified through a normal input buffer or a TTL input buffer in 1-bit units using port input mode register 0 (PIM0).

Output from the P00 and P02 to P04 pins can be specified as N-ch open-drain output (V_{DD} tolerance) in 1-bit units using port output mode register 0 (POM0).

To use P00 to P03 as digital input/output pins, set them in the digital I/O mode by using port mode control register 0 (PMC0) (can be specified in 1-bit units).

This port can also be used for timer I/O, A/D converter analog input, serial interface data I/O, and clock I/O.

When reset signal is generated, the following configuration will be set.

• P00 and P01 pins of these products ··· Analog input

4.2.2 Port 1

Port 1 is an I/O port with an output latch. Port 1 can be set to the input mode or output mode in 1-bit units using port mode register 1 (PM1). When the P10 to P17 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 1 (PU1).

Input to the P10, P11, and P13 to P17 pins can be specified through a normal input buffer or a TTL input buffer in 1-bit units using port input mode register 1 (PIM1).

Output from the P10 to P15 and P17 pins can be specified as N-ch open-drain output (VDD tolerance) in 1-bit units using port output mode register 1 (POM1).

This port can also be used for serial interface data I/O, clock I/O, programming UART I/O, timer I/O, and external interrupt request input.

Reset signal generation sets port 1 to input mode.



4.2.3 Port 2

Port 2 is an I/O port with an output latch. Port 2 can be set to the input mode or output mode in 1-bit units using port mode register 2 (PM2).

This port can also be used for A/D converter analog input and reference voltage input (+ side and - side).

To use P20/ANI0 to P23/ANI3 as digital input/output pins, set them in the digital I/O mode by using the A/D port configuration register (ADPC). Use these pins starting from the upper bit.

To use P20/ANI0 to P23/ANI3 as analog input pins, set them in the analog input mode by using the A/D port configuration register (ADPC) and in the input mode by using the PM2 register. Use these pins starting from the lower bit.

ADPC Register	PM2 Register	ADS Register	P20/ANI0 to P23/ANI3 Pins
Digital I/O selection	Input mode	-	Digital input
	Output mode	-	Digital output
Analog input selection	Input mode	Selects ANI.	Analog input (to be converted)
		Does not select ANI.	Analog input (not to be converted)
	Output mode	Selects ANI.	Setting prohibited
		Does not select ANI.	

Table 4-2. Setting Functions of P20/ANI0 to P23/ANI3 Pins

All P20/ANI0 to P23/ANI3 are set in the analog input mode when the reset signal is generated.

4.2.4 Port 3

Port 3 is an I/O port with an output latch. Port 3 can be set to the input mode or output mode in 1-bit units using port mode register 3 (PM3). When the P30 to P31 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 3 (PU3).

This port can also be used for external interrupt request input, clock/buzzer output, timer I/O, and A/D converter analog input.

Reset signal generation sets P30 and P31 to input mode.

4.2.5 Port 4

Port 4 is an I/O port with an output latch. Port 4 can be set to the input mode or output mode in 1-bit units using port mode register 4 (PM4). When the P40 pin is used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 4 (PU4).

This port can also be used for data I/O for a flash memory programmer/debugger.

Reset signal generation sets port 4 to input mode.



4.2.6 Port 5

Port 5 is an I/O port with an output latch. Port 5 can be set to the input mode or output mode in 1-bit units using port mode register 5 (PM5). When the P50 and P51 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 5 (PU5).

Output from the P50 pin can be specified as N-ch open-drain output (V_{DD} tolerance) in 1-bit units using port output mode register 5 (POM5).

This port can also be used for serial interface data I/O.

Reset signal generation sets port 5 to input mode.

4.2.7 Port 6

Port 6 is an I/O port with an output latch. Port 6 can be set to the input mode or output mode in 1-bit units using port mode register 6 (PM6).

The output of the P60 to P62 pins is N-ch open-drain output (6-V tolerance).

This port can also be used for serial interface data I/O.

Reset signal generation sets port 6 to input mode.

4.2.8 Port 7

Port 7 is an I/O port with an output latch. Port 7 can be set to the input mode or output mode in 1-bit units using port mode register 7 (PM7). When used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 7 (PU7).

Reset signal generation sets port 7 to input mode.

4.2.9 Port 12

P120 is an I/O port with an output latch. Port 12 can be set to the input mode or output mode in 1-bit units using port mode register 12 (PM12). When used as an input port, use of an on-chip pull-up resistor can be specified by pull-up resistor option register 12 (PU12).

P121 and P122 are 2-bit input only ports.

Digital input/output or analog input can be specified for the P120 pin in 1-bit units, using port mode control register 12 (PMC12).

This port can also be used for A/D converter analog input, connecting resonator for main system clock, external clock input for main system clock.

Reset signal generation sets P120 to analog input, and sets P121 and P122 to input mode.



4.2.10 Port 13

P137 is a 1-bit input-only port.

P137 is fixed an input ports.

This port can also be used for external interrupt request input.

4.2.11 Port 14

Port 14 is an I/O port with an output latch. Port 14 can be set to the input mode or output mode in 1-bit units using port mode register 14 (PM14).

Digital input/output or analog input can be specified for the P147 pin in 1-bit units, using port mode control register 14 (PMC14).

This port can also be used for A/D converter analog input.

Reset signal generation sets P147 to analog input.



4.3 Registers Controlling Port Function

Port functions are controlled by the following registers.

- Port mode registers (PMxx)
- Port registers (Pxx)
- Pull-up resistor option registers (PUxx)
- Port input mode registers (PIMxx)
- Port output mode registers (POMxx)
- Port mode control registers (PMCxx)
- A/D port configuration register (ADPC)
- Peripheral I/O redirection register (PIOR)

Table 4-3. PMxx, Pxx, PUxx, PIMxx, POMxx, PMCxx registers and the bits mounted on each product

Port				Bi	t name			32
		PMxx register	Pxx register	PUxx register	PIMxx register	POMxx register	PMCxx register	pin
Port 0	0	PM00	P00	PU00	-	POM00	PMC00	\checkmark
	1	PM01	P01	PU01	PIM01	_	PMC01	V
Port 1	0	PM10	P10	PU10	PIM10	POM10	_	\checkmark
	1	PM11	P11	PU11	PIM11	POM11	_	\checkmark
	2	PM12	P12	PU12	-	POM12	_	\checkmark
	3	PM13	P13	PU13	PIM13	POM13	_	\checkmark
	4	PM14	P14	PU14	PIM14	POM14	_	\checkmark
	5	PM15	P15	PU15	PIM15	POM15	_	\checkmark
	6	PM16	P16	PU16	PIM16	-	_	\checkmark
	7	PM17	P17	PU17	PIM17	POM17	_	\checkmark
Port 2	0	PM20	P20	-	-	_	_	\checkmark
	1	PM21	P21	-	-	-	_	\checkmark
	2	PM22	P22	-	-	-	_	\checkmark
	3	PM23	P23	-	-	-	-	\checkmark
Port 3	0	PM30	P30	PU30	-	_	-	\checkmark
	1	PM31	P31	PU31	-	-	-	\checkmark
Port 4	0	PM40	P40	PU40	-	—	—	\checkmark
Port 5	0	PM50	P50	PU50	-	POM50	-	\checkmark
	1	PM51	P51	PU51	-	—	—	\checkmark
Port 6	0	PM60	P60	-	-	_	_	\checkmark
	1	PM61	P61	-	-	_	_	\checkmark
	2	PM62	P62	-	-	_	_	\checkmark
Port 7	0	PM70	P70	PU70	-	-	_	\checkmark
Port 12	0	PM120	P120	PU120	-	-	PMC120	\checkmark
	1	-	P121	-	-	-	-	\checkmark
	2	—	P122	-	-	-	_	\checkmark
Port 13	7	-	P137	-	-	-	-	\checkmark
Port 14	7	PM147	P147	PU147	-	-	PMC147	\checkmark



4.3.1 Port mode registers (PMxx)

These registers specify input or output mode for the port in 1-bit units.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets these registers to FFH.

When port pins are used as alternate-function pins, set the port mode register by referencing **4.5** Register Settings When Using Alternate Function.

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W	
PM0	1	1	1	1	1	1	PM01	PM00	FFF20H	FFH	R/W	
		•					1					
PM1	PM17	PM16	PM15	PM14	PM13	PM12	PM11	PM10	FFF21H	FFH	R/W	
		1	1	1			1					
PM2	1	1	1	1	PM23	PM22	PM21	PM20	FFF22H	FFH	R/W	
		1	[[1				
PM3	1	1	1	1	1	1	PM31	PM30	FFF23H	FFH	R/W	
PM4	1	1	1	1	1	1	1	PM40	FFF24H	FFH	R/W	
PM5	1	1	1	1	1	1	PM51	PM50	FFF25H	FFH	R/W	
FIND			1	I	1	1	FIVIDI	FIVI30	ГГГДЭП	ггп	F\/ V V	
PM6	1	1	1	1	1	PM62	PM61	PM60	FFF26H	FFH	R/W	
		I .										
PM7	1	1	1	1	1	1	1	PM70	FFF27H	FFH	R/W	
		1										
PM12	1	1	1	1	1	1	1	PM120	FFF2CH	FFH	R/W	
	-											
PM14	PM147	1	1	1	1	1	1	1	FFF2EH	FFH	R/W	
	PMmn		Pmn pin I/O mode selection									
			(m = 0 to 7, 12, 14; n = 0 to 7)									
	0	-	Output mode (output buffer on)									
	1	Input mod	nput mode (output buffer off)									

Figure 4-1. Format of Port Mode Register

Caution Be sure to set bits that are not mounted to their initial values.

RENESAS

4.3.2 Port registers (Pxx)

These registers set the output latch value of a port.

If the data is read in the input mode, the pin level is read. If it is read in the output mode, the output latch value is read^{Note}.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H.

Note If P20 to P23, P120, and P147 are set up as analog inputs of the A/D converter, when a port is read while in the input mode, 0 is always returned, not the pin level.

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
P0	0	0	0	0	0	0	P01	P00	FFF00H	00H (output latch)	R/W
							I				
P1	P17	P16	P15	P14	P13	P12	P11	P10	FFF01H	00H (output latch)	R/W
P2	0	0	0	0	P23	P22	P21	P20	FFF02H	00H (output latch)	R/W
P3	0	0	0	0	0	0	P31	P30	FFF03H	00H (output latch)	R/W
P4	0	0	0	0	0	0	0	P40	FFF04H	00H (output latch)	R/W
P5	0	0	0	0	0	0	P51	P50	FFF05H	00H (output latch)	R/W
		1	1	[1		1	1	1	,	
P6	0	0	0	0	0	P62	P61	P60	FFF06H	00H (output latch)	R/W
P7	0	0	0	0	0	0	0	P70	FFF07H	00H (output latch)	R/W
P12	0	0	0	0	0	0	0	P120	FFF0CH	Undefined	R/W
P13	P137	0	0	0	0	0	0	0	FFF0DH	Undefined	R
P14	P147	0	0	0	0	0	0	0	FFF0EH	00H (output latch)	R/W
	Pmn	01	utput data	control (in	output mod	de)		Input da	ta read (in in	put mode)	
	0	Output 0	•				Input low level				1
	1	Output 1					Input high level				

Figure 4-2. Format of Port Register

Caution Be sure to set bits that are not mounted to their initial values.

Remark m = 0 to 7, 12 to 14; n = 0 to 7



<R>

<R>

4.3.3 Pull-up resistor option registers (PUxx)

These registers specify whether the on-chip pull-up resistors are to be used or not. On-chip pull-up resistors can be used in 1-bit units only for the bits set to both normal output mode (POMmn = 0) and input mode (PMmn = 1) for the pins to which the use of an on-chip pull-up resistor has been specified in these registers. On-chip pull-up resistors cannot be connected to bits set to output mode and bits used as alternate-function output pins and analog setting (PMC = 1, ADPC = 1), regardless of the settings of these registers.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H (Only PU4 is set to 01H).

Caution When a port with the PIMn register is input from a different potential device to the TTL buffer, pull up to the power supply of the different potential device via an external resistor by setting PUmn = 0.

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
PU0	0	0	0	0	0	0	PU01	PU00	F0030H	00H	R/W
		-		-	-	-					
PU1	PU17	PU16	PU15	PU14	PU13	PU12	PU11	PU10	F0031H	00H	R/W
		-		-	-	-					
PU3	0	0	0	0	0	0	PU31	PU30	F0033H	00H	R/W
PU4	0	0	0	0	0	0	0	PU40	F0034H	01H	R/W
PU5	0	0	0	0	0	0	PU51	PU50	F0035H	00H	R/W
PU7	0	0	0	0	0	0	0	PU70	F0037H	00H	R/W
PU12	0	0	0	0	0	0	0	PU120	F003CH	00H	R/W
PU14	PU147	0	0	0	0	0	0	0	F003EH	00H	R/W
	PUmn							istor selec			
					(m = 0), 1, 3 to 5	, 7, 12, 1	4; n = 0 to	o 7)		
	0	On-chip	pull-up res	istor not co	onnected						
	1	On-chip	Dn-chip pull-up resistor connected								

Figure 4-3. Format of Pull-up Resistor Option Register

Caution Be sure to set bits that are not mounted to their initial values.



4.3.4 Port input mode registers (PIMxx)

These registers set the input buffer in 1-bit units.

TTL input buffer can be selected during serial communication with an external device of the different potential.

Port input mode registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H.

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
PIM0	0	0	0	0	0	0	0	PIM00	F0040H	00H	R/W
PIM1	PIM17	PIM16	PIM15	PIM14	PIM13	0	PIM11	PIM10	F0041H	00H	R/W
	PIMmn		Pmn pin input buffer selection								
			(m = 0, 1; n = 0 to 7)								
	0	Normal in	Normal input buffer								
	1	TTL inpu	TL input buffer								

Figure 4-4. Format of Port Input Mode Register

Caution Be sure to set bits that are not mounted to their initial values.



4.3.5 Port output mode registers (POMxx)

These registers set the output mode in 1-bit units.

N-ch open drain output (V_{DD} tolerance) mode can be selected during serial communication with an external device of the different potential, and for the SDA00, SDA11, and SDA20 pins during simplified I²C communication with an external device of the same potential.

In addition, POMxx register is set with PUxx register, whether or not to use the on-chip pull-up resistor.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H.

Caution An on-chip pull-up resistor is not connected to a bit for which N-ch open drain output (VDD tolerance) mode is set.

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W	
POM0	0	0	0	0	0	0	0	POM00	F0050H	00H	R/W	
POM1	POM17	0	POM15	POM14	POM13	POM12	POM11	POM10	F0051H	00H	R/W	
POM5	0	0	0	0	0	0	0	POM50	F0055H	00H	R/W	
	POMmn				Pi	mn pin out	put mode :	selection				
			(m = 0, 1, 5; n = 0 to 7)									
	0	Normal o	Normal output mode									
	1	N-ch ope	J-ch open-drain output (VDD tolerance) mode									

Figure 4-5. Format of Port Input Mode Register

Caution Be sure to set bits that are not mounted to their initial values.




4.3.6 Port mode control registers (PMCxx)

These registers set the digital I/O/analog input in 1-bit units.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to FFH.

Figure 4-6. Format of Port Mode Control Register



PMCmn	Pmn pin digital I/O/analog input selection (m = 0, 12, 14; n = 0 to 7)					
0	Digital I/O (alternate function other than analog input)					
1	Analog input					

Cautions 1. Select input mode by using port mode registers 0, 12, 14 (PM0, PM12, PM14) for the ports which are set by the PMCxx register as analog input.

- 2. Do not set the pin set by the PMCxx register as digital I/O by the analog input channel specification register (ADS).
- 3. Be sure to set bits that are not mounted to their initial values.



4.3.7 A/D port configuration register (ADPC)

This register switches the P20/ANI0 to P23/ANI3 pins to digital I/O of port or analog input of A/D converter.

The ADPC register can be set by an 8-bit memory manipulation instruction.

Reset signal generation sets this register to 00H.

Figure 4-7. Format of A/D Port Configuration Register (ADPC)

Address:	F0076H	After reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
ADPC	0	0	0	0	ADPC3	ADPC2	ADPC1	ADPC0

				Analog input (A)/digital I/O (D) switching					
ADPC3	ADPC2	ADPC1	ADPCU	ANI3/P23	ANI2/P22	ANI1/P21	ANI0/P20		
0	0	0	0	A	А	A	A		
0	0	0	1	D	D	D	D		
0	0	1	0	D	D	D	А		
0	0	1	1	D	D	А	A		
0	1	0	0	D	A	A	A		
0	1	0	1	A	A	A	A		

Cautions 1. Set the port to analog input by ADPC register to the input mode by using port mode register 2 (PM2).

- 2. Do not set the pin set by the ADPC register as digital I/O by the analog input channel specification register (ADS).
- 3. When using AVREFP and AVREFM, set ANI0 and ANI1 to analog input and set the port mode register to the input mode.



4.3.8 Peripheral I/O redirection register (PIOR)

This register is used to specify whether to enable or disable the peripheral I/O redirect function.

This function is used to switch ports to which alternate functions are assigned.

Use the PIOR register to assign a port to the function to redirect and enable the function.

In addition, the settings for redirection can be changed only until operation of the function is enabled.

The PIOR register can be set by an 8-bit memory manipulation instruction.

Reset signal generation sets this register to 00H.

Figure 4-8. Format of Peripheral I/O Redirection Register (PIOR)

Address:	F0077H	After reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
PIOR	0	0	0	0	0	PIOR2	PIOR1	PIOR0

Bit	Alternative function	32-	-pin
		Setting	g value
		0	1
PIOR2	SCLA0	P60	P14
	SDAA0	P61	P13
PIOR1	TxD2	P13	-
	RxD2	P14	_
	SCL20	P15	-
	SDA20	P14	_
	SI20	P14	_
	SO20	P13	-
	SCK20	P15	-
	TxD0	P12	P17
	RxD0	P11	P16
	SCL00	P10	-
	SDA00	P11	_
	SI00	P11	-
	SO00	P12	-
	SCK00	P10	-
PIOR0	TI02/TO02	P17	P15
	TI03/TO03	P31	P14
	TI04/TO04	-	P13
	TI05/TO05	-	P12
	TI06/TO06	-	P11
	TI07/TO07	_	P10

Remark -: These functions are not available for use.



4.4 Port Function Operations

Port operations differ depending on whether the input or output mode is set, as shown below.

4.4.1 Writing to I/O port

(1) Output mode

A value is written to the output latch by a transfer instruction, and the output latch contents are output from the pin. Once data is written to the output latch, it is retained until data is written to the output latch again. The data of the output latch is cleared when a reset signal is generated.

(2) Input mode

A value is written to the output latch by a transfer instruction, but since the output buffer is off, the pin status does not change. Therefore, byte data can be written to the ports used for both input and output. Once data is written to the output latch, it is retained until data is written to the output latch again. The data of the output latch is cleared when a reset signal is generated.

4.4.2 Reading from I/O port

(1) Output mode

The output latch contents are read by a transfer instruction. The output latch contents do not change.

(2) Input mode

The pin status is read by a transfer instruction. The output latch contents do not change.

4.4.3 Operations on I/O port

(1) Output mode

An operation is performed on the output latch contents, and the result is written to the output latch. The output latch contents are output from the pins.

Once data is written to the output latch, it is retained until data is written to the output latch again.

The data of the output latch is cleared when a reset signal is generated.

(2) Input mode

The pin level is read and an operation is performed on its contents. The result of the operation is written to the output latch, but since the output buffer is off, the pin status does not change. Therefore, byte data can be written to the ports used for both input and output.

The data of the output latch is cleared when a reset signal is generated.

4.4.4 Handling different potential (1.8 V, 2.5 V, 3 V) by using I/O buffers

It is possible to connect an external device operating on a different potential (1.8 V, 2.5 V or 3 V) by switching I/O buffers with the port input mode register (PIMxx) and port output mode register (POMxx).

When receiving input from an external device with a different potential (1.8 V, 2.5 V or 3 V), set the port input mode registers 0 and 1 (PIM0, PIM1) on a bit-by-bit basis to enable normal input (CMOS)/TTL input buffer switching.

When outputting data to an external device with a different potential (1.8 V, 2.5 V or 3 V), set the port output mode registers 0 and 1 (POM0, POM1) on a bit-by-bit basis to enable normal output (CMOS)/N-ch open drain (V_{DD} tolerance) switching.

The connection of a serial interface is described in the following.



(1) Setting procedure when using input pins of UART0 to UART2, CSI00, and CSI20 functions for the TTL input buffer

```
In case of UART0:P11 (P16)In case of UART1:P03In case of UART2:P14In case of CSI00:P10, P11 (P16)In case of CSI20:P14, P15
```

- **Remark** Functions in parentheses can be assigned via settings in the peripheral I/O redirection register (PIOR).
- <1> Using an external resistor, pull up externally the pin to be used to the power supply of the target device (on-chip pull-up resistor cannot be used).
- <2> Set the corresponding bit of the PIM0 and PIM1 registers to 1 to switch to the TTL input buffer. For VIH and VIL, refer to the DC characteristics when the TTL input buffer is selected.
- <3> Enable the operation of the serial array unit and set the mode to the UART/CSI mode.
- (2) Setting procedure when using output pins of UART0 to UART2, CSI00, and CSI20 functions in N-ch open-drain output mode

In case of UART0:	P12 (P17)
In case of UART1:	P02
In case of UART2:	P13
In case of CSI00:	P10, P12 (P17)
In case of CSI20:	P13, P15

- **Remark** Functions in parentheses can be assigned via settings in the peripheral I/O redirection register (PIOR).
- <1> Using an external resistor, pull up externally the pin to be used to the power supply of the target device (on-chip pull-up resistor cannot be used).
- <2> After reset release, the port mode is the input mode (Hi-Z).
- <3> Set the output latch of the corresponding port to 1.
- <4> Set the corresponding bit of the POM0 and POM1 registers to 1 to set the N-ch open drain output (V_{DD} tolerance) mode.
- <5> Enable the operation of the serial array unit and set the mode to the UART/CSI mode.
- <6> Set the corresponding bit of the PM0 and PM1 registers to the output mode. At this time, the output data is high level, so the pin is in the Hi-Z state.



(3) Setting procedure when using I/O pins of IIC00 and IIC20 functions with a different potential (1.8 V, 2.5 V, 3 V)

In case of IIC00: P10, P11 In case of IIC20: P14, P15

- **Remark** Functions in parentheses can be assigned via settings in the peripheral I/O redirection register (PIOR).
- <1> Using an external resistor, pull up externally the pin to be used to the power supply of the target device (on-chip pull-up resistor cannot be used).
- <2> After reset release, the port mode is the input mode (Hi-Z).
- <3> Set the output latch of the corresponding port to 1.
- <4> Set the corresponding bit of the POM0 and POM1 registers to 1 to set the N-ch open drain output (V_{DD} tolerance) mode.
- <5> Set the corresponding bit of the PIM0 and PIM1 registers to 1 to switch to the TTL input buffer. For VIH and VIL, refer to the DC characteristics when the TTL input buffer is selected.
- <6> Enable the operation of the serial array unit and set the mode to the simplified I^2C mode.
- <7> Set the corresponding bit of the PM0 and PM1 registers to the output mode (data I/O is possible in the output mode). At this time, the output data is high level, so the pin is in the Hi-Z state.



4.5 Register Settings When Using Alternate Function

4.5.1 Basic concept when using alternate function

In the beginning, for a pin also assigned to be used for analog input, use the ADPC register or port mode control register (PMCxx) to specify whether to use the pin for analog input or digital input/output.

Figure 4-9 shows the basic configuration of an output circuit for pins used for digital input/output. The output of the output latch for the port and the output of the alternate SAU function are input to an AND gate. The output of the AND gate is input to an OR gate. The output of an alternate function other than SAU (TAU, clock/buzzer output, IICA, etc.) is connected to the other input pin of the OR gate. When such kind of pins are used by the port function or an alternate function, the unused alternate function must not hinder the output of the function to be used. An idea of basic settings for this kind of case is shown in Table 4-4.




Figure 4-9. Basic Configuration of Output Circuit for Pins

Notes 1. When there is no POM register, this signal should be considered to be low level (0).

- 2. When there is no alternate function, this signal should be considered to be high level (1).
- 3. When there is no alternate function, this signal should be considered to be low level (0).

Remark m: Port number (m = 0 to 7, 12 to 14,); n: Bit number (n = 0 to 7)

Table 4-4.	Concept of Basic Settings
------------	----------------------------------

	Output Settings of Unused Alternate Function						
Output Function of Used Pin	Output Function for Port	Output Function for SAU	Output Function for other than SAU				
Output function for port	—	Output is high (1)	Output is low (0)				
Output function for SAU	High (1)	_	Output is low (0)				
Output function for other than SAU	Low (0)	Output is high (1)	Output is low (0) ^{Note}				

Note Since more than one output function other than SAU may be assigned to a single pin, the output of an unused alternate function must be set to low level (0). For details on the setting method, see **4.5.2 Register settings** for alternate function whose output function is not used.



4.5.2 Register settings for alternate function whose output function is not used

When the output of an alternate function of the pin is not used, the following settings should be made. Note that when the peripheral I/O redirection function is the target, the output can be switched to another pin by setting the peripheral I/O redirection register (PIOR). This allows usage of the port function or other alternate function assigned to the target pin.

(1) SOp = 1, TxDq = 1 (settings when the serial output (SOp/TxDq) of SAU is not used)

When the serial output (SOp/TxDq) is not used, such as, a case in which only the serial input of SAU is used, set the bit in serial output enable register m (SOEm) which corresponds to the unused output to 0 (output disabled) and set the SOmn bit in serial output register m (SOm) to 1 (high). These are the same settings as the initial state.

- (2) SCKp = 1, SDAr = 1, SCLr = 1 (settings when channel n in SAU is not used) When SAU is not used, set bit n (SEmn) in serial channel enable status register m (SEm) to 0 (operation stopped state), set the bit in serial output enable register m (SOEm) which corresponds to the unused output to 0 (output disabled), and set the SOmn and CKOmn bits in serial output register m (SOm) to 1 (high). These are the same settings as the initial state.
- (3) TOmn = 0 (settings when the output of channel n in TAU is not used) When the TOmn output of TAU is not used, set the bit in timer output enable register 0 (TOE0) which corresponds to the unused output to 0 (output disabled) and set the bit in timer output register 0 (TO0) to 0 (low). These are the same settings as the initial state.
- (4) SDAAn = 0, SCLAn = 0 (setting when IICA is not used)
 When IICA is not used, set the IICEn bit in IICA control register n0 (IICCTLn0) to 0 (operation stopped). This is the same setting as the initial state.
- (5) PCLBUZn = 0 (setting when clock/buzzer output is not used)
 When the clock/buzzer output is not used, set the PCLOEn bit in clock output select register n (CKSn) to 0 (output disabled). This is the same setting as the initial state.



4.5.3 Register setting examples for used port and alternate functions

Register setting examples for used port and alternate functions are shown in Table 4-5. The registers used to control the port functions should be set as shown in Table 4-5. See the following remark for legends used in Table 4-5.

- Remark -: Not supported
 - x: don't care
 - PIORx: Peripheral I/O redirection register
 - POMxx: Port output mode register
 - PMCxx: Port mode control register
 - PMxx: Port mode register
 - Pxx: Port output latch

Functions in parentheses can be assigned via settings in the peripheral I/O redirection register (PIOR).



Pin Name	Used	I Function	PIORx	POMxx	PMCxx	PMxx	Pxx	Alternate Funct	ion Output	32-pin
	Function Name	I/O						SAU Output Function	Other than SAU	
P00	P00	Input	_	×	0	1	×	×	-	
		Output	_	0	0	0	0/1			V
		N-ch open drain output	-	1	0	0	0/1	TxD1 = 1	-	v
	ANI17	Analog input	_	×	1	1	×	×	-	\checkmark
	TI00	Input	-	×	0	1	×	×	_	\checkmark
	TxD1	Output	-	0/1	0	0	1	×	_	V
P01	P01	Input	-	_	0	1	×	×	×	
		Output	-	_	0	0	0/1	-	TO00 = 0	V
	ANI16	Analog input	_	_	1	1	×	×	×	\checkmark
	TO00	Output	-	_	0	0	0	-	×	\checkmark
	RxD1	Input	_	_	0	1	×	-	×	\checkmark
P10	P10	Input	-	×	-	1	×	×	×	
		Output	_	0	-	0	0/1	SCK00/SCL00		, I.
		N-ch open drain output	_	1	-	0	0/1	= 1	(TO07) = 0	V
	SCK00	Input	PIOR1 = 0	×	_	1	×	×	×	\checkmark
		Output	PIOR1 = 0	0/1	-	0	1	×	(TO07) = 0	\checkmark
	SCL00	Output	PIOR1 = 0	0/1	-	0	1	×	(TO07) = 0	\checkmark
	(TI07)	Input	PIOR0 = 1	×	-	1	×	×	×	\checkmark
	(TO07)	Output	PIOR0 = 1	0	_	0	0	SCK00/SCL00 = 1	×	\checkmark
P11	P11	Input	-	×	-	1	×	×	×	
		Output	-	0	-	0	0/1	SDA00 = 1	(TO06) = 0	2
		N-ch open drain output	_	1	-	0	0/1	SDA00 = 1	(TO06) = 0	V
	S100	Input	PIOR1 = 0	×	-	1	×	×	×	\checkmark
	RxD0	Input	PIOR1 = 0	×	-	1	×	×	×	\checkmark
	SDA00	I/O	PIOR1 = 0	1	-	0	1	×	(TO06) = 0	\checkmark
	(TI06)	Input	PIOR0 = 1	×	-	1	×	×	×	\checkmark
	(TO06)	Output	PIOR0 = 1	0	-	0	0	SDA00 = 1	×	V

R01UH0629EJ0120 Rev.1.20 Jun 28, 2019

91

R
F
õ
003
μ-0-
80

32-pin

 $\sqrt{}$

 $\sqrt{}$ $\sqrt{}$ \checkmark $\sqrt{}$

 $\sqrt{}$

 $\sqrt{}$

 $\sqrt{}$ $\sqrt{}$ \checkmark $\sqrt{}$

 $\sqrt{}$

 $\sqrt{}$

 $\sqrt{}$ \checkmark $\sqrt{}$ \checkmark

 $\sqrt{}$

Alternate Function Output

Other than SAU

SAU Output Function

							SAO Output I unction		
P12	Input	-	×	-	1	×	×	×	
	Output	-	0	-	0	0/1			1
	N-ch open drain output	-	1	_	0	0/1	SO00/TxD0 = 1	(TO05) = 0	
SO00	Output	PIOR1 = 0	0/1	-	0	1	×	(TO05) = 0	T
TxD0	Output	PIOR1 = 0	0/1	_	0	1	×	(TO05) = 0	T
(TI05)	Input	PIOR0 = 1	×	_	1	×	×	×	ſ
(TO05)	Output	PIOR0 = 1	0	_	0	0	SO00/TxD0 = 1	×	ſ
P13	Input	-	×	—	1	×	×	×	T
	Output	-	0	—	0	0/1		(TO04)= 0	1
	N-ch open drain output	-	1	-	0	0/1	TxD2/SO20 = 1	(SDAA0) = 0	
TxD2	Output	PIOR1 = 0	0/1	-	0	1	×	(TO04) = 0 (SDAA0) = 0	
SO20	Output	PIOR1 = 0	0/1	-	0	1	×	(TO04) = 0 (SDAA0) = 0	
(SDAA0)	I/O	PIOR2 = 1	1	-	0	0	TxD2/SO20 = 1	(TO04) = 0	T
(TI04)	Input	PIOR0 = 1	×	-	1	×	×	×	Ī
(TO04)	Output	PIOR0 = 1	0	—	0	0	TxD2/SO20 = 1	(SDAA0) = 0	T
P14	Input	-	×	-	1	×	×	×	Ī
	Output	-	0	-	0	0/1		(TO03) = 0	
	N-ch open drain output	-	1	_	0	0/1	SDA20 = 1	(SCLA0) = 0	
RxD2	Input	PIOR1 = 0	×	-	1	×	×	×	Ī
SI20	Input	PIOR1 = 0	×	-	1	×	×	×	T
SDA20	I/O	PIOR1 = 0	1	-	0	1	×	(TO03) = 0 (SCLA0) = 0	
(SCLA0)	I/O	PIOR2 = 1	1	_	0	0	SDA20 = 1	(TO03) = 0	T
(TI03)	Input	PIOR0 = 1	×	_	1	×	×	×	T
(TO03)	Output	PIOR0 = 1	0	-	0	0	SDA20 = 1	(SCLA0) = 0	T

Table 4-5. Setting Examples of Registers and Output Latches When Using Alternate Function (2/8)

PMCxx

PMxx

Pxx

POMxx

PIORx

Pin Name

P12

P13

P14

Used Function

Function Name

I/O

Jun 28, 2019	R01UH0629EJ0120
	Rev.1.20

Pin Name	Use	d Function	PIORx	POMxx	PMCxx	PMxx	Pxx	Alternate Fund	ction Output	32-pin
	Function Name	I/O						SAU Output Function	Other than SAU	
P15	P15	Input	_	×	_	1	×	×	×	
		Output	-	0	-	0	0/1	SCK20/SCL20	PCLBUZ1 = 0	\checkmark
		N-ch open drain output	_	1	_	0	0/1	= 1	(TO02) = 0	v
PCLBU	PCLBUZ1	Output	-	0	_	0	0	SCK20/SCL20 = 1	(TO02) = 0	\checkmark
	SCK20	Input	PIOR1 = 0	×	-	1	×	×	×	\checkmark
		Output	PIOR1 = 0	0/1	_	0	1	×	PCLBUZ1 = 0 (TO02) = 0	\checkmark
	SCL20	Output	PIOR1 = 0	0/1	_	0	1	×	PCLBUZ1 = 0 (TO02) = 0	\checkmark
	(TI02)	Input	PIOR0 = 1	×	-	1	×	×	×	\checkmark
	(TO02)	Output	PIOR0 = 1	0	_	0	0	SCK20/SCL20 = 1	PCLBUZ1 = 0	\checkmark
P16	P16	Input	-	_	_	1	×	×	×	\checkmark
		Output	-	_	_	0	0/1	×	TO01 = 0	v
	TI01	Input	-	_	_	1	×	×	×	
	TO01	Output	-	-	-	0	0	×	×	\checkmark
	INTP5	Input	-	_	-	1	×	×	×	\checkmark
	(RxD0)	Input	PIOR1 = 1	-	-	1	×	×	×	\checkmark
P17	P17	Input	-	×	-	1	×	×	×	
		Output	-	0	-	0	0/1			\checkmark
		N-ch open drain output	_	1	_	0	0/1	(TxD0) = 1	TO02 = 0	v
	TI02	Input	PIOR0 = 0	×	-	1	×	×	×	
	TO02	Output	PIOR0 = 0	0	_	0	0	(TxD0) = 1	×	\checkmark
	(TxD0)	Output	PIOR1 = 1	0/1	_	0	1	×	TO02 = 0	\checkmark

Table 4-5 Setting Examples of Registers and Output Latches When Using Alternate Eulerian (3/8)

Jun 28, 2019	R01UH0629EJ0120
	Rev.1.20

Pin Name		Used Function	ADPC	ADM2	PMxx	Pxx	32-
	Function Name	I/O					pin
P20	P20	Input	ADPC = 01H	×	1	×	N
		Output	ADPC = 01H	×	0	0/1	v
	ANI0	Analog input	ADPC = 00H/02H to 0FH	00x0xx0x, 10x0xx0x	1	×	\checkmark
	AVREFP	Reference voltage	ADPC = 00H/02H to 0FH	01x0xx0x	1	×	\checkmark
P21 P21	P21	Input	ADPC = 01H/02H	×	1	×	d
		Output	ADPC = 01H/02H	×	0	0/1	v
	ANI1	Analog input	ADPC = 00H/3 to 0FH	xx00xx0x	1	×	\checkmark
	AVREFM	Reference voltage	ADPC = 00H/3 to 0FH	xx10xx0x	1	×	\checkmark
P22	P22	Input	ADPC = 01H to 03H	×	1	×	.1
		Output	ADPC = 01H to 03H	×	0	0/1	Ň
	ANI2	Analog input	ADPC = 00H/04H to 0FH	×	1	×	V
P23	P23	Input	ADPC = 01 to 04H	×	1	×	.1
		Output	ADPC = 01 to 04H	×	0	0/1	Ň
	ANI3	Analog input	ADPC = 00H/5H to 0FH	×	1	×	\checkmark

Jun 28, 2019	R01UH0629EJ0120
	Rev.1.20

Pin Name	Used	d Function	PIORx	POMxx	PMCxx	PMxx	Pxx	Alternate Fu	nction Output	32-pin
	Function Name	I/O						SAU Output Function	Other than SAU	
P30	P30	Input	-	-	-	1	×	×	×	
		Output	-	-	_	0	0/1	SCK11/SCL11 = 1	×	\checkmark
	INTP3	Input	-	-	-	1	×	×	×	\checkmark
	SCK11	Input	-	-	-	1	×	×	×	\checkmark
		Output	-	-	-	0	1	×	-	\checkmark
	SCL11	Output	-	-	-	0	1	×	_	\checkmark
P31	P31	Input	-	-	-	1	×	-	×	
	TIO2	Output	-	-	_	0	0/1	-	TO03 = 0, PCLBUZ0 = 0	\checkmark
	TI03	Input	PIOR0 = 0	-	-	1	×	-	×	V
	T003	Output	PIOR0 = 0	-	-	0	0	_	PCLBUZ0 = 0	\checkmark
	INTP4	Input	-	-	-	1	×	-	×	\checkmark
	PCLBUZ0	Output	-	-	-	0	0	-	TO03 = 0	\checkmark
P40	P40	Input	-	-	-	1	×	-	_	\checkmark
		Output	-	-	-	0	0/1	-	_	
P50	P50	Input	-	-	-	1	×	×	_	
		Output	-	0	-	0	0/1			\checkmark
		N-ch open drain output	-	1	-	0	0/1	SDA11 = 1	-	,
	INTP1	Input	-	×	-	1	×	×	-	\checkmark
	SI11	Input	-	×	-	1	×	×	-	\checkmark
	SDA11	I/O	-	1	-	0	1	×	-	\checkmark
P51	P51	Input	-	-	-	1	×	×	-	\checkmark
		Output	-	-	-	0	0/1	SO01 = 1	-	
	INTP2	Input	-	-	-	1	×	×	-	\checkmark
	SO11	Output	-	_	-	0	1	×	_	\checkmark

Table 4-5. Setting Examples of Registers and Output Latches When Using Alternate Function (5/8)

Pin Name	Used	Function	PIORx	POMxx	PMCxx	PMxx	Pxx	Alternate Fun	ction Output	32-pin
	Function Name	I/O						SAU Output Function	Other than SAU	
P60	P60	Input		_	-	1	×	_	×	
		N-ch open drain output (6-V tolerance)		-	_	0	0/1	_	SCLA0 = 0	- √
	SCLA0	I/O	PIOR2 = 0	-	-	0	0	-	×	\checkmark
P61	P61	Input		-	-	1	×	-	×	1
		N-ch open drain output (6-V tolerance)		-	-	0	0/1	-	SDAA0 = 0	Ň
	SDAA0	I/O	PIOR2 = 0	-	-	0	0	-	×	\checkmark
P62	P62	Input	-	-	_	1	×	-	×	1
		N-ch open drain output (6-V tolerance)	-	-	-	0	0/1	_	×	Ň
P70	P70	Input	_	-	-	1	×	×	-	1
		Output	-	-	-	0	0/1	×	-	Ň
P120	P120 P120	Input	-	-	0	1	×	-	-	.1
	Output	-	-	0	0	0/1	-	-	Ň	
	ANI19	Analog input	_	-	1	1	×	_		\checkmark

Table 4-5. Setting Examples of Registers and Output Latches When Using Alternate Function (6/8)

Table 4-5. Setting Examples of Registers and Output Latches When Using Alternate Function (7/8)

Pin Name	Used Function		CMC	Pxx	32-pin
	Function Name	I/O	(EXCLK,OSCSEL)		
P121	P121	Input	00xx/10 xx/11 xx	×	\checkmark
	X1	-	01 xx	-	\checkmark
P122	P122	Input	00 xx/10 xx	×	\checkmark
	X2	-	01 xx	-	\checkmark
	EXCLK	Input	11 xx	_	\checkmark

Pin Name	Used Function		PIORx	POMxx	PMCxx	PMxx	Pxx	Alternate Fu	32-pin	
	Function Name	I/O						SAU Output Function	Other than SAU	1
P137	P137	Input	-	-	-	-	×	-	—	\checkmark
	INTP0	Input	-	-	-	-	×	-	_	
P147	P147	Input	-	-	0	1	×	-	_	2
		Output	-	-	0	0	0/1	-	=	
	ANI18	Analog input	-	_	1	1	×	-	—	\checkmark

R7F0C903-908

4.6 Cautions When Using Port Function

4.6.1 Cautions on 1-Bit Manipulation Instruction for Port Register n (Pn)

When a 1-bit manipulation instruction is executed on a port that provides both input and output functions, the output latch value of an input port that is not subject to manipulation may be written in addition to the targeted bit.

Therefore, it is recommended to rewrite the output latch when switching a port from input mode to output mode.

- <Example> When P10 is an output port, P11 to P17 are input ports (all pin statuses are high level), and the port latch value of port 1 is 00H, if the output of output port P10 is changed from low level to high level via a 1-bit manipulation instruction, the output latch value of port 1 is FFH.
- Explanation: The targets of writing to and reading from the Pn register of a port whose PMnm bit is 1 are the output latch and pin status, respectively.


A 1-bit manipulation instruction is executed in the following order in these products.


- <1> The Pn register is read in 8-bit units.
- <2> The targeted one bit is manipulated.
- <3> The Pn register is written in 8-bit units.

In step <1>, the output latch value (0) of P10, which is an output port, is read, while the pin statuses of P11 to P17, which are input ports, are read. If the pin statuses of P11 to P17 are high level at this time, the read value is FEH.

The value is changed to FFH by the manipulation in <2>.

FFH is written to the output latch by the manipulation in <3>.







4.6.2 Notes on specifying the pin settings

For an output pin to which multiple functions are assigned, the output of the unused alternate functions must be set to its initial state so as to prevent conflicting outputs. This also applies to the functions assigned by using the peripheral I/O redirection register (PIOR). For details about the alternate function output, see **4.5** Register Settings When Using Alternate Function.

No specific setting is required for input pins because the output of their alternate functions is disabled (the buffer output is Hi-Z).

Disabling the unused functions, including blocks that are only used for input or do not have I/O, is recommended for lower power consumption.



CHAPTER 5 CLOCK GENERATOR

5.1 Functions of Clock Generator

The clock generator generates the clock to be supplied to the CPU and peripheral hardware. The following three kinds of system clocks and clock oscillators are selectable.

(1) Main system clock

<1> X1 oscillator

This circuit oscillates a clock of $f_x = 1$ to 20 MHz by connecting a resonator to X1 and X2 pins.

Oscillation can be stopped by executing the STOP instruction or setting of the MSTOP bit (bit 7 of the clock operation status control register (CSC)).

<2> High-speed on-chip oscillator

The frequency at which to oscillate can be selected from among f_{H} = 24, 16, 12, 8, 4, or 1 MHz (typ.) by using the option byte (000C2H). After a reset release, the CPU always starts operating with this high-speed on-chip oscillator clock. Oscillation can be stopped by executing the STOP instruction or setting the HIOSTOP bit (bit 0 of the CSC register).

The frequency specified by using an option byte can be changed by using the high-speed on-chip oscillator frequency select register (HOCODIV). For details about the frequency, see **Figure 5-9 Format of High-speed On-chip Oscillator Frequency Select Register (HOCODIV)**.

The frequencies that can be specified for the high-speed on-chip oscillator by using the option byte and the high-speed on-chip oscillator frequency select register (HOCODIV) are shown below.

Power Supply Voltage		Oscillation Frequency (MHz)							
	1	2	3	4	6	8	12	16	24
$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
$2.4~V \leq V_{\text{DD}} \leq 5.5~V$	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	-
$1.8~V \leq V_{\text{DD}} \leq 5.5~V$	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	-	-	-
$1.6~V \leq V_{\text{DD}} \leq 5.5~V$	\checkmark	\checkmark	\checkmark	\checkmark	_	_	_	_	_



An external main system clock (fex = 1 to 20 MHz) can also be supplied from the EXCLK/X2/P122 pin. An external main system clock input can be disabled by executing the STOP instruction or setting of the MSTOP bit. As the main system clock, a high-speed system clock (X1 clock or external main system clock) or high-speed onchip oscillator clock can be selected by setting of the MCM0 bit (bit 4 of the system clock control register (CKC)). However, note that the usable frequency range of the main system clock differs depending on the setting of the power supply voltage (VDD). The operating voltage of the flash memory must be set by using the CMODE0 and CMODE1 bits of the option byte (000C2H) (see **CHAPTER 22 OPTION BYTE**).

(2) Low-speed on-chip oscillator clock (Low-speed On-chip oscillator)

This circuit oscillates a clock of f_{IL} = 15 kHz (TYP.).

The low-speed on-chip oscillator clock cannot be used as the CPU clock.

Only the following peripheral hardware runs on the low-speed on-chip oscillator clock.

• Watchdog timer

• 12-bit Interval timer

This clock operates when bit 4 (WDTON) of the option byte (000C0H), bit 4 (WUTMMCK0) of the subsystem clock supply mode control register (OSMC), or both are set to 1. However, when WDTON = 1, WUTMMCK0 = 0, and bit 0 (WDSTBYON) of the option byte (000C0H) is 0, oscillation of the low-speed on-chip oscillator stops if the HALT or STOP instruction is executed.

- **Remark** fx: X1 clock oscillation frequency
 - fin: High-speed on-chip oscillator clock frequency
 - fEX: External main system clock frequency
 - fiL: Low-speed on-chip oscillator clock frequency



5.2 Configuration of Clock Generator

The clock generator includes the following hardware.

Table 5-1.	Configuration	of Clock	Generator
------------	---------------	----------	-----------

Item	Configuration
Control registers	Clock operation mode control register (CMC)
	System clock control register (CKC)
	Clock operation status control register (CSC)
	Oscillation stabilization time counter status register (OSTC)
	Oscillation stabilization time select register (OSTS)
	Peripheral enable register 0 (PER0)
	Subsystem clock supply mode control register (OSMC)
	High-speed on-chip oscillator frequency select register (HOCODIV)
	High-speed on-chip oscillator trimming register (HIOTRM)
Oscillators	X1 oscillator
	High-speed on-chip oscillator
	Low-speed on-chip oscillator



Standby controller STOP mode	operation mode	CPU Timer array unit 1 Serial array unit 0 Serial array unit 0 AUD converter AUD converter Timer array unit 0 Serial interface IICA0	ENUO
CLS CS MCS MCM	Clock output	Vatchdog timer	Twika ADC IICAO SAU1 SAU0 EN EN EN EN EN EN EN EN
Internal bus Coscillation stabilization OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OSTS3 OST OST OST OST OST OST OST OST	Most Most Most Most Most Most Most Most	WITMICK0 Option byte (000C0H) Main system dock favore worror selector Main system dock Main system	DIRAG HIOTRAN HIOTRAN HIOTRAN HIOTRAN HIOTRAN WILL BE HIDTRAN HIOTRAN HIOTRAN HIOTRAN WILL BE HIDTRAN HIOTRAN
Clock operation status control register (CSC) MSTOP SSR		Continue of Attrice (TPP)) Continue (CANEE (TPP)) CONTINUE (TPP)) CONTINUE (TPP) CONTINUE (TPP)) CONTINUE (TPP) CONTINUE (TPP)) CONTINUE (TPP)) CONTINUE (TPP) CONTINUE (TPP)) CONTINUE (TPP))	High-speed on-chip register (HOCODIV) HOCODIV Bister (HOCODIV) HOCODIV
Clock operation mode control register (CMC) AMPH EXCL4 0558	X1/P121 High-speed system dock ossillation Corystal/ceramic P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P122 P	High-speed on-chip os cillator High-speed on-chip os cillator osalistor (8 Miz (7P)) Sosialistor (8 Miz (7P)) Sosialistor (18 Miz (7P)) Sosialistor (18 Miz (7P)) Sosialistor (18 Miz (7P))	

Figure 5-1. Block Diagram of Clock Generator

 \square R01UH0629EJ0120 Rev.1.20 Jun 28, 2019 RENESAS

(Remark is listed on the next page.)

Internal bus

Remark fx: X1 clock oscillation frequency

- fin: High-speed on-chip oscillator clock frequency
- fex: External main system clock frequency
- fmx: High-speed system clock frequency
- fMAIN: Main system clock frequency
- $f_{\text{CLK:}} \quad \text{CPU/peripheral hardware clock frequency}$
- fı∟: Low-speed on-chip oscillator clock frequency

5.3 Registers Controlling Clock Generator

The following nine registers are used to control the clock generator.

- Clock operation mode control register (CMC)
- System clock control register (CKC)
- Clock operation status control register (CSC)
- Oscillation stabilization time counter status register (OSTC)
- Oscillation stabilization time select register (OSTS)
- Peripheral enable register 0 (PER0)
- Subsystem clock supply mode control register (OSMC)
- High-speed on-chip oscillator frequency select register (HOCODIV)
- High-speed on-chip oscillator trimming register (HIOTRM)

Caution Which registers and bits are included depends on the product. Be sure to set registers and bits that are not mounted in a product to their initial values.

5.3.1 Clock operation mode control register (CMC)

This register is used to set the operation mode of the X1/P121, X2/EXCLK/P122 pins, and to select a gain of the oscillator.

The CMC register can be written only once by an 8-bit memory manipulation instruction after reset release. This register can be read by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 5-2. Format of Clock Operation Mode Control Register (CMC)

Address: FF	FA0H Afte	r reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
CMC	EXCLK	OSCSEL	0	0	0	0	0	AMPH
	EXCLK	OSCSEL	Lligh anod	avetem ele el	¥1/D	101 nin	X2/EXCL	K/D122 nin
	EXCLK	USCSEL	. .	system clock tion mode	X1/P	121 pin	A2/EACL	K/P122 pin
	0	0	Input port me	ode	Input port			
	0	1	X1 oscillation mode Crystal/ceramic resonator connection					
	1	0	Input port mode Input port					
	1	1	External cloc	k input mode	Input port		External clo	ock input
	AMPH			Control of X1	clock oscillati	on frequency		
	0	$1 \text{ MHz} \le f_X \le$	10 MHz					

1 10 MHz	$z < f_X \le 20 \text{ MHz}$
----------	------------------------------

(Cautions and Remark are given on the next page.)



- Cautions 1. The CMC register can be written only once after reset release, by an 8-bit memory manipulation instruction. When using the CMC register with its initial value (00H), be sure to set the register to 00H after a reset ends in order to prevent malfunction due to a program loop. Such a malfunction becomes unrecoverable when a value other than 00H is mistakenly written.
 - 2. After reset release, set the CMC register before X1 oscillation is started as set by the clock operation status control register (CSC).
 - 3. Be sure to set the AMPH bit to 1 if the X1 clock oscillation frequency exceeds 10 MHz.
 - 4. Specify the settings for the AMPH bit while fiн is selected as fclk after a reset ends (before fclk is switched to fмx).
 - 5. Although the maximum system clock frequency is 24 MHz, the maximum frequency of the X1 oscillator is 20 MHz.

Remark fx: X1 clock frequency



5.3.2 System clock control register (CKC)

This register is used to select a CPU/peripheral hardware clock and a main system clock.

The CKC register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets this register to 00H.

Figure 5-3. Format of System Clock Control Register (CKC)

FA4H Afte	r reset: 00H	R/W ^{Note}					
7	6	<5>	<4>	3	2	1	0
0	0	MCS	MCM0	0	0	0	0
MCS	S Status of Main system clock (fmain)						
	7	7 6 0 0	7 6 <5> 0 0 MCS	7 6 <5> <4> 0 0 MCS MCM0	7 6 <5> <4> 3 0 0 MCS MCM0 0	7 6 <5> <4> 3 2 0 0 MCS MCM0 0 0	7 6 <5> <4> 3 2 1 0 0 MCS MCM0 0 0 0

MCS	Status of Main system clock (fmain)
0	High-speed on-chip oscillator clock (fн)
1	High-speed system clock (fмx)

MCM0	Main system clock (fMAIN) operation control					
0	Selects the high-speed on-chip oscillator clock (fin) as the main system clock (fmain)					
1	Selects the high-speed system clock (f_{MX}) as the main system clock (f_{MAIN})					

Notes Bits 5 is read-only.

Remark	fiн:	High-speed on-chip oscillator clock frequency
	fмх:	High-speed system clock frequency

fMAIN: Main system clock frequency

Cautions Be sure to set bits 7, 6, and 3 to 0 to 0.

5.3.3 Clock operation status control register (CSC)

This register is used to control the operations of the high-speed system clock and high-speed on-chip oscillator clock (except the low-speed on-chip oscillator clock).

The CSC register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets this register to C0H.

Figure 5-4. Format of Clock Operation Status Control Register (CSC)

Address: FFFA1H After reset: C0H R/W

Symbol <7> 6 5 4 3 2 1 <0> CSC MSTOP 0 0 0 0 0 HIOSTOP 1

MSTOP	High-speed system clock operation control						
	X1 oscillation mode	External clock input mode	Input port mode				
0	X1 oscillator operating	External clock from EXCLK pin is valid	Input port				
1	X1 oscillator stopped	External clock from EXCLK pin is invalid					

HIOSTOP	High-speed on-chip oscillator clock operation control
0	High-speed on-chip oscillator operating
1	High-speed on-chip oscillator stopped

(Cautions are listed on the next page.)



- Cautions 1. After reset release, set the clock operation mode control register (CMC) before setting the CSC register.
 - 2. Set the oscillation stabilization time select register (OSTS) before setting the MSTOP bit to 0 after releasing reset. Note that if the OSTS register is being used with its default settings, the OSTS register is not required to be set here.
 - 3. To start X1 oscillation as set by the MSTOP bit, check the oscillation stabilization time of the X1 clock by using the oscillation stabilization time counter status register (OSTC).
 - 4. Do not stop the clock selected for the CPU peripheral hardware clock (fcLκ) with the CSC register.
 - 5. The setting of the flags of the register to stop clock oscillation (invalidate the external clock input) and the condition before clock oscillation is to be stopped are as Table 5-2.

Before stopping the clock oscillation, check the conditions before the clock oscillation is stopped.

Clock	Condition Before Stopping Clock (Invalidating External Clock Input)	Setting of CSC Register Flags
X1 clock External main system clock	CPU and peripheral hardware clocks operate with a high- speed on-chip oscillator clock. (MCS = 0)	MSTOP = 1
High-speed on-chip oscillator clock	CPU and peripheral hardware clocks operate with a high- speed system clock.(MCS = 1)	HIOSTOP = 1

Table 5-2. Stopping Clock Method

5.3.4 Oscillation stabilization time counter status register (OSTC)

This is the register that indicates the count status of the X1 clock oscillation stabilization time counter. The X1 clock oscillation stabilization time can be checked in the following case,

- If the X1 clock starts oscillation while the high-speed on-chip oscillator clock is being used as the CPU clock.
- If the STOP mode is entered and then released while the high-speed on-chip oscillator clock is being used as the CPU clock with the X1 clock oscillating.

The OSTC register can be read by a 1-bit or 8-bit memory manipulation instruction.

When reset signal is generated, the STOP instruction and MSTOP (bit 7 of clock operation status control register (CSC)) = 1 clear the OSTC register to 00H.


Remark The oscillation stabilization time counter starts counting in the following cases.

- When oscillation of the X1 clock starts (EXCLK, OSCSEL = 0, 1 \rightarrow MSTOP = 0)
- When the STOP mode is released




Address: FF	FA2H	After res	set: 00H	R							
Symbol	7	6	5	4	3	2	1	0	_		
OSTC	MOST	MOST	MOST	MOST	MOST	MOST	MOST	MOST			
	8	9	10	11	13	15	17	18			
	MOST	MOST	MOST	MOST	MOST	MOST	MOST	MOST	Oscillati	on stabilization	time status
	8	9	10	11	13	15	17	18		fx = 10 MHz	fx = 20 MHz
	0	0	0	0	0	0	0	0	2 ⁸ /f _x max.	25.6 <i>μ</i> s max.	12.8 <i>μ</i> s max.
	1	0	0	0	0	0	0	0	2 ⁸ /f _x min.	25.6 <i>μ</i> s min.	12.8 <i>μ</i> s min.
	1	1	0	0	0	0	0	0	2 ⁹ /fx min.	51.2 <i>μ</i> s min.	25.6 <i>μ</i> s min.
	1	1	1	0	0	0	0	0	2 ¹⁰ /fx min.	102 <i>μ</i> s min.	51.2 <i>μ</i> s min.
	1	1	1	1	0	0	0	0	2 ¹¹ /fx min.	204 <i>μ</i> s min.	102 <i>μ</i> s min.
	1	1	1	1	1	0	0	0	2 ¹³ /fx min.	819 <i>μ</i> s min.	409 <i>μ</i> s min.
	1	1	1	1	1	1	0	0	2 ¹⁵ /fx min.	3.27 ms min.	1.63 ms min.
	1	1	1	1	1	1	1	0	2 ¹⁷ /fx min.	13.1 ms min.	6.55 ms min.
	1	1	1	1	1	1	1	1	2 ¹⁸ /fx min.	26.2 ms min.	13.1 ms min.

Figure 5-5. Format of Oscillation Stabilization Time Counter Status Register (OSTC)



- The oscillation stabilization time counter counts up to the oscillation stabilization time set by the oscillation stabilization time select register (OSTS). In the following cases, set the oscillation stabilization time of the OSTS register to the value greater than the count value which is to be checked by the OSTC register.
 - If the X1 clock starts oscillation while the high-speed on-chip oscillator clock is being used as the CPU clock.
 - If the STOP mode is entered and then released while the high-speed on-chip oscillator clock is being used as the CPU clock with the X1 clock oscillating. (Note, therefore, that only the status up to the oscillation stabilization time set by the OSTS register is set to the OSTC register after the STOP mode is released.)
- 3. The X1 clock oscillation stabilization wait time does not include the time until clock oscillation starts ("a" below).



Remark fx: X1 clock oscillation frequency



5.3.5 Oscillation stabilization time select register (OSTS)

This register is used to select the X1 clock oscillation stabilization wait time.

When the X1 clock is made to oscillate by clearing the MSTOP bit to start the X1 oscillation circuit operating, actual operation is automatically delayed for the time set in the OSTS register.

When switching the CPU clock from the high-speed on-chip oscillator clock to the X1 clock, and when using the highspeed on-chip oscillator clock for switching the X1 clock from the oscillating state to STOP mode, use the oscillation stabilization time counter status register (OSTC) to confirm that the desired oscillation stabilization time has elapsed after release from the STOP mode. That is, use the OSTC register to check that the oscillation stabilization time corresponding to its setting has been reached.

The OSTS register can be set by an 8-bit memory manipulation instruction.

Reset signal generation sets the OSTS register to 07H.



Address: FF	Address: FFFA3H After reset: 07H R/W											
Symbol	7	6	5	4	3	2	1	0				
OSTS	0	0	0	0	0	OSTS2	OSTS1	OSTS0				
OSTS2 OSTS1 OSTS0 Oscillation stabilization time selection												
						fx = 10 MHz	fx =	20 MHz				
	0	0	0	2 ⁸ /fx	25	.6 <i>μ</i> s	12.8 <i>μ</i> s					
	0	0	1	2 ⁹ /fx	51	.2 μs	25.6 <i>μ</i> s					
	0	1	0	2 ¹⁰ /fx	10	2 <i>µ</i> s	51.2 <i>μ</i> s					
	0	1	1	2 ¹¹ /fx	20	4 <i>μ</i> s	102 <i>μ</i> s					
	1	0	0	2 ¹³ /fx	81	9 <i>μ</i> s	409 <i>μ</i> s					
	1	0	1	2 ¹⁵ /fx	3.2	27 ms	1.63 ms					
	1	1	0	2 ¹⁷ /fx	13	.1 ms	6.55 ms					
	1	1	1	2 ¹⁸ /fx	26	.2 ms	13.1 ms					


Figure 5-6. Format of Oscillation Stabilization Time Select Register (OSTS)

Cautions 1. Change the setting of the OSTS register before setting the MSTOP bit of the clock operation status control register (CSC) to 0.

2. The oscillation stabilization time counter counts up to the oscillation stabilization time set by the OSTS register.

In the following cases, set the oscillation stabilization time of the OSTS register to the value greater than the count value which is to be checked by the OSTC register after the oscillation starts.

- If the X1 clock starts oscillation while the high-speed on-chip oscillator clock is being used as the CPU clock.
- If the STOP mode is entered and then released while the high-speed on-chip oscillator clock is being used as the CPU clock with the X1 clock oscillating. (Note, therefore, that only the status up to the oscillation stabilization time set by the OSTS register is set to the OSTC register after the STOP mode is released.)
- 3. The X1 clock oscillation stabilization wait time does not include the time until clock oscillation starts ("a" below).



Remark fx: X1 clock oscillation frequency



5.3.6 Peripheral enable register 0 (PER0)


These registers are used to enable or disable supplying the clock to the peripheral hardware. Clock supply to the hardware that is not used is also stopped so as to decrease the power consumption and noise.

To use the peripheral functions below, which are controlled by this register, set (1) the bit corresponding to each function before specifying the initial settings of the peripheral functions.

- 12-bit interval timer
- A/D converter
- Serial interface IICA0
- Serial array unit 1
- Serial array unit 0
- Timer array unit 0

The PER0 register can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation clears these registers to 00H.

Figure 5-7. Format of Peripheral Enable Register 0 (PER0) (1/3)



TMKAEN	Control of 12-bit interval timer input clock supply								
0	Stops input clock supply.SFR used by the 12-bit interval timer cannot be written.The 12-bit interval timer are in the reset status.								
1	Enables input clock supply.SFR used by the 12-bit interval timer can be read and written.								



Symbol	<7>	6	<5>	<4>	<3>	<2>	1	<0>				
PER0	TMKAEN	0	ADCEN	IICA0EN	SAU1EN	SAU0EN	0	TAU0EN				
	ADCEN Control of A/D converter input clock supply											
	ADCEN		(Control of A/D	converter inp	ut clock suppl	y					
	0		clock supply.	nverter cann	ot be written							
		SFR used by the A/D converter cannot be written.The A/D converter is in the reset status.										
	1	Enables inpu	Enables input clock supply.									
		 SFR used 	SFR used by the A/D converter can be read and written.									
	IICA0EN		Control of serial interface IICA0 input clock supply									
	0	Stops input	clock supply.			input older de						
				interface IICA	0 cannot be w	ritten.						
			-	A0 is in the res	set status.							
	1	-	Enables input clock supply.SFR used by the serial interface IICA0 can be read and written.									
		e on reased										
	SAU1EN	Control of serial array unit 1 input clock supply										
	0	Stops input clock supply.										
		SFR used by the serial array unit 1 cannot be written.The serial array unit 1 is in the reset status.										
	1		ut clock suppl									
				•	an be read and	d written.						
	r											
	SAU0EN		Co	ontrol of serial	array unit 0 ir	put clock sup	ply					
	0		clock supply.	array unit 0 ca	annot be writte	an						
			-	s in the reset s								
	1	Enables inpu	ut clock suppl	у.								
		• SFR used by the serial array unit 0 can be read and written.										

Figure 5-7. Format of Peripheral Enable Register 0 (PER0) (2/3)



Address: F00F0H After reset: 00H R/W										
Symbol	<7>	6	<5>	<4>	<3>	<2>	1	<0>		
PER0	TMKAEN	0	ADCEN	IICA0EN	SAU1EN	SAU0EN	0	TAU0EN		
	TAU0EN	Control of timer array unit 0 input clock supply								
	0	Stops input of	Stops input clock supply.							
		 SFR used 	by timer array	unit 0 canno	t be written.					
		• Timer array unit 0 is in the reset status.								
	1	Enables input clock supply.								
		 SFR used 	by timer array	/ unit 0 can be	e read and wri	tten.				

Figure 5-7. Format of Peripheral Enable Register 0 (PER0) (3/3)



5.3.7 Subsystem clock supply mode control register (OSMC)

The OSMC register is used to control supply of the operation clock for the 12-bit interval timer.

When operating the 12-bit interval timer, set WUTMMCK0 = 1 beforehand and do not set WUTMMCK0 = 0 until the timer is stopped.

The OSMC register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 5-8. Format of Subsystem Clock Supply Mode Control Register (OSMC)

Address: F0	0F3H After	reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
OSMC	0	0	0	WUTMMCK0	0	0	0	0

WUTMMCK0	Supply of operation clock for 12-bit interval timer
0	Stops Clock supply
1	Low-speed on-chip oscillator clock (f∟) supply



5.3.8 High-speed on-chip oscillator frequency select register (HOCODIV)

The frequency of the high-speed on-chip oscillator which is set by an option byte (000C2H) can be changed by using high-speed on-chip oscillator frequency select register (HOCODIV). However, the selectable frequency depends on the FRQSEL3 bit of the option byte (000C2H).

The HOCODIV register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to the value set by FRQSEL2 to FRQSEL0 of the option byte (000C2H).

Figure 5-9. Format of High-speed On-chip Oscillator Frequency Select Register (HOCODIV)

Address: F00A8H After reset: the value set by FRQSEL2 to FRQSEL0 of the option byte (000C2H) R/W

Symbol	7	6	5	4	3	2	1	0
HOCODIV	0	0	0	0	0	HOCODIV2	HOCODIV1	HOCODIV0

HOCODIV2	HOCODIV1	HOCODIV0	High-Speed On-Chip Oscillator Clock Frequency			
			FRQSEL3 Bit is 0	FRQSEL3 Bit is 1		
0	0	0	24 MHz	Setting prohibited		
0	0	1	12 MHz	16 MHz		
0	1	0	6 MHz	8 MHz		
0	1	1	3 MHz	4 MHz		
1	0	0	Setting prohibited	2 MHz		
1	0	1	Setting prohibited	1 MHz		
0	ther than abo	ve	Setting prohibited			

Cautions 1. Set the high-speed on-chip oscillator frequency select register (HOCODIV) within the operable voltage range of the flash operation mode set in the option byte (000C2H) before and after the frequency change.

. ,	e (000C2H) lue	Flash Operation Mode	Operating	Operating Voltage Range	
CMODE1	CMODE0		Frequency Range		
0	0	LV (low-voltage main) mode	1 MHz to 4 MHz	1.6 V to 5.5 V	
1	0	LS (low-speed main) mode	1 MHz to 8 MHz	1.8 V to 5.5 V	
1	1	HS (high-speed main) mode	1 MHz to 16 MHz	2.4 V to 5.5 V	
			1 MHz to 24 MHz	2.7 V to 5.5 V	

- 2. Set the HOCODIV register with the high-speed on-chip oscillator clock (fiн) selected as the CPU/peripheral hardware clock (fcLk).
- 3. After the frequency is changed with the HOCODIV register, the frequency is switched after the following transition time has elapsed.
 - Operation for up to three clocks at the pre-change frequency
 - CPU/peripheral hardware clock wait at the post-change frequency for up to three clocks



5.3.9 High-speed on-chip oscillator trimming register (HIOTRM)

This register is used to adjust the accuracy of the high-speed on-chip oscillator.

With self-measurement of the high-speed on-chip oscillator frequency via a timer using high-accuracy external clock input (timer array unit), and so on, the accuracy can be adjusted.

The HIOTRM register can be set by an 8-bit memory manipulation instruction.

Caution The frequency will vary if the temperature and VDD pin voltage change after accuracy adjustment. When the temperature and VDD voltage change, accuracy adjustment must be executed regularly or before the frequency accuracy is required.

Figure 5-10. Format of High-Speed On-Chip Oscillator Trimming Register (HIOTRM)

Address: F00A0H After reset: undefined Note R/W Symbol 6 5 4 3 2 0 7 1 HIOTRM **HIOTRM5** HIOTRM4 **HIOTRM3** HIOTRM2 **HIOTRM1 HIOTRM0** 0 0

-						
HIOTRM5	HIOTRM4	HIOTRM3	HIOTRM2	HIOTRM1	HIOTRM0	High-speed on-chip oscillator
0	0	0	0	0	0	Minimum speed
0	0	0	0	0	1	^
0	0	0	0	1	0	
0	0	0	0	1	1	
0	0	0	1	0	0	
			•			
			•			
1	1	1	1	1	0	•
1	1	1	1	1	1	Maximum speed

Note The value after reset is the value adjusted at shipment.

- **Remarks 1.** The HIOTRM register holds a six-bit value used to adjust the high-speed on-chip oscillator with an increment of 1 corresponding to an increase of frequency by about 0.05%.
 - For the usage example of the HIOTRM register, see the application note for RL78 MCU series High-speed On-chip Oscillator (HOCO) Clock Frequency Correction (R01AN0464).



5.4 System Clock Oscillator

5.4.1 X1 oscillator

The X1 oscillator oscillates with a crystal resonator or ceramic resonator (1 to 20 MHz) connected to the X1 and X2 pins.

An external clock can also be input. In this case, input the clock signal to the EXCLK pin.

To use the X1 oscillator, set bits 7 and 6 (EXCLK, OSCSEL) of the clock operation mode control register (CMC) as follows.

• Crystal or ceramic oscillation: EXCLK, OSCSEL = 0, 1

• External clock input: EXCLK, OSCSEL = 1, 1


When the X1 oscillator is not used, set the input port mode (EXCLK, OSCSEL = 0, 0).


When the pins are not used as input port pins, either, see Table 2-2 Connections of Unused Pins.

Figure 5-11 shows an example of the external circuit of the X1 oscillator.

Figure 5-11. Example of External Circuit of X1 Oscillator

(a) Crystal or ceramic oscillation





(b) External clock

Cautions are listed on the next page.



Figure 5-12 shows examples of incorrect resonator connection.






Figure 5-12. Examples of Incorrect Resonator Connection (1/2)


NoteDo not place a power supply/GND pattern under the wiring section (section indicated by a broken line in the
figure) of the X1 and X2 pins and the resonators in a multi-layer board or double-sided board.
Do not configure a layout that will cause capacitance elements and affect the oscillation characteristics.






- (e) Wiring near high alternating current
- (f) Current flowing through ground line of oscillator (potential at points A, B, and C fluctuates)





(g) Signals are fetched





5.4.2 High-speed on-chip oscillator

The high-speed on-chip oscillator is incorporated in these products. The frequency can be selected from among 24, 16, 12, 8, 6, 4, 3, 2, or 1 MHz by using the option byte (000C2H). Oscillation can be controlled by bit 0 (HIOSTOP) of the clock operation status control register (CSC). The high-speed on-chip oscillator automatically starts oscillating after reset release.

5.4.3 Low-speed on-chip oscillator

The low-speed on-chip oscillator is incorporated in these products.

The low-speed on-chip oscillator clock is used only as the watchdog timer and 12-bit interval timer clock. The low-speed on-chip oscillator clock cannot be used as the CPU clock.

This clock operates when bit 4 (WDTON) of the option byte (000C0H), bit 4 (WUTMMCK0) of the subsystem clock supply mode control register (OSMC), or both are set to 1.

Unless the watchdog timer is stopped and WUTMMCK0 is a value other than zero, oscillation of the low-speed on-chip oscillator continues. Note that only when the watchdog timer is operating and the WUTMMCK0 bit is 0, oscillation of the low-speed on-chip oscillator will stop while the WDSTBYON bit is 0 and operation is in the HALT, STOP, or SNOOZE mode. While the watchdog timer operates, the low-speed on-chip oscillator clock does not stop even if the program freezes.



5.5 Clock Generator Operation

The clock generator generates the following clocks and controls the operation modes of the CPU, such as standby mode (see **Figure 5-1**).

- Main system clock fMAIN
 - High-speed system clock f_{MX}
 - X1 clock fx

External main system clock fEX

- High-speed on-chip oscillator clock fin
- Low-speed on-chip oscillator clock fiL
- CPU/peripheral hardware clock fclk

The CPU starts operation when the high-speed on-chip oscillator starts outputting after a reset release in these products.

When the power supply voltage is turned on, the clock generator operation is shown in Figure 5-13.






Figure 5-13. Clock Generator Operation When Power Supply Voltage Is Turned On

- <1> When the power is turned on, an internal reset signal is generated by the power-on-reset (POR) circuit. Note that the reset state is maintained after a reset by the voltage detection circuit or an external reset until the voltage reaches the range of operating voltage described in **27.4 AC Characteristics** (the above figure is an example when the external reset is in use).
- <2> When the reset is released, the high-speed on-chip oscillator automatically starts oscillation.
- <3> The CPU starts operation on the high-speed on-chip oscillator clock after waiting for the voltage to stabilize and a reset processing have been performed after reset release.
- <4> Set the start of oscillation of the X1 clock via software (see 5.6.2 Example of setting X1 oscillation clock).
- <5> When switching the CPU clock to the X1 clock, wait for the clock oscillation to stabilize, and then switch the clock via software.
- **Notes 1.** The internal reset processing time includes the oscillation accuracy stabilization time of the high-speed onchip oscillator clock.
 - **2.** When releasing a reset, confirm the oscillation stabilization time for the X1 clock using the oscillation stabilization time counter status register (OSTC).
 - 3. For the reset processing time, see CHAPTER 18 POWER-ON-RESET CIRCUIT.
- Caution It is not necessary to wait for the oscillation stabilization time when an external clock input from the EXCLK pin is used.



5.6 Controlling Clock

5.6.1 Example of setting high-speed on-chip oscillator

After a reset release, the CPU/peripheral hardware clock (fcLK) always starts operating with the high-speed on-chip oscillator clock. The frequency of the high-speed on-chip oscillator can be selected from 24, 16, 12, 8, 6, 4, 3, 2, and 1 MHz by using FRQSEL0 to FRQSEL3 of the option byte (000C2H). The frequency can also be changed by the high-speed on-chip oscillator frequency select register (HOCODIV).

[Option byte setting]

Address: 000C2H

Option	7	6	5	4	3	2	1	0
byte	CMODE1	CMODE0			FRQSEL3	FRQSEL2	FRQSEL1	FRQSEL0
(000C2H)	0/1	0/1	1	0	0/1	0/1	0/1	0/1

CMODE1	CMODE0	Setting	Setting of flash operation mode					
0	0	LV (low voltage main) mode	V_{DD} = 1.6 V to 5.5 V @ 1 MHz to 4 MHz					
1	0	LS (low speed main) mode	V _{DD} = 1.8 V to 5.5 V @ 1 MHz to 8 MHz					
1	1	HS (high speed main) mode	V_{DD} = 2.4 V to 5.5 V @ 1 MHz to 16 MHz V_{DD} = 2.7 V to 5.5 V @ 1 MHz to 24 MHz					
Other than above		Setting prohibited						

FRQSEL3	FRQSEL2	FRQSEL1	FRQSEL0	Frequency of the high-speed on-chip oscillator
0	0	0	0	24 MHz
1	0	0	1	16 MHz
0	0	0	1	12 MHz
1	0	1	0	8 MHz
0	0	1	0	6 MHz
1	0	1	1	4 MHz
0	0	1	1	3 MHz
1	1	0	0	2 MHz
1	1	0	1	1 MHz
	Other that	an above		Setting prohibited

[High-speed on-chip oscillator frequency select register (HOCODIV) setting]

Address: F00A8H

	7	6	5	4	3	2	1	0	
HOCODIV	0	0	0	0	0	HOCODIV2	HOCODIV1	HOCODIV0	
	HOCODIV2	HOCODIV1	HOCODIV0	Selection	n of high-spee	d on-chip osc	illator clock fr	equency	
				FRQSEL3 Bit is 0 FRQSEL3 Bit of is 1					
	0	0	0	2	24 MHz		Setting prohibited		
	0	0	1		12 MHz		16 MHz		
	0	1	0		6 MHz		8 MHz		
	0	1	1		3 MHz		4 MHz		
	1	0	0	Settin	g prohibited		2 MHz		
	1	0	1	Setting prohibited 1 MHz					
	O [.]	ther than abov	/e	Setting prohibited					



5.6.2 Example of setting X1 oscillation clock

After a reset release, the CPU/peripheral hardware clock (fcLK) always starts operating with the high-speed on-chip oscillator clock. To subsequently change the clock to the X1 oscillation clock, set the oscillator and start oscillation by using the oscillation stabilization time select register (OSTS) and clock operation mode control register (CMC) and clock operation status control register (CSC) and wait for oscillation to stabilize by using the oscillation stabilization time select register (OSTC). After the oscillation stabilizes, set the X1 oscillation clock to fcLK by using the system clock control register (CKC).

[Register settings] Set the register in the order of <1> to <5> below.

<1> Set (1) the OSCSEL bit of the CMC register, except for the cases fx > 10 MHz, in such cases set (1) the AMPH bit, to operate the X1 oscillator.

	7	6	5	4	3	2	1	0
СМС	EXCLK	OSCSEL						AMPH
CIVIC	0	1	0	0	0	0	0	0/1

<2> Using the OSTS register, select the oscillation stabilization time of the X1 oscillator at releasing of the STOP mode. Example: Setting values when a wait of at least 102 μ s is set based on a 10 MHz resonator.

	7	6	5	4	3	2	1	0
OSTS						OSTS2	OSTS1	OSTS0
OSTS	0	0	0	0	0	0	1	0

<3> Clear (0) the MSTOP bit of the CSC register to start oscillating the X1 oscillator.

	7	6	5	4	3	2	1	0
686	MSTOP							HIOSTOP
CSC	0	0	0	0	0	0	0	0

<4> Use the OSTC register to wait for oscillation of the X1 oscillator to stabilize.

Example: Wait until the bits reach the following values when a wait of at least 102 µs is set based on a 10 MHz resonator.


	7	6	5	4	3	2	1	0
0070	MOST8	MOST9	MOST10	MOST11	MOST13	MOST15	MOST17	MOST18
OSTC	1	1	1	0	0	0	0	0

<5> Use the MCM0 bit of the CKC register to specify the X1 oscillation clock as the CPU/peripheral hardware clock.

	7	6	5	4	3	2	1	0
CKC			MCS	MCM0				
CKC	0	0	0	1	0	0	0	0

5.6.3 CPU clock status transition diagram

Figure 5-14 shows the CPU clock status transition diagram of these products.








Table 5-3 shows transition of the CPU clock and examples of setting the SFR registers.

Table 5-3. CPU Clock Transition and SFR Register Setting Examples (1/3)

(1) CPU operating with high-speed on-chip oscillator clock (B) after reset release (A)

Status Transition	SFR Register Setting					
$(A) \rightarrow (B)$	SFR registers do not have to be set (default status after reset release).					

(2) CPU operating with high-speed system clock (C) after reset release (A)

(The CPU operates with the high-speed on-chip oscillator clock immediately after a reset release (B).)

(Setting sequence of SFR registers)							
Setting Flag of SFR Register	CI	CMC Register Note1			CSC Register	OSTC Register	CKC Register
Status Transition	EXCLK	OSCSEL	AMPH		MSTOP		MCM0
	0	1	0	Note 2	0	Must be checked	1
$\begin{array}{l} (A) \rightarrow (B) \rightarrow (C) \\ (X1 \ clock: 10 \ MHz < f_{X} \leq 20 \ MHz) \end{array}$	0	1	1	Note 2	0	Must be checked	1
$(A) \rightarrow (B) \rightarrow (C)$ (external main clock)	1	1	×	Note 2	0	Must not be checked	1

Notes 1. The clock operation mode control register (CMC) can be written only once by an 8-bit memory manipulation instruction after reset release.

2. Set the oscillation stabilization time as follows.

• Desired the oscillation stabilization time counter status register (OSTC) oscillation stabilization time ≤ Oscillation stabilization time set by the oscillation stabilization time select register (OSTS)

Caution Set the clock after the supply voltage has reached the operable voltage of the clock to be set (see CHAPTER 27 ELECTRICAL SPECIFICATIONS ($T_A = -40$ to $+85^{\circ}$ C)).

Remarks 1. ×: don't care

2. (A) to (H) in Table 5-3 correspond to (A) to (H) in Figure 5-14.



Table 5-3. CPU Clock Transition and SFR Register Setting Examples (2/3)

(3) CPU clock changing from high-speed on-chip oscillator clock (B) to high-speed system clock (C)

(Setting sequence of SFR registers)-							
Setting Flag of SFR Register	СМ	C Register ⁱ	Note 1	OSTS	CSC	OSTC Register	СКС
		1		Register	Register		Register
Status Transition	EXCLK	OSCSEL	AMPH		MSTOP		MCM0
$(B) \rightarrow (C)$	0	1	0	Note 2	0	Must be checked	1
(X1 clock: 1 MHz \leq fx \leq 10 MHz)							
$(B) \rightarrow (C)$	0	1	1	Note 2	0	Must be checked	1
(X1 clock: 10 MHz < fx \leq 20 MHz)							
$(B) \rightarrow (C)$	1	1	×	Note 2	0	Must not be checked	1
(external main clock)							

Unnecessary if these registers Unnecessary if the CPU is operating with are already set the high-speed system clock

- **Notes 1.** The clock operation mode control register (CMC) can be written only once by an 8-bit memory manipulation instruction after reset release. This setting is not necessary if it has already been set.
 - 2. Set the oscillation stabilization time as follows.
 - Desired the oscillation stabilization time counter status register (OSTC) oscillation stabilization time ≤ Oscillation stabilization time set by the oscillation stabilization time select register (OSTS)

Caution Set the clock after the supply voltage has reached the operable voltage of the clock to be set (see CHAPTER 27 ELECTRICAL SPECIFICATIONS (T_A = -40 to +85°C)).

(4) CPU clock changing from high-speed system clock (C) to high-speed on-chip oscillator clock (B)

(Setting sequence of SFR registers)			
Setting Flag of SFR Register	CSC Register	Oscillation accuracy	CKC Register
Status Transition	HIOSTOP	stabilization time	MCM0
$(C) \rightarrow (B)$	0	18 <i>μ</i> s to 65 <i>μ</i> s	0

Unnecessary if the CPU is operating with the high-speed on-chip oscillator clock

Remark The oscillation accuracy stabilization time changes according to the temperature conditions and the STOP mode period.

(5) • HALT mode (D) set while CPU is operating with high-speed on-chip oscillator clock (B) • HALT mode (E) set while CPU is operating with high-speed system clock (C)

Status Transition	Setting
$(B) \to (D)$	Executing HALT instruction
$(C) \rightarrow (E)$	

Remarks 1. ×: don't care

2. (A) to (H) in Table 5-3 correspond to (A) to (H) in Figure 5-14.



Table 5-3. CPU Clock Transition and SFR Register Setting Examples (3/3)

(6) • STOP mode (F) set while CPU is operating with high-speed on-chip oscillator clock (B)

• STOP mode (G) set while CPU is operating with high-speed system clock (C)

	(Setting sequence)			<u> </u>
Status T	Fransition		Setting	
$(B) \to (F)$		Stopping peripheral functions that are	_	Executing STOP instruction
$(C) \rightarrow (G)$	In X1 oscillation	disabled in STOP mode	Sets the OSTS register	
	External main system clock		_	

(7) CPU changing from STOP mode (F) to SNOOZE mode (H)

For details about the setting for switching from the STOP mode to the SNOOZE mode, see **10.8** SNOOZE Mode Function, **11.5.7** SNOOZE mode function and **11.6.3** SNOOZE mode function.

Remark (A) to (H) in Table 5-3 correspond to (A) to (H) in Figure 5-14.

5.6.4 Condition before changing CPU clock and processing after changing CPU clock

Condition before changing the CPU clock and processing after changing the CPU clock are shown below.

CPU	Clock	Condition Defers Change	Dressesing After Change
Before Change	After Change	Condition Before Change	Processing After Change
High-speed on- chip oscillator clock	X1 clock	Stabilization of X1 oscillation • OSCSEL = 1, EXCLK = 0, MSTOP = 0 • After elapse of oscillation stabilization time	The operating current can be reduced by stopping the high-speed on-chip oscillator (HIOSTOP = 1) after
	External main system clock	Enabling external clock input from the EXCLK pin • OSCSEL = 1, EXCLK = 1, MSTOP = 0	checking that the CPU clock is changed.
X1 clock	High-speed on- chip oscillator clock	Enabling oscillation of high-speed on-chip oscillator • HIOSTOP = 0 • After elapse of oscillation accuracy stabilization time	X1 oscillation can be stopped (MSTOP = 1) after checking that the CPU clock is changed.
	External main system clock	Transition not possible	_
External main system clock	High-speed on- chip oscillator clock	 Oscillation of high-speed on-chip oscillator HIOSTOP = 0 After elapse of oscillation accuracy stabilization time 	External main system clock input can be disabled (MSTOP = 1) after checking that the CPU clock is changed.
	X1 clock	Transition not possible	-

Table 5-4. Changing CPU Clock



5.6.5 Time required for switchover of CPU clock and main system clock

The main system clock can be switched between the high-speed on-chip oscillator clock and the high-speed system clock by specifying bit 4 (MCM0) of the system clock control register (CKC).

The actual switchover operation is not performed immediately after rewriting to the CKC register; operation continues on the pre-switchover clock for several clocks (see **Table 5-5**).

Whether the main system clock is operating on the high-speed system clock or high-speed on-chip oscillator clock can be ascertained using bit 5 (MCS) of the CKC register.

When the CPU clock is switched, the peripheral hardware is also switched.

Set Value Befo	ore Switchover	Set Value After Switchover				
МС	:M0	MCM0				
		0	1			
		(fmain = fih)	$(f_{MAIN} = f_{MX})$			
0	fмх≥fін		2 clock			
(fmain = fih)	fмx <fін< td=""><td></td><td>2fін/fмx clock</td></fін<>		2fін/fмx clock			
1	fмх≥fін	2fмx/fін clock				
(fmain = fmx)	fмx <fін< td=""><td>2 clock</td><td></td></fін<>	2 clock				

Table 5-5. Maximum Number of Clocks Required for fiн ↔ fмx

Remarks 1. Number of CPU clocks before switchover.

2. Calculate the number of clocks by rounding to the nearest whole number.

Example When switching the main system clock from the high-speed system clock to the high-speed on-chip oscillator clock (@ oscillation with $f_{IH} = 8$ MHz selected, $f_{MX} = 10$ MHz) 2 $f_{IH}/f_{MX} = 2(10/8) = 2.5 \rightarrow 3$ clocks

5.6.6 Conditions before clock oscillation is stopped

The following lists the register flag settings for stopping the clock oscillation (disabling external clock input) and conditions before the clock oscillation is stopped.

Before stopping the clock oscillation, check the conditions before the clock oscillation is stopped.

Table 5-6. Conditions Before the Clock Oscillation	Is Stopped and Flag Settings
----------------------------------------------------	------------------------------

Clock	Conditions Before Clock Oscillation Is Stopped (External Clock Input Disabled)	Flag Settings of SFR
High-speed on-chip oscillator clock	MCS = 1 (The CPU is operating on the high-speed system clock.)	HIOSTOP = 1
X1 clock	MCS = 0	MSTOP = 1
External main system clock	(The CPU is operating on the high-speed on-chip oscillator clock.)	




5.7 Resonator and Oscillator Constants

The resonators for which the operation is verified and their oscillator constants are shown below.

- Cautions 1. The constants for these oscillator circuits are reference values based on specific environments set up for evaluation by the manufacturers. For actual applications, request evaluation by the manufacturer of the oscillator circuit mounted on a board. Furthermore, if you are switching from a different product to this microcontroller, and whenever you change the board, again request evaluation by the manufacturer of the oscillator circuit mounted on the new board.
 - 2. The oscillation voltage and oscillation frequency only indicate the oscillator characteristic. Use the RL78 microcontroller so that the internal operation conditions are within the specifications of the DC and AC characteristics.

Figure 5-15. External Oscillation Circuit Example (X1 Oscillation)





(1) X1 oscillation:

As of March, 2013 (1/2)

Manufacturer	Resonator	Part Number ^{Note 3}	SMD/ Lead	Frequency (MHz)	operation		mmended (nts ^{Note 2} (re	Circuit		n Voltage ge (V)
					mode ^{Note 1}	C1 (pF)	C2 (pF)	$Rd(k\Omega)$	MIN.	MAX.
Murata	Ceramic	CSTCC2M00G56-R0	SMD	2.0	LV	(47)	(47)	0	1.6	5.5
Manufacturing Co., Ltd. ^{Note 4}	resonator	CSTCR4M00G55-R0	SMD	4.0		(39)	(39)	0		
Co., Ltd		CSTLS4M00G53-B0	Lead			(15)	(15)	0		
		CSTCC2M00G56-R0	SMD	2.0	LS	(47)	(47)	0	1.8	5.5
		CSTCR4M00G55-R0	SMD	4.0		(39)	(39)	0		
		CSTLS4M00G53-B0	Lead			(15)	(15)	0		
		CSTCR4M19G55-R0	SMD	4.194		(39)	(39)	0		
		CSTLS4M19G53-B0	Lead			(15)	(15)	0		
		CSTCR4M91G53-R0	SMD	4.915		(15)	(15)	0		
		CSTLS4M91G53-B0	Lead			(15)	(15)	0		
		CSTCR5M00G53-R0	SMD	5.0		(15)	(15)	0		
		CSTLS5M00G53-B0	Lead			(15)	(15)	0		
		CSTCR6M00G53-R0	SMD	6.0		(15)	(15)	0		
		CSTLS6M00G53-B0	Lead			(15)	(15)	0		
		CSTCE8M00G52-R0	SMD	8.0		(10)	(10)	0		
		CSTLS8M00G53-B0	Lead			(15)	(15)	0		
		CSTCE8M38G52-R0	SMD	8.388	HS	(10)	(10)	0	2.4	5.5
		CSTLS8M38G53-B0	Lead			(15)	(15)	0		
		CSTCE10M0G52-R0	SMD	10.0		(10)	(10)	0		
		CSTLS10M0G53-B0	Lead			(15)	(15)	0		
		CSTCE12M0G52-R0	SMD	12.0		(10)	(10)	0		
		CSTCE16M0V53-R0	SMD	16.0		(15)	(15)	0		
		CSTLS16M0X51-B0	Lead			(5)	(5)	0		
		CSTCE20M0V51-R0	SMD	20.0		(5)	(5)	0	2.7	5.5
		CSTLS20M0X51-B0	Lead			(5)	(5)	0		

Notes 1. Set the flash operation mode by using CMODE1 and CMODE0 bits of the option byte (000C2H).

- 2. Values in parentheses in the C1 and C2 columns indicate an internal capacitance.
- **3.** Products supporting 105°C operation have different part numbers. For details, contact Murata Manufacturing Co., Ltd. (http://www.murata.com)
- **4.** When using this resonator, for details about the matching, contact Murata Manufacturing Co., Ltd. (http://www.murata.com).
- **Remarks 1.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode:	$2.7~V \leq V_{\text{DD}} \leq 5.5~V@1~\text{MHz}$ to 24 MHz
	2.4 V \leq V_DD \leq 5.5 V@1 MHz to 16 MHz
LS (low-speed main) mode:	1.8 V \leq V_DD \leq 5.5 V@1 MHz to 8 MHz
LV (low-voltage main) mode:	1.6 V \leq VDD \leq 5.5 V@1 MHz to 4 MHz

2. A list of the resonators for which the operation has most recently been verified and their oscillation constants (for reference) is provided on the page for the corresponding product at the Renesas Web site (http://www.renesas.com).

RENESAS

Manufacturer	Resonator	Part Number ^{Note 2}	SMD/ Lead	Frequency (MHz)	operation		mmended (tants (refer	Circuit		on Voltage ge (V)
					mode ^{Note 1}	C1 (pF)	C2 (pF)	Rd (kΩ)	MIN.	MAX.
Nihon Dempa	Crystal	NX8045GB	SMD	8.0			Note	93		
Kogyo Co., Ltd. ^{Note 3}	resonator	NX5032GA	SMD	16.0						
Co., Ltd. Note o		NX3225HA	SMD	20.0						
Kyocera	Crystal	CX8045GB04000D0PP	SMD	4.0	LV	12	12	0	1.6	5.5
Crystal Device	resonator	TZ1			LS				1.8	5.5
Co., Ltd. ^{Note 4}		CX8045GB04915D0PP TZ1	SMD	4.915	LS	12	12	0	1.8	5.5
		CX8045GB08000D0PP TZ1	SMD	8.0		12	12	0		
		CX8045GB10000D0PP TZ1	SMD	10.0	HS	12	12	0	2.4	5.5
		CX3225GB12000B0PP TZ1	SMD	12.0		5	5	0		
		CX3225GB16000B0PP TZ1	SMD	16.0		5	5	0		
		CX3225SB20000B0PP TZ1	SMD	20.0		5	5	0	2.7	5.5
RIVER ELETEC	Crystal resonator	FCX-03-8.000MHZ- J21140	SMD	8.0	HS	3	3	0	2.4	5.5
CORPORATION Note 5		FCX-04C-10.000MHZ- J21139	SMD	10.0		4	4	0		
		FCX-05-12.000MHZ- J21138	SMD	12.0		6	6	0		
		FCX-06-16.000MHZ- J21137	SMD	16.0		4	4	0		

As of March, 2013 (2/2)

Notes 1. Set the flash operation mode by using CMODE1 and CMODE0 bits of the option byte (000C2H).

- 2. This resonator supports operation at up to 85°C. Contact crystal oscillator manufacturers with regard to products supporting operation at up to 105°C.
- **3.** When using this resonator, for details about the matching, contact Nihon Dempa Kogyo Co., Ltd (http://www.ndk.com/en).
- **4.** When using this resonator, for details about the matching, contact Kyocera Crystal Device Co., Ltd. (http://www.kyocera-crystal.jp/eng/index.html, http://global.kyocera.com).
- 5. When using this resonator, for details about the matching, contact RIVER ELETEC CORPORATION (http://www.river-ele.co.jp/english/index.html).
- **Remarks 1.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.


HS (high-speed main) mode:	2.7 V \leq V_DD \leq 5.5 V@1 MHz to 24 MHz
	2.4 V \leq Vdd \leq 5.5 V@1 MHz to 16 MHz
LS (low-speed main) mode:	1.8 V \leq Vdd \leq 5.5 V@1 MHz to 8 MHz
LV (low-voltage main) mode:	1.6 V \leq V_DD \leq 5.5 V@1 MHz to 4 MHz


2. A list of the resonators for which the operation has most recently been verified and their oscillation constants (for reference) is provided on the page for the corresponding product at the Renesas Web site (http://www.renesas.com).

CHAPTER 6 TIMER ARRAY UNIT

The timer array unit has eight 16-bit timers.

Each 16-bit timer is called a channel and can be used as an independent timer. In addition, two or more "channels" can be used to create a high-accuracy timer.







For details about each function, see the table below.

Independent channel operation function	Simultaneous channel operation function
 Interval timer (→ refer to 6.8.1) Square wave output (→ refer to 6.8.1) External event counter (→ refer to 6.8.2) Divider (→ refer to 6.8.3) Input pulse interval measurement (→ refer to 6.8.4) Measurement of high-/low-level width of input signal (→ refer to 6.8.5) Delay counter (→ refer to 6.8.6) 	 One-shot pulse output (→ refer to 6.9.1) PWM output (→ refer to 6.9.2) Multiple PWM output (→ refer to 6.9.3)

It is possible to use the 16-bit timer of channels 1 and 3 as two 8-bit timers (higher and lower). The functions that can use channels 1 and 3 as 8-bit timers are as follows:

- Interval timer (higher and lower 8-bit timers)/square wave output (lower 8-bit timer only)
- External event counter (lower 8-bit timer only)
- Delay counter (lower 8-bit timer only)



6.1 Functions of Timer Array Unit


Timer array unit has the following functions.

6.1.1 Independent channel operation function

By operating a channel independently, it can be used for the following purposes without being affected by the operation mode of other channels.


(1) Interval timer

Each timer of a unit can be used as a reference timer that generates an interrupt (INTTMOn) at fixed intervals.




(2) Square wave output

A toggle operation is performed each time INTTM0n interrupt is generated and a square wave with a duty factor of 50% is output from a timer output pin (TO0n).




(3) External event counter

Each timer of a unit can be used as an event counter that generates an interrupt when the number of the valid edges of a signal input to the timer input pin (TI0n) has reached a specific value.




(4) Divider

A clock input from a timer input pin (TI00) is divided and output from an output pin (TO00).



(5) Input pulse interval measurement


Counting is started by the valid edge of a pulse signal input to a timer input pin (TI0n). The count value of the timer is captured at the valid edge of the next pulse. In this way, the interval of the input pulse can be measured.






(6) Measurement of high-/low-level width of input signal

Counting is started by a single edge of the signal input to the timer input pin (TI0n), and the count value is captured at the other edge. In this way, the high-level or low-level width of the input signal can be measured.



(7) Delay counter

Counting is started at the valid edge of the signal input to the timer input pin (TI0n), and an interrupt is generated after any delay period.




Remark n: Channel number (n = 0 to 7)

6.1.2 Simultaneous channel operation function

By using the combination of a master channel (a reference timer mainly controlling the cycle) and slave channels (timers operating according to the master channel), channels can be used for the following purposes.


(1) One-shot pulse output

Two channels are used as a set to generate a one-shot pulse with a specified output timing and a specified pulse width.



(2) PWM (Pulse Width Modulation) output


Two channels are used as a set to generate a pulse with a specified period and a specified duty factor.





(3) Multiple PWM (Pulse Width Modulation) output

By extending the PWM function and using one master channel and two or more slave channels, up to three types of PWM signals that have a specific period and a specified duty factor can be generated.



Caution For details about the rules of simultaneous channel operation function, see 6.4.1 Basic rules of simultaneous channel operation function.

- **Remark** n: Channel number (n = 0 to 7)
 - p, q: Slave channel number (n \leq 7)

6.1.3 8-bit timer operation function (channels 1 and 3 only)

The 8-bit timer operation function makes it possible to use a 16-bit timer channel in a configuration consisting of two 8bit timer channels. This function can only be used for channels 1 and 3.

Caution There are several rules for using 8-bit timer operation function. For details, see 6.4.2 Basic rules of 8-bit timer operation function (Only Channels 1 and 3).



6.2 Configuration of Timer Array Unit

Timer array unit includes the following hardware.

Table 6-1.	Configuration	of Timer Array Unit	
	ooningaration	or rinner Array orine	

Item	Configuration							
Timer/counter	Timer/counter register 0n (TCR0n)							
Register	Timer data register 0n (TDR0n)							
Timer input	TI00 to TI07							
Timer output	TO00 to TO07 pins, output controller							
Control registers	<registers block="" of="" setting="" unit=""> Peripheral enable register 0 (PER0) Timer clock select register 0 (TPS0) Timer channel enable status register 0 (TE0) Timer channel start register 0 (TS0) Timer channel stop register 0 (TT0) Timer input select register 0 (TIS0) Timer output enable register 0 (TOE0) Timer output register 0 (TO0) Timer output level register 0 (TOL0) Timer output mode register 0 (TOM0) </registers>							
	<registers channel="" each="" of=""> Timer mode register 0n (TMR0n) Timer status register 0n (TSR0n) Noise filter enable register 1 (NFEN1) Port mode control register (PMCxx)^{Note} Port mode register (PMxx)^{Note} Port register (Pxx)^{Note} </registers>							

Note The Port mode control register (PMCxx), port mode registers (PMxx), and port registers (Pxx) to be set differ depending on the product. For details, see **4.5.3 Register setting examples for used port and alternate functions**.

Remark n: Channel number (n = 0 to 7)

Alternate port for timer I/O of the timer array unit channels varies depending on products.

Timer array unit channel	These products
Channel 0	Т100/ТО00
Channel 1	TI01/TO01
Channel 2	TI02/TO02
Channel 3	TI03/TO03
Channel 4	(TI04/TO04)
Channel 5	(TI05/TO05)
Channel 6	(TI06/TO06)
Channel 7	(TI07/TO07)

Table 6-2.	Timer I/O	Pins in	the Products
------------	-----------	---------	--------------

Remarks 1. If a pin is to be used for both timer input and timer output, it can be used only for timer input or timer output.

- **2.** \times : The channel is not available
- **3.** Pins in the parentheses indicate an alternate port when the bit 0 (PIOR0) of the peripheral I/O redirection register (PIOR) is set to "1" in this product.







Figure 6-1. Entire Configuration of Timer Array Unit

Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

RENESAS

Figure 6-2. Internal Block Diagram of Channel of Timer Array Unit



(a) Channel 0, 2, 4, 6

Notes 1. Channels 2, 4, and 6 only


2. n = 2, 4, 6 only

Remarks 1. n = 0, 2, 4, or 6


2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).








(c) Channel 3










(e) Channel 7



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).



6.2.1 Timer/counter register 0n (TCR0n)


The TCR0n register is a 16-bit read-only register and is used to count clocks.


The value of this counter is incremented or decremented in synchronization with the rising edge of a count clock.

Whether the counter is incremented or decremented depends on the operation mode that is selected by the MD0n3 to MD0n0 bits of timer mode register 0n (TMR0n) (refer to **6.3.3 Timer mode register 0n (TMR0n)**).

Figure 6-3. Format of Timer/Counter Register 0n (TCR0n)

Address: F0180H, F0181H (TCR00) to F018EH, F018FH (TCR07) After reset: FFFFH R





The count value can be read by reading timer counter register 0n (TCR0n).

The count value is set to FFFFH in the following cases.

- When the reset signal is generated
- When the TAU0EN bit of peripheral enable register 0 (PER0) is cleared
- When counting of the slave channel has been completed in the PWM output mode
- When counting of the slave channel has been completed in the delay count mode
- When counting of the master/slave channel has been completed in the one-shot pulse output mode
- When counting of the slave channel has been completed in the multiple PWM output mode
- The count value is cleared to 0000H in the following cases.
- When the start trigger is input in the capture mode
- When capturing has been completed in the capture mode

Caution The count value is not captured to timer data register 0n (TDR0n) even when the TCR0n register is read.

The TCR0n register read value differs as follows according to operation mode changes and the operating status.



Operation Mode	Count Mode	Timer/counter register 0n (TCR0n) Read Value ^{Note}							
		Value if the operation mode was changed after releasing reset	Value if the count operation paused (TT0n = 1)	Value if the operation mode was changed after count operation paused (TT0n = 1)	Value when waiting for a start trigger after one count				
Interval timer mode	Count down	FFFFH	Value if stop	Undefined	-				
Capture mode	Count up	0000H	Value if stop	Undefined	-				
Event counter mode	Count down	FFFFH	Value if stop	Undefined	-				
One-count mode	Count down	FFFFH	Value if stop	Undefined	FFFFH				
Capture & one- count mode	Count up	0000H	Value if stop	Undefined	Capture value of TDR0n register + 1				

Table 6-3. Timer/counter Register 0n (TCR0n) Read Value in Various Operation Modes

Note This indicates the value read from the TCR0n register when channel n has stopped operating as a timer (TE0n = 0) and has been enabled to operate as a counter (TS0n = 1). The read value is held in the TCR0n register until the count operation starts.



6.2.2 Timer data register 0n (TDR0n)

This is a 16-bit register from which a capture function and a compare function can be selected.

The capture or compare function can be switched by selecting an operation mode by using the MD0n3 to MD0n0 bits of timer mode register 0n (TMR0n).

The value of the TDR0n register can be changed at any time.


This register can be read or written in 16-bit units.

In addition, for the TDR01, TDR03 registers, while in the 8-bit timer mode (when the SPLIT01 and SPLIT03 bits of timer mode registers 01 and 03 (TMR01, TMR03) are 1), it is possible to read and write the data in 8-bit units, with TDR01H, TDR03H used as the higher 8 bits, and TDR01L, TDR03L used as the lower 8 bits.

Reset signal generation clears this register to 0000H.

Figure 6-4. Format of Timer Data Register 0n (TDR0n) (n = 0, 2, 4 to 7)

Address: FFF18H, FFF19H (TDR00), FFF64H, FFF65H (TDR02), After reset: 0000H R/W FFF68H, FFF69H (TDR04) to FFF6EH, FFF6FH (TDR07)





Address: FFF1AH, FFF1BH (TDR01), FFF66H, FFF67H (TDR03) After reset: 0000H R/W

	FFF1BH (TDR01)										FI	FF1AH	(TDR0	1)		
	15 14 13 12 11 10 9 8								7	6	5	4	3	2	1	0
TDR0n																

(i) When timer data register 0n (TDR0n) is used as compare register

Counting down is started from the value set to the TDR0n register. When the count value reaches 0000H, an interrupt signal (INTTM0n) is generated. The TDR0n register holds its value until it is rewritten.

Caution The TDR0n register does not perform a capture operation even if a capture trigger is input, when it is set to the compare function.

(ii) When timer data register 0n (TDR0n) is used as capture register

The count value of timer/counter register 0n (TCR0n) is captured to the TDR0n register when the capture trigger is input.

A valid edge of the TI0n pin can be selected as the capture trigger. This selection is made by timer mode register 0n (TMR0n).



6.3 Registers Controlling Timer Array Unit

Timer array unit is controlled by the following registers.

- Peripheral enable register 0 (PER0)
- Timer clock select register 0 (TPS0)
- Timer mode register 0n (TMR0n)
- Timer status register 0n (TSR0n)
- Timer channel enable status register 0 (TE0)
- Timer channel start register 0 (TS0)
- Timer channel stop register 0 (TT0)
- Timer input select register 0 (TIS0)
- Timer output enable register 0 (TOE0)
- Timer output register 0 (TO0)
- Timer output level register 0 (TOL0)
- Timer output mode register 0 (TOM0)
- Noise filter enable register 1 (NFEN1)
- Port mode control register (PMCxx)
- Port mode register (PMxx)
- Port register (Pxx)
- **Remark** n: Channel number (n = 0 to 7)
- Caution Which registers and bits are included depends on the product. Be sure to set bits that are not mounted to their initial values.



6.3.1 Peripheral enable register 0 (PER0)

This registers is used to enable or disable supplying the clock to the peripheral hardware. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise.

When the timer array unit is used, be sure to set bit 0 (TAU0EN) of this register to 1.

The PER0 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 6-6. Format of Peripheral Enable Register 0 (PER0)

Address: F00	F0H After res	set: 00H F	R/W					
Symbol	<7>	6	<5>	<4>	<3>	<2>	1	<0>
PER0	TMKAEN 0		ADCEN	IICA0EN	SAU1EN	SAU0EN	0	TAU0EN

TAU0EN	Control of timer array unit clock
0	Stops supply of clock.SFR used by the timer array unit cannot be written.The timer array unit is in the reset status.
1	Supplies clock. • SFR used by the timer array unit can be read/written.

- Cautions 1. When setting the timer array unit, be sure to set the following registers first while the TAU0EN bit is set to 1. If TAU0EN = 0, the values of the registers which control the timer array unit are cleared to their initial values and writing to them is ignored (except for the timer input select register 0 (TIS0), noise filter enable register 1 (NFEN1), port mode registers 0, 1, 3, 4 (PM0, PM1, PM3, PM4), port registers 0, 1, 3, 4 (P0, P1, P3, P4), and Port mode control register 0, 1, 4 (PMC0, PMC1, PMC4)).
 - Timer clock select register 0 (TPS0)
 - Timer mode register 0n (TMR0n)
 - Timer status register 0n (TSR0n)
 - Timer channel enable status register 0 (TE0)
 - Timer channel start register 0 (TS0)
 - Timer channel stop register 0 (TT0)
 - Timer output enable register 0 (TOE0)
 - Timer output register 0 (TO0)
 - Timer output level register 0 (TOL0)
 - Timer output mode register 0 (TOM0)
 - 2. Be sure to clear the following bits to 0.

These products: bits 1, 6



6.3.2 Timer clock select register 0 (TPS0)

The TPS0 register is a 16-bit register that is used to select two types or four types of operation clocks (CK00, CK01, CK02, CK03) that are commonly supplied to each channel. CK00 is selected by using bits 3 to 0 of the TPS0 register, and CK01 is selected by using bits 7 to 4 of the TPS0 register. In addition, only for channels 1 and 3, CK02 and CK03 can be also selected. CK02 is selected by using bits 9 and 8 of the TPS0 register, and CK03 is selected by using bits 13 and 12 of the TPS0 register. Rewriting of the TPS0 register during timer operation is possible only in the following cases.

If the PRS000 to PRS003 bits can be rewritten (n = 0 to 7):

All channels for which CK00 is selected as the operation clock (CKS0n1, CKS0n0 = 0, 0) are stopped (TE0n = 0). If the PRS010 to PRS013 bits can be rewritten (n = 0 to 7):

All channels for which CK01 is selected as the operation clock (CKS0n1, CKS0n0 = 0, 1) are stopped (TE0n = 0). If the PRS020 and PRS021 bits can be rewritten (n = 1, 3):

All channels for which CK02 is selected as the operation clock (CKS0n1, CKS0n0 = 1, 0) are stopped (TE0n = 0). If the PRS030 and PRS031 bits can be rewritten (n = 1, 3):

All channels for which CK03 is selected as the operation clock (CKS0n1, CKS0n0 = 1, 1) are stopped (TE0n = 0).

The TPS0 register can be set by a 16-bit memory manipulation instruction. Reset signal generation clears this register to 0000H.



Figure 6-7. Format of Timer Clock Select register 0 (TPS0)	
------------------------------------------------------------	--

Address: F01B6H, F01B7H After reset: 0000H R/W

Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TPS0	0	0	PRS	PRS	0	0	PRS									
			031	030			021	020	013	012	011	010	003	002	001	000

PRS	PRS	PRS	PRS		Selection of operation clock (CK0k) ^{Note} (k = 0, 1)								
0k3	0k2	0k1	0k0		fclк =	fськ =	fськ =	fclк =	fclk =	fclк =			
					2 MHz	4 MHz	8 MHz	16 MHz	20 MHz	24 MHz			
0	0	0	0	fclк	2 MHz	4 MHz	8 MHz	16 MHz	20 MHz	24 MHz			
0	0	0	1	fclк/2	1 MHz	2 MHz	4 MHz	8 MHz	10 MHz	12 MHz			
0	0	1	0	fclк/2 ²	500 kHz	1 MHz	2 MHz	4 MHz	5 MHz	6 MHz			
0	0	1	1	fськ/2 ³	250 kHz	500 kHz	1 MHz	2 MHz	2.5 MHz	3 MHz			
0	1	0	0	fclк/2 ⁴	125 kHz	250 kHz	500 kHz	1 MHz	1.25 MHz	1.5 MHz			
0	1	0	1	fclĸ/2⁵	62.5 kHz	125 kHz	250 kHz	500 kHz	625 kHz	750 kHz			
0	1	1	0	fськ/2 ⁶	31.3 kHz	62.5 kHz	125 kHz	250 kHz	313 kHz	375 kHz			
0	1	1	1	fclк/2 ⁷	15.6 kHz	31.3 kHz	62.5 kHz	125 kHz	156 kHz	188 kHz			
1	0	0	0	fськ/2 ⁸	7.81 kHz	15.6 kHz	31.3 kHz	62.5 kHz	78.1 kHz	93.8 kHz			
1	0	0	1	fськ/2 ⁹	3.91 kHz	7.81 kHz	15.6 kHz	31.3 kHz	39.1 kHz	46.9 kHz			
1	0	1	0	fclк/2 ¹⁰	1.95 kHz	3.91 kHz	7.81 kHz	15.6 kHz	19.5 kHz	23.4 kHz			
1	0	1	1	fськ/2 ¹¹	977 Hz	1.95 kHz	3.91 kHz	7.81 kHz	9.77 kHz	11.7 kHz			
1	1	0	0	fськ/2 ¹²	488 Hz	997 Hz	1.95 kHz	3.91 kHz	4.88 kHz	5.86 kHz			
1	1	0	1	fськ/2 ¹³	244 Hz	488 Hz	977 Hz	1.95 kHz	2.44 kHz	2.93 kHz			
1	1	1	0	fськ/2 ¹⁴	122 Hz	244 Hz	488 Hz	977 Hz	1.22 kHz	1.46 kHz			
1	1	1	1	fclк/2 ¹⁵	61 Hz	122 Hz	244 Hz	488 Hz	610 Hz	732 Hz			

PRS	PRS		Selection of operation clock (CK02) ^{Note}												
021	020		fclk = 2 MHz	fclк = 4 MHz	fclк = 8 MHz	fclк = 16 MHz	fclк = 20 MHz	fclk = 24 MHz							
0	0	fclk/2	1 MHz	2 MHz	4 MHz	8 MHz	10 MHz	12 MHz							
0	1	fclk/2 ²	500 kHz	1 MHz	2 MHz	4 MHz	5 MHz	6 MHz							
1	0	fclk/2 ⁴	125 kHz	250 kHz	500 kHz	1 MHz	1.25 MHz	1.5 MHz							
1	1	fclк/2 ⁶	31.3 kHz	62.5 kHz	125 kHz	250 kHz	313 kHz	375 kHz							

PRS	PRS		Selection of operation clock (CK03) ^{Note}												
031	030		fclk = 2 MHz	fclк = 4 MHz	fclк = 8 MHz	fclк = 16 MHz	fclк = 20 MHz	fclк = 24 MHz							
0	0	fськ/ 2 ⁸	7.81 kHz	15.6 kHz	31.3 kHz	62.5 kHz	78.1 kHz	93.8 kHz							
0	1	fськ/2 ¹⁰	1.95 kHz	3.91 kHz	7.81 kHz	15.6 kHz	19.5 kHz	23.4 kHz							
1	0	fськ/2 ¹²	488 Hz	977 Hz	1.95 kHz	3.91 kHz	4.88 kHz	5.86 kHz							
1	1	fськ/2 ¹⁴	122 Hz	244 Hz	488 Hz	977 Hz	1.22 kHz	1.46 kHz							

Note When changing the clock selected for f_{CLK} (by changing the system clock control register (CKC) value), stop timer array unit (TT0 = 00FFH).

(Cautions and Remark are given on the next page.)



Cautions 1. Be sure to clear bits 15, 14, 11, 10 to "0".

2. If fcLk (undivided) is selected as the operation clock (CKmk) and TDRnm is set to 0000H (n = 0 or 1, m = 0 to 7), interrupt requests output from timer array units cannot be used.

Remarks 1. fcLK: CPU/peripheral hardware clock frequency

2. The above selected clock , but a signal which becomes high level for one period of fcLk from its rising edge (m = 2 to 15). For details, see 6.5.1 Count clock (frcLk).

By using channels 1 and 3 in the 8-bit timer mode and specifying CK02 or CK03 as the operation clock, the interval times shown in **Table 6-4** can be achieved by using the interval timer function.

	Olask		Interval time (fcLk = 20 MHz) ^{Note}										
	Clock	10 <i>μ</i> s	100 <i>μ</i> s	1 ms	10 ms								
CK02	fclк/2	\checkmark	-	-	-								
	fclk/2 ²	\checkmark	-	-	-								
	fclк/2 ⁴	\checkmark	\checkmark	-	-								
	fclк/2 ⁶	-	\checkmark	\checkmark	-								
CK03	fclк/2 ⁸	-	\checkmark	\checkmark	-								
	fclк/2 ¹⁰	-	-	\checkmark	-								
	fclк/2 ¹²	-	-	-	\checkmark								
	fclк/2 ¹⁴	-	-	-	-								

Table 6-4. Interval Times Available for Operation Clock CKS02 or CKS03

Note The margin is within 4 %.

Remarks 1. fcLK: CPU/peripheral hardware clock frequency

2. For details of a signal of fcLk/2ⁿ selected with the TPSm register, see 6.5.1 Count clock (frcLk).

6.3.3 Timer mode register 0n (TMR0n)

The TMR0n register sets an operation mode of channel n. This register is used to select the operation clock (fMCK), select the count clock, select the master/slave, select the 16 or 8-bit timer (only for channels 1 and 3), specify the start trigger and capture trigger, select the valid edge of the timer input, and specify the operation mode (interval, capture, event counter, one-count, or capture and one-count).

Rewriting the TMR0n register is prohibited when the register is in operation (when TE0n = 1). However, bits 7 and 6 (CIS0n1, CIS0n0) can be rewritten even while the register is operating with some functions (when TE0n = 1) (for details, see **6.8 Independent Channel Operation Function of Timer Array Unit** and **6.9 Simultaneous Channel Operation Function of Timer Array Unit** and **6.9 Simultaneous Channel Operation Function of Timer Array Unit** and **6.9 Simultaneous Channel Operation Function of Timer Array Unit** and **6.9 Simultaneous Channel Operation Function of Timer Array Unit** and **6.9 Simultaneous Channel Operation Function of Timer Array Unit** and **6.9 Simultaneous Channel Operation Function of Timer Array Unit** and **6.9 Simultaneous Channel Operation Function of Timer Array Unit** and **6.9 Simultaneous Channel Operation Function of Timer Array Unit** and **6.9 Simultaneous Channel Operation Function of Timer Array Unit** and **6.9 Simultaneous Channel Operation Function of Timer Array Unit** and **6.9 Simultaneous Channel Operation Function of Timer Array Unit** and **6.9 Simultaneous Channel Operation Function of Timer Array Unit** and **6.9 Simultaneous Channel Operation Function of Timer Array Unit** and **6.9 Simultaneous Channel Operation Function of Timer Array Unit** and **6.9 Simultaneous Channel Operation Function of Timer Array Unit** and **6.9 Simultaneous Channel Operation Function of Timer Array Unit** and **6.9 Simultaneous Channel Operation Function of Timer Array Unit** and **6.9 Simultaneous Channel Operation Function of Timer Array Unit** and **6.9 Simultaneous Channel Operation Function of Timer Array Unit** and **6.9 Simultaneous Channel Operation Function of Timer Array Unit** and **6.9 Simultaneous Channel Operation Function of Timer Array Unit** and **6.9 Simultaneous Channel Operation Function of Timer Array Unit** and **6.9 Simultaneous Channel Operation Function of Timer Array Unit** and **6.9 Simultaneous Channel Operation Function of Timer Array Unit** and **6.9 Simultaneous Channel Operation Function of Timer Ar**

The TMR0n register can be set by a 16-bit memory manipulation instruction. Reset signal generation clears this register to 0000H.

CautionThe bits mounted depend on the channels in the bit 11 of TMR0n register.TMR02, TMR04, TMR06:MASTER0n bit (n = 2, 4, 6)TMR01, TMR03:SPLIT0n bit (n = 1, 3)TMR00, TMR05, TMR07:Fixed to 0



Address: : F0	Address: : F0190H, F0191H (TMR00) to F019EH, F019FH (TMR07) After reset: 0000H R/W															
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TMR0n	CKS	CKS	0	CCS	MAST	STS	STS	STS	CIS	CIS	0	0	MD	MD	MD	MD
(n = 2, 4, 6)	0n1	0n0		0n	ER0n	0n2	0n1	0n0	0n1	0n0			0n3	0n2	0n1	0n0
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TMR0n	CKS	CKS	0	CCS	SPLIT	STS	STS	STS	CIS	CIS	0	0	MD	MD	MD	MD
(n = 1, 3)	0n1	0n0		0n	0n	0n2	0n1	0n0	0n1	0n0			0n3	0n2	0n1	0n0
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TMR0n	CKS	CKS	0	CCS	0 ^{Note}	STS	STS	STS	CIS	CIS	0	0	MD	MD	MD	MD
(n = 0, 5, 7)	0n1	0n0		0n		0n2	0n1	0n0	0n1	0n0			0n3	0n2	0n1	0n0

Figure 6-8. Format of Timer Mode Register 0n (TMR0n) (1/4)

CKS0n1	CKS0n0	Selection of operation clock (fmck) of channel n
0	0	Operation clock CK00 set by timer clock select register 0 (TPS0)
0	1	Operation clock CK02 set by timer clock select register 0 (TPS0)
1	0	Operation clock CK01 set by timer clock select register 0 (TPS0)
1	1	Operation clock CK03 set by timer clock select register 0 (TPS0)

Operation clock (f_{MCK}) is used by the edge detector. A count clock (f_{TCLK}) and a sampling clock are generated depending on the setting of the CCS0n bit.

The operation clocks CK02 and CK03 can only be selected for channels 1 and 3.

CCS0n	Selection of count clock (ftclk) of channel n									
0	Operation clock (fмск) specified by the CKS0n0 and CKS0n1 bits									
1	Valid edge of input signal input from the TI0n pin									
	In channel 5, valid edge of input signal selected by TIS0									
Count cloo	Count clock (fTCLK) is used for the timer/counter, output controller, and interrupt controller.									

Note Bit 11 is a read-only bit and fixed to 0. Writing to this bit is ignored.

Cautions 1. Be sure to clear bits 13, 5, and 4 to "0".

2. The timer array unit must be stopped (TT0 = 00FFH) if the clock selected for fcLk is changed (by changing the value of the system clock control register (CKC)), even if the operating clock specified by using the CKS0n0 and CKS0n1 bits (fMCK) or the valid edge of the signal input from the TI0n pin is selected as the count clock (fTCLK).



Address: : F0	Address: : F0190H, F0191H (TMR00) to F019EH, F019FH (TMR07) After reset: 0000H R/W															
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TMR0n	CKS	CKS	0	CCS	MAST	STS	STS	STS	CIS	CIS	0	0	MD	MD	MD	MD
(n =2, 4, 6)	0n1	0n0		0n	ER0n	0n2	0n1	0n0	0n1	0n0			0n3	0n2	0n1	0n0
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TMR0n	CKS	CKS	0	CCS	SPLIT	STS	STS	STS	CIS	CIS	0	0	MD	MD	MD	MD
(n = 1, 3)	0n1	0n0		0n	0n	0n2	0n1	0n0	0n1	0n0			0n3	0n2	0n1	0n0
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TMR0n	CKS	CKS	0	CCS	0 ^{Note}	STS	STS	STS	CIS	CIS	0	0	MD	MD	MD	MD
(n = 0, 5, 7)	0n1	0n0		0n		0n2	0n1	0n0	0n1	0n0			0n3	0n2	0n1	0n0

Figure 6-8. Format of Timer Mode Register 0n (TMR0n) (2/4)

(Bit 11 of TMR0n (n = 2, 4, 6))

MASTER0n	Selection between using channel n independently or simultaneously with another channel (as a slave or master)
0	Operates in independent channel operation function or as slave channel in simultaneous channel operation function.
1	Operates as master channel in simultaneous channel operation function.
	6 channel can be set as a master channel (MASTER0n = 1). e channel 0, 5, 7 are fixed to 0 (Regardless of the bit setting, channel 0 operates as master, because it channel).

Clear the MASTER0n bit to 0 for a channel that is used with the independent channel operation function.

(E	Bit 11	of	TMR0n	(n =	1.	3))
		U 1	1 1011 1011	(•,	<i><i>u</i>,<i>i</i></i>

(<u>=::::::::::</u>	
SPLIT0n	Selection of 8 or 16-bit timer operation for channels 1 and 3
0	Operates as 16-bit timer.
	(Operates in independent channel operation function or as slave channel in simultaneous channel operation function.)
1	Operates as 8-bit timer.

STS0n2	STS0n1	STS0n0	Setting of start trigger or capture trigger of channel n
0	0	0	Only software trigger start is valid (other trigger sources are unselected).
0	0	1	Valid edge of the TI0n pin input is used as both the start trigger and capture trigger.
0	1	0	Both the edges of the TI0n pin input are used as a start trigger and a capture trigger.
1	0	0	Interrupt signal of the master channel is used (when the channel is used as a slave channel with the simultaneous channel operation function).
Othe	Other than above		Setting prohibited

Note Bit 11 is a read-only bit and fixed to 0. Writing to this bit is ignored.



Address FU	Address. $Portion, Portion (TMR00) to Portion, Portion (TMR07) Alterreset. 0000 RW$															
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TMR0n	CKS	CKS	0	CCS	MAST	STS	STS	STS	CIS	CIS	0	0	MD	MD	MD	MD
(n = 2, 4, 6)	0n1	0n0		0n	ER0n	0n2	0n1	0n0	0n1	0n0			0n3	0n2	0n1	0n0
													-		-	
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TMR0n	CKS	CKS	0	CCS	SPLIT	STS	STS	STS	CIS	CIS	0	0	MD	MD	MD	MD
(n = 1, 3)	0n1	0n0		0n	0n	0n2	0n1	0n0	0n1	0n0			0n3	0n2	0n1	0n0
													-		-	
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TMR0n	CKS	CKS	0	CCS	0 ^{Note}	STS	STS	STS	CIS	CIS	0	0	MD	MD	MD	MD
(n=0, 5, 7)	0n1	0n0		0n		0n2	0n1	0n0	0n1	0n0			0n3	0n2	0n1	0n0

Figure 6-8. Format of Timer Mode Register 0n (TMR0n) (3/4)

CIS0n1	CIS0n0	Selection of TI0n pin input valid edge									
0	0	Falling edge									
0	1	Rising edge									
1	0	Both edges (when low-level width is measured) Start trigger: Falling edge, Capture trigger: Rising edge									
1	1	Both edges (when high-level width is measured) Start trigger: Rising edge, Capture trigger: Falling edge									
	If both the edges are specified when the value of the STS0n2 to STS0n0 bits is other than 010B, set the CIS0n1 to CIS0n0 bits to 10B.										

Address: : F0190H, F0191H (TMR00) to F019EH, F019FH (TMR07) After reset: 0000H R/W

Note Bit 11 is a read-only bit and fixed to 0. Writing to this bit is ignored.



Figure 6-8. Format of Timer Mode Register 0n (TMR0n) (4/4)

/ (44/ 666 / 6		010111	(0,1010	по ш п, 1	01011		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		01. 000						
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TMR0n	CKS	CKS	0	CCS	MAST	STS	STS	STS	CIS	CIS	0	0	MD	MD	MD	MD
(n = 2, 4, 6)	0n1	0n0		0n	ER0n	0n2	0n1	0n0	0n1	0n0			0n3	0n2	0n1	0n0
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TMR0n	CKS	CKS	0	CCS	SPLIT	STS	STS	STS	CIS	CIS	0	0	MD	MD	MD	MD
(n = 1, 3)	0n1	0n0		0n	0n	0n2	0n1	0n0	0n1	0n0			0n3	0n2	0n1	0n0
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TMR0n	CKS	CKS	0	CCS	0	STS	STS	STS	CIS	CIS	0	0	MD	MD	MD	MD
(n=0, 5, 7)	0n1	0n0		0n	Note 1	0n2	0n1	0n0	0n1	0n0			0n3	0n2	0n1	0n0
	B	•		•					•				•			

Address: : F0190H, F0191H (TMR00) to F019EH, F019FH (TMR07) After reset: 0000H R/W

MD 0n3	MD 0n2	MD 0n1	Setting of operation mode of channel n	Corresponding function	Count operation of TCR
0	0	0	Interval timer mode	Interval timer / Square wave output / Divider function / PWM output (master)	Down count
0	1	0	Capture mode	Input pulse interval measurement	Up count
0	1	1	Event counter mode	External event counter	Down count
1	0	0	One-count mode	Delay counter / One-shot pulse output / PWM output (slave)	Down count
1	1	0	Capture & one-count mode	Measurement of high-/low-level width of input signal	Up count
Other	than ab	ove	Setting prohibited		
The op	peration	of MD	0n0 bit changes depending or	n the operation of each mode (refer to th	ne table bellow)

Operation mode (Value set by the MD0n3 to MD0n1 bits (see table above))	MD 0n0	Setting of starting counting and interrupt
• Interval timer mode (0, 0, 0)	0	Timer interrupt is not generated when counting is started (timer output does not change, either).
• Capture mode (0, 1, 0)	1	Timer interrupt is generated when counting is started (timer output also changes).
• Event counter mode (0, 1, 1)	0	Timer interrupt is not generated when counting is started (timer output does not change, either).
 One-count mode^{Note 2} (1, 0, 0) 	0	Start trigger is invalid during counting operation. At that time, interrupt is not generated, either.
	1	Start trigger is valid during counting operation ^{Note 3} . At that time, interrupt is also generated.
• Capture & one-count mode (1, 1, 0)	0	Timer interrupt is not generated when counting is started (timer output does not change, either). Start trigger is invalid during counting operation. At that time interrupt is not generated, either.
Other than above	•	Setting prohibited

(Notes and Remark are given on the next page.)



Notes 1. Bit 11 is a read-only bit and fixed to 0. Writing to this bit is ignored.

- 2. In one-count mode, interrupt output (INTTM0n) when starting a count operation and TO0n output are not controlled.
- **3.** If the start trigger (TS0n = 1) is issued during operation, the counter is initialized, and recounting is started (interrupt request is not generated).

Remark n: Channel number (n = 0 to 7)

6.3.4 Timer status register 0n (TSR0n)

The TSR0n register indicates the overflow status of the counter of channel n.

The TSR0n register is valid only in the capture mode (MD0n3 to MD0n1 = 010B) and capture & one-count mode (MD0n3 to MD0n1 = 110B). It will not be set in any other mode. See Table 6-4 for the operation of the OVF bit in each operation mode and set/clear conditions.

The TSR0n register can be read by a 16-bit memory manipulation instruction.

The lower 8 bits of the TSR0n register can be set with an 8-bit memory manipulation instruction with TSR0nL. Reset signal generation clears this register to 0000H.

Figure 6-9. Format of Timer Status Register 0n (TSR0n)

Address: F01A0H, F01A1H (TSR00) to F01AEH, F01AFH (TSR07) After reset: 0000H R

Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TSR0n	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	OVF

OVF	Counter overflow status of channel n										
0	Overflow does not occur.										
1	Overflow occurs.										
When	When OVF = 1, this flag is cleared (OVF = 0) when the next value is captured without overflow.										

Remark n: Channel number (n = 0 to 7)

Table 6-5. OVF Bit Operation and Set/Clear Conditions in Each Operation Mode

Timer operation mode	OVF bit	Set/clear conditions					
Capture mode	clear	When no overflow has occurred upon capturing					
Capture & one-count mode	set	When an overflow has occurred upon capturing					
Interval timer mode	clear						
Event counter mode		 – (Use prohibited) 					
One-count mode	set						

Remark The OVF bit does not change immediately after the counter has overflowed, but changes upon the subsequent capture.



6.3.5 Timer channel enable status register 0 (TE0)

The TE0 register is used to enable or stop the timer operation of each channel.

Each bit of the TE0 register corresponds to each bit of the timer channel start register 0 (TS0) and the timer channel stop register 0 (TT0). When a bit of the TSm register is set to 1, the corresponding bit of this register is set to 1. When a bit of the TT0 register is set to 1, the corresponding bit of this register is cleared to 0.

The TE0 register can be read by a 16-bit memory manipulation instruction.

The lower 8 bits of the TE0 register can be set with a 1-bit or 8-bit memory manipulation instruction with TE0L. Reset signal generation clears this register to 0000H.

Figure 6-10. Format of Timer Channel Enable Status register 0 (TE0)

Address: F01B0H, F01B1H			After reset: 0000H			R										
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TE0	0	0	0	0	TEH03	0	TEH01	0	TE07	TE06	TE05	TE04	TE03	TE02	TE01	TE00

TEH03	Indication of whether operation of the higher 8-bit timer is enabled or stopped when channel 3 is
	in the 8-bit timer mode
0	Operation is stopped.
1	Operation is enabled.

TEH01	Indication of whether operation of the higher 8-bit timer is enabled or stopped when channel 1 is in the 8-bit timer mode
0	Operation is stopped.
1	Operation is enabled.

TE0n	Indication of operation enable/stop status of channel n									
0	Operation is stopped.									
1	Operation is enabled.									
	This bit displays whether operation of the lower 8-bit timer for TE01, TE03 is enabled or stopped when channel 1, 3 is in the 8-bit timer mode.									



6.3.6 Timer channel start register 0 (TS0)

The TS0 register is a trigger register that is used to initialize timer/counter register 0n (TCR0n) and start the counting operation of each channel.

When a bit of this register is set to 1, the corresponding bit of timer channel enable status register 0 (TE0) is set to 1. The TS0n, TSH01, TSH03 bits are immediately cleared when operation is enabled (TE0n, TEH01, TEH03 = 1), because they are trigger bits.

The TS0 register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the TS0 register can be set with a 1-bit or 8-bit memory manipulation instruction with TS0L. Reset signal generation clears this register to 0000H.

Figure 6-11. Format of Timer Channel Start register 0 (TS0)

Address: F01B2H, F01B3H			After reset: 0000H			R/W										
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TS0	0	0	0	0	TSH03	0	TSH01	0	TS07	TS06	TS05	TS04	TS03	TS02	TS01	TS00

TSH03	Trigger to enable operation (start operation) of the higher 8-bit timer when channel 3 is in the 8-bit timer mode
0	No trigger operation
1	The TEH03 bit is set to 1 and the count operation becomes enabled. The TCR03 register count operation start in the interval timer mode in the count operation enabled state (see Table 6-6).

TSH01	Trigger to enable operation (start operation) of the higher 8-bit timer when channel 1 is in the 8-bit timer mode
0	No trigger operation
1	The TEH01 bit is set to 1 and the count operation becomes enabled. The TCR01 register count operation start in the interval timer mode in the count operation enabled state (see Table 6-6).

TS0n	Operation enable (start) trigger of channel n
0	No trigger operation
1	The TE0n bit is set to 1 and the count operation becomes enabled. The TCR0n register count operation start in the count operation enabled state varies depending on each operation mode (see Table 6-6).
	This bit is the trigger to enable operation (start operation) of the lower 8-bit timer for TS01 and TS03 when channel 1 or 3 is in the 8-bit timer mode.

Cautions 1. Be sure to clear undefined bits to "0".

2. When switching from a function that does not use TI0n pin input to one that does, the following wait period is required from when timer mode register 0n (TMR0n) is set until the TS0n (TSH01, TSH03) bit is set to 1.

When the TI0n pin noise filter is enabled (TNFEN0n = 1): Four cycles of the operation clock (fмcκ)

When the TI0n pin noise filter is disabled (TNFEN0n = 0): Two cycles of the operation clock (fмcк)

Remarks 1. When the TS0 register is read, 0 is always read.2. n: Channel number (n = 0 to 7)



6.3.7 Timer channel stop register 0 (TT0)

The TT0 register is a trigger register that is used to stop the counting operation of each channel.

When a bit of this register is set to 1, the corresponding bit of timer channel enable status register 0 (TE0) is cleared to 0. The TT0n, TTH01, TTH03 bits are immediately cleared when operation is stopped (TE0n, TEH01, TEH03 = 0),

because they are trigger bits.

The TT0 register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the TT0 register can be set with a 1-bit or 8-bit memory manipulation instruction with TT0L. Reset signal generation clears this register to 0000H.

Figure 6-12. Format of Timer Channel Stop register 0 (TT0)

Address: F01I	B4H, F0)1B5H	After	reset: (000H	R/W											
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
TT0	0	0	0	0	TTH03	0	TTH01	0	TT07	TT06	TT05	TT04	TT03	TT02	TT01	TT00	

TTH03	Trigger to stop operation of the higher 8-bit timer when channel 3 is in the 8-bit timer mode
0	No trigger operation
1	TEH03 is cleared to 0 and the count operation is stopped.

TTH01	Trigger to stop operation of the higher 8-bit timer when channel 1 is in the 8-bit timer mode
0	No trigger operation
1	TEH01 is cleared to 0 and the count operation is stopped.

TT0n	Operation stop trigger of channel n
0	No trigger operation
1	TE0n is cleared to 0 and the count operation is stopped.
	This bit is the trigger to stop operation of the lower 8-bit timer for TT01 and TT03 when channel 1 or 3 is in the 8-bit timer mode.

Caution Be sure to clear undefined bits to "0".

Remarks 1. When the TT0 register is read, 0 is always read.

2. n: Channel number (n = 0 to 7)



6.3.8 Timer input select register 0 (TIS0)

The TIS0 register can be set by an 8-bit memory manipulation instruction. Reset signal generation clears this register to 00H.

Figure 6-13. Format of Timer Input Select register 0 (TIS0)

Address: F00	74H After re	set: 00H R/W	V										
Symbol	7	6	5	4	3	2	1	0					
TIS0	0	0	0	0	0	TIS02	TIS01	TIS00					
				-									
	TIS02	TIS01	TIS00		Selection of timer input used with channel 5								
	0	×	×	Input signal of timer input pin (TI05)									
	1	0	0	Low-speed on-chip oscillator clock (fiL)									
	C	ther than abov	e	Setting prohibited									

×: don't care



6.3.9 Timer output enable register 0 (TOE0)

The TOE0 register is used to enable or disable timer output of each channel.

Channel n for which timer output has been enabled becomes unable to rewrite the value of the TO0n bit of timer output register 0 (TO0) described later by software, and the value reflecting the setting of the timer output function through the count operation is output from the timer output pin (TO0n).

The TOE0 register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the TOE0 register can be set with a 1-bit or 8-bit memory manipulation instruction with TOE0L. Reset signal generation clears this register to 0000H.

Figure 6-14. Format of Timer Output Enable register 0 (TOE0)

Address: F01BAH, F01BBH After reset: 0000H					R/W											
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TOE0	0	0	0	0	0	0	0	0	TOE 07	TOE 06	TOE 05	TOE 04	TOE 03	TOE 02	TOE 01	TOE 00

TOE 0n	Timer output enable/disable of channel n
0	Disable output of timer.
	Without reflecting on TO0n bit timer operation, to fixed the output.
	Writing to the TO0n bit is enabled and the level set in the TO0n bit is output from the TO0n pin.
1	Enable output of timer.
	Reflected in the TO0n bit timer operation, to generate the output waveform.
	Writing to the TO0n bit is ignored.

Caution Be sure to clear undefined bits to "0".



6.3.10 Timer output register 0 (TO0)

The TO0 register is a buffer register of timer output of each channel.

The value of each bit in this register is output from the timer output pin (TO0n) of each channel.

The TO0n bit oh this register can be rewritten by software only when timer output is disabled (TOE0n = 0). When timer output is enabled (TOE0n = 1), rewriting this register by software is ignored, and the value is changed only by the timer operation.

To use the TO00, TO01, TO02, TO03, (TO04), (TO05), (TO06), or (TO07) pin as a port function pin, set the corresponding TO0n bit to 0.

The TO0 register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the TO0 register can be set with an 8-bit memory manipulation instruction with TO0L.

Reset signal generation clears this register to 0000H.

Figure 6-15. Format of Timer Output register 0 (TO0)

Address: F01B8H, F01B9H		After reset: 0000H			R/W											
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TO0	0	0	0	0	0	0	0	0	TO07	TO06	TO05	TO04	TO03	TO02	TO01	то00
	TO0n	Timer output of channel n														
	0	Timer	output	value is	"0".											
	1	Timer	output	value is	"1".											

Caution Be sure to clear undefined bits to "0".



6.3.11 Timer output level register 0 (TOL0)

The TOL0 register is a register that controls the timer output level of each channel.

The setting of the inverted output of channel n by this register is reflected at the timing of set or reset of the timer output signal while the timer output is enabled (TOE0n = 1) in the Slave channel output mode (TOM0n = 1). In the master channel output mode (TOM0n = 0), this register setting is invalid.

The TOL0 register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the TOL0 register can be set with an 8-bit memory manipulation instruction with TOL0L. Reset signal generation clears this register to 0000H.

Figure 6-16. Format of Timer Output Level register 0 (TOL0)

Address: F01E	After	reset:	0000H	R/W												
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TOL0	0	0	0	0	0	0	0	0	TOL 07	TOL 06	TOL 05	TOL 04	TOL 03	TOL 02	TOL 01	0

Т	FOL0n	Control of timer output level of channel n
	0	Positive logic output (active-high)
	1	Negative logic output (active-low)

Caution Be sure to clear undefined bits to "0".

- **Remarks 1.** If the value of this register is rewritten during timer operation, the timer output logic is inverted when the timer output signal changes next, instead of immediately after the register value is rewritten.
 - 2. n: Channel number (n = 1 to 7)



6.3.12 Timer output mode register 0 (TOM0)

The TOM0 register is used to control the timer output mode of each channel.

When a channel is used for the independent channel operation function, set the corresponding bit of the channel to be used to 0.

When a channel is used for the simultaneous channel operation function (PWM output, one-shot pulse output, or multiple PWM output), set the corresponding bit of the master channel to 0 and the corresponding bit of the slave channel to 1.

The setting of each channel n by this register is reflected at the timing when the timer output signal is set or reset while the timer output is enabled (TOE0n = 1).

The TOM0 register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the TOM0 register can be set with an 8-bit memory manipulation instruction with TOM0L. Reset signal generation clears this register to 0000H.

Figure 6-17. Format of Timer Output Mode register 0 (TOM0)

Address: F01BEH, F01BFH After reset: 0000H R/W

Symbol TOM0

bol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
M0	0	0	0	0	0	0	0	0	ТОМ	ТОМ	ТОМ				ТОМ	0
									07	06	05	04	03	02	01	

TOM0n	Control of timer output mode of channel n
0	Master channel output mode (to produce toggle output by timer interrupt request signal (INTTM0n))
1	Slave channel output mode (output is set by the timer interrupt request signal (INTTM0n) of the master channel, and reset by the timer interrupt request signal (INTTM0p) of the slave channel)

Caution Be sure to clear undefined bits to "0".

Remark n: Channel number

n = 1 to 7 (n = 0, 2, 4, or 6 for master channel)

p: Slave channel number

n<p≤7

(For details of the relation between the master channel and slave channel, refer to **6.4.1 Basic** rules of simultaneous channel operation function.)



6.3.13 Noise filter enable register 1 (NFEN1)

The NFEN1 register is used to set whether the noise filter can be used for the timer input signal to each channel. Enable the noise filter by setting the corresponding bits to 1 on the pins in need of noise removal.

When the noise filter is enabled, after synchronization with the operating clock (fMCK) for the target channel, whether the signal keeps the same value for two clock cycles is detected.

When the noise filter is disabled, the input signal is only synchronized with the operating clock (f_{MCK}) for the target channel^{Note}.

The NFEN1 registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Note For details, see 6.5.1 (2) When valid edge of input signal via the TI0n pin is selected (CCS0n = 1), 6.5.2 Start timing of counter, and 6.7 Timer Input (TI0n) Control.

Figure 6-18. Format of Noise Filter Enable Register 1 (NFEN1)

Address: F00	71H After re	eset: 00H R/	W						
Symbol	7	6	5	4	3	2	1	0	
NFEN1	TNFEN07	TNFEN06	TNFEN05	TNFEN04	TNFEN03	TNFEN02	TNFEN01	TNFEN00	
	TNFEN0n	Enable/disable using noise filter of TI0n pin input signal							
	0	Noise filter OFF							
	1	Noise filter ON							

Remark The presence or absence of timer I/O pins of channel 0 to 7 depends on the product. See Table6-2 Timer I/O Pins in the Products for details.



6.3.14 Registers controlling port functions of pins to be used for timer I/O

Using port pins for the timer array unit functions requires setting of the registers that control the port functions multiplexed on the target pins (port mode register (PMxx), port register (Pxx), and port mode control register (PMCxx)). For details, see **4.3.1 Port mode registers (PMxx)**, **4.3.2 Port registers (Pxx)**, and **4.3.6 Port mode control registers (PMCxx)**.

The port mode register (PMxx), port register (Pxx), and port mode control register (PMCxx) to be set depend on the product. For details, see **4.5.3 Register setting examples for using the port and alternate functions**.

When using the ports (such as P01/TO00) to be shared with the timer output pin for timer output, set the port mode control register (PMCxx) bit, port mode register (PMxx) bit and port register (Pxx) bit corresponding to each port to 0.

Example: When using P01/TO00 for timer output Set the PMC01 bit of port mode control register 0 to 0. Set the PM01 bit of port mode register 0 to 0. Set the P01 bit of port register 0 to 0.

When using the ports (such as P00/TI00) to be shared with the timer input pin for timer input, set the port mode register (PMxx) bit corresponding to each port to 1. And set the port mode control register (PMCxx) bit corresponding to each port to 0. At this time, the port register (Pxx) bit may be 0 or 1.

Example: When using P00/TI00 for timer input Set the PMC00 bit of port mode control register 0 to 0. Set the PM00 bit of port mode register 0 to 1. Set the P00 bit of port register 0 to 0 or 1.



6.4 Basic Rules of Timer Array Unit

6.4.1 Basic rules of simultaneous channel operation function

When simultaneously using multiple channels, namely, a combination of a master channel (a reference timer mainly counting the cycle) and slave channels (timers operating according to the master channel), the following rules apply.

- (1) Only an even channel (channel 0, 2, 4, 6) can be set as a master channel.
- (2) Any channel, except channel 0, can be set as a slave channel.
- (3) The slave channel must be lower than the master channel.
 - Example: If channel 2 is set as a master channel, channel 3 or those that follow (Channel 3 to 7) can be set as a slave channel.
- (4) Two or more slave channels can be set for one master channel.
- (5) When two or more master channels are to be used, slave channels with a master channel between them may not be set.

- (6) The operating clock for a slave channel in combination with a master channel must be the same as that of the master channel. The CKS0n0 and CKS0n1 bits (bits 15 and 14 of timer mode register 0n (TMR0n)) of the slave channel that operate in combination with the master channel must be the same value as that of the master channel.
- (7) A master channel can transmit INTTMOn (interrupt), start software trigger, and count clock to the lower channels.
- (8) A slave channel can use INTTM0n (interrupt), a start software trigger, or the count clock of the master channel as a source clock, but cannot transmit its own INTTM0n (interrupt), start software trigger, or count clock to channels with lower channel numbers.
- (9) A master channel cannot use INTTM0n (interrupt), a start software trigger, or the count clock from the other higher master channel as a source clock.
- (10) To simultaneously start channels that operate in combination, the channel start trigger bit (TS0n) of the channels in combination must be set at the same time.
- (11) During the counting operation, a TS0n bit of a master channel or TS0n bits of all channels which are operating simultaneously can be set. It cannot be applied to TS0n bits of slave channels alone.
- (12) To stop the channels in combination simultaneously, the channel stop trigger bit (TT0n) of the channels in combination must be set at the same time.
- (13) CK02/CK03 cannot be selected while channels are operating simultaneously, because the operating clocks of master channels and slave channels have to be synchronized.
- (14) Timer mode register 0n (TMR0n) has no master bit (it is fixed as "0"). However, as channel 0 is the highest channel, it can be used as a master channel during simultaneous operation.

The rules of the simultaneous channel operation function are applied in a channel group (a master channel and slave channels forming one simultaneous channel operation function).


If two or more channel groups that do not operate in combination are specified, the basic rules of the simultaneous channel operation function in **6.4.1** Basic rules of simultaneous channel operation function do not apply to the channel groups.

```
Remark n: Channel number (n = 0 to 7)
```



Example: If channels 0 and 4 are set as master channels, channels 1 to 3 can be set as the slave channels of master channel 0. Channels 5 to 7 cannot be set as the slave channels of master channel 0.

Example





6.4.2 Basic rules of 8-bit timer operation function (Only Channels 1 and 3)

The 8-bit timer operation function makes it possible to use a 16-bit timer channel in a configuration consisting of two 8bit timer channels.

This function can only be used for channels 1 and 3, and there are several rules for using it. The basic rules for this function are as follows:

- (1) The 8-bit timer operation function applies only to channels 1 and 3.
- (2) When using 8-bit timers, set the SPLIT0n bit of timer mode register 0n (TMR0n) to 1.
- (3) The higher 8 bits can be operated as the interval timer function.
- (4) At the start of operation, the higher 8 bits output INTTM01H/INTTM03H (an interrupt) (which is the same operation performed when MD0n0 is set to 1).
- (5) The operation clock of the higher 8 bits is selected according to the CKS0n1 and CKS0n0 bits of the lower-bit TMR0n register.
- (6) For the higher 8 bits, the TSH01/TSH03 bit is manipulated to start channel operation and the TTH01/TTH03 bit is manipulated to stop channel operation. The channel status can be checked using the TEH01/TEH03 bit.
- (7) The lower 8 bits operate according to the TMR0n register settings. The following three functions support operation of the lower 8 bits:
 - Interval timer function/square wave output function
 - External event counter function
 - Delay count function
- (8) For the lower 8 bits, the TS01/TS03 bit is manipulated to start channel operation and the TT01/TT03 bit is manipulated to stop channel operation. The channel status can be checked using the TE01/TE03 bit.
- (9) During 16-bit operation, manipulating the TSH01/TSH03/TTH01/TTH03 bits is invalid. The TS01/TS03/TT01/TT03 bits are manipulated to operate channels 1 and 3. The TEH03 and TEH01 bits are not changed.
- (10) For the 8-bit timer function, the simultaneous operation functions (one-shot pulse, PWM, and multiple PWM) cannot be used.

Remark n: Channel number (n = 1, 3)



6.5 Operation of Counter

6.5.1 Count clock (fTCLK)


The count clock (fTCLK) of the timer array unit can be selected between following by CCS0n bit of timer mode register 0n (TMR0n).


- Operation clock (fMCK) specified by the CKS0n0 and CKS0n1 bits
- Valid edge of input signal input from the TI0n pin

Because the timer array unit is designed to operate in synchronization with fclk, the timings of the count clock (fTCLK) are shown below.

(1) When operation clock (fMCK) specified by the CKS0n0 and CKS0n1 bits is selected (CCS0n = 0)

The count clock (f_{TCLK}) is between f_{CLK} to $f_{CLK}/2^{15}$ by setting of timer clock select register 0 (TPS0). When a divided f_{CLK} is selected, however, the clock selected in TPSmn register, but a signal which becomes high level for one period of f_{CLK} from its rising edge. When a f_{CLK} is selected, fixed to high level Counting of timer count register 0n (TCR0n) delayed by one period of f_{CLK} from rising edge of the count clock, because of synchronization with f_{CLK} . But, this is described as "counting at rising edge of the count clock", as a matter of convenience.





- **Remarks 1.** \triangle : Rising edge of the count clock
 - ▲ : Synchronization, increment/decrement of counter
 - 2. fclk: CPU/peripheral hardware clock



(2) When valid edge of input signal via the TI0n pin is selected (CCS0n = 1)

The count clock (f_{TCLK}) becomes the signal that detects valid edge of input signal via the TI0n pin and synchronizes next rising f_{MCK}. The count clock (f_{TCLK}) is delayed for 1 to 2 period of f_{MCK} from the input signal via the TI0n pin (when a noise filter is used, the delay becomes 3 to 4 clock).

Counting of timer count register 0n (TCR0n) delayed by one period of fcLK from rising edge of the count clock, because of synchronization with fcLK. But, this is described as "counting at valid edge of input signal via the TI0n pin", as a matter of convenience.




Figure 6-20. Timing of fcLk and count clock (fTCLk) (When CCS0n = 1, noise filter unused)

- <1> Setting TS0n bit to 1 enables the timer to be started and to become wait state for valid edge of input signal via the TI0n pin.
- <2> The rise of input signal via the TI0n pin is sampled by fмск.
- <3> The edge is detected by the rising of the sampled signal and the detection signal (count clock) is output.

Remarks 1. \triangle : Rising edge of the count clock

- ▲ : Synchronization, increment/decrement of counter
- 2. fcLk: CPU/peripheral hardware clock fMck: Operation clock of channel n
- **3.** The waveform of the input signal via TI0n pin of the input pulse interval measurement, the measurement of high/low width of input signal, and the delay counter, the one-shot pulse output are the same as that shown in **Figure 6-20**.



6.5.2 Start timing of counter

Timer count register 0n (TCR0n) becomes enabled to operation by setting of TS0n bit of timer channel start register 0 (TS0).

Operations from count operation enabled state to timer count Register 0n (TCR0n) count start is shown in Table 6-6.

Timer operation mode	Operation when TS0n = 1 is set
Interval timer mode	No operation is carried out from start trigger detection (TS0n = 1) until count clock generation.
	The first count clock loads the value of the TDR0n register to the TCR0n register
	and the subsequent count clock performs count down operation (see 6.5.3 (1) Interval timer mode operation).
Event counter mode	Writing 1 to the TS0n bit loads the value of the TDR0n register to the TCR0n register.
	Detection TI0n input edge, the subsequent count clock performs count down operation. (see 6.5.3 (2) Event counter mode operation).
Capture mode	No operation is carried out from start trigger (TS0n = 1) detection until count clock generation.
	The first count clock loads 0000H to the TCR0n register and the subsequent
	count clock performs count up operation (see 6.5.3 (3) Capture mode operation
	(input pulse interval measurement)).
One-count mode	The waiting-for-start-trigger state is entered by writing 1 to the TS0n bit while the timer is stopped (TE0n = 0).
	No operation is carried out from start trigger detection until count clock generation.
	The first count clock loads the value of the TDR0n register to the TCR0n register
	and the subsequent count clock performs count down operation (see 6.5.3 (4)
	One-count mode operation).
Capture & one-count mode	The waiting-for-start-trigger state is entered by writing 1 to the TS0n bit while the timer is stopped (TE0n = 0).
	No operation is carried out from start trigger detection until count clock
	generation.
	The first count clock loads 0000H to the TCR0n register and the subsequent count clock performs count up operation (see 6.5.3 (5) Capture & one-count
	mode operation (high-level width is measured)).
	······································



6.5.3 Counter Operation

Here, the counter operation in each mode is explained.

- (1) Interval timer mode operation
 - <1> Operation is enabled (TE0n = 1) by writing 1 to the TS0n bit. Timer count register 0n (TCR0n) holds the initial value until count clock generation.
 - <2> A start trigger is generated at the first count clock (fMCK) after operation is enabled.
 - <3> When the MD0n0 bit is set to 1, INTTM0n is generated by the start trigger.
 - <4> By the first count clock after the operation enable, the value of timer data register 0n (TDR0n) is loaded to the TCR0n register and counting starts in the interval timer mode.
 - <5> When the TCR0n register counts down and its count value is 0000H, INTTM0n is generated in the next count clock (fMCK) and the value of timer data register 0n (TDR0n) is loaded to the TCR0n register and counting keeps on.




Figure 6-21. Operation Timing (In Interval Timer Mode)

- Caution In the first cycle operation of count clock after writing the TS0n bit, an error at a maximum of one clock is generated since count start delays until count clock has been generated. When the information on count start timing is necessary, an interrupt can be generated at count start by setting MD0n0 = 1.
- **Remark** fMCK, the start trigger detection signal, and INTTM0n become active between one clock in synchronization with fcLK.



(2) Event counter mode operation

- <1> Timer count register 0n (TCR0n) holds its initial value while operation is stopped (TE0n = 0).
- <2> Operation is enabled (TE0n = 1) by writing 1 to the TS0n bit.
- <3> As soon as 1 has been written to the TS0n bit and 1 has been set to the TE0n bit, the value of timer data register 0n (TDR0n) is loaded to the TCR0n register to start counting.
- <4> After that, the TCR0n register value is counted down according to the count clock of the valid edge of the TI0n input.




Figure 6-22. Operation Timing (In Event Counter Mode)

Remark The timing is shown in **Figure 6-22** indicates while the noise filter is not used. By making the noise filter on-state, the edge detection becomes 2 fMCK cycles (it sums up to 3 to 4 cycles) later than the normal cycle of TI0n input.

The error per one period occurs be the asynchronous between the period of the TIOn input and that of the count clock (f_{MCK}).



(3) Capture mode operation (input pulse interval measurement)

- <1> Operation is enabled (TE0n = 1) by writing 1 to the TS0n bit.
- <2> Timer count register 0n (TCR0n) holds the initial value until count clock generation.
- <3> A start trigger is generated at the first count clock after operation is enabled. And the value of 0000H is loaded to the TCR0n register and counting starts in the capture mode. (When the MD0n0 bit is set to 1, INTTM0n is generated by the start trigger.)
- <4> On detection of the valid edge of the TI0n input, the value of the TCR0n register is captured to timer data register 0n (TDR0n) and INTTM0n is generated. However, this capture value is nomeaning. The TCR0n register keeps on counting from 0000H.
- <5> On next detection of the valid edge of the TI0n input, the value of the TCR0n register is captured to timer data register 0n (TDR0n) and INTTM0n is generated.




Figure 6-23. Operation Timing (In Capture Mode: Input Pulse Interval Measurement)

- **Note** If a clock has been input to TIOn (the trigger exists) when capturing starts, counting starts when a trigger is detected, even if no edge is detected. Therefore, the first captured value (<4>) does not determine a pulse interval (in the above figure, 0001 just indicates two clock cycles but does not determine the pulse interval) and so the user can ignore it.
- Caution In the first cycle operation of count clock after writing the TS0n bit, an error at a maximum of one clock is generated since count start delays until count clock has been generated. When the information on count start timing is necessary, an interrupt can be generated at count start by setting MD0n0 = 1.
- **Remark** The timing is shown in **Figure 6-23** indicates while the noise filter is not used. By making the noise filter on-state, the edge detection becomes 2 fMCK cycles (it sums up to 3 to 4 cycles) later than the normal cycle of TI0n input.

The error per one period occurs be the asynchronous between the period of the TIOn input and that of the count clock (f_{MCK}).

(4) One-count mode operation

- <1> Operation is enabled (TE0n = 1) by writing 1 to the TS0n bit.
- <2> Timer count register 0n (TCR0n) holds the initial value until start trigger generation.
- <3> Rising edge of the TI0n input is detected.
- <4> On start trigger detection, the value of timer data register 0n (TDR0n) is loaded to the TCR0n register and count starts.
- <5> When the TCR0n register counts down and its count value is 0000H, INTTM0n is generated and the value of the TCR0n register becomes FFFFH and counting stops.




Figure 6-24. Operation Timing (In One-count Mode)

Remark The timing is shown in **Figure 6-24** indicates while the noise filter is not used. By making the noise filter on-state, the edge detection becomes 2 f_{MCK} cycles (it sums up to 3 to 4 cycles) later than the normal cycle of TI0n input. The error per one period occurs be the asynchronous between the period of the TI0n input and that of the count clock (f_{MCK}).



(5) Capture & one-count mode operation (high-level width is measured)

- <1> Operation is enabled (TE0n = 1) by writing 1 to the TS0n bit of timer channel start register 0 (TS0).
- <2> Timer count register 0n (TCR0n) holds the initial value until start trigger generation.
- <3> Rising edge of the TI0n input is detected.
- <4> On start trigger detection, the value of 0000H is loaded to the TCR0n register and count starts.
- <5> On detection of the falling edge of the TI0n input, the value of the TCR0n register is captured to timer data register 0n (TDR0n) and INTTM0n is generated.




Figure 6-25. Operation Timing (In Capture & One-count Mode: High-level Width Measurement)


Remark The timing is shown in **Figure 6-25** indicates while the noise filter is not used. By making the noise filter on-state, the edge detection becomes 2 f_{MCK} cycles (it sums up to 3 to 4 cycles) later than the normal cycle of TI0n input. The error per one period occurs be the asynchronous between the period of the TI0n input and that of the count clock (f_{MCK}).



6.6 Channel Output (TO0n pin) Control

6.6.1 TO0n pin output circuit configuration





The following describes the TOOn pin output circuit.

- <1> When TOM0n = 0 (master channel output mode), the set value of timer output level register 0 (TOL0) is ignored and only INTTM0p (slave channel timer interrupt) is transmitted to timer output register 0 (TO0).
- <2> When TOM0n = 1 (slave channel output mode), both INTTM0n (master channel timer interrupt) and INTTM0p (slave channel timer interrupt) are transmitted to the TO0 register.

At this time, the TOL0 register becomes valid and the signals are controlled as follows:

When TOL0n = 0:	Positive logic output (INTTM0n \rightarrow set, INTTM0p \rightarrow reset)
When TOL0n = 1:	Negative logic output (INTTM0n \rightarrow reset, INTTM0p \rightarrow set)

When INTTM0n and INTTM0p are simultaneously generated, (0% output of PWM), INTTM0p (reset signal) takes priority, and INTTM0n (set signal) is masked.

<3> While timer output is enabled (TOE0n = 1), INTTM0n (master channel timer interrupt) and INTTM0p (slave channel timer interrupt) are transmitted to the TO0 register. Writing to the TO0 register (TO0n write signal) becomes invalid.

When TOE0n = 1, the TO0n pin output never changes with signals other than interrupt signals. To initialize the TO0n pin output level, it is necessary to set timer operation is stopped (TOE0n = 0) and to


- write a value to the TO0 register.
- <4> While timer output is disabled (TOE0n = 0), writing to the TO0n bit to the target channel (TO0n write signal) becomes valid. When timer output is disabled (TOE0n = 0), neither INTTM0n (master channel timer interrupt) nor INTTM0p (slave channel timer interrupt) is transmitted to the TO0 register.
- <5> The TO0 register can always be read, and the TO0n pin output level can be checked.

Remark n: Channel number n = 0 to 7 (n = 0, 2, 4, or 6 for master channel) p: Slave channel number n



6.6.2 TO0n Pin Output Setting

The following figure shows the procedure and status transition of the TO0n output pin from initial setting to timer operation start.





<1> The operation mode of timer output is set.

- TOM0n bit (0: Master channel output mode, 1: Slave channel output mode)
- TOL0n bit (0: Positive logic output, 1: Negative logic output)
- <2> The timer output signal is set to the initial status by setting timer output register 0 (TO0).
- <3> The timer output operation is enabled by writing 1 to the TOE0n bit (writing to the TO0 register is disabled).
- <4> The port is set to digital I/O by port mode control register (PMCxx) (see 6.3.14 Registers controlling port functions of pins to be used for timer I/O).
- <5> The port I/O setting is set to output (see 6.3.14 Registers controlling port functions of pins to be used for timer I/O).
- <6> The timer operation is enabled (TS0n = 1).

Remark n: Channel number (n = 0 to 7)



6.6.3 Cautions on Channel Output Operation

(1) Changing values set in the registers TO0, TOE0, and TOL0 during timer operation

Since the timer operations (operations of timer count register 0n (TCR0n) and timer data register 0n (TDR0n)) are independent of the TO0n output circuit and changing the values set in timer output register 0 (TO0), timer output enable register 0 (TOE0), timer output level register 0 (TOL0) does not affect the timer operation, the values can be changed during timer operation. To output an expected waveform from the TO0n pin by timer operation, however, set the TO0, TOE0, TOL0, and TOM0 registers to the values stated in the register setting example of each operation. When the values set to the TOE0 and TOL0 registers (but not the TO0 register) are changed close to the occurrence of the timer interrupt (INTTM0n) of each channel, the waveform output to the TO0n pin might differ, depending on whether the values are changed immediately before or immediately after the timer interrupt (INTTM0n) occurs.

Remark n: Channel number (n = 0 to 7)

(2) Default level of TO0n pin and output level after timer operation start

The change in the output level of the TO0n pin when timer output register 0 (TO0) is written while timer output is disabled (TOE0n = 0), the initial level is changed, and then timer output is enabled (TOE0n = 1) before port output is enabled, is shown below.

(a) When operation starts with master channel output mode (TOM0n = 0) setting

The setting of timer output level register 0 (TOL0) is invalid when master channel output mode (TOM0n = 0). When the timer operation starts after setting the default level, the toggle signal is generated and the output level of the TO0n pin is reversed.





Figure 6-28. TO0n Pin Output Status at Toggle Output (TOM0n = 0)

Remarks 1. Toggle: Reverse TO0n pin output status2. n: Channel number (n = 0 to 7)



(b) When operation starts with slave channel output mode (TOM0p = 1) setting (PWM output)) When slave channel output mode (TOM0p = 1), the active level is determined by timer output level register 0 (TOL0) setting.





- Remarks 1. Set: The output signal of the TO0p pin changes from inactive level to active level. Reset: The output signal of the TO0p pin changes from active level to inactive level.
 - **2.** p: Channel number (n \leq 7)




(3) Operation of TO0n pin in slave channel output mode (TOM0n = 1)

(a) When timer output level register 0 (TOL0) setting has been changed during timer operation

When the TOL0 register setting has been changed during timer operation, the setting becomes valid at the generation timing of the TO0n pin change condition. Rewriting the TOL0 register does not change the output level of the TO0n pin.

The operation when TOM0n is set to 1 and the value of the TOL0 register is changed while the timer is operating (TE0n = 1) is shown below.

Figure 6-30. Operation when TOL0 Register Has Been Changed during Timer Operation



Remarks 1. Set: The output signal of the TOOn pin changes from inactive level to active level.

Reset: The output signal of the TO0n pin changes from active level to inactive level.

2. n: Channel number (n = 0 to 7)

(b) Set/reset timing

To realize 0%/100% output at PWM output, the TO0n pin/TO0n bit set timing at master channel timer interrupt (INTTM0n) generation is delayed by 1 count clock by the slave channel.

If the set condition and reset condition are generated at the same time, a higher priority is given to the latter. Figure 6-31 shows the set/reset operating statuses where the master/slave channels are set as follows.

Master channel:TOE0n = 1, TOM0n = 0, TOL0n = 0Slave channel:TOE0p = 1, TOM0p = 1, TOL0p = 0






Figure 6-31. Set/Reset Timing Operating Statuses

(a) Basic operation timing

Remarks 1. Internal reset signal: TO0n pin reset/toggle signal Internal set signal: TO0n pin set signal

2. n: Channel number (n = 0 to 7)

n = 0 to 7 (n = 0, 2, 4, 6 for master channel)

p: Slave channel number


n < p ≤ 7




6.6.4 Collective manipulation of TO0n bit

In timer output register 0 (TO0), the setting bits for all the channels are located in one register in the same way as timer channel start register 0 (TS0). Therefore, the TO0n bit of all the channels can be manipulated collectively.

Only the desired bits can also be manipulated by enabling writing only to the TO0n bits (TOE0n = 0) that correspond to the relevant bits of the channel used to perfor0 output (TO0n).






Writing is done only to the TO0n bit with TOE0n = 0, and writing to the TO0n bit with TOE0n = 1 is ignored.

TO0n (channel output) to which TOE0n = 1 is set is not affected by the write operation. Even if the write operation is done to the TO0n bit, it is ignored and the output change by timer operation is normally done.





Caution While timer output is enabled (TOE0n = 1), even if the output by timer interrupt of each timer (INTTM0n) contends with writing to the TO0n bit, output is normally done to the TO0n pin.

Remark n: Channel number (n = 0 to 7)

RENESAS


6.6.5 Timer Interrupt and TO0n Pin Output at Operation Start

In the interval timer mode or capture mode, the MD0n0 bit in timer mode register 0n (TMR0n) sets whether or not to generate a timer interrupt at count start.


When MD0n0 is set to 1, the count operation start timing can be known by the timer interrupt (INTTM0n) generation. In the other modes, neither timer interrupt at count operation start nor TO0n output is controlled.

Figure 6-34 shows operation examples when the interval timer mode (TOE0n = 1, TOM0n = 0) is set.

Figure 6-34. Operation examples of timer interrupt at count operation start and TO0n output (a) When MD0n0 is set to 1



(b) When MD0n0 is set to 0



When MD0n0 is set to 1, a timer interrupt (INTTM0n) is output at count operation start, and TO0n performs a toggle operation.

When MD0n0 is set to 0, a timer interrupt (INTTM0n) is not output at count operation start, and TO0n does not change either. After counting one cycle, INTTM0n is output and TO0n performs a toggle operation.

Remark n: Channel number (n = 0 to 7)




6.7 Timer Input (TI0n) Control

6.7.1 TIOn input circuit configuration

A signal is input from a timer input pin, goes through a noise filter and an edge detector, and is sent to a timer controller. Enable the noise filter for the pin in need of noise removal. The following shows the configuration of the input circuit.


Figure 6-35. Input Circuit Configuration



6.7.2 Noise filter

When the noise filter is disabled, the input signal is only synchronized with the operating clock (fMCK) for channel n. When the noise filter is enabled, after synchronization with the operating clock (fMCK) for channel n, whether the signal keeps the same value for two clock cycles is detected. The following shows differences in waveforms output from the noise filter between when the noise filter is enabled and disabled.

Figure 6-36. Sampling Waveforms through TIOn Input Pin with Noise Filter Enabled and Disabled





6.7.3 Cautions on channel input operation

When a timer input pin is set as unused, the operating clock is not supplied to the noise filter. Therefore, after settings are made to use the timer input pin, the following wait time is necessary before a trigger is specified to enable operation of the channel corresponding to the timer input pin.

(1) Noise filter is disabled

When bits 12 (CCS0n), 9 (STS0n1), and 8 (STS0n0) in the timer mode register 0n (TMR0n) are all 0 and then one of them is set to 1, wait for at least two cycles of the operating clock (fMCK), and then set the operation enable trigger bit in the timer channel start register (TS0).

(2) Noise filter is enabled

When bits 12 (CCS0n), 9 (STS0n1), and 8 (STS0n0) in the timer mode register 0n (TMR0n) are all 0 and then one of them is set to 1, wait for at least four cycles of the operating clock (fMCK), and then set the operation enable trigger bit in the timer channel start register (TS0).



6.8 Independent Channel Operation Function of Timer Array Unit

6.8.1 Operation as interval timer/square wave output

(1) Interval timer

The timer array unit can be used as a reference timer that generates INTTM0n (timer interrupt) at fixed intervals. The interrupt generation period can be calculated by the following expression.

Generation period of INTTM0n (timer interrupt) = Period of count clock × (Set value of TDR0n + 1)

(2) Operation as square wave output

TO0n performs a toggle operation as soon as INTTM0n has been generated, and outputs a square wave with a duty factor of 50%.

The period and frequency for outputting a square wave from TO0n can be calculated by the following expressions.

• Period of square wave output from TO0n = Period of count clock × (Set value of TDR0n + 1) × 2	
• Frequency of square wave output from TO0n = Frequency of count clock/{(Set value of TDR0n + 1) × 2	2}

Timer count register 0n (TCR0n) operates as a down counter in the interval timer mode.

The TCR0n register loads the value of timer data register 0n (TDR0n) at the first count clock after the channel start trigger bit (TS0n, TSH01, TSH03) of timer channel start register 0 (TS0) is set to 1. If the MD0n0 bit of timer mode register 0n (TMR0n) is 0 at this time, INTTM0n is not output and TO0n is not toggled. If the MD0n0 bit of the TMR0n register is 1, INTTM0n is output and TO0n is toggled.

After that, the TCR0n register count down in synchronization with the count clock.

When TCR0n = 0000H, INTTM0n is output and TO0n is toggled at the next count clock. At the same time, the TCR0n register loads the value of the TDR0n register again. After that, the same operation is repeated. The TDR0n register can be rewritten at any time. The new value of the TDR0n register becomes valid from the next period.

Remark n: Channel number (n = 0 to 7)








Figure 6-37. Block Diagram of Operation as Interval Timer/Square Wave Output

Note When channels 1 and 3, the clock can be selected from CK00 to CK03.





Remarks 1. n: Channel number (n = 0 to 7)

2. TS0n:	Bit n of timer channel start register 0 (TS0)
TE0n:	Bit n of timer channel enable status register 0 (TE0)
TCR0n:	Timer count register 0n (TCR0n)
TDR0n:	Timer data register 0n (TDR0n)
TO0n:	TO0n pin output signal







Figure 6-39. Example of Set Contents of Registers During Operation as Interval Timer/Square Wave Output (1/2)



Figure 6-39. Example of Set Contents of Registers During Operation as Interval Timer/Square Wave Output (2/2)





(e) Timer output mode register 0 (TOM0) Bit n

TOM0

TOM0n

0

0: Sets master channel output mode.

Remark n: Channel number (n = 0 to 7)



	Software Operation	Hardware Status
TAU default setting		Power-off status (Clock supply is stopped and writing to each register is disabled.)
	Sets the TAU0EN bit of peripheral enable register 0 (PER0) to 1.	Power-on status. Each channel stops operating. (Clock supply is started and writing to each register is enabled.)
	Sets timer clock select register 0 (TPS0). Determines clock frequencies of CK00 and CK01 (or CK02 and CK03 when using the 8-bit timer mode).	
Channel default setting	Sets timer mode register 0n (TMR0n) (determines operation mode of channel). Sets interval (period) value to timer data register 0n (TDR0n).	Channel stops operating. (Clock is supplied and some power is consumed.)
	To use the TO0n output Clears the TOM0n bit of timer output mode register 0 (TOM0) to 0 (master channel output mode). Clears the TOL0n bit to 0. Sets the TO0n bit and determines default level of the TO0n output.	The TO0n pin goes into Hi-Z output state. The TO0n default setting level is output when the port mode register is in the output mode and the port register is 0.
		TO0n does not change because channel stops operating. The TO0n pin outputs the TO0n set level.
Operation start	(Sets the TOE0n bit to 1 only if using TO0n output and resuming operation.). Sets the TS0n (TSH01, TSH03) bit to 1 The TS0n (TSH01, TSH03) bit automatically returns to 0 because it is a trigger bit.	TE0n (TEH01, TEH03) = 1, and count operation starts. Value of the TDR0n register is loaded to timer count register 0n (TCR0n) at the count clock input. INTTM0n is generated and TO0n performs toggle operation if the MD0n0 bit of the TMR0n register is 1.
During operation	Set value of the TDR0n register can be changed. The TCR0n register can always be read. The TSR0n register is not used. Set values of the TMR0n register, TOM0n, and TOL0n bits cannot be changed.	Counter (TCR0n) counts down. When count value reaches 0000H, the value of the TDR0n register is loaded to the TCR0n register again and the count operation is continued. By detecting TCR0n = 0000H, INTTM0n is generated and TO0n performs toggle operation. After that, the above operation is repeated.
Operation stop	The TT0n (TTH01, TTH03) bit automatically returns to 0 because it is a trigger bit.	TE0n (TEH01, TEH03) = 0, and count operation stops. The TCR0n register holds count value and stops. The TO0n output is not initialized but holds current status.
TALL	The TOE0n bit is cleared to 0 and value is set to the TO0n bit. To hold the TO0n pin output level	Ine TOUn pin outputs the TOOn bit set level.
TAU stop	Clears the TO0n bit to 0 after the value to	The TO0n pin output level is held by port function.
	The TAU0EN bit of the PER0 register is cleared to 0.	Power-off status All circuits are initialized and SFR of each channel is also initialized. (The TO0n bit is cleared to 0 and the TO0n pin is set to port mode.)

Figure 6-40. Operation Procedure of Interval Timer/Square Wave Output Function

Operation is resumed.

6.8.2 Operation as external event counter

The timer array unit can be used as an external event counter that counts the number of times the valid input edge (external event) is detected in the TIOn pin. When a specified count value is reached, the event counter generates an interrupt. The specified number of counts can be calculated by the following expression.

Specified number of counts = Set value of TDR0n + 1

Timer count register 0n (TCR0n) operates as a down counter in the event counter mode.

The TCR0n register loads the value of timer data register 0n (TDR0n) by setting any channel start trigger bit (TS0n) of timer channel start register 0 (TS0) to 1.


The TCR0n register counts down each time the valid input edge of the TI0n pin has been detected. When TCR0n = 0000H, the TCR0n register loads the value of the TDR0n register again, and outputs INTTM0n.

After that, the above operation is repeated.

An irregular waveform that depends on external events is output from the TO0n pin. Stop the output by setting the TOE0n bit of timer output enable register 0 (TOE0) to 0.

The TDR0n register can be rewritten at any time. The new value of the TDR0n register becomes valid during the next count period.

Figure 6-41. Block Diagram of Operation as External Event Counter



Remark n: Channel number (n = 0 to 7)






Figure 6-42. Example of Basic Timing of Operation as External Event Counter

Remarks 1. n: Channel number (n = 0 to 7)

- **2.** TS0n: Bit n of timer channel start register 0 (TS0)
 - TE0n: Bit n of timer channel enable status register 0 (TE0)
 - TIOn: TIOn pin input signal
 - TCR0n: Timer count register 0n (TCR0n)
 - TDR0n: Timer data register 0n (TDR0n)







Figure 6-43. Example of Set Contents of Registers in External Event Counter Mode (1/2)



Figure 6-43. Example of Set Contents of Registers in External Event Counter Mode (2/2)



(e) Timer output mode register 0 (TOM0)

TOM0n

0

0: Sets master channel output mode.

Remark n: Channel number (n = 0 to 7)



	Software Operation	Hardware Status
TAU default setting		Power-off status (Clock supply is stopped and writing to each register is disabled.)
	Sets the TAU0EN bit of peripheral enable register 0 (PER0) to 1.	Power-on status. Each channel stops operating. (Clock supply is started and writing to each register is enabled.)
	Sets timer clock select register 0 (TPS0). Determines clock frequencies of CK00 and CK01 (or CK02 and CK03 when using the 8-bit timer mode).	
Channel default setting	Sets the corresponding bit of the noise filter enable registers 1 (NFEN1) to 0 (off) or 1 (on). Sets timer mode register 0n (TMR0n) (determines operation mode of channel). Sets number of counts to timer data register 0n (TDR0n). Sets noise filter enable register 1 (NFEN1)	Channel stops operating. (Clock is supplied and some power is consumed.)
	Clears the TOE0n bit of timer output enable register 0 (TOE0) to 0.	
Operation start	Sets the TS0n bit to 1. The TS0n bit automatically returns to 0 because it is a trigger bit.	TE0n = 1, and count operation starts. Value of the TDR0n register is loaded to timer count register 0n (TCR0n) and detection of the TI0n pin input edge is awaited.
During operation	Set value of the TDR0n register can be changed. The TCR0n register can always be read. The TSR0n register is not used. Set values of the TMR0n register, TOM0n, TOL0n, TO0n, and TOE0n bits cannot be changed.	Counter (TCR0n) counts down each time input edge of th TI0n pin has been detected. When count value reaches 0000H, the value of the TDR0n register is loaded to the TCR0n register again, and the count operation is continued. By detecting TCR0n = 0000H, the INTTM0n output is generated. After that, the above operation is repeated.
Operation stop	The TT0n bit is set to 1 The TT0n bit automatically returns to 0 because it is a trigger bit.	TE0n = 0, and count operation stops. The TCR0n register holds count value and stops.
TAU stop	The TAU0EN bit of the PER0 register is cleared to 0. ——	Power-off status All circuits are initialized and SFR of each channel is also initialized.

Figure 6-44. Operation Procedure When External Event Counter Function Is Used

Remark n: Channel number (n = 0 to 7)



6.8.3 Operation as frequency divider

The timer array unit can be used as a frequency divider that divides a clock input to the TI00 pin and outputs the result from the TO00 pin.

The divided clock frequency output from TO00 can be calculated by the following expression.

When rising edge/falling edge is selected:	
Divided clock frequency = Input clock frequency/{(Set value of TDR00 + 1) \times 2}	
When both edges are selected:	
Divided clock frequency \cong Input clock frequency/(Set value of TDR00 + 1)	

Timer count register 00 (TCR00) operates as a down counter in the interval timer mode.

After the channel start trigger bit (TS00) of timer channel start register 0 (TS0) is set to 1, the TCR00 register loads the value of timer data register 00 (TDR00) when the TI00 valid edge is detected.

If the MD000 bit of timer mode register 00 (TMR00) is 0 at this time, INTTM00 is not output and TO00 is not toggled. If the MD000 bit of timer mode register 00 (TMR00) is 1, INTTM00 is output and TO00 is toggled.

After that, the TCR00 register counts down at the valid edge of the TI00 pin. When TCR00 = 0000H, it toggles TO00. At the same time, the TCR00 register loads the value of the TDR00 register again, and continues counting.


If detection of both the edges of the TI00 pin is selected, the duty factor error of the input clock affects the divided clock period of the TO00 output.

The period of the TO00 output clock includes a sampling error of one period of the operation clock.

Clock period of TO00 output = Ideal TO00 output clock period \pm Operation clock period (error)

The TDR00 register can be rewritten at any time. The new value of the TDR00 register becomes valid during the next count period.

Figure 6-45. Block Diagram of Operation as Frequency Divider








Figure 6-46. Example of Basic Timing of Operation as Frequency Divider (MD000 = 1)

Remark	TS00:	Bit 0 of timer channel start register 0 (TS0)
	TE00:	Bit 0 of timer channel enable status register 0 (TE0)
	TI00:	TI00 pin input signal
	TCR00:	Timer count register 00 (TCR00)
	TDR00:	Timer data register 00 (TDR00)
	TO00:	TO00 pin output signal






Figure 6-47. Example of Set Contents of Registers During Operation as Frequency Divider



	Software Operation	Hardware Status
TAU default setting		Power-off status (Clock supply is stopped and writing to each register is disabled.)
	Sets the TAU0EN bit of peripheral enable register 0 (PER0) to 1.	Power-on status. Each channel stops operating. (Clock supply is started and writing to each register is
	Sets timer clock select register 0 (TPS0). Determines clock frequencies of CK00 and CK01.	enabled.)
Channel default setting	Sets the corresponding bit of the noise filter enable registers 1 (NFEN1) to 0 (off) or 1 (on). Sets timer mode register 00 (TMR00) (determines operation mode of channel and selects the detection edge). Sets interval (period) value to timer data register 00 (TDR00).	Channel stops operating. (Clock is supplied and some power is consumed.)
	Clears the TOM00 bit of timer output mode register 0 (TOM0) to 0 (master channel output mode). Clears the TOL0n bit to 0. Sets the TO00 bit and determines default level of the	The TO00 pin goes into Hi-Z output state.
	Sets the TOE00 bit to 1 and enables operation of TO00.—	register is in output mode and the port register is 0. TO00 does not change because channel stops operating. The TO00 pin outputs the TO00 set level.
Operation start	Sets the TOE00 bit to 1 (only when operation is resumed). Sets the TS00 bit to 1. The TS00 bit automatically returns to 0 because it is a trigger bit.	TE00 = 1, and count operation starts. Value of the TDR00 register is loaded to timer count register 00 (TCR00). INTTM0n is generated and TO00 performs toggle operation if the MD00n bit of the TMR00 register is 1.
During operation	Set value of the TDR00 register can be changed. The TCR00 register can always be read. The TSR00 register is not used. Set values of the TO0 and TOE0 registers can be changed. Set values of the TMR00 register, TOM00, and TOL00 bits cannot be changed.	Counter (TCR00) counts down. When count value reaches 0000H, the value of the TDR00 register is loaded to the TCR00 register again, and the count operation is continued. By detecting TCR00 = 0000H, INTTM00 is generated and TO00 performs toggle operation. After that, the above operation is repeated.
Operation stop	The TT00 bit is set to 1 The TT00 bit automatically returns to 0 because it is a trigger bit The TOE00 bit is cleared to 0 and value is set to the TO00 bit	TE00 = 0, and count operation stops. The TCR00 register holds count value and stops. The TO00 output is not initialized but holds current status. The TO00 pin outputs the TO00 set level.
TAU stop	To hold the TO00 pin output level Clears the TO00 bit to 0 after the value to be held is set to the port register. When holding the TO00 pin output level is not necessary Setting not required.	The TO00 pin output level is held by port function.
	The TAU0EN bit of the PER0 register is cleared to 0.——I	Power-off status All circuits are initialized and SFR of each channel is also initialized. (The TO00 bit is cleared to 0 and the TO00 pin is set to port mode).

Figure 6-48. Operation Procedure When Frequency Divider Function Is Used

►

6.8.4 Operation as input pulse interval measurement

The count value can be captured at the TI0n valid edge and the interval of the pulse input to TI0n can be measured. In addition, the count value can be captured by using software operation (TS0n = 1) as a capture trigger while the TE0n bit is set to 1.

The pulse interval can be calculated by the following expression.

TIOn input pulse interval = Period of count clock × ((10000H × TSR0n: OVF) + (Capture value of TDR0n + 1))

Caution The TI0n pin input is sampled using the operating clock selected with the CKS0n bit of timer mode register 0n (TMR0n), so an error of up to one operating clock cycle occurs.

Timer count register 0n (TCR0n) operates as an up counter in the capture mode.

When the channel start trigger bit (TS0n) of timer channel start register 0 (TS0) is set to 1, the TCR0n register counts up from 0000H in synchronization with the count clock.

When the TI0n pin input valid edge is detected, the count value of the TCR0n register is transferred (captured) to timer data register 0n (TDR0n) and, at the same time, the TCR0n register is cleared to 0000H, and the INTTM0n is output. If the counter overflows at this time, the OVF bit of timer status register 0n (TSR0n) is set to 1. If the counter does not overflow, the OVF bit is cleared. After that, the above operation is repeated.

As soon as the count value has been captured to the TDR0n register, the OVF bit of the TSR0n register is updated depending on whether the counter overflows during the measurement period. Therefore, the overflow status of the captured value can be checked.

If the counter reaches a full count for two or more periods, it is judged to be an overflow occurrence, and the OVF bit of the TSR0n register is set to 1. However, a normal interval value cannot be measured for the OVF bit, if two or more overflows occur.

Set the STS0n2 to STS0n0 bits of the TMR0n register to 001B to use the valid edges of TI0n as a start trigger and a capture trigger.




Figure 6-49. Block Diagram of Operation as Input Pulse Interval Measurement

Note When channels 1 and 3, the clock can be selected from CK00, CK01, CK02, and CK03.

Remark n: Channel number (n = 0 to 7)







Figure 6-50. Example of Basic Timing of Operation as Input Pulse Interval Measurement (MD0n0 = 0)



- **2.** TS0n: Bit n of timer channel start register 0 (TS0)
 - TE0n: Bit n of timer channel enable status register 0 (TE0)
 - TI0n: TI0n pin input signal
 - TCR0n: Timer count register 0n (TCR0n)
 - TDR0n: Timer data register 0n (TDR0n)
 - OVF: Bit 0 of timer status register 0n (TSR0n)







Figure 6-51. Example of Set Contents of Registers to Measure Input Pulse Interval (1/2)



Figure 6-51. Example of Set Contents of Registers to Measure Input Pulse Interval (2/2)





	Software Operation	Hardware Status
TAU default setting		Power-off status (Clock supply is stopped and writing to each register is disabled.)
	Sets the TAU0EN bit of peripheral enable register 0 (PER0) to 1.	Power-on status. Each channel stops operating. (Clock supply is started and writing to each register is enabled.)
	Sets timer clock select register 0 (TPS0). Determines clock frequencies of CK00 to CK03.	
Channel default setting	Sets the corresponding bit of the noise filter enable registers 1 (NFEN1) to 0 (off) or 1 (on). Sets timer mode register 0n (TMR0n) (determines operation mode of channel).	Channel stops operating. (Clock is supplied and some power is consumed.)
	Sets Noise filter enable register 1 (NFEN1).	
• Operation start	Sets TS0n bit to 1. The TS0n bit automatically returns to 0 because it is a trigger bit.	 TE0n = 1, and count operation starts. Timer count register 0n (TCR0n) is cleared to 0000H at the count clock input. When the MD0n0 bit of the TMR0n register is 1, INTTM0n is generated.
During operation	Set values of only the CIS0n1 and CIS0n0 bits of the TMR0n register can be changed. The TDR0n register can always be read. The TCR0n register can always be read. The TSR0n register can always be read. Set values of the TOM0n, TOL0n, TO0n, and TOE0n bits cannot be changed.	Counter (TCR0n) counts up from 0000H. When the valid edge of the TI0n pin input is detected or the TS0n bit is set to 1, the count value is transferred (captured) to timer data register 0n (TDR0n). At the same time, the TCR0n register is cleared to 0000H, and the INTTM0n signal is generated. If an overflow occurs at this time, the OVF bit of timer status register 0n (TSR0n) is set; if an overflow does not occur, the OVF bit is cleared. After that, the above operation is repeated.
Operation stop	The TT0n bit is set to 1. The TT0n bit automatically returns to 0 because it is a trigger bit.	TE0n = 0, and count operation stops. The TCR0n register holds count value and stops. The OVF bit of the TSR0n register is also held.
TAU stop	The TAU0EN bit of the PER0 register is cleared to 0.	Power-off status All circuits are initialized and SFR of each channel is also initialized.

Figure 6-52. Operation Procedure When Input Pulse Interval Measurement Function Is Used

Remark n: Channel number (n = 0 to 7)



6.8.5 Operation as input signal high-/low-level width measurement

By starting counting at one edge of the TI0n pin input and capturing the number of counts at another edge, the signal width (high-level width/low-level width) of TI0n can be measured. The signal width of TI0n can be calculated by the following expression.

Signal width of TI0n input = Period of count clock × ((10000H × TSR0n: OVF) + (Capture value of TDR0n + 1))

Caution The TI0n pin input is sampled using the operating clock selected with the CKS0n bit of timer mode register 0n (TMR0n), so an error equivalent to one operation clock occurs.

Timer count register 0n (TCR0n) operates as an up counter in the capture & one-count mode.

When the channel start trigger bit (TS0n) of timer channel start register 0 (TS0) is set to 1, the TE0n bit is set to 1 and the TI0n pin start edge detection wait status is set.

When the TI0n pin input start edge (rising edge of the TI0n pin input when the high-level width is to be measured) is detected, the counter counts up from 0000H in synchronization with the count clock. When the valid capture edge (falling edge of the TI0n pin input when the high-level width is to be measured) is detected later, the count value is transferred to timer data register 0n (TDR0n) and, at the same time, INTTM0n is output. If the counter overflows at this time, the OVF bit of timer status register 0n (TSR0n) is set to 1. If the counter does not overflow, the OVF bit is cleared. The TCR0n register stops at the value "value transferred to the TDR0n register + 1", and the TI0n pin start edge detection wait status is set. After that, the above operation is repeated.

As soon as the count value has been captured to the TDR0n register, the OVF bit of the TSR0n register is updated depending on whether the counter overflows during the measurement period. Therefore, the overflow status of the captured value can be checked.

If the counter reaches a full count for two or more periods, it is judged to be an overflow occurrence, and the OVF bit of the TSR0n register is set to 1. However, a normal interval value cannot be measured for the OVF bit, if two or more overflows occur.

Whether the high-level width or low-level width of the TI0n pin is to be measured can be selected by using the CIS0n1 and CIS0n0 bits of the TMR0n register.

Because this function is used to measure the signal width of the TI0n pin input, the TS0n bit cannot be set to 1 while the TE0n bit is 1.

CIS0n1, CIS0n0 of TMR0n register = 10B: Low-level width is measured. CIS0n1, CIS0n0 of TMR0n register = 11B: High-level width is measured.







Figure 6-53. Block Diagram of Operation as Input Signal High-/Low-Level Width Measurement

Note For channels 1 and 3, the clock can be selected from CK00, CK01, CK02, and CK03.

Figure 6-54. Example of Basic Timing of Operation as Input Signal High-/Low-Level Width Measurement



Remarks 1. n: Channel number (n = 0 to 7)

- 2. TSOn: Bit n of timer channel start register 0 (TS0)
 TEOn: Bit n of timer channel enable status register 0 (TE0)
 TIOn: TIOn pin input signal
 TCROn: Timer count register 0n (TCR0n)
 - TDR0n:Timer data register 0n (TDR0n)OVF:Bit 0 of timer status register 0n (TSR0n)






Figure 6-55. Example of Set Contents of Registers to Measure Input Signal High-/Low-Level Width



	Software Operation	Hardware Status
TAU default setting		Power-off status (Clock supply is stopped and writing to each register is disabled.)
	Sets the TAU0EN bit of peripheral enable register 0 (PER0) to 1.	Power-on status. Each channel stops operating. (Clock supply is started and writing to each register is enabled.)
	Sets timer clock select register 0 (TPS0). Determines clock frequencies of CK00 to CK03.	
Channel default setting	Sets the corresponding bit of the noise filter enable registers 1 (NFEN1) to 0 (off) or 1 (on). Sets timer mode register 0n (TMR0n) (determines operation mode of channel). Sets noise filter enable register 1 (NFEN1) Clears the TOE0n bit to 0 and stops operation of TO0n.	Channel stops operating. (Clock is supplied and some power is consumed.)
 Operation start 	Sets the TS0n bit to 1. The TS0n bit automatically returns to 0 because it is a trigger bit.	TE0n = 1, and the TI0n pin start edge detection wait status is set.
	Detects the TI0n pin input count start valid edge.	Clears timer count register 0n (TCR0n) to 0000H and starts counting up.
During operation	Set value of the TDR0n register can be changed. The TCR0n register can always be read. The TSR0n register is not used. Set values of the TMR0n register, TOM0n, TOL0n, TO0n, and TOE0n bits cannot be changed.	When the TI0n pin start edge is detected, the counter (TCR0n) counts up from 0000H. If a capture edge of the TI0n pin is detected, the count value is transferred to timer data register 0n (TDR0n) and INTTM0n is generated. If an overflow occurs at this time, the OVF bit of timer status register 0n (TSR0n) is set; if an overflow does not occur, the OVF bit is cleared. The TCR0n register stops the count operation until the next TI0n pin start edge is detected.
Operation stop	The TT0n bit is set to 1. The TT0n bit automatically returns to 0 because it is a trigger bit.	TE0n = 0, and count operation stops. The TCR0n register holds count value and stops. The OVF bit of the TSR0n register is also held.
TAU stop		Power-off status All circuits are initialized and SFR of each channel is also initialized.

Figure 6-56. Operation Procedure When Input Signal High-/Low-Level Width Measurement Function Is Used

Remark n: Channel number (n = 0 to 7)



6.8.6 Operation as delay counter

It is possible to start counting down when the valid edge of the TI0n pin input is detected (an external event), and then generate INTTM0n (a timer interrupt) after any specified interval.

It can also start counting down and generate INTTM0n (timer interrupt) at any interval by setting TS0n to 1 by software during the period of TE0n = 1.

The interrupt generation period can be calculated by the following expression.

Generation period of INTTM0n (timer interrupt) = Period of count clock × (Set value of TDR0n + 1)

Timer count register 0n (TCR0n) operates as a down counter in the one-count mode.

When the channel start trigger bit (TS0n, TSH01, TSH03) of timer channel start register 0 (TS0) is set to 1, the TE0n, TEH01, TEH03 bits are set to 1 and the TI0n pin input valid edge detection wait status is set.

Timer count register 0n (TCR0n) starts operating upon TI0n pin input valid edge detection and loads the value of timer data register 0n (TDR0n). The TCR0n register counts down from the value of the TDR0n register it has loaded, in synchronization with the count clock. When TCR0n = 0000H, it outputs INTTM0n and stops counting until the next TI0n pin input valid edge is detected.

The TDR0n register can be rewritten at any time. The new value of the TDR0n register becomes valid from the next period.




Figure 6-57. Block Diagram of Operation as Delay Counter

Note For using channels 1 and 3 in 8-bit timer mode, the clock can be selected from CK00, CK01, CK02, and CK03.

Remark n: Channel number (n = 0 to 7)






Figure 6-58. Example of Basic Timing of Operation as Delay Counter

Remarks 1. n: Channel number (n = 0 to 7)

- **2.** TS0n: Bit n of timer channel start register 0 (TS0)
 - TE0n: Bit n of timer channel enable status register 0 (TE0)
 - TI0n: TI0n pin input signal
 - TCR0n: Timer count register 0n (TCR0n)
 - TDR0n: Timer data register 0n (TDR0n)







Figure 6-59. Example of Set Contents of Registers to Delay Counter (1/2)



Figure 6-59. Example of Set Contents of Registers to Delay Counter (2/2)



(e) Timer output mode register 0 (TOM0) Bit n



TOM0n 0 0: Sets master channel output mode.

Remark n: Channel number (n = 0 to 7)



	Software Operation	Hardware Status
TAU default setting		Power-off status (Clock supply is stopped and writing to each register is disabled.)
	Sets the TAU0EN bit of peripheral enable register 0 (PER0) to 1.	Power-on status. Each channel stops operating. (Clock supply is started and writing to each register is enabled.)
	Sets timer clock select register 0 (TPS0). Determines clock frequencies of CK00 and CK01 (or CK02 and CK03 when using the 8-bit timer mode).	
Channel default setting	Sets the corresponding bit of the noise filter enable registers 1 (NFEN1) to 0 (off) or 1 (on). Sets timer mode register 0n (TMR0n) (determines operation mode of channel). INTTM0n output delay is set to timer data register 0n (TDR0n). Sets noise filter enable register 1 (NFEN1).	Channel stops operating. (Clock is supplied and some power is consumed.)
	Clears the TOE0n bit to 0 and stops operation of TO0n.	
 Operation start 	Sets the TS0n bit to 1. The TS0n bit automatically returns to 0 because it is a trigger bit. The counter starts counting down by the next start trigger detection.	TE0n = 1, and the start trigger detection (the valid edge o the TI0n pin input is detected or the TS0n bit is set to 1) wait status is set.
	 Detects the valid edge of the TI0n pin input. Sets the TS0n bit to 1 by the software. 	Value of the TDR0n register is loaded to the timer count register 0n (TCR0n).
During operation	Set value of the TDR0n register can be changed. The TCR0n register can always be read. The TSR0n register is not used.	The counter (TCR0n) counts down. When the count value of TCR0n reaches 0000H, INTTM0n output is generated, and count operation stops until the next start trigger detection (the valid edge of the TI0n pin input is detected or the TS0n bit is set to 1).
Operation stop	The TT0n bit is set to 1. The TT0n bit automatically returns to 0 because it is a trigger bit.	TE0n = 0, and count operation stops. The TCR0n register holds count value and stops.
TAU stop	The TAU0EN bit of the PER0 register is cleared to 0. —	Power-off status All circuits are initialized and SFR of each channel is also initialized.

Figure 6-60.	Operation Procedure When Delay Counter Function Is Used
	-p

Remark n: Channel number (n = 0 to 7)



6.9 Simultaneous Channel Operation Function of Timer Array Unit

6.9.1 Operation as one-shot pulse output function

By using two channels as a set, a one-shot pulse having any delay pulse width can be generated from the signal input to the TI0n pin.

The delay time and pulse width can be calculated by the following expressions.

Delay time = {Set value of TDR0n (master) + 2} × Count clock period Pulse width = {Set value of TDR0p (slave)} × Count clock period

The master channel operates in the one-count mode and counts the delays. Timer count register 0n (TCR0n) of the master channel starts operating upon start trigger detection and loads the value of timer data register 0n (TDR0n).

The TCR0n register counts down from the value of the TDR0n register it has loaded, in synchronization with the count clock. When TCR0n = 0000H, it outputs INTTM0n and stops counting until the next start trigger is detected.

The slave channel operates in the one-count mode and counts the pulse width. The TCR0p register of the slave channel starts operation using INTTM0n of the master channel as a start trigger, and loads the value of the TDR0p register. The TCR0p register counts down from the value of The TDR0p register it has loaded, in synchronization with the count value. When count value = 0000H, it outputs INTTM0p and stops counting until the next start trigger (INTTM0n of the master channel) is detected. The output level of TO0p becomes active one count clock after generation of INTTM0n from the master channel, and inactive when TCR0p = 0000H.

Instead of using the TI0n pin input, a one-shot pulse can also be output using the software operation (TS0n = 1) as a start trigger.

- Caution The timing of loading of timer data register 0n (TDR0n) of the master channel is different from that of the TDR0p register of the slave channel. If the TDR0n and TDR0p registers are rewritten during operation, therefore, an illegal waveform is output. Rewrite the TDR0n register after INTTM0n is generated and the TDR0p register after INTTM0p is generated.
- **Remark** n: Channel number (n = 0, 2, 4, 6) p: Slave channel number (n < $p \le 7$)






Figure 6-61. Block Diagram of Operation as One-Shot Pulse Output Function

Remarkn: Channel number (n = 0, 2, 4, 6)p: Slave channel number (n < $p \le 7$)






Figure 6-62. Example of Basic Timing of Operation as One-Shot Pulse Output Function

Remarks 1. n: Channel number (n = 0, 2, 4, 6)

p: Slave channel number (n \leq 7)

2. TS0n, TS0p: Bit n, p of timer channel start register 0 (TS0)
TE0n, TE0p: Bit n, p of timer channel enable status register 0 (TE0)
TI0n: TI0n pin input signal
TCR0n, TCR0p: Timer count registers 0n, 0p (TCR0n, TCR0p)
TDR0n, TDR0p: Timer data registers 0n, 0p (TDR0n, TDR0p)
TO0n, TO0p: TO0n and TO0p pins output signal




Figure 6-63. Example of Set Contents of Registers When One-Shot Pulse Output Function Is Used (Master Channel)

RENESAS




Figure 6-64. Example of Set Contents of Registers When One-Shot Pulse Output Function Is Used (Slave Channel)

RENESAS

	Software Operation	Hardware Status
TAU default setting		Power-off status (Clock supply is stopped and writing to each register is disabled.)
	Sets the TAU0EN bit of peripheral enable registers 0 (PER0) to 1.	Power-on status. Each channel stops operating. (Clock supply is started and writing to each register is enabled.)
	Sets timer clock select register 0 (TPS0). Determines clock frequencies of CK00 and CK01.	
Channel default setting	Sets the corresponding bit of the noise filter enable registers 1 (NFEN1) to 0 (off) or 1 (on). Sets timer mode register 0n, mp (TMR0n, TMR0p) of two channels to be used (determines operation mode of channels). An output delay is set to timer data register 0n (TDR0n) of the master channel, and a pulse width is set to the TDR0p register of the slave channel.	Channel stops operating. (Clock is supplied and some power is consumed.)
	Sets slave channel. The TOM0p bit of timer output mode register 0 (TOM0) is set to 1 (slave channel output mode). Sets the TOL0p bit. Sets the TO0p bit and determines default level of the TO0p output.	The TO0p pin goes into Hi-Z output state. The TO0p default setting level is output when the port
		mode register is in output mode and the port register is 0. TO0p does not change because channel stops operating. The TO0p pin outputs the TO0p set level.

Figure 6-65	. Operation Procedure of One-Shot Pulse Output Function (1/2)
-------------	---------------------------------------------------------------

Remark n: Channel number (n = 0, 2, 4, 6)

p: Slave channel number (n \leq 7)



Operation is resumed.

	Software Operation	Hardware Status
Operation start	Sets the TOE0p bit (slave) to 1 (only when operation is resumed). The TSOn (master) and TS0p (slave) bits of timer channel start register 0 (TS0) are set to 1 at the same time. The TS0n and TS0p bits automatically return to 0 because they are trigger bits.	The TE0n and TE0p bits are set to 1 and the master channel enters the start trigger detection (the valid edge of the TI0n pin input is detected or the TS0n bit of the master channel is set to 1) wait status. Counter stops operating.
	Count operation of the master channel is started by start trigger detection of the master channel. • Detects the TI0n pin input valid edge. • Sets the TS0n bit of the master channel to 1 by software ^{Note} . Note Do not set the TS0n bit of the slave channel to 1.	Master channel starts counting.
During operation	Set values of only the CISOn1 and CISOn0 bits of the TMR0n register can be changed. Set values of the TMR0p, TDR0n, TDR0p registers, TOM0n, TOM0p, TOL0n, and TOL0p bits cannot be changed. The TCR0n and TCR0p registers can always be read. The TSR0n and TSR0p registers are not used. Set values of the TO0 and TOE0 registers of slave channel can be changed.	Master channel loads the value of the TDR0n register to timer count register 0n (TCR0n) by the start trigger detection (the valid edge of the TI0n pin input is detected or the TS0n bit of the master channel is set to 1), and the counter starts counting down. When the count value reaches TCR0n = 0000H, the INTTM0n output is generated, and the counter stops until the next start trigger detection. The slave channel, triggered by INTTM0n of the master channel, loads the value of the TDR0p register to the TCR0p register, and the counter starts counting down. The output level of TO0p becomes active one count clock after generation of INTTM0n from the master channel. It becomes inactive when TCR0p = 0000H, and the counting operation is stopped. After that, the above operation is repeated.
Operation stop	The TT0n (master) and TT0p (slave) bits are set to 1 at the same time. The TT0n and TT0p bits automatically return to 0 because they are trigger bits.	TE0n, TE0p = 0, and count operation stops. The TCR0n and TCR0p registers hold count value and stop. The TO0p output is not initialized but holds current status.
	The TOE0p bit of slave channel is cleared to 0 and value is set to the TO0p bit.	The TO0p pin outputs the TO0p set level.
TAU stop	To hold the TO0p pin output level Clears the TO0p bit to 0 after the value to	The TO0p pin output level is held by port function.
	The TAU0EN bit of the PER0 register is cleared to 0.	Power-off status All circuits are initialized and SFR of each channel is also initialized. (The TO0p bit is cleared to 0 and the TO0p pin is set to port mode.)

Figure 6-65. Operation Procedure of One-Shot Pulse Output Function (2/2)

Remark n: Channel number (n = 0, 2, 4, 6)

p: Slave channel number (n \leq 7)

6.9.2 Operation as PWM function

Two channels can be used as a set to generate a pulse of any period and duty factor. The period and duty factor of the output pulse can be calculated by the following expressions.

Pulse period = {Set value of TDR0n (master) + 1} × Count clock period Duty factor [%] = {Set value of TDR0p (slave)}/{Set value of TDR0n (master) + 1} × 100 0% output: Set value of TDR0p (slave) = 0000H 100% output: Set value of TDR0p (slave) ≥ {Set value of TDR0n (master) + 1}

Remark Although the duty factor exceeds 100% if the set value of TDR0p (slave) > (set value of TDR0n (master) + 1), it summarizes to 100% output.

The master channel operates in the interval timer mode. If the channel start trigger bit (TS0n) of timer channel start register 0 (TS0) is set to 1, an interrupt (INTTM0n) is output, the value set to timer data register 0n (TDR0n) is loaded to timer count register 0n (TCR0n), and the counter counts down in synchronization with the count clock. When the counter reaches 0000H, INTTM0n is output, the value of the TDR0n register is loaded again to the TCR0n register, and the counter counts down. This operation is repeated until the channel stop trigger bit (TT0n) of timer channel stop register 0 (TT0) is set to 1.

If two channels are used to output a PWM waveform, the period until the master channel counts down to 0000H is the PWM output (TO0p) cycle.

The slave channel operates in one-count mode. By using INTTM0n from the master channel as a start trigger, the TCR0p register loads the value of the TDR0p register and the counter counts down to 0000H. When the counter reaches 0000H, it outputs INTTM0p and waits until the next start trigger (INTTM0n from the master channel) is generated.

If two channels are used to output a PWM waveform, the period until the slave channel counts down to 0000H is the PWM output (TO0p) duty.

PWM output (TO0p) goes to the active level one clock after the master channel generates INTTM0n and goes to the inactive level when the TCR0p register of the slave channel becomes 0000H.

- Caution To rewrite both timer data register 0n (TDR0n) of the master channel and the TDR0p register of the slave channel, a write access is necessary two times. The timing at which the values of the TDR0n and TDR0p registers are loaded to the TCR0n and TCR0p registers is upon occurrence of INTTM0n of the master channel. Thus, when rewriting is performed split before and after occurrence of INTTM0n of the master channel, the TO0p pin cannot output the expected waveform. To rewrite both the TDR0n register of the master of the master and the TDR0p register of the slave, therefore, be sure to rewrite both the registers immediately after INTTM0n is generated from the master channel.
- Remarkn: Channel number (n = 0, 2, 4, 6)p: Slave channel number (n \leq 7)






Figure 6-66. Block Diagram of Operation as PWM Function

Remarkn: Channel number (n = 0, 2, 4, 6)p: Slave channel number (n \leq 7)






Figure 6-67. Example of Basic Timing of Operation as PWM Function

Remarks	1.	n: Channel number (n = 0, 2, 4, 6)	
---------	----	------------------------------------	--

p: Slave channel number (n \leq 7)

2.	TS0n, TS0p:	Bit n, p of timer channel start register 0 (TS0)
	TE0n, TE0p:	Bit n, p of timer channel enable status register 0 (TE0)
	TCR0n, TCR0p:	Timer count registers 0n, 0p (TCR0n, TCR0p)
	TDR0n, TDR0p:	Timer data registers 0n, 0p (TDR0n, TDR0p)
	TO0n, TO0p:	TO0n and TO0p pins output signal




Figure 6-68. Example of Set Contents of Registers When PWM Function (Master Channel) Is Used

RENESAS




Figure 6-69. Example of Set Contents of Registers When PWM Function (Slave Channel) Is Used

RENESAS

	Software Operation	Hardware Status
TAU default setting		Power-off status (Clock supply is stopped and writing to each register is disabled.)
	Sets the TAU0EN bit of peripheral enable register 0 (PER0) to 1.	Power-on status. Each channel stops operating. (Clock supply is started and writing to each register is enabled.)
	Sets timer clock select register 0 (TPS0). Determines clock frequencies of CK00 and CK01.	
Channel default setting	Sets timer mode registers mn, mp (TMR0n, TMR0p) of two channels to be used (determines operation mode of channels). An interval (period) value is set to timer data register 0n (TDR0n) of the master channel, and a duty factor is set to the TDR0p register of the slave channel.	Channel stops operating. (Clock is supplied and some power is consumed.)
	Sets slave channel. The TOM0p bit of timer output mode register 0 (TOM0) is set to 1 (slave channel output mode). Sets the TOL0p bit. Sets the TO0p bit and determines default level of the	The TO0p pin goes into Hi-Z output state.
	TO0p output.	The TO0p default setting level is output when the port mode register is in output mode and the port register is 0.
		TO0p does not change because channel stops operating. The TO0p pin outputs the TO0p set level.

Figure 6-70.	Operation Procedure When PWM Function Is Used (1/2)
--------------	------------------------------------------------------------

Remark n: Channel number (n = 0, 2, 4, 6)

p: Slave channel number (n \leq 7)



	Software Operation	Hardware Status	
Operation start	Sets the TOE0p bit (slave) to 1 (only when operation is resumed). The TS0n (master) and TS0p (slave) bits of timer channel start register 0 (TS0) are set to 1 at the same time. The TS0n and TS0p bits automatically return to 0 because they are trigger bits.	 TE0n = 1, TE0p = 1 ▶ When the master channel starts counting, INTTM0n is generated. Triggered by this interrupt, the slave channel also starts counting. 	
During operation	Set values of the TMR0n and TMR0p registers, TOM0n, TOM0p, TOL0n, and TOL0p bits cannot be changed. Set values of the TDR0n and TDR0p registers can be changed after INTTM0n of the master channel is generated. The TCR0n and TCR0p registers can always be read. The TSR0n and TSR0p registers are not used.	The counter of the master channel loads the TDR0n register value to timer count register 0n (TCR0n), and counts down. When the count value reaches TCR0n = 0000H, INTTM0n output is generated. At the same time, the value of the TDR0n register is loaded to the TCR0n register, and the counter starts counting down again. At the slave channel, the value of the TDR0p register is loaded to the TCR0p register, triggered by INTTM0n of the master channel, and the counter starts counting down The output level of TO0p becomes active one count clock after generation of the INTTM0n output from the master channel. It becomes inactive when TCR0p = 0000H, and the counting operation is stopped. After that, the above operation is repeated.	
Operation stop	The TT0n (master) and TT0p (slave) bits are set to 1 at the same time. The TT0n and TT0p bits automatically return to 0 because they are trigger bits.	 TE0n, TE0p = 0, and count operation stops. The TCR0n and TCR0p registers hold count value and stop. The TO0p output is not initialized but holds current status. 	
	The TOE0p bit of slave channel is cleared to 0 and value is set to the TO0p bit.	The TO0p pin outputs the TO0p set level.	
TAU stop	To hold the TO0p pin output level Clears the TO0p bit to 0 after the value to be held is set to the port register. When holding the TO0p pin output level is not necessary Setting not required.	The TO0p pin output level is held by port function.	
	The TAU0EN bit of the PER0 register is cleared to 0. →	Power-off status All circuits are initialized and SFR of each channel is also initialized. (The TO0p bit is cleared to 0 and the TO0p pin is set t port mode.)	

Figure 6-70. Operation Procedure When PWM Function Is Used (2/2)

Remark n: Channel number (n = 0, 2, 4, 6)

p: Slave channel number (n \leq 7)

Operation is resumed.



6.9.3 Operation as multiple PWM output function

By extending the PWM function and using multiple slave channels, many PWM waveforms with different duty values can be output.

For example, when using two slave channels, the period and duty factor of an output pulse can be calculated by the following expressions.

Pulse period = {Set value of TDR0n (master) + 1} × Count clock period Duty factor 1 [%] = {Set value of TDR0p (slave 1)}/{Set value of TDR0n (master) + 1} × 100 Duty factor 2 [%] = {Set value of TDR0q (slave 2)}/{Set value of TDR0n (master) + 1} × 100

Remark Although the duty factor exceeds 100% if the set value of TDR0p (slave 1) > {set value of TDR0n (master) + 1} or if the {set value of TDR0q (slave 2)} > {set value of TDR0n (master) + 1}, it is summarized into 100% output.

Timer count register 0n (TCR0n) of the master channel operates in the interval timer mode and counts the periods. The TCR0p register of the slave channel 1 operates in one-count mode, counts the duty factor, and outputs a PWM waveform from the TO0p pin. The TCR0p register loads the value of timer data register 0p (TDR0p), using INTTM0n of the master channel as a start trigger, and starts counting down. When TCR0p = 0000H, TCR0p outputs INTTM0p and stops counting until the next start trigger (INTTM0n of the master channel) has been input. The output level of TO0p becomes active one count clock after generation of INTTM0n from the master channel, and inactive when TCR0p = 0000H.

In the same way as the TCR0p register of the slave channel 1, the TCR0q register of the slave channel 2 operates in one-count mode, counts the duty factor, and outputs a PWM waveform from the TO0q pin. The TCR0q register loads the value of the TDR0q register, using INTTM0n of the master channel as a start trigger, and starts counting down. When TCR0q = 0000H, the TCR0q register outputs INTTM0q and stops counting until the next start trigger (INTTM0n of the master channel) has been input. The output level of TO0q becomes active one count clock after generation of INTTM0n from the master channel, and inactive when TCR0q = 0000H.

When channel 0 is used as the master channel as above, up to seven types of PWM signals can be output at the same time.

- Caution To rewrite both timer data register 0n (TDR0n) of the master channel and the TDR0p register of the slave channel 1, write access is necessary at least twice. Since the values of the TDR0n and TDR0p registers are loaded to the TCR0n and TCR0p registers after INTTM0n is generated from the master channel, if rewriting is performed separately before and after generation of INTTM0n from the master channel, the TO0p pin cannot output the expected waveform. To rewrite both the TDR0n register of the master and the TDR0p register of the slave, be sure to rewrite both the registers immediately after INTTM0n is generated from the master channel (This applies also to the TDR0q register of the slave channel 2).
- Remark n: Channel number (n = 0, 2, 4)
 - p: Slave channel number 1, q: Slave channel number 2 n (Where p and q are consecutive integers greater than n)






Figure 6-71. Block Diagram of Operation as Multiple PWM Output Function (output two types of PWMs)

Remark n: Channel number (n = 0, 2, 4)

p: Slave channel number 1, q: Slave channel number 2

n (Where p and q are consecutive integers greater than n)




Figure 6-72. Example of Basic Timing of Operation as Multiple PWM Output Function (Output two types of PWMs) (1/2)

Remarks 1. n: Channel number (n = 0, 2, 4)

- p: Slave channel number 1, q: Slave channel number 2
 - n (Where p and q are consecutive integers greater than n)
- 2. TS0n, TS0p, TS0q: TE0n, TE0p, TE0q: TCR0n, TCR0p, TCR0q: TDR0n, TDR0p, TDR0q: TO0n, TO0p, TO0q:
- Bit n, p, q of timer channel start register 0 (TS0) Bit n, p, q of timer channel enable status register 0 (TE0) Timer count registers 0n, 0p, 0q (TCR0n, TCR0p, TCR0q) Timer data registers 0n, 0p, 0q (TDR0n, TDR0p, TDR0q) TO0n, TO0p, and TO0q pins output signal






Figure 6-73. Example of Set Contents of Registers When Multiple PWM Output Function (Master Channel) Is Used

RENESAS




Figure 6-74. Example of Set Contents of Registers

RENESAS

	Software Operation	Hardware Status
TAU default setting		Power-off status (Clock supply is stopped and writing to each register is disabled.)
	Sets the TAU0EN bit of peripheral enable register 0 (PER0) to 1.	Power-on status. Each channel stops operating. (Clock supply is started and writing to each register is enabled.)
	Sets timer clock select register 0 (TPS0). Determines clock frequencies of CK00 and CK01.	
Channel default setting	Sets timer mode registers mn, mp, 0q (TMR0n, TMR0p, TMR0q) of each channel to be used (determines operation mode of channels). An interval (period) value is set to timer data register 0n (TDR0n) of the master channel, and a duty factor is set to the TDR0p and TDR0q registers of the slave channels.	Channel stops operating. (Clock is supplied and some power is consumed.)
	Sets slave channels. The TOM0p and TOM0q bits of timer output mode register 0 (TOM0) are set to 1 (slave channel output mode). Sets the TOL0p and TOL0q bits. Sets the TO0p and TO0q bits and determines default level of the TO0p and TO0q outputs.	The TO0p and TO0q pins go into Hi-Z output state. The TO0p and TO0q default setting levels are output when the port mode register is in output mode and the port
	Sets the TOE0p and TOE0q bits to 1 and enables operation of TO0p and TO0q.	register is 0. TO0p and TO0q do not change because channels stop operating.
	Clears the port register and port mode register to 0.	The TO0p and TO0q pins output the TO0p and TO0q set levels.

Figure 6-75	Operation Procedure	When Multiple PWM	Output Function Is Used (1/2)
-------------	----------------------------	-------------------	-------------------------------

Remark n: Channel number (n = 0, 2, 4)

p: Slave channel number 1, q: Slave channel number 2

n (Where p and q are a consecutive integer greater than n)



	Software Operation	Hardware Status
Operation start	(Sets the TOE0p and TOE0q (slave) bits to 1 only when resuming operation.) The TS0n bit (master), and TS0p and TS0q (slave) bits of timer channel start register 0 (TS0) are set to 1 at the same time. The TS0n, TS0p, and TS0q bits automatically return to 0 because they are trigger bits.	TE0n = 1, TE0p, TE0q = 1 When the master channel starts counting, INTTM0n is generated. Triggered by this interrupt, the slave channel also starts counting.
During operation	Set values of the TMR0n, TMR0p, TMR0q registers, TOM0n, TOM0p, TOM0q, TOL0n, TOL0p, and TOL0q bits cannot be changed. Set values of the TDR0n, TDR0p, and TDR0q registers can be changed after INTTM0n of the master channel is generated. The TCR0n, TCR0p, and TCR0q registers can always be read. The TSR0n, TSR0p, and TSR0q registers are not used.	The counter of the master channel loads the TDR0n register value to timer count register 0n (TCR0n) and counts down. When the count value reaches TCR0n = 0000H, INTTM0n output is generated. At the same time, the value of the TDR0n register is loaded to the TCR0n register, and the counter starts counting down again. At the slave channel 1, the values of the TDR0p register are transferred to the TCR0p register, triggered by INTTM0n of the master channel, and the counter starts counting down. The output levels of TO0p become active one count clock after generation of the INTTM0n output from the master channel. It becomes inactive when TCR0 = 0000H, and the counting operation is stopped. At the slave channel 2, the values of the TDR0q register are transferred to TCR0q register, triggered by INTTM0n of the master channel, and the counter starts counting down The output levels of TO0q become active one count clock after generation of the INTTM0n output from the master channel. It becomes inactive when TCR0q = 0000H, and the counting operation is stopped. After that, the above operation is repeated.
Operation stop	The TTOn bit (master), TTOp, and TTOq (slave) bits are set to 1 at the same time. The TTOn, TTOp, and TTOq bits automatically return to 0 because they are trigger bits.	TE0n, TE0p, TE0q = 0, and count operation stops. The TCR0n, TCR0p, and TCR0q registers hold count value and stop. The TO0p and TO0q output are not initialized but hold current status.
	The TOE0p and TOE0q bits of slave channels are cleared to 0 and value is set to the TO0p and TO0q bits.	The TO0p and TO0q pins output the TO0p and TO0q set levels.
TAU stop	To hold the TO0p and TO0q pin output levels Clears the TO0p and TO0q bits to 0 after the value to be held is set to the port register. When holding the TO0p and TO0q pin output levels are not necessary Setting not required	The TO0p and TO0q pin output levels are held by port function.
-	The TAU0EN bit of the PER0 register is cleared to 0.	Power-off status All circuits are initialized and SFR of each channel is also initialized. (The TO0p and TO0q bits are cleared to 0 and the TO0p and TO0q pins are set to port mode.)

Figure 6-76. Operation Procedure When Multiple PWM Output Function Is Used (2/2)

Remark n: Channel number (n = 0, 2, 4)

p: Slave channel number 1, q: Slave channel number 2

n (Where p and q are a consecutive integer greater than n)



6.10 Cautions When Using Timer Array Unit

6.10.1 Cautions When Using Timer output

Pins may be assigned multiplexed timer output and other alternate functions. If you intend to use a timer output in such a case, set the outputs from all other multiplexed pin functions to their initial values.

For details, see 4.5 Register Settings When Using Alternate Function.



CHAPTER 7 12-BIT INTERVAL TIMER

7.1 Functions of 12-bit Interval Timer


An interrupt (INTIT) is generated at any previously specified time interval. It can be utilized for wakeup from STOP mode and triggering an A/D converter's SNOOZE mode.


7.2 Configuration of 12-bit Interval Timer

The 12-bit interval timer includes the following hardware.

Item	Configuration				
Counter	12-bit counter				
Control registers	Peripheral enable register 0 (PER0)				
	Subsystem clock supply mode control register (OSMC)				
	Interval timer control register (ITMC)				

Table 7-1. Configuration of 12-bit Interval Timer







7.3 Registers Controlling 12-bit Interval Timer

The 12-bit interval timer is controlled by the following registers.

- Peripheral enable register 0 (PER0)
- Subsystem clock supply mode control register (OSMC)
- Interval timer control register (ITMC)

7.3.1 Peripheral enable register 0 (PER0)


This register is used to enable or disable supplying the clock to the peripheral hardware. Clock supply to the hardware that is not used is also stopped so as to decrease the power consumption and noise.

When using the 12-bit interval timer, be sure to set bit 7 (TMKAEN) to 1 at first.

The PER0 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 7-2. Format of Peripheral Enable Register 0 (PER0)



TMKAEN	Control of clock supply for 12-bit interval timer
0	Stops clock supply.SFR used by the 12-bit interval timer cannot be written.The 12-bit interval timer is in the reset status.
1	Enables clock supply.SFR used by the 12-bit interval timer can be read and written.

- Cautions 1. When using the 12-bit interval timer, be sure to first set the TMKAEN bit to 1 after starting supply of the low-speed on-chip oscillator clock (WUTMMCK0 = 1) and then set the interval timer control register (ITMC). If TMKAEN bit = 0, writing to the registers controlling the 12-bit interval timer is ignored, and, even if the register is read, only the default value is read (except the subsystem clock supply mode control register (OSMC)).
 - 2. Be sure to clear the following bits to 0. These products: bits 1, 6



7.3.2 Subsystem clock supply mode control register (OSMC)

The OSMC register is used to control supply of the operation clock for the 12-bit interval timer.

When operating the 12-bit interval timer, set WUTMMCK0=1 beforehand and do not set WUTMMCK0=0 until the timer is stopped.

The OSMC register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 7-3. Format of Subsystem Clock Supply Mode Control Register (OSMC)

Address: F00F3H After reset: 00H			R/W					
Symbol	7	6	5	4	3	2	1	0
OSMC	0	0	0	WUTMMCK0	0	0	0	0

WUTMMCK0	Selection of operation clock for 12-bit interval timer.				
0	Stops Clock supply				
1	Low-speed on-chip oscillator clock (fiL)				



7.3.3 Interval timer control register (ITMC)

This register is used to set up the starting and stopping of the 12-bit interval timer operation and to specify the timer compare value.

The ITMC register can be set by a 16-bit memory manipulation instruction.

Reset signal generation clears this register to 0FFFH.

Figure 7-4. Format of Interval Timer Control Register (ITMC)

Address: FFF90H After reset: 0FFFH R/W

Symbol	15	14	13	12	11 to 0
ITMC	RINTE	0	0	0	ITCMP11 to ITCMP0

RINTE	12-bit Interval timer operation control						
0	Count operation stopped (count clear)						
1	Count operation started						

ITCMP11 to ITCMP0	IP0 Specification of the 12-bit interval timer compare value				
001H	These bits generate an interrupt at the fixed cycle (count clock cycles x (ITCMP setting + 1)).				
•					
•					
•					
FFFH					
000H Setting prohibit					
Example interrupt cycles when 001H or FFFH is specified for ITCMP11 to ITCMP0					
 ITCMP11 to ITCMP0 = 001H, count clock: when f_{IL} = 15 kHz 1/15 [kHz] × (1 + 1) ≅ 0.1333 [ms] = 133.3 [μs] 					
• ITCMP11 to ITCMP0 = FFFH, count clock: when fiL = 15 kHz 1/15 [kHz] \times (4095 + 1) \cong 273 [ms]					

- Cautions 1. Before changing the RINTE bit from 1 to 0, use the interrupt mask flag register to disable the INTIT interrupt servicing. When the operation starts (from 0 to 1) again, clear the ITIF flag, and then enable the interrupt servicing.
 - 2. The value read from the RINTE bit is applied one count clock cycle after setting the RINTE bit.
 - 3. When setting the RINTE bit after returned from standby mode and entering standby mode again, confirm that the written value of the RINTE bit is reflected, or wait that more than one clock of the count clock has elapsed after returned from standby mode. Then enter standby mode.
 - 4. Only change the setting of the ITCMP11 to ITCMP0 bits when RINTE = 0. However, it is possible to change the settings of the ITCMP11 to ITCMP0 bits at the same time as when changing RINTE from 0 to 1 or 1 to 0.

7.4 12-bit Interval Timer Operation

7.4.1 12-bit interval timer operation timing


The count value specified for the ITCMP11 to ITCMP0 bits is used as an interval to operate an 12-bit interval timer that repeatedly generates interrupt requests (INTIT).

When the RINTE bit is set to 1, the 12-bit counter starts counting.

When the 12-bit counter value matches the value specified for the ITCMP11 to ITCMP0 bits, the 12-bit counter value is cleared to 0, counting continues, and an interrupt request signal (INTIT) is generated at the same time.

The basic operation of the 12-bit interval timer is as follows.

Figure 7-5. 12-bit Interval Timer Operation Timing (ITCMP11 to ITCMP0 = 0FFH, count clock: fi∟ = 15 kHz)






7.4.2 Start of count operation and re-enter to HALT/STOP mode after returned from HALT/STOP mode

When setting the RINTE bit after returned from HALT or STOP mode and entering HALT or STOP mode again, write 1 to the RINTE bit, and confirm the written value of the RINTE bit is reflected or wait for at least one cycle of the count clock. Then, enter HALT or STOP mode.

- After setting RINTE to 1, confirm by polling that the RINTE bit has become 1, and then enter HALT or STOP mode (see Example 1 in Figure 7-6).
- After setting RINTE to 1, wait for at least one cycle of the count clock and then enter HALT or STOP mode (see Example 2 in Figure 7-6).





Example 1

Example 2



CHAPTER 8 CLOCK OUTPUT/BUZZER OUTPUT CONTROLLER

The number of output pins of the clock output and buzzer output controllers differs, depending on the product.

Output pin	These products
PCLBUZ0	\checkmark
PCLBUZ1	\checkmark

8.1 Functions of Clock Output/Buzzer Output Controller

The clock output controller is intended for clock output for supply to peripheral ICs.

Buzzer output is a function to output a square wave of buzzer frequency.

One pin can be used to output a clock or buzzer sound.


Two output pins, PCLBUZ0 and PCLBUZ1, are available.

The PCLBUZn pin outputs a clock selected by clock output select register n (CKSn).

Figure 8-1 shows the block diagram of clock output/buzzer output controller.

Remark n = 0, 1







Note For output frequencies available from PCLBUZ0 and PCLBUZ1, refer to 27.4 AC Characteristics.



8.2 Configuration of Clock Output/Buzzer Output Controller

The clock output/buzzer output controller includes the following hardware.

Table 8-1. Configuration of Clock Output/Buzzer Output Controller

Item	Configuration
Control registers	Clock output select registers n (CKSn) Port mode register 1, 3 (PM1, PM3) Port register 1, 3 (P1, P3)

8.3 Registers Controlling Clock Output/Buzzer Output Controller

The following registers are used to control the clock output/buzzer output controller.

- Clock output select registers n (CKSn)
- Port mode register 1, 3 (PM1, PM3)
- Port register 1, 3 (P1, P3)

8.3.1 Clock output select registers n (CKSn)

These registers set output enable/disable for clock output or for the buzzer frequency output pin (PCLBUZn), and set the output clock.

Select the clock to be output from the PCLBUZn pin by using the CKSn register.

The CKSn register are set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H.



Address: FF	FA5H (CK	S0), FFFA	6H (CKS1)) After re	eset: 00H	R/W					
Symbol	<7>	6		5	4	3	2	1	0		
CKSn	PCLOEr	n 0		0	0	CSELn	CCSn2	CCSn1	CCSn0		
PCLOEn PCLBUZn pin output enable				ıtput enable/d	isable specific	ation					
	0	Output	disable (d	efault)							
	1	Output	enable								
	CSELn	CCSn2	CCSn1	CCSn0		PCLBUZ	n pin output cl	ock selection			
						f _{MAIN} =	f _{MAIN} =	f _{MAIN} =	f _{MAIN} =		
						5 MHz	10 MHz	20 MHz	24 MHz		
	0	0	0	0	fmain	5 MHz	10 MHz ^{Note}	Setting prohibited _{Note}	Setting prohibited _{Note}		
	0	0	0	1	fmain/2	2.5 MHz	5 MHz	10 MHz ^{Note}	12 MHz ^{Note}		
	0	0	1	0	fmain/2 ²	1.25 MHz	2.5 MHz	5 MHz	6 MHz ^{Note}		
	0	0	1	1	fmain/2 ³	625 kHz	1.25 MHz	2.5 MHz	3 MHz		
	0	1	0	0	fmain/2 ⁴	312.5 kHz	625 kHz	1.25 MHz	1.5 MHz		
	0	1	0	1	fмаіл/2 ¹¹	2.44 kHz	4.88 kHz	9.76 kHz	11.7 kHz		
	0	1	1	0	fmain/2 ¹²	1.22 kHz	2.44 kHz	4.88 kHz	5.86 kHz		

 $f_{MAIN}/2^{13}$

Figure 8-2. Format of Clock Output Select Register n (CKSn)

Note Use the output clock within a range of 16 MHz. See 27.4 AC Characteristics for details.

1

Cautions 1. Change the output clock after disabling clock output (PCLOEn = 0).

1

2. To shift to STOP mode when the main system clock is selected (CSELn = 0), set PCLOEn = 0 before executing the STOP instruction.

610 Hz

1.22 kHz

2.44 kHz

2.93 kHz

Remarks 1. n = 0, 1

0

2. fmain: Main system clock frequency

1



8.3.2 Registers controlling port functions of pins to be used for clock or buzzer output

Using a port pin for clock or buzzer output requires setting of the registers that control the port functions multiplexed on the target pin (port mode register (PMxx), port register (Pxx)). For details, see 4.3.1 Port mode registers (PMxx) and 4.3.2 Port registers (Pxx).

Specifically, using a port pin with a multiplexed clock or buzzer output function for clock or buzzer output, requires setting the corresponding bits in the port mode register (PMxx) and port register (Pxx) to 0.



8.4 Operations of Clock Output/Buzzer Output Controller

One pin can be used to output a clock or buzzer sound.

The PCLBUZ0 pin outputs a clock/buzzer selected by the clock output select register 0 (CKS0).

The PCLBUZ1 pin outputs a clock/buzzer selected by the clock output select register 1 (CKS1).

8.4.1 Operation as output pin


The PCLBUZn pin is output as the following procedure.

- <1> Set 0 in the bit of the port mode register (PMxx) and port register (Px) which correspond to the port which has a pin used as the PCLBUZ0 pin.
- <2> Select the output frequency with bits 0 to 3 (CCSn0 to CCSn2, CSELn) of the clock output select register (CKSn) of the PCLBUZn pin (output in disabled status).

<3> Set bit 7 (PCLOEn) of the CKSn register to 1 to enable clock/buzzer output.

Remarks 1. The controller used for outputting the clock starts or stops outputting the clock one clock after enabling or disabling clock output (PCLOEn bit) is switched. At this time, pulses with a narrow width are not output. Figure 8-3 shows enabling or stopping output using the PCLOEn bit and the timing of outputting the clock.
 2. n = 0, 1





8.5 Cautions of clock output/buzzer output controller

When the main system clock is selected for the PCLBUZn output (CSEL = 0), if STOP mode is entered within 1.5 clock cycles output from the PCLBUZn pin after the output is disabled (PCLOEn = 0), the PCLBUZn output width becomes shorter.



CHAPTER 9 WATCHDOG TIMER

9.1 Functions of Watchdog Timer

The counting operation of the watchdog timer is set by the option byte (000C0H).

The watchdog timer operates on the low-speed on-chip oscillator clock (fiL).

The watchdog timer is used to detect an inadvertent program loop. If a program loop is detected, an internal reset signal is generated.

Program loop is detected in the following cases.

- If the watchdog timer counter overflows
- If a 1-bit manipulation instruction is executed on the watchdog timer enable register (WDTE)
- If data other than "ACH" is written to the WDTE register
- If data is written to the WDTE register during a window close period

When a reset occurs due to the watchdog timer, bit 4 (WDTRF) of the reset control flag register (RESF) is set to 1. For details of the RESF register, see **CHAPTER 17 RESET FUNCTION**.

When 75% + 1/2 f_{IL} of the overflow time is reached, an interval interrupt can be generated.



9.2 Configuration of Watchdog Timer

The watchdog timer includes the following hardware.

Table 9-1. Configuration of Watchdog Timer


Item	Configuration			
Counter	Internal counter (17 bits)			
Control register	Watchdog timer enable register (WDTE)			


How the counter operation is controlled, overflow time, window open period, and interval interrupt are set by the option byte.


Setting of Watchdog Timer	Option Byte (000C0H)
Watchdog timer interval interrupt	Bit 7 (WDTINT)
Window open period	Bits 6 and 5 (WINDOW1, WINDOW0)
Controlling counter operation of watchdog timer	Bit 4 (WDTON)
Overflow time of watchdog timer	Bits 3 to 1 (WDCS2 to WDCS0)
Controlling counter operation of watchdog timer (in HALT/STOP mode)	Bit 0 (WDSTBYON)

Table 9-2. Setting of Option Bytes and Watchdog Timer

Remark For the option byte, see CHAPTER 22 OPTION BYTE.









9.3 Register Controlling Watchdog Timer

The watchdog timer is controlled by the watchdog timer enable register (WDTE).

9.3.1 Watchdog timer enable register (WDTE)

Writing "ACH" to the WDTE register clears the watchdog timer counter and starts counting again. This register can be set by an 8-bit memory manipulation instruction. Reset signal generation sets this register to 9AH or 1AH^{Note}.

Figure 9-2. Format of Watchdog Timer Enable Register (WDTE)

Address:	FFFABH A	After reset: 9A	H/1AH ^{Note}	R/W				
Symbol	7	6	5	4	3	2	1	0
WDTE								

Note The WDTE register reset value differs depending on the WDTON bit setting value of the option byte (000C0H). To operate watchdog timer, set the WDTON bit to 1.

WDTON Bit Setting Value	WDTE Register Reset Value
0 (watchdog timer count operation disabled)	1AH
1 (watchdog timer count operation enabled)	9AH

- Cautions 1. If a value other than "ACH" is written to the WDTE register, an internal reset signal is generated.
 - 2. If a 1-bit memory manipulation instruction is executed for the WDTE register, an internal reset signal is generated.
 - 3. The value read from the WDTE register is 9AH/1AH (this differs from the written value (ACH)).



9.4 Operation of Watchdog Timer

9.4.1 Controlling operation of watchdog timer

- 1. When the watchdog timer is used, its operation is specified by the option byte (000C0H).
 - Enable counting operation of the watchdog timer by setting bit 4 (WDTON) of the option byte (000C0H) to 1 (the counter starts operating after a reset release) (for details, see CHAPTER 22).

WDTON	Watchdog Timer Counter	
0	Counter operation disabled (counting stopped after reset)	
1	Counter operation enabled (counting started after reset)	

- Set an overflow time by using bits 3 to 1 (WDCS2 to WDCS0) of the option byte (000C0H) (for details, see 9.4.2 and CHAPTER 22).
- Set a window open period by using bits 6 and 5 (WINDOW1 and WINDOW0) of the option byte (000C0H) (for details, see **9.4.3** and **CHAPTER 22**).
- 2. After a reset release, the watchdog timer starts counting.
- 3. By writing "ACH" to the watchdog timer enable register (WDTE) after the watchdog timer starts counting and before the overflow time set by the option byte, the watchdog timer is cleared and starts counting again.
- 4. After that, write the WDTE register the second time or later after a reset release during the window open period. If the WDTE register is written during a window close period, an internal reset signal is generated.
- 5. If the overflow time expires without "ACH" written to the WDTE register, an internal reset signal is generated. An internal reset signal is generated in the following cases.
 - If a 1-bit manipulation instruction is executed on the WDTE register
 - If data other than "ACH" is written to the WDTE register
- Cautions 1. When data is written to the watchdog timer enable register (WDTE) for the first time after reset release, the watchdog timer is cleared in any timing regardless of the window open time, as long as the register is written before the overflow time, and the watchdog timer starts counting again.
 - 2. After "ACH" is written to the WDTE register, an error of up to 2 clocks (fi∟) may occur before the watchdog timer is cleared.
 - 3. The watchdog timer can be cleared immediately before the count value overflows.



Cautions 4. The operation of the watchdog timer in the HALT, STOP, and SNOOZE modes differs as follows depending on the set value of bit 0 (WDSTBYON) of the option byte (000C0H).

	WDSTBYON = 0	WDSTBYON = 1
In HALT mode	Watchdog timer operation stops.	Watchdog timer operation continues.
In STOP mode		
In SNOOZE mode		

If WDSTBYON = 0, the watchdog timer resumes counting after the HALT or STOP mode is released. At this time, the counter is cleared to 0 and counting starts.

When operating with the X1 oscillation clock after releasing the STOP mode, the CPU starts operating after the oscillation stabilization time has elapsed.

Therefore, if the period between the STOP mode release and the watchdog timer overflow is short, an overflow occurs during the oscillation stabilization time, causing a reset.

Consequently, set the overflow time in consideration of the oscillation stabilization time when operating with the X1 oscillation clock and when the watchdog timer is to be cleared after the STOP mode release by an interval interrupt.



9.4.2 Setting overflow time of watchdog timer

Set the overflow time of the watchdog timer by using bits 3 to 1 (WDCS2 to WDCS0) of the option byte (000C0H).

If an overflow occurs, an internal reset signal is generated. The present count is cleared and the watchdog timer starts counting again by writing "ACH" to the watchdog timer enable register (WDTE) during the window open period before the overflow time.

The following overflow times can be set.

WDCS2	WDCS1	WDCS0	Overflow Time of Watchdog Timer (fi∟ = 17.25 kHz (MAX.))
0	0	0	2 ⁶ /f⊩ (3.71 ms)
0	0	1	2 ⁷ /f⊩ (7.42 ms)
0	1	0	2 ⁸ /fi∟ (14.84 ms)
0	1	1	2 ⁹ /fi∟ (29.68 ms)
1	0	0	2 ¹¹ /f⊩ (118.72 ms)
1	0	1	2 ¹³ /fi∟ (474.89 ms) ^{Note}
1	1	0	2 ¹⁴ /f⊫ (949.79 ms) ^{Note}
1	1	1	2 ¹⁶ /f⊫ (3799.18 ms) ^{Note}

Table 9-3. Setting of Overflow Time of Watchdog Timer

<R>

Note Using the watchdog timer under the following conditions may lead to the generation of an interval interrupt (INTWDTI) after one cycle of the watchdog timer clock once the watchdog timer counter has been cleared.

Usage conditions that may lead to the generation of an interval interrupt:

- The overflow time of the watchdog timer is set to $2^{13}/f_{IL},\,2^{14}/f_{IL},\, or\,2^{16}/f_{IL},$
- the interval interrupt is in use (the setting of the WDTINT bit of the relevant option byte is 1), and
- ACH is written to the WDTE register (FFFABH) when the watchdog timer counter has reached or exceeded 75% of the overflow time.

This interrupt can be masked by clearing the watchdog timer counter through steps 1 to 5 below.

- 1. Set the WDTIMK bit of interrupt mask flag register 0 (MK0L) to 1 before clearing the watchdog timer counter.
- 2. Clear the watchdog timer counter.
- 3. Wait for at least 80 µs.
- 4. Clear the WDTIIF bit of interrupt request flag register 0 (IF0L) to 0.
- 5. Clear the WDTIMK bit of interrupt mask flag register 0 (MK0L) to 0.

Remark fil: Low-speed on-chip oscillator clock frequency




9.4.3 Setting window open period of watchdog timer

Set the window open period of the watchdog timer by using bits 6 and 5 (WINDOW1, WINDOW0) of the option byte (000C0H). The outline of the window is as follows.

- If "ACH" is written to the watchdog timer enable register (WDTE) during the window open period, the watchdog timer is cleared and starts counting again.
- Even if "ACH" is written to the WDTE register during the window close period, an abnormality is detected and an internal reset signal is generated.

Example: If the window open period is 50%



Caution When data is written to the WDTE register for the first time after reset release, the watchdog timer is cleared in any timing regardless of the window open time, as long as the register is written before the overflow time, and the watchdog timer starts counting again.

The window open period can be set is as follows.

WINDOW1	WINDOW0	Window Open Period of Watchdog Timer
0	0	Setting prohibited
0	1	50%
1	0	75% Note
1	1	100%

Table 9-4. Setting Window Open Period of Watchdog Timer

Note When the window open period is set to 75%, clearing the counter of the watchdog timer (writing ACH to WDTE) must proceed outside the corresponding period from among those listed below, over which clearing of the counter is prohibited (for example, confirming that the interval timer interrupt request flag (WDTIIF) of the watchdog timer is set).

WDCS2	WDCS1	WDCS0	Watchdog timer overflow time (f _{IL} = 17.25 kHz (MAX.))	Period over which clearing the counter is prohibited when the window open period is set to 75%
0	0	0	2 ⁶ /f _{IL} (3.71 ms)	1.85 to 2.51 ms
0	0	1	2 ⁷ /f _{IL} (7.42 ms)	3.71 to 5.02 ms
0	1	0	2 ⁸ /f _{IL} (14.84 ms)	7.42 to 10.04 ms
0	1	1	2 ⁹ /f _{IL} (29.68 ms)	14.84 to 20.08 ms
1	0	0	2 ¹¹ /f _{IL} (118.72 ms)	56.36 to 80.32 ms
1	0	1	2 ¹³ /f _{IL} (474.90 ms)	237.44 to 321.26 ms
1	1	0	2 ¹⁴ /f _{IL} (949.80 ms)	474.89 to 642.51 ms
1	1	1	2 ¹⁶ /f _{IL} (3799.19 ms)	1899.59 to 2570.04 ms



Caution When bit 0 (WDSTBYON) of the option byte (000C0H) = 0, the window open period is 100% regardless of the values of the WINDOW1 and WINDOW0 bits.

Remark If the overflow time is set to $2^{9}/f_{IL}$, the window close time and open time are as follows.

	Setting of Window Open Period			
	50%	75%	100%	
Window close time	0 to 20.08 ms	0 to 10.04 ms	None	
Window open time	20.08 to 29.68 ms	10.04 to 29.68 ms	0 to 29.68 ms	

<When window open period is 50%>

- Overflow time:
 - 2⁹/fiL (MAX.) = 2⁹/17.25 kHz = 29.68 ms
- Window close time:
 - 0 to 29/fiL (MIN.) \times (1 0.5) = 0 to 29/12.75 kHz \times 0.5 = 0 to 20.08 ms
- Window open time: 2⁹/fi⊥ (MIN.) × (1 – 0.5) to 2⁹/fi⊥ (MAX.) = 2⁹/12.75 kHz × 0.5 to 2⁹/17.25 kHz = 20.08 to 29.68 ms

9.4.4 Setting watchdog timer interval interrupt

Depending on the setting of bit 7 (WDTINT) of an option byte (000C0H), an interval interrupt (INTWDTI) can be generated when $75\% + 1/2f_{\parallel}$ of the overflow time is reached.

Table 9-5.	Setting of Watchdog Timer Interval Interrupt
------------	----------------------------------------------

WDTINT	Use of Watchdog Timer Interval Interrupt
0	Interval interrupt is not used.
1	Interval interrupt is generated when 75% + 1/2f⊩ of overflow time is reached.

Caution When operating with the X1 oscillation clock after releasing the STOP mode, the CPU starts operating after the oscillation stabilization time has elapsed.

Therefore, if the period between the STOP mode release and the watchdog timer overflow is short, an overflow occurs during the oscillation stabilization time, causing a reset.

Consequently, set the overflow time in consideration of the oscillation stabilization time when operating with the X1 oscillation clock and when the watchdog timer is to be cleared after the STOP mode release by an interval interrupt.

Remark The watchdog timer continues counting even after INTWDTI is generated (until ACH is written to the watchdog timer enable register (WDTE)). If ACH is not written to the WDTE register before the overflow time, an internal reset signal is generated.



CHAPTER 10 A/D CONVERTER

The number of analog input channels of the A/D converter differs, depending on the product. Each A/D converter of these products has eight analog input channels (ANI0 to ANI3 and ANI16 to ANI19).

10.1 Function of A/D Converter

The A/D converter is used to convert analog input signals into digital values, and is configured to control analog inputs, including up to 8 channels of A/D converter analog inputs (ANI0 to ANI3 and ANI16 to ANI19). 10-bit or 8-bit resolution can be selected by the ADTYP bit of the A/D converter mode register 2 (ADM2).

The A/D converter has the following function.

• 10-bit/8-bit resolution A/D conversion

10-bit or 8-bit resolution A/D conversion is carried out repeatedly for one analog input channel selected from ANI0 to ANI3 and ANI16 to ANI19. Each time an A/D conversion operation ends, an interrupt request (INTAD) is generated (when in the select mode).



Various A/D conversion modes can be specified by using the mode combinations below.

Trigger mode	Software trigger	Conversion is started by software.
	Hardware trigger no-wait mode	Conversion is started by detecting a hardware trigger.
	Hardware trigger wait mode	The power is turned on by detecting a hardware trigger while the system is off and in the conversion standby state, and conversion is then started automatically after the stabilization wait time passes.
		When using the SNOOZE mode function, specify the hardware trigger wait mode.
Channel selection mode	Select mode	A/D conversion is performed on the analog input of one selected channel.
	Scan mode	A/D conversion is performed on the analog input of four channels in order. Four consecutive channels can be selected from ANI0 to ANI3 as analog input channels.
Conversion operation	One-shot conversion mode	A/D conversion is performed on the selected channel once.
mode	Sequential conversion mode	A/D conversion is sequentially performed on the selected channels until it is stopped by software.
Operation voltage mode	Standard 1 or standard 2 mode	Conversion is done in the operation voltage range of 2.7 V \leq V_{DD} \leq 5.5 V.
	Low voltage 1 or low voltage 2 mode	Conversion is done in the operation voltage range of $1.6 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$. Select this mode for conversion at a low voltage. Because the operation voltage is low, it is internally boosted during conversion.
Sampling time selection	Sampling clock cycles: 7 f _{AD}	The sampling time in standard 1 or low voltage 1 mode is seven cycles of the conversion clock (f _{AD}). Select this mode when the output impedance of the analog input source is high and the sampling time should be long.
	Sampling clock cycles: 5 f _{AD}	The sampling time in standard 2 or low voltage 2 mode is five cycles of the conversion clock (f _{AD}). Select this mode when enough sampling time is ensured (for example, when the output impedance of the analog input source is low).




Internal bus	AID port configuration AD test register register (ADPC) ADTES) Conversion result ADPC1 ADPC0 ADTES1 ADTES0 Conversion result Conversion result comparison toper limit eeting register (ADU) eeting register (ADU) eeting register (ADU)	ADREFP1 and ADREFP0 bits	Sample & hold circuit Sample & hold circuit AD voltage comparator Visage approximation register approximation register Comparison Benerator AD KEFM ht Benerator Comparison Benerator Comparison Comparison Benerator Comparison Benerator Comparison Benerator Comparison Comparison Comparison Benerator Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparison Comparis	AD convertes in the second activity of the se
	PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PMCxx PM	ANII/AViere/P20 0 ANII/AViere/P20 0 ANI2/P22 0 ANI3/P23 0 ANI3/P23 0 ANI3/P23 0	AN116/T000/Rx01/P01 () AN116/T000/Rx01/P01 () AN115/T100(Tx01/P01 () AN115/P147 () AN115/P120 () AN115/P12	Internal reference voltage (1.45 V)

RENESAS

Figure 10-1. Block Diagram of A/D Converter

R7F0C903-908



10.2 Configuration of A/D Converter

The A/D converter includes the following hardware.

(1) ANI0 to ANI3 and ANI16 to ANI19 pins

These are the analog input pins of the 8 channels of the A/D converter. They input analog signals to be converted into digital signals. Pins other than the one selected as the analog input pin can be used as I/O port pins.

(2) Sample & hold circuit

The sample & hold circuit samples each of the analog input voltages sequentially sent from the input circuit, and sends them to the A/D voltage comparator. This circuit also holds the sampled analog input voltage during A/D conversion.

(3) A/D voltage comparator

This A/D voltage comparator compares the voltage generated from the voltage tap of the comparison voltage generator with the analog input voltage. If the analog input voltage is found to be greater than the reference voltage ($1/2 \text{ AV}_{\text{REF}}$) as a result of the comparison, the most significant bit (MSB) of the successive approximation register (SAR) is set. If the analog input voltage is less than the reference voltage ($1/2 \text{ AV}_{\text{REF}}$), the MSB bit of the SAR is reset.

After that, bit 8 of the SAR register is automatically set, and the next comparison is made. The voltage tap of the comparison voltage generator is selected by the value of bit 9, to which the result has been already set.

Bit 9 = 0: (1/4 AV_{REF}) Bit 9 = 1: (3/4 AV_{REF})

The voltage tap of the comparison voltage generator and the analog input voltage are compared and bit 8 of the SAR register is manipulated according to the result of the comparison.

Analog input voltage \geq Voltage tap of comparison voltage generator: Bit 8 = 1 Analog input voltage \leq Voltage tap of comparison voltage generator: Bit 8 = 0

Comparison is continued like this to bit 0 of the SAR register. When performing A/D conversion at a resolution of 8 bits, the comparison continues until bit 2 of the SAR register.

Remark AVREF: The + side reference voltage of the A/D converter. This can be selected from AVREFP, the internal reference voltage (1.45 V), and VDD.

(4) Comparison voltage generator

The comparison voltage generator generates the comparison voltage input from an analog input pin.



(5) Successive approximation register (SAR)

The SAR register is a register that sets voltage tap data whose values from the comparison voltage generator match the voltage values of the analog input pins, 1 bit at a time starting from the most significant bit (MSB).

If data is set in the SAR register all the way to the least significant bit (LSB) (end of A/D conversion), the contents of the SAR register (conversion results) are held in the A/D conversion result register (ADCR). When all the specified A/D conversion operations have ended, an A/D conversion end interrupt request signal (INTAD) is generated.

(6) 10-bit A/D conversion result register (ADCR)

The A/D conversion result is loaded from the successive approximation register to this register each time A/D conversion is completed, and the ADCR register holds the A/D conversion result in its higher 10 bits (the lower 6 bits are fixed to 0).

(7) 8-bit A/D conversion result register (ADCRH)

The A/D conversion result is loaded from the successive approximation register to this register each time A/D conversion is completed, and the ADCRH register stores the higher 8 bits of the A/D conversion result.

(8) Controller

This circuit controls the conversion time of an input analog signal that is to be converted into a digital signal, as well as starting and stopping of the conversion operation. When A/D conversion has been completed, this controller generates INTAD through the A/D conversion result upper limit/lower limit comparator.

(9) AVREFP pin

This pin inputs an external reference voltage (AVREFP).

If using AV_{REFP} as the + side reference voltage of the A/D converter, set the ADREFP1 and ADREFP0 bits of A/D converter mode register 2 (ADM2) to 0 and 1, respectively.

The analog signals input to ANI2 to ANI3 and ANI16 to ANI19 are converted to digital signals based on the voltage applied between AVREFP and the – side reference voltage (AVREFM/Vss).

In addition to AVREFP, it is possible to select VDD or the internal reference voltage (1.45 V) as the + side reference voltage of the A/D converter.

(10) AVREFM pin

This pin inputs an external reference voltage (AV_{REFM}). If using AV_{REFM} as the – side reference voltage of the A/D converter, set the ADREFM bit of the ADM2 register to 1.

In addition to AVREFM, it is possible to select Vss as the – side reference voltage of the A/D converter.



10.3 Registers Controlling A/D Converter

The A/D converter is controlled by the following registers.

- Peripheral enable register 0 (PER0)
- A/D converter mode register 0 (ADM0)
- A/D converter mode register 1 (ADM1)
- A/D converter mode register 2 (ADM2)
- 10-bit A/D conversion result register (ADCR)
- 8-bit A/D conversion result register (ADCRH)
- Analog input channel specification register (ADS)
- Conversion result comparison upper limit setting register (ADUL)
- Conversion result comparison lower limit setting register (ADLL)
- A/D test register (ADTES)
- A/D port configuration register (ADPC)
- Port mode control registers 0, 12, and 14 (PMC0, PMC12, PMC14)
- Port mode registers 0, 2, 12, and 14 (PM0, PM2, PM12, PM14)



10.3.1 Peripheral enable register 0 (PER0)

This register is used to enable or disable supplying the clock to the peripheral hardware. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise.

When the A/D converter is used, be sure to set bit 5 (ADCEN) of this register to 1.

The PER0 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 10-2. Format of Peripheral Enable Register 0 (PER0)

Address: F00	F0H After re	set: 00H	R/W					
Symbol	<7>	6	<5>	<4>	<3>	<2>	1	<0>
PER0	TMKAEN	0	ADCEN	IICA0EN	SAU1EN	SAU0EN	0	TAU0EN
						.		

ADCEN	Control of A/D converter input clock supply
0	Stops input clock supply.SFR used by the A/D converter cannot be written.The A/D converter is in the reset status.
1	Enables input clock supply.SFR used by the A/D converter can be read/written.

- Cautions 1. When setting the A/D converter, be sure to set the following registers first while the ADCEN bit is set to 1. If ADCEN = 0, the values of the A/D converter control registers are cleared to their initial values and writing to them is ignored (except for port mode registers 0, 2, 12, and 14 (PM0, PM2, PM12, and PM14), port mode control registers 0, 12, and 14 (PMC0, PMC12, and PMC14), and A/D port configuration register (ADPC)).
 - A/D converter mode register 0 (ADM0)
 - A/D converter mode register 1 (ADM1)
 - A/D converter mode register 2 (ADM2)
 - 10-bit A/D conversion result register (ADCR)
 - 8-bit A/D conversion result register (ADCRH)
 - Analog input channel specification register (ADS)
 - Conversion result comparison upper limit setting register (ADUL)
 - Conversion result comparison lower limit setting register (ADLL)
 - A/D test register (ADTES).
 - 2. Be sure to clear the following bits to 0.

These products: bits 1, 6




10.3.2 A/D converter mode register 0 (ADM0)

This register sets the conversion time for analog input to be A/D converted, and starts/stops conversion.

The ADM0 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 10-3. Format of A/D Converter Mode Register 0 (ADM0)



ADCS	A/D conversion operation control
0	Stops conversion operation [When read] Conversion stopped/standby status
1	Enables conversion operation [When read] While in the software trigger mode: Conversion operation status While in the hardware trigger wait mode: A/D power supply stabilization wait status + conversion operation status

ADMD	Specification of the A/D conversion channel selection mode
0	Select mode
1	Scan mode

ADCE	A/D voltage comparator operation control ^{Note 2}
0	Stops A/D voltage comparator operation
1	Enables A/D voltage comparator operation

- Notes 1. For details of the FR2 to FR0, LV1, LV0 bits, and A/D conversion, see Table 10-3 A/D Conversion Time Selection.
 - 2. While in the software trigger mode or hardware trigger no-wait mode, the operation of the A/D voltage comparator is controlled by the ADCS and ADCE bits, and it takes 1 μ s from the start of operation for the operation to stabilize. Therefore, when the ADCS bit is set to 1 after 1 μ s or more has elapsed from the time ADCE bit is set to 1, the conversion result at that time has priority over the first conversion result. Otherwise, ignore data of the first conversion.
- Cautions 1. Change the ADMD, FR2 to FR0, LV1, and LV0 bits while conversion is stopped (ADCS = 0, ADCE = 0).
 - 2. Do not set the ADCS bit to 1 and the ADCE bit to 0 at the same time.
 - 3. Do not change the ADCS and ADCE bits from 0 to 1 at the same time by using an 8-bit manipulation instruction. Be sure to set these bits in the order described in 10.7 A/D Converter Setup Flowchart.



ADCS	ADCE	A/D Conversion Operation
0	0	Conversion stopped state
0	1	Conversion standby state
1	0	Setting prohibited
1	1	Conversion-in-progress state

Table 10-1. Settings of ADCS and ADCE Bits

Table 10-2. Setting and Clearing Conditions for ADCS Bit

	A/D Conversio	n Mode	Set Conditions	Clear Conditions
Software trigger	Select mode	Sequential conversion mode	When 1 is written to ADCS	When 0 is written to ADCS
		One-shot conversion mode		 When 0 is written to ADCS The bit is automatically cleared to 0 when A/D conversion ends.
	Scan mode	Sequential conversion mode		When 0 is written to ADCS
		One-shot conversion mode		 When 0 is written to ADCS The bit is automatically cleared to 0 when conversion ends on the specified four channels.
Hardware trigger no-wait	Select mode	Sequential conversion mode		When 0 is written to ADCS
mode		One-shot conversion mode		When 0 is written to ADCS
	Scan mode	Sequential conversion mode		When 0 is written to ADCS
		One-shot conversion mode		When 0 is written to ADCS
Hardware trigger wait	Select mode	Sequential conversion mode	When a hardware trigger is input	When 0 is written to ADCS
mode		One-shot conversion mode		 When 0 is written to ADCS The bit is automatically cleared to 0 when A/D conversion ends.
	Scan mode	Sequential conversion mode		When 0 is written to ADCS
		One-shot conversion mode		 When 0 is written to ADCS The bit is automatically cleared to 0 when conversion ends on the specified four channels.



<R>




Figure 10-4. Timing Chart When A/D Voltage Comparator Is Used

Notes 1. While in the software trigger mode or hardware trigger no-wait mode, the time from the rising of the ADCE bit to the falling of the ADCS bit must be 1 μs or longer to stabilize the internal circuit.

•		
2.	In starting conversion.	the longer will take up to following time
_	in oldring convoloion,	and foliger will take up to following time

	ADM0		Conversion Clock	Conversion Start Time	(Number of fclk Clock		
FR2	FR1	FR0	(fad)	Software Trigger Mode/ Hardware Trigger No-wait Mode	Hardware Trigger Wait Mode		
0	0	0	fськ/64	63	1		
0	0	1	fськ/32	31			
0	1	0	fськ/16	15			
0	1	1	fськ/8	7			
1	0	0	fськ/6	5			
1	0	1	fськ/5	4			
1	1	0	fськ/4	3			
1	1	1	fclк/2	1			

However, for the second and subsequent conversion in sequential conversion mode and for conversion of the channel specified by scan 1, 2, and 3 in scan mode, the conversion start time and stabilization wait time for A/D power supply do not occur after a hardware trigger is detected.

- Cautions 1. If using the hardware trigger wait mode, setting the ADCS bit to 1 is prohibited (but the bit is automatically switched to 1 when the hardware trigger signal is detected). However, it is possible to clear the ADCS bit to 0 to specify the A/D conversion standby status.
 - 2. While in the one-shot conversion mode of the hardware trigger no-wait mode, the ADCS flag is not automatically cleared to 0 when A/D conversion ends. Instead, 1 is retained.

- Cautions 3. Only rewrite the value of the ADCE bit when ADCS = 0 (while in the conversion stopped/conversion standby status).
 - 4. To complete A/D conversion, specify at least the following time as the hardware trigger interval: Hardware trigger no wait mode: 2 fcLk clock + A/D conversion time Hardware trigger wait mode: 2 fcLk clock + stabilization wait time + A/D conversion time

Remark fcLK: CPU/peripheral hardware clock frequency



Table 10-3. A/D Conversion Time Selection (1/4)

A/D Converter Mode Register 0			Mode	Conversion	Number of	Conversion	(Conversion 7	Fime at 10-E	Bit Resolutio	n		
(ADM0)					Clock (fad)	Conversion	Time	$2.7 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$					
FR2	FR1	FR0	LV1	LV0			Clock Note		fclk =	fclк =	fclк =	fclк =	fclk =
									1 MHz	4 MHz	8 MHz	16 MHz	24 MHz
0	0	0	0	0	Normal	fclк/64	19 fad	1216/fclк	Setting	Setting	Setting	76 <i>μ</i> s	50.67 μs
					1		(number		prohibited	prohibited	prohibited		
0	0	1				fclк/32	of	608/fclк			76 <i>μ</i> s	38 <i>µ</i> s	25.33 <i>µ</i> s
0	1	0				fclк/16	sampling	304/f ськ		76 <i>μ</i> s	38 <i>µ</i> s	19 <i>μ</i> s	12.67 <i>μ</i> s
0	1	1				fськ/8	clock:	152/fclк		38 <i>µ</i> s	19 <i>µ</i> s	9.5 <i>μ</i> s	6.33 <i>μ</i> s
1	0	0				fськ/6	7 fad)	114/fclк		28.5 <i>μ</i> s	14.25 <i>μ</i> s	7.125 <i>μ</i> s	4.75 µs
1	0	1				fськ/5		95/f ськ	95 <i>μ</i> s	23.75 <i>μ</i> s	11.875 <i>µ</i> s	5.938 <i>µ</i> s	3.96 <i>µ</i> s
1	1	0				fськ/4		76/f ськ	76 <i>μ</i> s	19 <i>µ</i> s	9.5 <i>μ</i> s	4.75 <i>μ</i> s	3.17 <i>μ</i> s
1	1	1				fськ/2		38/f ськ	38 <i>µ</i> s	9.5 <i>μ</i> s	4.75 μs	2.375 <i>μ</i> s	Setting
													prohibited
0	0	0	0	1	Normal	fclк/64	17 fad	1088/fclк	Setting	Setting	Setting	68 <i>µ</i> s	45.33 μs
					2		(number		prohibited	prohibited	prohibited		
0	0	1				fclк/32	of	544/fclк			68 <i>µ</i> s	34 <i>µ</i> s	22.67 <i>µ</i> s
0	1	0				fclк/16	sampling	272/fclк		68 <i>µ</i> s	34 <i>µ</i> s	17 <i>μ</i> s	11.33 <i>μ</i> s
0	1	1				fськ/8	clock:	136/fclк		34 <i>µ</i> s	17 <i>μ</i> s	8.5 <i>μ</i> s	5.67 <i>µ</i> s
1	0	0				fськ/6	5 fad)	102/fclк		25.5 μs	12.75 <i>μ</i> s	6.375 <i>μ</i> s	4.25 <i>μ</i> s
1	0	1				fclк/5]	85/fclк	85 <i>µ</i> s	21.25 μs	10.625 μs	5.3125 µs	3.54 <i>μ</i> s
1	1	0				fськ/4	1	68/f ськ	68 <i>µ</i> s	17 <i>μ</i> s	8.5 <i>μ</i> s	4.25 μs	2.83 <i>μ</i> s
1	1	1				fclк/2]	34/f ськ	34 <i>µ</i> s	8.5 <i>μ</i> s	4.25 μs	2.125 <i>μ</i> s	Setting
													prohibited

(1) When there is no A/D power supply stabilization wait time Normal mode 1, 2 (software trigger mode/hardware trigger no-wait mode)

Note These are the numbers of clock cycles when conversion is with 10-bit resolution. When eight-bit resolution is selected, the values are shorter by two cycles of the conversion clock (f_{AD}).

Cautions 1. The A/D conversion time must also be within the relevant range of conversion times (tconv) described in 27.6.1 A/D converter characteristics.

- 2. Rewrite the FR2 to FR0, LV1 and LV0 bits to other than the same data while conversion is stopped (ADCS = 0, ADCE = 0).
- 3. The above conversion time does not include conversion start time. Conversion start time add in the first conversion. Select conversion time, taking clock frequency errors into consideration.

Remark fcLK: CPU/peripheral hardware clock frequency



Table 10-3. A/D Conversion Time Selection (2/4)

A/D Converter Mode Register 0				ter 0	Mode	Conversion	Number of	Conversion	Conversion Time at 10-Bit Resolution					
(ADM0)						Clock (fad)	Conversion	Time	1.6 V ≤ V	$DD \leq 5.5 \; V$	Note 1	Note 2	2 Note 3	
FR2	FR1	FR0	LV1	LV0			Clock Note 4		fclк= 1 MHz	fclк = 4 MHz	fclк = 8 MHz	fcьк = 16 MHz	f _{cLK} = 24 MHz	
0	0	0	1	0	Low voltage	fclk/64	19 f _{AD} (number	1216/fclк	Setting prohibited	Setting prohibited	Setting prohibited	76 <i>μ</i> s	50.67 <i>μ</i> s	
0	0	1			1	fclк/32	of	608/fclк			76 <i>μ</i> s	38 <i>µ</i> s	25.33 <i>µ</i> s	
0	1	0				fclк/16	sampling	304/f ськ		76 <i>μ</i> s	38 <i>µ</i> s	19 <i>μ</i> s	12.67 <i>µ</i> s	
0	1	1				fclk/8	clock:	152/fclк		38 <i>µ</i> s	19 <i>µ</i> s	9.5 <i>μ</i> s	6.33 <i>μ</i> s	
1	0	0				fclk/6	7 fad)	114/fclк		28.5 <i>µ</i> s	14.25 <i>μ</i> s	7.125 <i>μ</i> s	4.75 <i>μ</i> s	
1	0	1				fclк/5		95/fclк	95 <i>μ</i> s	23.75 <i>μ</i> s	11.875 <i>μ</i> s	5.938 <i>μ</i> s	3.96 <i>µ</i> s	
1	1	0				fclk/4		76/f ськ	76 <i>μ</i> s	19 <i>μ</i> s	9.5 <i>μ</i> s	4.75 <i>μ</i> s	3.17 <i>μ</i> s	
1	1	1				fclk/2		38/f с∟к	38 <i>µ</i> s	9.5 <i>µ</i> s	4.75 <i>μ</i> s	2.375 μs	Setting prohibited	
0	0	0	1	1	Low voltage	fclк/64	17 f _{AD} (number	1088/fclк	Setting prohibited	Setting prohibited	Setting prohibited	68 <i>µ</i> s	45.33 μs	
0	0	1			2	fclк/32	of	544/fclк			68 <i>µ</i> s	34 <i>μ</i> s	22.667 <i>μ</i> s	
0	1	0				fclк/16	sampling	272/fclк		68 <i>µ</i> s	34 <i>μ</i> s	17 <i>μ</i> s	11.333 <i>μ</i> s	
0	1	1				fclk/8	clock: 5	136/fclк		34 <i>μ</i> s	17 <i>μ</i> s	8.5 <i>μ</i> s	5.667 <i>μ</i> s	
1	0	0	1			fськ/6	fad)	102/fclк		25.5 <i>μ</i> s	12.75 <i>μ</i> s	6.375 <i>μ</i> s	4.25 <i>μ</i> s	
1	0	1	1			fclk/5		85/f ськ	85 <i>μ</i> s	21.25 <i>μ</i> s	10.625 μs	5.3125 <i>µ</i> s	3.542 <i>μ</i> s	
1	1	0]			fclk/4		68/f ськ	68 <i>µ</i> s	17 <i>μ</i> s	8.5 <i>μ</i> s	4.25 <i>µ</i> s	2.833 <i>μ</i> s	
1	1	1				fclk/2		34/f ськ	34 <i>μ</i> s	8.5 <i>µ</i> s	4.25 <i>µ</i> s	2.125 <i>μ</i> s	Setting prohibited	

(2) When there is no A/D power supply stabilization wait time Low-voltage mode 1, 2 (software trigger mode/hardware trigger no-wait mode)

Notes 1. $1.8~V \leq V_{\text{DD}} \leq 5.5~V$

 $\textbf{2.} \quad 2.4 \ V \leq V_{\text{DD}} \leq 5.5 \ V$

- **3.** $2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$
- **4.** These are the numbers of clock cycles when conversion is with 10-bit resolution. When eight-bit resolution is selected, the values are shorter by two cycles of the conversion clock (f_{AD}).
- Cautions 1. The A/D conversion time must also be within the relevant range of conversion times (tconv) described in 27.6.1 A/D converter characteristics.
 - 2. Rewrite the FR2 to FR0, LV1 and LV0 bits to other than the same data while conversion is stopped (ADCS = 0, ADCE = 0).
 - 3. The above conversion time does not include conversion start time. Conversion start time add in the first conversion. Select conversion time, taking clock frequency errors into consideration.

Remark fclk: CPU/peripheral hardware clock frequency



Table 10-3. A/D Conversion Time Selection (3/4)

A/D (Convert	er Mode	e Regis	ster 0	Mode	Conversion	Number of	Number of	Stabilization	Stabilization Wait Time + Conversion Time at 10-Bit				
		(ADM0)				Clock (fad)	Stabilization	Conversion	Wait Time+	Resolution				
							Wait Clock	Clock Note 2	Conversion	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$				
FR2	FR1	FR0	LV1	LV0					Time	fclk =	fclk =	fclk =	fclk =	fclk =
										1 MHz	4 MHz	8 MHz	16 MHz	24 MHz
0	0	0	0	0	Normal	fclк/64	8 fad	19 fad	1728/fclк	Setting	Setting	Setting	108 <i>µ</i> s	72 <i>µ</i> s
					1			(number		prohibited	prohibited	prohibited		
0	0	1				fclк/32		of	864/f ськ			108 <i>μ</i> s	54 <i>μ</i> s	36 <i>µ</i> s
0	1	0				fclк/16		sampling	432/f ськ		108 <i>μ</i> s	54 <i>μ</i> s	27 <i>μ</i> s	18 <i>μ</i> s
0	1	1				fськ/8		clock:	216/fclк		54 <i>μ</i> s	27 μs	13.5 <i>μ</i> s	9 <i>μ</i> s
1	0	0				fclк/6		7 fad)	162/f ськ		40.5 <i>μ</i> s	20.25 µs	10.125 <i>µ</i> s	6.75 µs
1	0	1				fськ/5			135/fclк	135 <i>μ</i> s	33.75 µs	16.875 μs	8.4375 µs	5.625 µs
1	1	0				fськ/4			108/f ськ	108 <i>μ</i> s	27 μs	13.5 <i>μ</i> s	6.75 <i>μ</i> s	4.5 μs
1	1	1				fclк/2			54/f ськ	54 <i>µ</i> s	13.5 <i>μ</i> s	6.75 <i>μ</i> s	3.375 µs	Setting
														prohibited
0	0	0	0	1	Normal	fclк/64	8 fad	17 fad	1600/fclк	Setting	Setting	Setting	100 <i>µ</i> s	66.67 <i>μ</i> s
					2			(number		prohibited	prohibited	prohibited		
0	0	1				fclк/32		of	800/fclk			100 <i>μ</i> s	50 <i>μ</i> s	33.33 <i>µ</i> s
0	1	0				fclк/16		sampling	400/fclk		100 <i>μ</i> s	50 <i>μ</i> s	25 <i>µ</i> s	16.67 <i>μ</i> s
0	1	1				fськ/8		clock:	200/fclk		50 <i>μ</i> s	25 <i>μ</i> s	12.5 <i>μ</i> s	8.33 <i>µ</i> s
1	0	0				fclк/6		5 fad)	150/f ськ		37.5 <i>μ</i> s	18.75 <i>μ</i> s	9.375 <i>µ</i> s	6.25 <i>μ</i> s
1	0	1				fськ/5			125/f ськ	125 <i>μ</i> s	31.25 μs	15.625 <i>μ</i> s	7.8125 μs	5.21 <i>µ</i> s
1	1	0				fськ/4			100/f ськ	100 <i>μ</i> s	25 <i>µ</i> s	12.5 <i>μ</i> s	6.25 <i>μ</i> s	4.17 <i>μ</i> s
1	1	1				fclк/2			50/fclk	50 <i>μ</i> s	12.5 <i>μ</i> s	6.25 μs	3.125 <i>μ</i> s	Setting
														prohibited

(3) When there is A/D power supply stabilization wait time Normal mode 1, 2 (hardware trigger wait mode ^{Note 1})

- **Notes 1.** For the second and subsequent conversion in sequential conversion mode and for conversion of the channel specified by scan 1, 2, and 3 in scan mode, the conversion start time and stabilization wait time for A/D power supply do not occur after a hardware trigger is detected (see **Table 10-3 (1/4)**).
 - 2. These are the numbers of clock cycles when conversion is with 10-bit resolution. When eight-bit resolution is selected, the values are shorter by two cycles of the conversion clock (fAD).
- Cautions 1. The A/D conversion time must also be within the relevant range of conversion times (tconv) described in 27.6.1 A/D converter characteristics. Note that the conversion time (tconv) does not include the A/D power supply stabilization wait time.
 - 2. Rewrite the FR2 to FR0, LV1 and LV0 bits to other than the same data while conversion is stopped (ADCS = 0, ADCE = 0).
 - 3. The above conversion time does not include conversion start time. Conversion start time add in the first conversion. Select conversion time, taking clock frequency errors into consideration.
 - 4. When hardware trigger wait mode, specify the conversion time, including the stabilization wait time from the hardware trigger detection.

Remark fcLK: CPU/peripheral hardware clock frequency



Table 10-3. A/D Conversion Time Selection (4/4)

A/D Converter Mode Register 0			Mode	Conversion	Number of	Number of	Stabilization	Stabilization Wait Time + Conversion Time at 10-Bi				at 10-Bit		
(ADM0)				Clock (fad)	Stabilization	Conversion	Wait Time +	Resolution						
							Wait Clock	Clock Note 5	Conversion	1.6 V ≤ V	$od \leq 5.5 V$	Note 2	Note 3	Note 4
FR2	FR1	FR0	LV1	LV0					Time	fclk =	fclk =	fськ =	fclk =	fclk =
										1 MHz	4 MHz	8 MHz	16 MHz	24 MHz
0	0	0	1	0	Low	fclк/64	2 fad	19 fad	1344/fclк	Setting	Setting	Setting	84 <i>µ</i> s	56 <i>µ</i> s
					voltage			(number		prohibited	prohibited	prohibited		
0	0	1			1	fclк/32		of	672/fclk			84 <i>μ</i> s	42 <i>µ</i> s	28 <i>µ</i> s
0	1	0				fclк/16		sampling	336/f ськ		84 <i>μ</i> s	42 <i>μ</i> s	21 <i>µ</i> s	14 <i>μ</i> s
0	1	1				fclк/8		clock:	168/f ськ		42 <i>μ</i> s	21 <i>μ</i> s	10.5 <i>μ</i> s	7 <i>μ</i> s
1	0	0				fclк/6		7 fad)	126/fclк		31.5 <i>μ</i> s	15.75 <i>μ</i> s	7.875 <i>μ</i> s	5.25 µs
1	0	1				fclк/5			105/f ськ	105 <i>μ</i> s	26.25 <i>μ</i> s	13.125 <i>μ</i> s	6.5625 <i>μ</i> s	4.38 μs
1	1	0				fськ/4			84/f clk	84 <i>µ</i> s	21 <i>μ</i> s	10.5 <i>μ</i> s	5.25 <i>μ</i> s	3.5 <i>μ</i> s
1	1	1				fclk/2			42/fclk	42 <i>μ</i> s	10.5 <i>μ</i> s	5.25 μs	2.625 <i>μ</i> s	Setting
														prohibited
0	0	0	1	1	Low	fclк/64	2 fad	17 fad	1216/f ськ	Setting	Setting	Setting	76 <i>μ</i> s	50.67 <i>μ</i> s
					voltage			(number		prohibited	prohibited	prohibited		
0	0	1			2	fclк/32		of	608/fclк			76 <i>μ</i> s	38 <i>µ</i> s	25.33 <i>µ</i> s
0	1	0				fclк/16		sampling	304/f ськ		76 <i>μ</i> s	38 <i>µ</i> s	19 <i>µ</i> s	12.67 <i>µ</i> s
0	1	1				fclк/8		clock:	152/fclк		38 <i>µ</i> s	19 <i>μ</i> s	9.5 <i>μ</i> s	6.33 <i>µ</i> s
1	0	0				fclк/6		5 fad)	114/fськ		28.5 <i>µ</i> s	14.25 <i>μ</i> s	7.125 <i>μ</i> s	4.75 <i>μ</i> s
1	0	1				fськ/5			95/f clk	96 <i>μ</i> s	23.75 <i>μ</i> s	11.88 <i>μ</i> s	5.938 <i>μ</i> s	3.96 <i>µ</i> s
1	1	0				fськ/4			76/f clk	76 <i>μ</i> s	19 <i>μ</i> s	9.5 <i>μ</i> s	4.75 <i>μ</i> s	3.17 <i>μ</i> s
1	1	1				fclк/2			38/f ськ	38 <i>µ</i> s	9.5 <i>μ</i> s	4.75 <i>μ</i> s	2.375 <i>μ</i> s	Setting
														prohibited

(4) When there is A/D power supply stabilization wait time Low-voltage mode 1, 2 (hardware trigger wait mode Note 1)

- **Notes 1.** For the second and subsequent conversion in sequential conversion mode and for conversion of the channel specified by scan 1, 2, and 3 in scan mode, the conversion start time and stabilization wait time for A/D power supply do not occur after a hardware trigger is detected (see **Table 10-3 (2/4)**).
 - $\textbf{2.} \quad 1.8 \ V \leq V_{\text{DD}} \leq 5.5 \ V$
 - $\textbf{3.} \quad 2.4 \ V \leq V_{\text{DD}} \leq 5.5 \ V$
 - $\textbf{4.} \quad 2.7 \ V \leq V_{\text{DD}} \leq 5.5 \ V$
 - **5.** These are the numbers of clock cycles when conversion is with 10-bit resolution. When eight-bit resolution is selected, the values are shorter by two cycles of the conversion clock (f_{AD}).
- Cautions 1. The A/D conversion time must also be within the relevant range of conversion times (tconv) described in 27.6.1 A/D converter characteristics. Note that the conversion time (tconv) does not include the A/D power supply stabilization wait time.
 - 2. Rewrite the FR2 to FR0, LV1 and LV0 bits to other than the same data while conversion is stopped (ADCS = 0, ADCE = 0).
 - 3. The above conversion time does not include conversion start time. Conversion start time add in the first conversion. Select conversion time, taking clock frequency errors into consideration.
 - 4. When hardware trigger wait mode, specify the conversion time, including the stabilization wait time from the hardware trigger detection.

Remark fclk: CPU/peripheral hardware clock frequency




Figure 10-5. A/D Converter Sampling and A/D Conversion Timing (Example for Software Trigger Mode)



10.3.3 A/D converter mode register 1 (ADM1)

This register is used to specify the A/D conversion trigger, conversion mode, and hardware trigger signal. The ADM1 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 10-6. Format of A/D Converter Mode Register 1 (ADM1)

Address: FFF32H A		After reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
ADM1	ADTMD1	ADTMD0	ADSCM	0	0	0	ADTRS1	ADTRS0

ADTMD1	ADTMD0	Selection of the A/D conversion trigger mode
0	×	Software trigger mode
1	0	Hardware trigger no-wait mode
1	1	Hardware trigger wait mode

ADSCM	Specification of the A/D conversion mode
0	Sequential conversion mode
1	One-shot conversion mode

ADTRS1	ADTRS0	Selection of the hardware trigger signal
0	0	End of timer channel 01 count or capture interrupt signal (INTTM01)
0	1	Setting prohibited
1	0	Setting prohibited
1	1	12-bit interval timer interrupt signal (INTIT)

Cautions 1. Rewrite the value of the ADM1 register while conversion is stopped (ADCS = 0, ADCE = 0).

- 2. To complete A/D conversion, specify at least the following time as the hardware trigger interval: Hardware trigger no wait mode: 2 fcLK clock + conversion start time + A/D conversion time
 Hardware trigger wait mode: 2 fcLK clock + conversion start time + A/D power supply stabilization wait time + A/D conversion time
- 3. In modes other than SNOOZE mode, input of the next INTIT will not be recognized as a valid hardware trigger for up to four fclk cycles after the first INTIT is input.

Remarks 1. ×: don't care

2. fclk: CPU/peripheral hardware clock frequency



10.3.4 A/D converter mode register 2 (ADM2)

This register is used to select the + side or - side reference voltage of the A/D converter, check the upper limit and lower limit A/D conversion result values, select the resolution, and specify whether to use the SNOOZE mode.

The ADM2 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 10-7. Format of A/D Converter Mode Register 2 (ADM2) (1/2)

Address	: F0010H A	fter reset: 00H	R/W					
Symbol	7	6	5	4	<3>	<2>	1	<0>
ADM2	ADREFP1	ADREFP0	ADREFM	0	ADRCK	AWC	0	ADTYP

ADREFP1	ADREFP0	Selection of the + side reference voltage source of the A/D converter			
0	0	Supplied from VDD			
0	1	Supplied from P20/AVREFP/ANI0			
1	0	Supplied from the internal reference voltage (1.45 V) Note			
1	1 1 Setting prohibited				
 (1) Set ADC (2) Change (3) Referen (4) Set ADC (5) Referen When ADR When ADR 	 When ADREFP1 or ADREFP0 bit is rewritten, this must be configured in accordance with the following procedures. (1) Set ADCE = 0 (2) Change the values of ADREFP1 and ADREFP0 (3) Reference voltage stabilization wait time A (4) Set ADCE = 1 (5) Reference voltage stabilization wait time B When ADREFP1 and ADREFP0 are set to 1 and 0, the setting is changed to A = 5 μ s, B = 1 μ s. When ADREFP1 and ADREFP0 are set to 0 and 0 or 0 and 1, A needs no wait and B = 1 μ s. After (5) stabilization time, start the A/D conversion. 				

ADREFM	Selection of the – side reference voltage of the A/D converter
0	Supplied from Vss
1	Supplied from P21/AV _{REFM} /ANI1

Note This setting can be used only in HS (high-speed main) mode.

Cautions 1. Rewrite the value of the ADM2 register while conversion is stopped (ADCS = 0, ADCE = 0).

- 2. Do not set the ADREFP1 bit to 1 when shifting to STOP mode. When the internal reference voltage is selected (ADREFP1, ADREFP0 = 1, 0), the A/D converter reference voltage current (IADREF) indicated in 27.4.2 Supply current characteristics will be added.
- 3. When using AVREFP and AVREFM, specify ANI0 and ANI1 as the analog input channels and specify input mode by using the port mode register.



Address	: F0010H A	fter reset: 00H	R/W					
Symbol	7	6	5	4	<3>	<2>	1	<0>
ADM2	ADREFP1	ADREFP0	ADREFM	0	ADRCK	AWC	0	ADTYP

Figure 10-7. Format of A/D Converter Mode Register 2 (ADM2) (2/2)

ADRCK	Checking the upper limit and lower limit conversion result values
0	The interrupt signal (INTAD) is output when the ADLL register \leq the ADCR register \leq the ADUL register (AREA 1).
1	The interrupt signal (INTAD) is output when the ADCR register < the ADLL register (AREA 2) or the ADUL register < the ADCR register (AREA 3).

Figure 10-8 shows the generation range of the interrupt signal (INTAD) for AREA 1 to AREA 3.

AWC	Specification of the SNOOZE mode			
0	Do not use the SNOOZE mode function.			
1	Use the SNOOZE mode function.			

The hardware trigger signal releases the A/D converter from STOP mode and A/D conversion proceeds (in SNOOZE mode) without requiring CPU operations.

- The SNOOZE mode function can only be specified when the high-speed on-chip oscillator clock is selected for the CPU/peripheral hardware clock (fcLK). If any other clock is selected, specifying this mode is prohibited.
- Using the SNOOZE mode function in the software trigger mode or hardware trigger no-wait mode is prohibited.
- Using the SNOOZE mode function in the sequential conversion mode is prohibited.
- When using the SNOOZE mode function, specify a hardware trigger interval of at least "shift time to SNOOZE mode ^{Note} + conversion start time + A/D power supply stabilization wait time + A/D conversion time +2 fcLK clock"
- Even when using SNOOZE mode, be sure to set the AWC bit to 0 in normal operation and change it to 1 just before shifting to STOP mode.

Also, be sure to change the AWC bit to 0 after returning from STOP mode to normal operation.


If the AWC bit is left set to 1, A/D conversion will not start normally in spite of the subsequent SNOOZE mode or normal operation.

ADTYP	Selection of the A/D conversion resolution
0	10-bit resolution
1	8-bit resolution

Note Refer to "Transition time from STOP mode to SNOOZE mode" in 16.3.3 SNOOZE mode.

Caution Only rewrite the value of the ADM2 register while conversion operation is stopped (ADCS = 0, ADCE = 0).

Figure 10-8. ADRCK Bit Interrupt Signal Generation Range



Remark If INTAD does not occur, the A/D conversion result is not stored in the ADCR or ADCRH register.



10.3.5 10-bit A/D conversion result register (ADCR)

This register is a 16-bit register that stores the A/D conversion result. The lower 6 bits are fixed to 0. Each time A/D conversion ends, the conversion result is loaded from the successive approximation register (SAR). The higher 8 bits of the conversion result are stored in FFF1FH and the lower 2 bits are stored in the higher 2 bits of FFF1EH ^{Note}.

The ADCR register can be read by a 16-bit memory manipulation instruction.

Reset signal generation clears this register to 0000H.

Note If the A/D conversion result is outside the range specified by using the A/D conversion comparison function (the value specified by the ADRCK bit of the ADM2 register and ADUL/ADLL registers; see **Figure 10-8**), the result is not stored.

Figure 10-9. Format of 10-bit A/D Conversion Result Register (ADCR)

	Addres	s: FFF	1FH, FF	F1EH	After	reset: (0000H	R								
Symbol				FFF	1FH							FFF	1EH			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADCR											0	0	0	0	0	0

- Cautions 1. When 8-bit resolution A/D conversion is selected (when the ADTYP bit of A/D converter mode register 2 (ADM2) is 1) and the ADCR register is read, 0 is read from the lower two bits (bits 7 and 6 of the ADCR register).
 - 2. When the ADCR register is accessed in 16-bit units, the higher 10 bits of the conversion result are read in order starting at bit 15 of the ADCR register.



10.3.6 8-bit A/D conversion result register (ADCRH)

This register is an 8-bit register that stores the A/D conversion result. The higher 8 bits of 10-bit resolution are stored ^{Note}.

The ADCRH register can be read by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Note If the A/D conversion result is outside the range specified by using the A/D conversion comparison function (the value specified by the ADRCK bit of the ADM2 register and ADUL/ADLL registers; see **Figure 10-8**), the result is not stored.

Figure 10-10. Format of 8-bit A/D Conversion Result Register (ADCRH)

Address: FFF1FH After reset: 00H R Symbol 7 6 5 4 3 2 1 0 ADCRH

Caution When writing to the A/D converter mode register 0 (ADM0), analog input channel specification register (ADS), and A/D port configuration register (ADPC), the contents of the ADCRH register may become undefined. Read the conversion result following conversion completion before writing to the ADM0, ADS, and ADPC registers. Using timing other than the above may cause an incorrect conversion result to be read.



10.3.7 Analog input channel specification register (ADS)

This register specifies the input channel of the analog voltage to be A/D converted.

The ADS register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 10-11. Format of Analog Input Channel Specification Register (ADS) (1/2)

Address: FFF31H	After reset: 00H	R/W
///////////////////////////////////////	7 1101 10001. 0011	1 1/ 1

Symbol	7	6	5	4	3	2	1	0	
ADS	ADISS	0	0	ADS4	ADS3	ADS2	ADS1	ADS0	

O Select mode (ADMD = 0)

		/					
ADISS	ADS4	ADS3	ADS2	ADS1	ADS0	Analog input channel	Input source
0	0	0	0	0	0	ANI0	P20/ANI0/AVREFP pin
0	0	0	0	0	1	ANI1	P21/ANI1/AVREFM pin
0	0	0	0	1	0	ANI2	P22/ANI2 pin
0	0	0	0	1	1	ANI3	P23/ANI3 pin
0	1	0	0	0	0	ANI16	P01/ANI16 pin
0	1	0	0	0	1	ANI17	P00/ANI17 pin
0	1	0	0	1	0	ANI18	P147/ANI18 pin
0	1	0	0	1	1	ANI19	P120/ANI19 pin
1	0	0	0	0	1	_	Internal reference voltage (1.45 V) ^{Note}
		Other than	the above			Setting prohib	ited



Address	: FFF31H	After reset: 0	0H R/W											
Symbol	7	6	Ę	5	4	3	2		1	0				
ADS	ADISS	0	()	ADS4	ADS3	ADS2	AD	IS1	ADS0				
	O Scan mo	de (ADMD	= 1)											
	ADISS ADS4 ADS3 ADS2 ADS1 ADS0 Analog input channel													
							Scan 0	Scan 1	Scan 2	Scan 3				
	0	0	0	0	0	0	ANI0	ANI1	ANI2	ANI3				
	0	0	0	0	0	1	ANI1	ANI2	ANI3	-				
	0	0	0	ANI2	ANI3	-	-							
	0	0	0	0	1	1	ANI3		-	-				
	Other than the above Setting prohibited													

Figure 10-11. Format of Analog Input Channel Specification Register (ADS) (2/2)

Cautions 1. Be sure to clear bits 5 and 6 to 0.

- 2 Set a channel to be set the analog input by ADPC and PMCx registers in the input mode by using port mode registers 0, 2, 12, or 14 (PM0, PM2, PM12, PM14).
- 3. Do not set the pin that is set by the A/D port configuration register (ADPC) as digital I/O by the ADS register.
- 4. Do not set the pin that is set by port mode control register 0, 12, or 14 (PMC0, PMC12, PMC14) as digital I/O by the ADS register.
- 5. Rewrite the value of the ADISS bit while conversion is stopped (ADCS = 0, ADCE = 0).
- 6. If using AV_{REFP} as the + side reference voltage of the A/D converter, do not select ANI0 as an A/D conversion channel.
- 7. If using AVREFM as the side reference voltage of the A/D converter, do not select ANI1 as an A/D conversion channel.
- If the ADISS bit is set to 1, the internal reference voltage (1.45 V) cannot be used for the + side reference voltage. After the ADISS bit is set to 1, the initial conversion result cannot be used. For the setting flow, see 10.7.4 Setup when internal reference voltage is selected (example for software trigger mode and one-shot conversion mode).
- Do not set the ADISS bit to 1 when shifting to STOP mode. When the ADISS bit is set to 1, the A/D converter reference voltage current (IADREF) indicated in 27.3.2 Supply current characteristics will be added.



10.3.8 Conversion result comparison upper limit setting register (ADUL)

This register is used to specify the setting for checking the upper limit of the A/D conversion results.

The A/D conversion results and ADUL register value are compared, and interrupt signal (INTAD) generation is controlled in the range specified for the ADRCK bit of A/D converter mode register 2 (ADM2) (shown in **Figure 10-8**).

The ADUL register can be set by an 8-bit memory manipulation instruction.

Reset signal generation sets this register to FFH.

Figure 10-12. Format of Conversion Result Comparison Upper Limit Setting Register (ADUL)

Address: F0011H After reset: FFH R/W

Symbol	7	6	5	4	3	2	1	0
ADUL	ADUL7	ADUL6	ADUL5	ADUL4	ADUL3	ADUL2	ADUL1	ADUL0

10.3.9 Conversion result comparison lower limit setting register (ADLL)

This register is used to specify the setting for checking the lower limit of the A/D conversion results.

The A/D conversion results and ADLL register value are compared, and interrupt signal (INTAD) generation is controlled in the range specified for the ADRCK bit of A/D converter mode register 2 (ADM2) (shown in **Figure 10-8**).

The ADLL register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 10-13. Format of Conversion Result Comparison Lower Limit Setting Register (ADLL)

Address: F0012H After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
ADLL	ADLL7	ADLL6	ADLL5	ADLL4	ADLL3	ADLL2	ADLL1	ADLL0

- Cautions 1. When A/D conversion with 10-bit resolution is selected, the eight higher-order bits of the 10-bit A/D conversion result register (ADCR) are compared with the values in the ADUL and ADLL registers.
 - Only write new values to the ADUL and ADLL registers while conversion is stopped (ADCS = 0, ADCE = 0).
 - 3. The setting of the ADUL registers must be greater than that of the ADLL register.



10.3.10 A/D test register (ADTES)

This register is used to select the + side reference voltage or - side reference voltage for the converter, an analog input channel (ANIxx), or the internal reference voltage (1.45 V) as the target for A/D conversion.

When using this register to test the converter, set as follows.

- For zero-scale measurement, select the side reference voltage as the target for conversion.
- For full-scale measurement, select the + side reference voltage as the target for conversion.

The ADTES register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 10-14. Format of A/D Test Register (ADTES)

Address: F0013H After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
ADTES	0	0	0	0	0	0	ADTES1	ADTES0

ADTES1	ADTES0	A/D conversion target
0	0	internal reference voltage (1.45 V) ^{Note} (This is specified using the analog input channel specification register (ADS).)
1	0	The - side reference voltage (selected by the ADREFM bit of the ADM2 register)
1	1	The + side reference voltage (selected by the ADREFP1 or ADREFP0 bit of the ADM2 register)
Other than	the above	Setting prohibited

Note The internal reference voltage (1.45 V) can be selected only in the HS (high-speed main) mode.



10.3.11 Registers controlling port function of analog input pins

Set up the registers for controlling the functions of the ports shared with the analog input pins of the A/D converter (port mode registers (PMxx), port mode control registers (PMCxx), and A/D port configuration register (ADPC)). For details, see **4.3.1 Port mode registers (PMxx)**, **4.3.6 Port mode control registers (PMCxx)**, and **4.3.7 A/D port configuration register (ADPC)**.

When using the ANI0 to ANI3 pins for analog input of the A/D converter, set the port mode register (PMxx) bit corresponding to each port to 1 and select analog input through the A/D port configuration register (ADPC).

When using the ANI16 to ANI19 pins for analog input of the A/D converter, set the port mode register (PMxx) bit and port mode control register (PMCxx) bit corresponding to each port to 1.



10.4 A/D Converter Conversion Operations

The A/D converter conversion operations are described below.

- <1> The voltage input to the selected analog input channel is sampled by the sample & hold circuit.
- <2> When sampling has been done for a certain time, the sample & hold circuit is placed in the hold state and the sampled voltage is held until the A/D conversion operation has ended.
- <3> Bit 9 of the successive approximation register (SAR) is set. The series resistor string voltage tap is set to (1/2) AVREF by the tap selector.
- <4> The voltage difference between the series resistor string voltage tap and sampled voltage is compared by the voltage comparator. If the analog input is greater than (1/2) AVREF, the MSB bit of the SAR register remains set to 1. If the analog input is smaller than (1/2) AVREF, the MSB bit is reset to 0.
- <5> Next, bit 8 of the SAR register is automatically set to 1, and the operation proceeds to the next comparison. The series resistor string voltage tap is selected according to the preset value of bit 9, as described below.
 - Bit 9 = 1: (3/4) AVREF
 - Bit 9 = 0: (1/4) AVREF
 - The voltage tap and sampled voltage are compared and bit 8 of the SAR register is manipulated as follows.
 - Sampled voltage ≥ Voltage tap: Bit 8 = 1
 - Sampled voltage < Voltage tap: Bit 8 = 0
- <6> Comparison is continued in this way up to bit 0 of the SAR register.
- <7> Upon completion of the comparison of 10 bits, an effective digital result value remains in the SAR register, and the result value is transferred to the A/D conversion result register (ADCR, ADCRH) and then latched ^{Note 1}. At the same time, the A/D conversion end interrupt request (INTAD) can also be generated ^{Note 1}.
- <8> Repeat steps <1> to <7>, until the ADCS bit is cleared to 0^{Note 2}. To stop the A/D converter, clear the ADCS bit to 0.
- **Notes 1.** If the A/D conversion result is outside the A/D conversion result range specified by the ADRCK bit and the ADUL and ADLL registers (see **Figure 10-8**), the A/D conversion result interrupt request signal is not generated and no A/D conversion results are stored in the ADCR and ADCRH registers.
 - 2. While in the sequential conversion mode, the ADCS flag is not automatically cleared to 0. This flag is not automatically cleared to 0 while in the one-shot conversion mode of the hardware trigger no-wait mode, either. Instead, 1 is retained.
- **Remarks 1.** Two types of the A/D conversion result registers are available.
 - ADCR register (16 bits): Store 10-bit A/D conversion value
 - ADCRH register (8 bits): Store 8-bit A/D conversion value
 - AVREF: The + side reference voltage of the A/D converter. This can be selected from AVREFP, the internal reference voltage (1.45 V), and VDD.






Figure 10-15. Conversion Operation of A/D Converter (Software Trigger Mode)

In one-shot conversion mode, the ADCS bit is automatically cleared to 0 after completion of A/D conversion.

In sequential conversion mode, A/D conversion operations proceed continuously until the software clears bit 7 (ADCS) of the A/D converter mode register 0 (ADM0) to 0.

Writing to the analog input channel specification register (ADS) during A/D conversion interrupts the current conversion after which A/D conversion of the analog input specified by the ADS register proceeds. Data from the A/D conversion that was in progress are discarded.

Reset signal generation clears the A/D conversion result register (ADCR, ADCRH) to 0000H or 00H.



10.5 Input Voltage and Conversion Results

The relationship between the analog input voltage input to the analog input pins (ANI0 to ANI3, ANI16 to ANI19) and the theoretical A/D conversion result (stored in the 10-bit A/D conversion result register (ADCR)) is shown by the following expression.

SAR = INT
$$\left(\frac{V_{AIN}}{AV_{REF}} \times 1024 + 0.5\right)$$

ADCR = SAR × 64

or

$$(\frac{ADCR}{64} - 0.5) \times \frac{AV_{\mathsf{REF}}}{1024} \le \mathsf{VAIN} < (\frac{ADCR}{64} + 0.5) \times \frac{AV_{\mathsf{REF}}}{1024}$$

where, INT(): Function which returns integer part of value in parentheses

VAIN: Analog input voltage
AVREF: AVREF pin voltage
ADCR: A/D conversion result register (ADCR) value
SAR: Successive approximation register

Figure 10-16 shows the relationship between the analog input voltage and the A/D conversion result.




Figure 10-16. Relationship Between Analog Input Voltage and A/D Conversion Result

Remark AVREF: The + side reference voltage of the A/D converter. This can be selected from AVREFP, the internal reference voltage (1.45 V), and VDD.

10.6 A/D Converter Operation Modes

The operation of each A/D converter mode is described below. In addition, the procedure for specifying each mode is described in **10.7** A/D Converter Setup Flowchart.

10.6.1 Software trigger mode (select mode, sequential conversion mode)

- <1> In the stop status, the ADCE bit of A/D converter mode register 0 (ADM0) is set to 1, and the system enters the A/D conversion standby status.
- <2> After the software counts up to the stabilization wait time (1 µs), the ADCS bit of the ADM0 register is set to 1 to perform the A/D conversion of the analog input specified by the analog input channel specification register (ADS).
- <3> When A/D conversion ends, the conversion result is stored in the A/D conversion result register (ADCR, ADCRH), and the A/D conversion end interrupt request signal (INTAD) is generated. After A/D conversion ends, the next A/D conversion immediately starts.
- <4> When ADCS is overwritten with 1 during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
- <5> When the value of the ADS register is rewritten or overwritten during conversion operation, the current A/D conversion is interrupted, and A/D conversion is performed on the analog input respecified by the ADS register. The partially converted data is discarded.
- <6> Even if a hardware trigger is input during conversion operation, A/D conversion does not start.
- <7> When ADCS is cleared to 0 during conversion operation, the current A/D conversion is interrupted, and the system enters the A/D conversion standby status.
- <8> When ADCE is cleared to 0 while in the A/D conversion standby status, the A/D converter enters the stop status. When ADCE = 0, specifying 1 for ADCS is ignored and A/D conversion does not start.

Figure 10-17. Example of Software Trigger Mode (Select Mode, Sequential Conversion Mode) Operation Timing

	<1	> ADC	CE is set to 1	l.						ADCE is cl	eared to 0. <	3>
ADCE	The trigger is not			set to 1 while in the n standby status.	e <2	ADCS is overw with 1 during A conversion ope	/D	<6> A hardware tri is generated (and ignored).		S is cleared to 0 during A/D sion operation.	7>	The trigger is not
ADCS ^{ac}	knowledged.	-					<	ADS is rewritter > A/D conversion (from ANI0 to A	operation		· · · · ·	acknowledged
ADS				Data 0 (ANI0)				Data 1 (ANI1)				
A/D			<	A/D conversion < ends and the next conversion starts.	3>	Conversion is interrupted and restarts.	3>	<	3> •	<3>	Conversion is interrupted.	
conversion status	Stop status	Conversion standby	Data 0 (ANI0)	Data 0 (ANI0)	Data 0 (ANI0)	Data 0 (ANI0)	Data 0 (ANI0)	Data 1 (ANI1)	Data 1 (ANI1)	Data 1 (ANI1)	Conversion standby	Stop status
ADCR, ADCRH				Data 0 (ANI0)	Data 0 (ANI0)			Data 0 (ANI0)	Data 1 (ANI1)		Data 1 (ANI1)	
INTAD									Π			



10.6.2 Software trigger mode (select mode, one-shot conversion mode)

- <1> In the stop status, the ADCE bit of A/D converter mode register 0 (ADM0) is set to 1, and the system enters the A/D conversion standby status.
- <2> After the software counts up to the stabilization wait time (1 µs), the ADCS bit of the ADM0 register is set to 1 to perform the A/D conversion of the analog input specified by the analog input channel specification register (ADS).
- <3> When A/D conversion ends, the conversion result is stored in the A/D conversion result register (ADCR, ADCRH), and the A/D conversion end interrupt request signal (INTAD) is generated.
- <4> After A/D conversion ends, the ADCS bit is automatically cleared to 0, and the system enters the A/D conversion standby status.
- <5> When ADCS is overwritten with 1 during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
- <6> When the value of the ADS register is rewritten or overwritten during conversion operation, the current A/D conversion is interrupted, and A/D conversion is performed on the analog input respecified by the ADS register. The partially converted data is discarded.
- <7> When ADCS is cleared to 0 during conversion operation, the current A/D conversion is interrupted, and the system enters the A/D conversion standby status.
- <8> When ADCE is cleared to 0 while in the A/D conversion standby status, the A/D converter enters the stop status. When ADCE = 0, specifying 1 for ADCS is ignored and A/D conversion does not start. In addition, A/D conversion does not start even if a hardware trigger is input while in the A/D conversion standby status.

Figure 10-18. Example of Software Trigger Mode (Select Mode, One-Shot Conversion Mode) Operation Timing

	~	<1> A[DCE is set to 1.										ADCE	is cleared to 0. <	8>
ADCE	The trigger is not	<2	conversion	<4:	ADCS is automatically < cleared to 0 after	Ē .	ADCS is overwrit with 1 during A/D		1	2> ↓	<	4> < ↓	:2> <	7> ADCS is cleared to 0 during A/D	The trigger
ADCS	acknowledged		standby state		conversion ends.					<6	> ADS is rewritten during / A/D conversion operation (from ANI0 to ANI1).			conversion operation.	is not acknowledged.
ADS			Data 0 (ANI0)								Data 1 (ANI1)				
4/5				<3:	A/D conversion ends.		Conversion is interrupted and restarts.	<	3>		<	3>		Conversion is	
A/D conversion status	Stop status	Conversion standby	Data 0 (ANI0)		Conversion standby	Data 0 (ANI0)	Data 0 (ANI0)		Conversion standby	Data 0 (ANI0)	Data 1 (ANI1)	Conversio standby		Conversion standby	Stop status
ADCR, ADCRH						Data (ANI				Data (AN			Data (ANI		
INTAD					1										



10.6.3 Software trigger mode (scan mode, sequential conversion mode)

- <1> In the stop status, the ADCE bit of A/D converter mode register 0 (ADM0) is set to 1, and the system enters the A/D conversion standby status.
- <2> After the software counts up to the stabilization wait time (1 µs), the ADCS bit of the ADM0 register is set to 1 to perform A/D conversion on the four analog input channels specified by scan 0 to scan 3, which are specified by the analog input channel specification register (ADS). A/D conversion is performed on the analog input channels in order, starting with that specified by scan 0.
- <3> A/D conversion is sequentially performed on the four analog input channels, the conversion results are stored in the A/D conversion result register (ADCR, ADCRH) each time conversion ends, and the A/D conversion end interrupt request signal (INTAD) is generated. After A/D conversion of the four channels ends, the A/D conversion of the channel following the specified channel automatically starts (until all four channels are finished).
- <4> When ADCS is overwritten with 1 during conversion operation, the current A/D conversion is interrupted, and conversion restarts at the first channel. The partially converted data is discarded.
- <5> When the value of the ADS register is rewritten or overwritten during conversion operation, the current A/D conversion is interrupted, and A/D conversion is performed on the first channel respecified by the ADS register. The partially converted data is discarded.
- <6> Even if a hardware trigger is input during conversion operation, A/D conversion does not start.
- <7> When ADCS is cleared to 0 during conversion operation, the current A/D conversion is interrupted, and the system enters the A/D conversion standby status.
- <8> When ADCE is cleared to 0 while in the A/D conversion standby status, the A/D converter enters the stop status. When ADCE = 0, specifying 1 for ADCS is ignored and A/D conversion does not start.

Figure 10-19. Example of Software Trigger Mode (Scan Mode, Sequential Conversion Mode) Operation Timing


	<	1> AD	CE is se	et to 1.															ADCE i	s clea	red to 0.<	8>
ADCE	The trigge is no knowledged			S is set t ersion st				<4:	> with	1 during	erwritter g A/D operatio		g			trigger i I ignored	i).		S is clea during A n operat	√D `'		The trigger is not
ADCS	< <u> </u>	ANI0 to ANI3 ANI0 to ANI3															acknowledged.					
ADS		ANI0	to ANI3												ANI	1 to ANI	3					
A/D			A/D o		n ends a nversion	nd the <3 starts.	3>			nversior	n is and res	<3 starts.	}>			version i rupted a		<: arts.	3>		Conversion is interrupted.	
conversion status	Stop status	Conversion standby	Data 0 (ANI0)		Data 2 (ANI2)	Data 3 (ANI3)	Data 0 (ANI0)			Data 1 (ANI1)	Data 2 (ANI2)	Data 3 (ANI3)	Data 0 (ANI0)		Data 1 (ANI1)	Data 2 (ANI2)	Data 3 (ANI3)	Undefined value	Data 1 (ANI1)	Data 2 (ANI2)	Conversion standby	Stop status
ADCR, ADCRH				Data 0 (ANI0)	Data 1 (ANI1)	Data 2 (ANI2)	[Data 0 (A	NIO)	Data 1 (ANI1)	Data 2 (ANI2)	Data 3 (ANI3)		ata 0 NI0)	Data 1 (ANI1)	Data 2 (ANI2)	Data 3 (ANI3)	Undefined value		Data 1 (ANI1)		
INTAD							п												Π			
			The	interrup	t is gene	rated fou	 Ir times		The	interru	pt is gei	nerated	 four tin	nes.	The	e interru	pt is ger	nerated f	ے۔ our time	es.		



10.6.4 Software trigger mode (scan mode, one-shot conversion mode)

- <1> In the stop status, the ADCE bit of A/D converter mode register 0 (ADM0) is set to 1, and the system enters the A/D conversion standby status.
- <2> After the software counts up to the stabilization wait time (1 µs), the ADCS bit of the ADM0 register is set to 1 to perform A/D conversion on the four analog input channels specified by scan 0 to scan 3, which are specified by the analog input channel specification register (ADS). A/D conversion is performed on the analog input channels in order, starting with that specified by scan 0.
- <3> A/D conversion is sequentially performed on the four analog input channels, the conversion results are stored in the A/D conversion result register (ADCR, ADCRH) each time conversion ends, and the A/D conversion end interrupt request signal (INTAD) is generated.
- <4> After A/D conversion of the four channels ends, the ADCS bit is automatically cleared to 0, and the system enters the A/D conversion standby status.
- <5> When ADCS is overwritten with 1 during conversion operation, the current A/D conversion is interrupted, and conversion restarts at the first channel. The partially converted data is discarded.
- <6> When the value of the ADS register is rewritten or overwritten during conversion operation, the current A/D conversion is interrupted, and A/D conversion is performed on the first channel respecified by the ADS register. The partially converted data is discarded.
- <7> When ADCS is cleared to 0 during conversion operation, the current A/D conversion is interrupted, and the system enters the A/D conversion standby status.
- <8> When ADCE is cleared to 0 while in the A/D conversion standby status, the A/D converter enters the stop status. When ADCE = 0, specifying 1 for ADCS is ignored and A/D conversion does not start. In addition, A/D conversion does not start even if a hardware trigger is input while in the A/D conversion standby status.

Figure 10-20. Example of Software Trigger Mode (Scan Mode, One-Shot Conversion Mode) Operation Timing





10.6.5 Hardware trigger no-wait mode (select mode, sequential conversion mode)

- <1> In the stop status, the ADCE bit of A/D converter mode register 0 (ADM0) is set to 1, and the system enters the A/D conversion standby status.
- <2> After the software counts up to the stabilization wait time (1 μ s), the ADCS bit of the ADM0 register is set to 1 to place the system in the hardware trigger standby status (and conversion does not start at this stage). Note that, while in this status, A/D conversion does not start even if ADCS is set to 1.
- <3> If a hardware trigger is input while ADCS = 1, A/D conversion is performed on the analog input specified by the analog input channel specification register (ADS).
- <4> When A/D conversion ends, the conversion result is stored in the A/D conversion result register (ADCR, ADCRH), and the A/D conversion end interrupt request signal (INTAD) is generated. After A/D conversion ends, the next A/D conversion immediately starts.
- <5> If a hardware trigger is input during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
- <6> When the value of the ADS register is rewritten or overwritten during conversion operation, the current A/D conversion is interrupted, and A/D conversion is performed on the analog input respecified by the ADS register. The partially converted data is discarded.
- <7> When ADCS is overwritten with 1 during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
- <8> When ADCS is cleared to 0 during conversion operation, the current A/D conversion is interrupted, and the system enters the A/D conversion standby status. However, the A/D converter does not stop in this status.
- <9> When ADCE is cleared to 0 while in the A/D conversion standby status, the A/D converter enters the stop status. When ADCS = 0, inputting a hardware trigger is ignored and A/D conversion does not start.

Figure 10-21. Example of Hardware Trigger No-Wait Mode (Select Mode, Sequential Conversion Mode) Operation Timing

	<1> ADCE is set to 1.										ADCE	is cleare	d to 0. <9	>
ADCE	Ì	<2		is set to 1.										
Hardware trigger				> A hardwar is generate		<5	 A hardware trig generated durir conversion ope 	The trige acknov	ger is not vledged.					
00	The trigge acknowle	r is not	Trigger standby <u>status</u>						ADCS is over with 1 durin conversion ope	ng A/D	7> ADCS is to 0 du conversion o	cleared< ring A/D peration.	8>	
ADCS								<6	> ADS is rewritten A/D conversion of (from ANI0 to AN	operation				
ADS							A Construction of the cons							
A/D				<4	> A/D convers ends and th conversion starts.	e next	Conversion is interrupted <4 and restarts.	1>	Conversion is interrupted <4 and restarts.	>	Conversion interrupted a restarts. </td <td>and</td> <td>Conversion is interrupted.</td> <td></td>	and	Conversion is interrupted.	
conversion status	Stop status		version indby	Data 0 (ANI0)	Data 0 (ANI0)	Data 0 (ANI0)	Data 0 (ANI0)	Data 0 (ANI0)	Data 1 (ANI1)	Data 1 (ANI1)	Data 1 (ANI1)	Data 1 (ANI1)	Conversion standby	Stop status
ADCR, ADCRH					Data 0 (ANI0)		Data 0 (ANI0)		Data 0 (ANI0)		ata 1 NI1)	Data 1 (ANI1)		
INTAD														



10.6.6 Hardware trigger no-wait mode (select mode, one-shot conversion mode)

- <1> In the stop status, the ADCE bit of A/D converter mode register 0 (ADM0) is set to 1, and the system enters the A/D conversion standby status.
- <2> After the software counts up to the stabilization wait time (1 μ s), the ADCS bit of the ADM0 register is set to 1 to place the system in the hardware trigger standby status (and conversion does not start at this stage). Note that, while in this status, A/D conversion does not start even if ADCS is set to 1.
- <3> If a hardware trigger is input while ADCS = 1, A/D conversion is performed on the analog input specified by the analog input channel specification register (ADS).
- <4> When A/D conversion ends, the conversion result is stored in the A/D conversion result register (ADCR, ADCRH), and the A/D conversion end interrupt request signal (INTAD) is generated.
- <5> After A/D conversion ends, the ADCS bit remains set to 1, and the system enters the A/D conversion standby status.
- <6> If a hardware trigger is input during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
- <7> When the value of the ADS register is rewritten or overwritten during conversion operation, the current A/D conversion is interrupted, and A/D conversion is performed on the analog input respecified by the ADS register. The partially converted data is discarded.
- <8> When ADCS is overwritten with 1 during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
- <9> When ADCS is cleared to 0 during conversion operation, the current A/D conversion is interrupted, and the system enters the A/D conversion standby status. However, the A/D converter does not stop in this status.
- <10> When ADCE is cleared to 0 while in the A/D conversion standby status, the A/D converter enters the stop status. When ADCS = 0, inputting a hardware trigger is ignored and A/D conversion does not start.

Figure 10-22. Example of Hardware Trigger No-Wait Mode (Select Mode, One-Shot Conversion Mode) Operation Timing


	<'	1> ADCE	E is set to	o 1.											A	DCE	is cleare	d to 0.<1	0>
ADCE		<2		is set to 1. 3>A hardwa			3> <	6> A hardware t generated du	iring	A/D <	3>		<;	3>		<	:3>	The trigg	er is not
Hardware trigger	The trigg acknowl	er is not edged.	Trigger standby status					conversion operation.				DCS is overwritte	en with 1 d A/D conv	8> <	<5>		to 0 du	is cleared iring A/D	
ADCS					/				7			ADS is rewritten during A/D conversion operatio (from ANI0 to ANI1).	1.	uuom	1			operat	
ADS		Dat (AN	ta 0 NIO)		/				(Data 1 (ANI1)							
4/0					<4>	A/D cor ends.	nversion	Conversion is interrupted and restarts.	<	1>		Conversion is interrupted and restarts.	4>		Conversion is interrupted and restarts.	1		Convers interru	
A/D conversion status	Stop status		version ndby	Data 0 (ANI0)		Conversion standby	Data 0 (ANI0)	Data 0 (ANI0)		Conversion standby	Data 0 (ANI0)	Data 1 (ANI1)	Conversion standby	Data 1 (ANI1)	Data 1 (ANI1)	Conversio standby		Conversion standby	Stop status
ADCR, ADCRH							D (A	ata 0 ANIO)	Data 0 (ANI0)		Data 1 (ANI1)			Data 1 (ANI1)					
INTAD													Γ						



10.6.7 Hardware trigger no-wait mode (scan mode, sequential conversion mode)

- <1> In the stop status, the ADCE bit of A/D converter mode register 0 (ADM0) is set to 1, and the system enters the A/D conversion standby status.
- <2> After the software counts up to the stabilization wait time (1 μ s), the ADCS bit of the ADM0 register is set to 1 to place the system in the hardware trigger standby status (and conversion does not start at this stage). Note that, while in this status, A/D conversion does not start even if ADCS is set to 1.
- <3> If a hardware trigger is input while ADCS = 1, A/D conversion is performed on the four analog input channels specified by scan 0 to scan 3, which are specified by the analog input channel specification register (ADS). A/D conversion is performed on the analog input channels in order, starting with that specified by scan 0.
- <4> A/D conversion is sequentially performed on the four analog input channels, the conversion results are stored in the A/D conversion result register (ADCR, ADCRH) each time conversion ends, and the A/D conversion end interrupt request signal (INTAD) is generated. After A/D conversion of the four channels ends, the A/D conversion of the channel following the specified channel automatically starts.
- <5> If a hardware trigger is input during conversion operation, the current A/D conversion is interrupted, and conversion restarts at the first channel. The partially converted data is discarded.
- <6> When the value of the ADS register is rewritten or overwritten during conversion operation, the current A/D conversion is interrupted, and A/D conversion is performed on the first channel respecified by the ADS register. The partially converted data is discarded.
- <7> When ADCS is overwritten with 1 during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
- <8> When ADCS is cleared to 0 during conversion operation, the current A/D conversion is interrupted, and the system enters the A/D conversion standby status. However, the A/D converter does not stop in this status.
- <9> When ADCE is cleared to 0 while in the A/D conversion standby status, the A/D converter enters the stop status. When ADCE = 0, specifying 1 for ADCS is ignored and A/D conversion does not start.

Figure 10-23. Example of Hardware Trigger No-Wait Mode (Scan Mode, Sequential Conversion Mode) Operation Timing






10.6.8 Hardware trigger no-wait mode (scan mode, one-shot conversion mode)

- <1> In the stop status, the ADCE bit of A/D converter mode register 0 (ADM0) is set to 1, and the system enters the A/D conversion standby status.
- <2> After the software counts up to the stabilization wait time (1 μ s), the ADCS bit of the ADM0 register is set to 1 to place the system in the hardware trigger standby status (and conversion does not start at this stage). Note that, while in this status, A/D conversion does not start even if ADCS is set to 1.
- <3> If a hardware trigger is input while ADCS = 1, A/D conversion is performed on the four analog input channels specified by scan 0 to scan 3, which are specified by the analog input channel specification register (ADS). A/D conversion is performed on the analog input channels in order, starting with that specified by scan 0.
- <4> A/D conversion is sequentially performed on the four analog input channels, the conversion results are stored in the A/D conversion result register (ADCR, ADCRH) each time conversion ends, and the A/D conversion end interrupt request signal (INTAD) is generated.
- <5> After A/D conversion of the four channels ends, the ADCS bit remains set to 1, and the system enters the A/D conversion standby status.
- <6> If a hardware trigger is input during conversion operation, the current A/D conversion is interrupted, and conversion restarts at the first channel. The partially converted data is discarded.
- <7> When the value of the ADS register is rewritten or overwritten during conversion operation, the current A/D conversion is interrupted, and A/D conversion is performed on the first channel respecified by the ADS register. The partially converted data is discarded.
- <8> When ADCS is overwritten with 1 during conversion operation, the current A/D conversion is interrupted, and conversion restarts at the first channel. The partially converted data is discarded.
- <9> When ADCS is cleared to 0 during conversion operation, the current A/D conversion is interrupted, and the system enters the A/D conversion standby status. However, the A/D converter does not stop in this status.
- <10> When ADCE is cleared to 0 while in the A/D conversion standby status, the A/D converter enters the stop status. When ADCS = 0, inputting a hardware trigger is ignored and A/D conversion does not start.

Figure 10-24. Example of Hardware Trigger No-Wait Mode (Scan Mode, One-Shot Conversion Mode) Operation Timing





10.6.9 Hardware trigger wait mode (select mode, sequential conversion mode)

- <1> In the stop status, the ADCE bit of A/D converter mode register 0 (ADM0) is set to 1, and the system enters the hardware trigger standby status.
- <2> If a hardware trigger is input while in the hardware trigger standby status, A/D conversion is performed on the analog input specified by the analog input channel specification register (ADS). The ADCS bit of the ADM0 register is automatically set to 1 according to the hardware trigger input.
- <3> When A/D conversion ends, the conversion result is stored in the A/D conversion result register (ADCR, ADCRH), and the A/D conversion end interrupt request signal (INTAD) is generated. After A/D conversion ends, the next A/D conversion immediately starts. (At this time, no hardware trigger is necessary.)
- <4> If a hardware trigger is input during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
- <5> When the value of the ADS register is rewritten or overwritten during conversion operation, the current A/D conversion is interrupted, and A/D conversion is performed on the analog input respecified by the ADS register. The partially converted data is discarded.
- <6> When ADCS is overwritten with 1 during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
- <7> When ADCS is cleared to 0 during conversion operation, the current A/D conversion is interrupted, the system enters the hardware trigger standby status, and the A/D converter enters the stop status. When ADCE = 0, inputting a hardware trigger is ignored and A/D conversion does not start.

Figure 10-25. Example of Hardware Trigger Wait Mode (Select Mode, Sequential Conversion Mode) Operation Timing

	<1> ADCE is set	to 1.										
ADCE Hardware trigger	<2	> A hardwar		</td <td> A hardware trig generated durir conversion ope </td> <td>ng A/D</td> <td></td> <td></td> <td></td> <td></td> <td>Trigger standby status</td> <td>The trigger is not acknowledged</td>	 A hardware trig generated durir conversion ope 	ng A/D					Trigger standby status	The trigger is not acknowledged
	The trigger Trigger is not standby owledged. status						ADCS is over with 1 durin conversion ope	ng A/D		cleared < ring A/D peration.	7>	
ADCS	<u> </u>					<5	> ADS is rewritten A/D conversion (from ANI0 to AN	operation				
ADS		Data 0 (ANI0)						Data 1 (ANI1)				
A/D		<	3>A/D convers and the next conversion starts.	t	Conversion is interrupted and restarts.	3>	Conversion is interrupted <3 and restarts.	>	Conversion interrupted restarts <3	d and	Conver interrup	
conversion status	Stop status	Data 0 (ANI0)	Data 0 (ANI0)	Data 0 (ANI0)	Data 0 (ANI0)	Data 1 (ANI0)	Data 1 (ANI1)	Data 1 (ANI1)	Data 1 (ANI1)	Data 1 (ANI1)	Stop	o status
ADCR, ADCRH		Data 0 (ANI0)		Data 0 (ANI0)	Data 1 (ANI0)			ata 1 NI1)	Data (ANI			
INTAD												



10.6.10 Hardware trigger wait mode (select mode, one-shot conversion mode)

- <1> In the stop status, the ADCE bit of A/D converter mode register 0 (ADM0) is set to 1, and the system enters the hardware trigger standby status.
- <2> If a hardware trigger is input while in the hardware trigger standby status, A/D conversion is performed on the analog input specified by the analog input channel specification register (ADS). The ADCS bit of the ADMO register is automatically set to 1 according to the hardware trigger input.
- <3> When A/D conversion ends, the conversion result is stored in the A/D conversion result register (ADCR, ADCRH), and the A/D conversion end interrupt request signal (INTAD) is generated.
- <4> After A/D conversion ends, the ADCS bit is automatically cleared to 0, and the A/D converter enters the stop status.
- <5> If a hardware trigger is input during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
- <6> When the value of the ADS register is rewritten or overwritten during conversion operation, the current A/D conversion is interrupted, and A/D conversion is performed on the analog input respecified by the ADS register. The partially converted data is discarded.
- <7> When ADCS is overwritten with 1 during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is initialized.
- <8> When ADCS is cleared to 0 during conversion operation, the current A/D conversion is interrupted, the system enters the hardware trigger standby status, and the A/D converter enters the stop status. When ADCE = 0, inputting a hardware trigger is ignored and A/D conversion does not start.

Figure 10-26. Example of Hardware Trigger Wait Mode (Select Mode, One-Shot Conversion Mode) Operation Timing


	<1	> ADCE	is set to 1.												
ADCE		<2:	>A hardware trigger	<2	i> <{	5> A hardware trigg	geris <	2>		<	2>		<2	>	Trigger standby The trigger is not
Hardware trigger		+ [is generated.		↓ generated durin ↓ conversion oper			ation.			Ī				standby status
	gger is not owledged.							>			4> <7>ADCS is overwritten with 1 during A/D conversion operation.			<8>	ADCS is cleared to 0 during A/D conversion
ADCS				7—	[/	1	<6	ADS is rewritten during A/D conversion operation (from ANI0 to ANI1).			1			operation.
ADS			Data 0 (ANI0)						Data 1 (ANI1)						
A/D			(<3> A/D co ends.	onversion	Conversion is interrupted and restarts.	3>		Conversion is interrupted and restarts.	3>		Conversion is interrupted and restarts.	3>		Conversion is interrupted.
conversion status	Stop sta	itus	Data 0 (ANI0)	Stop status	Data 0 (ANI0)	Data 0 (ANI0)	Stop status	Data 0 (ANI0)	Data 1 (ANI1)	Stop status	Data 1 (ANI1)	Data 1 (ANI1)	Stop status	Data 1 (ANI1)	Stop status
ADCR, ADCRH						ata 0 NI0)	Data 0 (ANI0)				C (/	oata 1 ANI1)	Data 1 (ANI1)		
INTAD													Л		



10.6.11 Hardware trigger wait mode (scan mode, sequential conversion mode)

- <1> In the stop status, the ADCE bit of A/D converter mode register 0 (ADM0) is set to 1, and the system enters the A/D conversion standby status.
- <2> If a hardware trigger is input while in the hardware trigger standby status, A/D conversion is performed on the four analog input channels specified by scan 0 to scan 3, which are specified by the analog input channel specification register (ADS). The ADCS bit of the ADM0 register is automatically set to 1 according to the hardware trigger input. A/D conversion is performed on the analog input channels in order, starting with that specified by scan 0.
- <3> A/D conversion is sequentially performed on the four analog input channels, the conversion results are stored in the A/D conversion result register (ADCR, ADCRH) each time conversion ends, and the A/D conversion end interrupt request signal (INTAD) is generated. After A/D conversion of the four channels ends, the A/D conversion of the channel following the specified channel automatically starts.
- <4> If a hardware trigger is input during conversion operation, the current A/D conversion is interrupted, and conversion restarts at the first channel. The partially converted data is discarded.
- <5> When the value of the ADS register is rewritten or overwritten during conversion operation, the current A/D conversion is interrupted, and A/D conversion is performed on the first channel respecified by the ADS register. The partially converted data is discarded.
- <6> When ADCS is overwritten with 1 during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
- <7> When ADCS is cleared to 0 during conversion operation, the current A/D conversion is interrupted, the system enters the hardware trigger standby status, and the A/D converter enters the stop status. When ADCE = 0, inputting a hardware trigger is ignored and A/D conversion does not start.

Figure 10-27. Example of Hardware Trigger Wait Mode (Scan Mode, Sequential Conversion Mode) Operation Timing






10.6.12 Hardware trigger wait mode (scan mode, one-shot conversion mode)

- <1> In the stop status, the ADCE bit of A/D converter mode register 0 (ADM0) is set to 1, and the system enters the A/D conversion standby status.
- <2> If a hardware trigger is input while in the hardware trigger standby status, A/D conversion is performed on the four analog input channels specified by scan 0 to scan 3, which are specified by the analog input channel specification register (ADS). The ADCS bit of the ADM0 register is automatically set to 1 according to the hardware trigger input. A/D conversion is performed on the analog input channels in order, starting with that specified by scan 0.
- <3> A/D conversion is sequentially performed on the four analog input channels, the conversion results are stored in the A/D conversion result register (ADCR, ADCRH) each time conversion ends, and the A/D conversion end interrupt request signal (INTAD) is generated.
- <4> After A/D conversion ends, the ADCS bit is automatically cleared to 0, and the A/D converter enters the stop status.
- <5> If a hardware trigger is input during conversion operation, the current A/D conversion is interrupted, and conversion restarts at the first channel. The partially converted data is discarded.
- <6> When the value of the ADS register is rewritten or overwritten during conversion operation, the current A/D conversion is interrupted, and A/D conversion is performed on the first channel respecified by the ADS register. The partially converted data is discarded.
- <7> When ADCS is overwritten with 1 during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
- <8> When ADCS is cleared to 0 during conversion operation, the current A/D conversion is interrupted, the system enters the hardware trigger standby status, and the A/D converter enters the stop status. When ADCE = 0, inputting a hardware trigger is ignored and A/D conversion does not start.

Figure 10-28. Example of Hardware Trigger Wait Mode (Scan Mode, One-Shot Conversion Mode) Operation Timing






10.7 A/D Converter Setup Flowchart

The A/D converter setup flowchart in each operation mode is described below.

10.7.1 Setting up software trigger mode



Note Depending on the settings of the ADRCK bit and ADUL/ADLL register, there is a possibility of no interrupt signal being generated. In this case, the results are not stored in the ADCR and ADCRH registers.

10.7.2 Setting up hardware trigger no-wait mode




Figure 10-30. Setting up Hardware Trigger No-Wait Mode

Note Depending on the settings of the ADRCK bit and ADUL/ADLL register, there is a possibility of no interrupt signal being generated. In this case, the results are not stored in the ADCR and ADCRH registers.

10.7.3 Setting up hardware trigger wait mode




Figure 10-31. Setting up Hardware Trigger Wait Mode


Note Depending on the settings of the ADRCK bit and ADUL/ADLL register, there is a possibility of no interrupt signal being generated. In this case, the results are not stored in the ADCR and ADCRH registers.

10.7.4 Setup when internal reference voltage is selected (example for software trigger mode and one-shot conversion mode)




Figure 10-32. Setup when internal reference voltage is selected

Note Depending on the settings of the ADRCK bit and ADUL/ADLL register, there is a possibility of no interrupt signal being generated. In this case, the results are not stored in the ADCR and ADCRH registers.



10.7.5 Setting up test mode

Figure 10-33. Setting up Test Mode



Note Depending on the settings of the ADRCK bit and ADUL/ADLL register, there is a possibility of no interrupt signal being generated. In this case, the results are not stored in the ADCR and ADCRH registers.

Caution For the procedure for testing the A/D converter, see 20.3.8 A/D test function.



10.8 SNOOZE Mode Function

In the SNOOZE mode, A/D conversion is triggered by inputting a hardware trigger in the STOP mode. Normally, A/D conversion is stopped while in the STOP mode, but, by using the SNOOZE mode function, A/D conversion can be performed without operating the CPU. This is effective for reducing the operating current.

If the A/D conversion result range is specified using the ADUL and ADLL registers, A/D conversion results can be judged at a certain interval of time in SNOOZE mode. Using this function enables power supply voltage monitoring and input key judgment based on A/D inputs.

In the SNOOZE mode, only the following two conversion modes can be used:

- Hardware trigger wait mode (select mode, one-shot conversion mode)
- Hardware trigger wait mode (scan mode, one-shot conversion mode)

Caution That the SNOOZE mode can only be specified when the high-speed on-chip oscillator clock is selected for fcLK.




Figure 10-34. Block Diagram When Using SNOOZE Mode Function

When using the SNOOZE mode function, the initial setting of each register is specified before switching to the STOP mode (for details about these settings, see **10.7.3 Setting up hardware trigger wait mode** ^{Note 2}). Just before move to STOP mode, bit 2 (AWC) of A/D converter mode register 2 (ADM2) is set to 1. After the initial settings are specified, bit 0 (ADCE) of A/D converter mode register 0 (ADM0) is set to 1.

If a hardware trigger is input after switching to the STOP mode, the high-speed on-chip oscillator clock is supplied to the A/D converter. After supplying this clock, the system automatically counts up to the A/D power supply stabilization wait time, and then A/D conversion starts.

The SNOOZE mode operation after A/D conversion ends differs depending on whether an interrupt signal is generated^{Note 1}.

- **Notes 1.** Depending on the setting of the A/D conversion result comparison function (ADRCK bit, ADUL/ADLL register), there is a possibility of no interrupt signal being generated.
 - 2. Be sure to set the ADM1 register to E2H or E3H.

Remark The hardware trigger is INTIT.

Specify the hardware trigger by using the A/D Converter Mode Register 1 (ADM1).



(1) If an interrupt is generated after A/D conversion ends

If the A/D conversion result value is inside the range of values specified by the A/D conversion result comparison function (which is set up by using the ADRCK bit and ADUL/ADLL register), the A/D conversion end interrupt request signal (INTAD) is generated.


• While in the select mode

When A/D conversion ends and an A/D conversion end interrupt request signal (INTAD) is generated, the A/D converter returns to normal operation mode from SNOOZE mode. At this time, be sure to clear bit 2 (AWC = 0: SNOOZE mode release) of the A/D converter mode register 2 (ADM2). If the AWC bit is left set to 1, A/D conversion will not start normally in the subsequent SNOOZE or normal operation mode.

While in the scan mode

If even one A/D conversion end interrupt request signal (INTAD) is generated during A/D conversion of the four channels, the clock request signal remains at the high level, and the A/D converter switches from the SNOOZE mode to the normal operation mode. At this time, be sure to clear bit 2 (AWC = 0: SNOOZE mode release) of A/D converter mode register 2 (ADM2) to 0. If the AWC bit is left set to 1, A/D conversion will not start normally in the subsequent SNOOZE or normal operation mode.

Figure 10-35. Operation Example When Interrupt Is Generated After A/D Conversion Ends (While in Scan Mode)





(2) If no interrupt is generated after A/D conversion ends

If the A/D conversion result value is outside the range of values specified by the A/D conversion result comparison function (which is set up by using the ADRCK bit and ADUL/ADLL register), the A/D conversion end interrupt request signal (INTAD) is not generated.


• While in the select mode

If the A/D conversion end interrupt request signal (INTAD) is not generated after A/D conversion ends, the clock request signal (an internal signal) is automatically set to the low level, and supplying the high-speed on-chip oscillator clock stops. If a hardware trigger is input later, A/D conversion work is again performed in the SNOOZE mode.

• While in the scan mode

If the A/D conversion end interrupt request signal (INTAD) is not generated even once during A/D conversion of the four channels, the clock request signal (an internal signal) is automatically set to the low level after A/D conversion of the four channels ends, and supplying the high-speed on-chip oscillator clock stops. If a hardware trigger is input later, A/D conversion work is again performed in the SNOOZE mode.

Figure 10-36. Operation Example When No Interrupt Is Generated After A/D Conversion Ends (While in Scan Mode)








Figure 10-37. Flowchart for Setting up SNOOZE Mode

- Notes 1. If the A/D conversion end interrupt request signal (INTAD) is not generated by setting ADRCK bit and ADUL/ADLL register, the result is not stored in the ADCR and ADCRH registers. The system enters the STOP mode again. If a hardware trigger is input later, A/D conversion operation is again performed in the SNOOZE mode.
 - 2. If the AWC bit is left set to 1, A/D conversion will not start normally in spite of the subsequent SNOOZE or normal operation mode. Be sure to clear the AWC bit to 0.

10.9 How to Read A/D Converter Characteristics Table

Here, special terms unique to the A/D converter are explained.

(1) Resolution

This is the minimum analog input voltage that can be identified. That is, the percentage of the analog input voltage per bit of digital output is called 1LSB (Least Significant Bit). The percentage of 1LSB with respect to the full scale is expressed by %FSR (Full Scale Range).

1LSB is as follows when the resolution is 10 bits.

 $1LSB = 1/2^{10} = 1/1024$ = 0.098%FSR

Accuracy has no relation to resolution, but is determined by overall error.

(2) Overall error

This shows the maximum error value between the actual measured value and the theoretical value. Zero-scale error, full-scale error, integral linearity error, and differential linearity errors that are combinations of these express the overall error.

Note that the quantization error is not included in the overall error in the characteristics table.

(3) Quantization error

When analog values are converted to digital values, a ±1/2LSB error naturally occurs. In an A/D converter, an analog input voltage in a range of $\pm 1/2$ LSB is converted to the same digital code, so a quantization error cannot be avoided. Note that the quantization error is not included in the overall error, zero-scale error, full-scale error, integral linearity error, and differential linearity error in the characteristics table.




Figure 10-38. Overall Error

(4) Zero-scale error

This shows the difference between the actual measurement value of the analog input voltage and the theoretical value (1/2LSB) when the digital output changes from 0.....000 to 0.....001.

If the actual measurement value is greater than the theoretical value, it shows the difference between the actual measurement value of the analog input voltage and the theoretical value (3/2LSB) when the digital output changes from 0.....001 to 0.....010.



(5) Full-scale error

This shows the difference between the actual measurement value of the analog input voltage and the theoretical value (Full-scale -3/2LSB) when the digital output changes from 1.....110 to 1.....111.

(6) Integral linearity error

This shows the degree to which the conversion characteristics deviate from the ideal linear relationship. It expresses the maximum value of the difference between the actual measurement value and the ideal straight line when the zero-scale error and full-scale error are 0.

(7) Differential linearity error

While the ideal width of code output is 1LSB, this indicates the difference between the actual measurement value and the ideal value.




Figure 10-40. Zero-Scale Error








Figure 10-42. Integral Linearity Error








(8) Conversion time

This expresses the time from the start of sampling to when the digital output is obtained. The sampling time is included in the conversion time in the characteristics table.

(9) Sampling time

This is the time the analog switch is turned on for the analog voltage to be sampled by the sample & hold circuit.





10.10 Cautions for A/D Converter

(1) Operating current in STOP mode

Shift to STOP mode after stopping the A/D converter (by setting bit 7 (ADCS) of A/D converter mode register 0 (ADM0) to 0). The operating current can be reduced by setting bit 0 (ADCE) of the ADM0 register to 0 at the same time.

To restart from the standby status, clear bit 0 (ADIF) of interrupt request flag register 1H (IF1H) to 0 and start operation.

(2) Input range of ANI0 to ANI3 and ANI16 to ANI19 pins

Observe the rated range of the ANI0 to ANI3 and ANI16 to ANI19 pins input voltage. If a voltage exceeding V_{DD} and AV_{REFP} or a voltage lower than V_{SS} and AV_{REFM} (even in the range of absolute maximum ratings) is input to an analog input channel, the converted value of that channel becomes undefined. In addition, the converted values of the other channels may also be affected.

When internal reference voltage (1.45 V) is selected as the reference voltage for the + side of the A/D converter, do not input a voltage equal to or higher than the internal reference voltage (1.45 V) to a pin selected by the ADS register. However, it is no problem that a voltage equal to or higher than the internal reference voltage (1.45 V) is input to a pin not selected by the ADS register.

Caution Internal reference voltage (1.45 V) can be used only in HS (high-speed main) mode.

(3) Conflicting operations

<1> Conflict between the A/D conversion result register (ADCR, ADCRH) write and the ADCR or ADCRH register read by instruction upon the end of conversion

The ADCR or ADCRH register read has priority. After the read operation, the new conversion result is written to the ADCR or ADCRH registers.

<2> Conflict between the ADCR or ADCRH register write and the A/D converter mode register 0 (ADM0) write, the analog input channel specification register (ADS), or A/D port configuration register (ADPC) write upon the end of conversion

The ADM0, ADS, or ADPC registers write has priority. The ADCR or ADCRH register write is not performed, nor is the conversion end interrupt signal (INTAD) generated.

(4) Noise countermeasures

To maintain the 10-bit resolution, attention must be paid to noise input to the AVREFP, VDD, ANIO to ANI3, and ANI16 to ANI19 pins.

- <1> Connect a capacitor with a low equivalent resistance and a good frequency response (capacitance of about 0.01 μ F) via the shortest possible run of relatively thick wiring to the power supply.
- <2> The higher the output impedance of the analog input source, the greater the influence. To reduce the noise, connecting an external capacitor as shown in **Figure 10-44** is recommended.
- <3> Do not switch these pins with other pins during conversion.
- <4> The accuracy is improved if the HALT mode is set immediately after the start of conversion.






Figure 10-44. Analog Input Pin Connection

(5) Analog input (ANIn) pins

- <1> The analog input pins (ANI0 to ANI3) are also used as input port pins (P20 to P23). When A/D conversion is performed with any of the ANI0 to ANI3 pins selected, do not change to output value P20 to P23 while conversion is in progress; otherwise the conversion resolution may be degraded.
- <2> If a pin adjacent to a pin that is being A/D converted is used as a digital I/O port pin, the A/D conversion result might differ from the expected value due to a coupling noise. Be sure to prevent such a pulse from being input or output. Be sure to avoid the input or output of digital signals and signals with similarly sharp transitions during conversion.

(6) Input impedance of analog input (ANIn) pins

This A/D converter charges a sampling capacitor for sampling during sampling time.

Therefore, only a leakage current flows when sampling is not in progress, and a current that charges the capacitor flows during sampling. Consequently, the input impedance fluctuates depending on whether sampling is in progress, and on the other states.

To make sure that sampling is effective, however, we recommend using the converter with analog input sources that have output impedances no greater than 1 k Ω . If a source has a higher output impedance, lengthen the sampling time or connect a larger capacitor (with a value of about 0.1 μ F) to the pin from among ANI0 to ANI3 and ANI16 to ANI19 to which the source is connected (see **Figure 10-44**). The sampling capacitor may be being charged while the setting of the ADCS bit is 0 and immediately after sampling is restarted and so is not defined at these times. Accordingly, the state of conversion is undefined after charging starts in the next round of conversion after the value of the ADCS bit has been 1 or when conversion is repeated. Thus, to secure full charging regardless of the size of fluctuations in the analog signal, ensure that the output impedances of the sources of analog inputs are low or secure sufficient time for the completion of conversion.



(7) Interrupt request flag (ADIF)

The interrupt request flag (ADIF) is not cleared even if the analog input channel specification register (ADS) is changed.

Therefore, if an analog input pin is changed during A/D conversion, the A/D conversion result and ADIF flag for the pre-change analog input may be set just before the ADS register rewrite. Caution is therefore required since, at this time, when ADIF flag is read immediately after the ADS register rewrite, ADIF flag is set despite the fact A/D conversion for the post-change analog input has not ended.

When A/D conversion is stopped and then resumed, clear ADIF flag before the A/D conversion operation is resumed.




Figure 10-45. Timing of A/D Conversion End Interrupt Request Generation

(8) Conversion results just after A/D conversion start

While in the software trigger mode or hardware trigger no-wait mode, the first A/D conversion value immediately after A/D conversion starts may not fall within the rating range if the ADCS bit is set to 1 within 1 μ s after the ADCE bit was set to 1. Take measures such as polling the A/D conversion end interrupt request (INTAD) and removing the first conversion result.

(9) A/D conversion result register (ADCR, ADCRH) read operation

When a write operation is performed to A/D converter mode register 0 (ADM0), analog input channel specification register (ADS), A/D port configuration register (ADPC), and port mode control register (PMCx), the contents of the ADCR and ADCRH registers may become undefined. Read the conversion result following conversion completion before writing to the ADM0, ADS, ADPC, or PMCx register. Using a timing other than the above may cause an incorrect conversion result to be read.



(10) Internal equivalent circuit

The equivalent circuit of the analog input block is shown below.

Figure 10-46. Internal Equivalent Circuit of ANIn Pin




Table 10-4. Resistance and Capacitance Values of Equivalent Circuit (Reference Values)

AVREFP, VDD	ANIn Pins	R1 [kΩ]	C1 [pF]	C2 [pF]
$3.6~V \leq V_{\text{DD}} \leq 5.5~V$	ANI0 to ANI3	14	8	2.5
	ANI16 to ANI19	18	8	7.0
$2.7~V \leq V_{\text{DD}} < 3.6~V$	ANI0 to ANI3	39	8	2.5
	ANI16 to ANI19	53	8	7.0
$1.8~V \leq V_{\text{DD}} < 2.7~V$	ANI0 to ANI3	231	8	2.5
	ANI16 to ANI19	321	8	7.0
$1.6~V \leq V_{\text{DD}} < 1.8~V$	ANI0 to ANI3	632	8	2.5
	ANI16 to ANI19	902	8	7.0

Remark The resistance and capacitance values shown in **Table 10-4** are not guaranteed values.

(11) Starting the A/D converter

Start the A/D converter after the AVREFP and VDD voltages stabilize.



CHAPTER 11 SERIAL ARRAY UNIT

A single serial array unit has up to four serial channels. Each channel can achieve 3-wire serial (CSI), UART, and simplified I²C communication.

Function assignment of each channel supported by these products is as shown below.

Unit	Channel	Used as CSI	Used as UART	Used as Simplified I ² C
0	0	CS100	UART0	IIC00
	1	-		-
	2	-	UART1	-
	3	CSI11		IIC11
1	0	CSI20	UART2	IIC20
	1	-		-

When "UART0" is used for channels 0 and 1 of the unit 0, CSI00 cannot be used, but UART1.



11.1 Functions of Serial Array Unit

Each serial interface supported by these products has the following features.

11.1.1 3-wire serial I/O (CSI00, CSI11, CSI20)

Data is transmitted or received in synchronization with the serial clock (SCK) output from the master channel. 3-wire serial communication is clocked communication performed by using three communication lines: one for the serial clock (SCK), one for transmitting serial data (SO), one for receiving serial data (SI).

For details about the settings, see 11.5 Operation of 3-Wire Serial I/O (CSI00, CSI11, CSI20) Communication.

[Data transmission/reception]

- Data length of 7 or 8 bits
- Phase control of transmit/receive data
- MSB/LSB first selectable

[Clock control]

- Master/slave selection
- Phase control of I/O clock
- Setting of transfer period by prescaler and internal counter of each channel
- Maximum transfer rate Note

During master communication: Max. fcLk/2 (CSI00 only)

Max. fclk/4

During slave communication: Max. fmck/6

[Interrupt function]

• Transfer end interrupt/buffer empty interrupt

[Error detection flag]

• Overrun error

In addition, CSIs of following channels supports the SNOOZE mode. When SCK input is detected while in the STOP mode, the SNOOZE mode makes data reception that does not require the CPU possible. Only following CSIs can be specified for asynchronous reception.

• These products: CSI00

Note Use the clocks within a range satisfying the SCK cycle time (t_{KCY}) characteristics. For details, see CHAPTER 27 ELECTRICAL SPECIFICATIONS ($T_A = -40$ to $+85^{\circ}$ C).



11.1.2 UART (UART0 to UART2)

This is a start-stop synchronization function using two lines: serial data transmission (TxD) and serial data reception (RxD) lines. By using these two communication lines, each data frame, which consist of a start bit, data, parity bit, and stop bit, is transferred asynchronously (using the internal baud rate) between the microcontroller and the other communication party. Full-duplex UART communication can be performed by using a channel dedicated to transmission (even-numbered channel) and a channel dedicated to reception (odd-numbered channel).

For details about the settings, see 11.6 Operation of UART (UART0 to UART2) Communication.

[Data transmission/reception]

- Data length of 7, 8, or 9 bits Note
- Select the MSB/LSB first
- Level setting of transmit/receive data and select of reverse
- Parity bit appending and parity check functions
- Stop bit appending

[Interrupt function]

- Transfer end interrupt/buffer empty interrupt
- Error interrupt in case of framing error, parity error, or overrun error

[Error detection flag]

• Framing error, parity error, or overrun error

In addition, UARTs of following channels supports the SNOOZE mode. When the RxD input is detected while in the STOP mode, the SNOOZE mode makes data reception that does not require the CPU possible. Only the following UARTs can be specified for asynchronous reception.

- These products: UART0
- **Note** Only the following UARTs can be specified for the 9-bit data length. These products: UART0



11.1.3 Simplified I²C (IIC00, IIC11, IIC20)

This is a clocked communication function to communicate with two or more devices by using two lines: serial clock (SCL) and serial data (SDA). This simplified I²C is designed for single communication with a device such as EEPROM, flash memory, or A/D converter, and therefore, it functions only as a master.

Make sure by using software, as well as operating the control registers, that the AC specifications of the start and stop conditions are observed.

For details about the settings, see 11.7 Operation of Simplified I²C (IIC00, IIC11, IIC20) Communication.

[Data transmission/reception]

- Master transmission, master reception (only master function with a single master)
- ACK output function Note and ACK detection function
- Data length of 8 bits (When an address is transmitted, the address is specified by the higher 7 bits, and the least significant bit is used for R/W control.)
- Manual generation of start condition and stop condition

[Interrupt function]

- Transfer end interrupt
- [Error detection flag]
 - ACK error, or overrun error
- * [Functions not supported by simplified I²C]
 - Slave transmission, slave reception
 - Arbitration loss detection function
 - Wait detection functions
- **Note** When receiving the last data, ACK will not be output if 0 is written to the SOEmn bit (serial output enable register m (SOEm)) and serial communication data output is stopped. See the processing flow in **11.7.3 (2)** for details.

Remarks 1. To use an I²C bus of full function, see CHAPTER 12 SERIAL INTERFACE IICA.



11.2 Configuration of Serial Array Unit

The serial array unit includes the following hardware.

Item	Configuration
Shift register	8 bits or 9 bits ^{Note 1}
Buffer register	Lower 8 bits or 9 bits of serial data register mn (SDRmn) Notes 1, 2
Serial clock I/O	SCK00, SCK11, SCK20 pins (for 3-wire serial I/O), SCL00, SCL11, SCL20 pins (for simplified I^2C)
Serial data input	SI00, SI11, SI20 pins (for 3-wire serial I/O), RxD0, RxD1 pins (for UART), RxD2 pin
Serial data output	SO00, SO11, SO20 pins (for 3-wire serial I/O), TxD0, TxD1 pins (for UART), TxD2 pin
Serial data I/O	SDA00, SDA11, SDA20 pins (for simplified I ² C)
Control registers	<registers block="" of="" setting="" unit=""> Peripheral enable register 0 (PER0) Serial clock select register m (SPSm) Serial channel enable status register m (SEm) Serial channel start register m (SSm) Serial channel stop register m (STm) Serial output enable register m (SOEm) Serial output register m (SOEm) Serial output level register m (SOLm) Serial standby control register 0 (NFEN0) </registers>
	<registers channel="" each="" of=""> Serial data register mn (SDRmn) Serial mode register mn (SMRmn) Serial communication operation setting register mn (SCRmn) Serial status register mn (SSRmn) Serial flag clear trigger register mn (SIRmn) Port input mode registers 0, 1 (PIM0, PIM1) Port output mode registers 0, 1, 5 (POM0, POM1, POM5) Port mode control register 0 (PMC0) Port mode registers 0, 1, 3, 5 (PM0, PM1, PM3, PM5) Port registers 0, 1, 3, 5 (P0, P1, P3, P5) </registers>

Table 11-1.	Configuration	of Serial	Array Unit
-------------	---------------	-----------	------------

Notes 1. The number of bits used as the shift register and buffer register differs depending on the unit and channel.

- These products and mn = 00, 01: lower 9 bits
- Other than above: lower 8 bits
- **2.** The lower 8 bits of serial data register mn (SDRmn) can be read or written as the following SFR, depending on the communication mode.
 - CSIp communication ... SIOp (CSIp data register)
 - UARTq reception ... RXDq (UARTq receive data register)
 - UARTq transmission ... TXDq (UARTq transmit data register)
 - IICr communication ... SIOr (IICr data register)

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00, 11, 20), q: UART number (q = 0 to 2), r: IIC number (r = 00, 11, 20)

RENESAS

Figure 11-1 shows the block diagram of serial array unit 0.




Figure 11-1. Block Diagram of Serial Array Unit 0

RENESAS

Figure 11-2 shows the block diagram of serial array unit 1.




Figure 11-2. Block Diagram of Serial Array Unit 1



11.2.1 Shift register

This is a 9-bit register that converts parallel data into serial data or vice versa.


In case of the UART communication of nine bits of data, nine bits (bits 0 to 8) are used Note 1.

During reception, it converts data input to the serial pin into parallel data.

When data is transmitted, the value set to this register is output as serial data from the serial output pin.

The shift register cannot be directly manipulated by program.

To read or write the shift register, use the lower 8/9 bits of serial data register mn (SDRmn).



11.2.2 Lower 8/9 bits of the serial data register mn (SDRmn)

The SDRmn register is the transmit/receive data register (16 bits) of channel n. Bits 8 to 0 (lower 9 bits)^{Note 1} or bits 7 to 0 (lower 8 bits) function as a transmit/receive buffer register, and bits 15 to 9 are used as a register that sets the division ratio of the operation clock (f_{MCK}).

When data is received, parallel data converted by the shift register is stored in the lower 8/9 bits. When data is to be transmitted, set transmit to be transferred to the shift register to the lower 8/9 bits.

The data stored in the lower 8/9 bits of this register is as follows, depending on the setting of bits 0 and 1 (DLSmn0, DLSmn1) of serial communication operation setting register mn (SCRmn), regardless of the output sequence of the data.

- 7-bit data length (stored in bits 0 to 6 of SDRmn register)
- 8-bit data length (stored in bits 0 to 7 of SDRmn register)
- 9-bit data length (stored in bits 0 to 8 of SDRmn register) Note 1

The SDRmn register can be read or written in 16-bit units.

The lower 8/9 bits of the SDRmn register can be read or written Note ² as the following SFR, depending on the communication mode.

- CSIp communication ... SIOp (CSIp data register)
- UARTq reception ... RXDq (UARTq receive data register)
- UARTq transmission ... TXDq (UARTq transmit data register)
- IICr communication ... SIOr (IICr data register)

Reset signal generation clears the SDRmn register to 0000H.

Notes 1. Only the following UARTs can be specified for the 9-bit data length.

- These products: UART0
- 2. When operation is stopped (SEmn = 0), do not rewrite SDRmn[7:0] by an 8-bit memory manipulation instruction (SDRmn[15:9] are all cleared to 0).


Remarks 1. After data is received, "0" is stored in bits 0 to 8 in bit portions that exceed the data length.

m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00, 11, 20), q: UART number (q = 0 to 2), r: IIC number (r = 00, 11, 20)



Figure 11-3. Format of Serial Data Register mn (SDRmn) (mn = 00, 01)

Address: FFF10H, FFF11H (SDR00), FFF12H, FFF13H (SDR01) After reset: 0000H R/W



Remark For the function of the higher 7 bits of the SDRmn register, see 11.3 Registers Controlling Serial Array Unit.

Figure 11-4. Format of Serial Data Register mn (SDRmn) (mn = 02, 03, 10, 11)

Address: FFF44H, FFF45H (SDR02), FFF46H, FFF47H (SDR03), After reset: 0000H R/W FFF48H, FFF49H (SDR10), FFF4AH, FFF4BH (SDR11)

			F	FF45H	(SDR0)2)		FFF44H (SDR02)								
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SDRmn								0								
												Į				
								. 8	7	6	5	4	3	2	1	0
					Sh	ift regis	ster									

Caution Be sure to clear bit 8 to "0".

Remark For the function of the higher 7 bits of the SDRmn register, see 11.3 Registers Controlling Serial Array Unit.



11.3 Registers Controlling Serial Array Unit

The serial array unit is controlled by the following registers.

- Peripheral enable register 0 (PER0)
- Serial clock select register m (SPSm)
- Serial mode register mn (SMRmn)
- Serial communication operation setting register mn (SCRmn)
- Serial data register mn (SDRmn)
- Serial flag clear trigger register mn (SIRmn)
- Serial status register mn (SSRmn)
- Serial channel start register m (SSm)
- Serial channel stop register m (STm)
- Serial channel enable status register m (SEm)
- Serial output enable register m (SOEm)
- Serial output level register m (SOLm)
- Serial output register m (SOm)
- Serial standby control register 0 (SSC0)
- Noise filter enable register 0 (NFEN0)
- Port input mode registers 0, 1 (PIM0, PIM1)
- Port output mode registers 0, 1, 5 (POM0, POM1, POM5)
- Port mode control register 0 (PMC0)
- Port mode registers 0, 1, 3, 5 (PM0, PM1, PM3, PM5)
- Port registers 0, 1, 3, 5 (P0, P1, P3, P5)



11.3.1 Peripheral enable register 0 (PER0)

PER0 is used to enable or disable supplying the clock to the peripheral hardware. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise.

When serial array unit 0 is used, be sure to set bit 2 (SAU0EN) of this register to 1.

When serial array unit 1 is used, be sure to set bit 3 (SAU1EN) of this register to 1.

The PER0 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears the PER0 register to 00H.

Figure 11-5. Format of Peripheral Enable Register 0 (PER0)

Address: F00F0H After reset: 00H R/W

Symbol	<7>	6	<5>	<4>	<3>	<2>	1	<0>
PER0	TMKAEN	0	ADCEN	IICA0EN	SAU1EN	SAU0EN	0	TAU0EN

SAUmEN	Control of serial array unit m input clock supply	
0	Stops supply of input clock.SFR used by serial array unit m cannot be written.Serial array unit m is in the reset status.	
1	Enables input clock supply.SFR used by serial array unit m can be read/written.	

Cautions 1. When setting serial array unit m, be sure to first set the following registers with the SAUmEN bit set to 1. If SAUmEN = 0, control registers of serial array unit m become default values and writing to them is ignored (except for the noise filter enable register 0 (NFEN0), port input mode registers 0, 1 (PIM0, PIM1), port output mode registers 0, 1, 5 (POM0, POM1, POM5), port mode control register 0 (PMC0), port mode registers 0, 1, 3, 5 (PM0, PM1, PM3, PM5), and port registers 0, 1, 3, 5 (P0, P1, P3, P5)).

- Serial clock select register m (SPSm)
- Serial mode register mn (SMRmn)
- Serial communication operation setting register mn (SCRmn)
- Serial data register mn (SDRmn)
- Serial flag clear trigger register mn (SIRmn)
- Serial status register mn (SSRmn)
- Serial channel start register m (SSm)
- Serial channel stop register m (STm)
- Serial channel enable status register m (SEm)
- Serial output enable register m (SOEm)
- Serial output level register m (SOLm)
- Serial output register m (SOm)
- Serial standby control register 0 (SSC0)
- 2. Be sure to clear the following bits to 0. These products: bits 1, 6



11.3.2 Serial clock select register m (SPSm)

The SPSm register is a 16-bit register that is used to select two types of operation clocks (CKm0, CKm1) that are commonly supplied to each channel. CKm1 is selected by bits 7 to 4 of the SPSm register , and CKm0 is selected by bits 3 to 0.

Rewriting the SPSm register is prohibited when the register is in operation (when SEmn = 1).

The SPSm register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the SPSm register can be set with an 8-bit memory manipulation instruction with SPSmL. Reset signal generation clears the SPSm register to 0000H.

Figure 11-6. Format of Serial Clock Select Register m (SPSm)

Address: F0126H, F0127H (SPS0), F0166H, F0167H (SPS1) After reset: 0000H R/W

Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SPSm	0	0	0	0	0	0	0	0	PRS							
									m13	m12	m11	m10	m03	m02	m01	m00

PRS	PRS	PRS	PRS			Section of opera	ation clock (CKm	nk) ^{Note}	
mk3	mk2	mk1	mk0		fclк = 2 MHz	fclк = 5 MHz	fclk = 10 MHz	fclk = 20 MHz	fclk = 24 MHz
0	0	0	0	fськ	2 MHz	5 MHz	10 MHz	20 MHz	24 MHz
0	0	0	1	fclк/2	1 MHz	2.5 MHz	5 MHz	10 MHz	12 MHz
0	0	1	0	fclк/2 ²	500 kHz	1.25 MHz	2.5 MHz	5 MHz	6 MHz
0	0	1	1	fclк/2 ³	250 kHz	625 kHz	1.25 MHz	2.5 MHz	3 MHz
0	1	0	0	fclк/2 ⁴	125 kHz	313 kHz	625 kHz	1.25 MHz	1.5 MHz
0	1	0	1	fськ/2 ⁵	62.5 kHz	156 kHz	313 kHz	625 kHz	750 kHz
0	1	1	0	fclк/2 ⁶	31.3 kHz	78.1 kHz	156 kHz	313 kHz	375 kHz
0	1	1	1	fclк/2 ⁷	15.6 kHz	39.1 kHz	78.1 kHz	156 kHz	188 kHz
1	0	0	0	fclк/2 ⁸	7.81 kHz	19.5 kHz	39.1 kHz	78.1 kHz	93.8 kHz
1	0	0	1	fclк/2 ⁹	3.91 kHz	9.77 kHz	19.5 kHz	39.1 kHz	46.9 kHz
1	0	1	0	fclк/2 ¹⁰	1.95 kHz	4.88 kHz	9.77 kHz	19.5 kHz	23.4 kHz
1	0	1	1	fclк/2 ¹¹	977 Hz	2.44 kHz	4.88 kHz	9.77 kHz	11.7 kHz
1	1	0	0	fclк/2 ¹²	488 Hz	1.22 kHz	2.44 kHz	4.88 kHz	5.86 kHz
1	1	0	1	fclк/2 ¹³	244 Hz	610 Hz	1.22 kHz	2.44 kHz	2.93 kHz
1	1	1	0	fclк/2 ¹⁴	122 Hz	305 Hz	610 Hz	1.22 kHz	1.46 kHz
1	1	1	1	fclк/2 ¹⁵	61 Hz	153 Hz	305 Hz	610 Hz	732 Hz

Note When changing the clock selected for fcLk (by changing the system clock control register (CKC) value), do so after having stopped (serial channel stop register m (STm) = 000FH) the operation of the serial array unit (SAU).

Caution Be sure to clear bits 15 to 8 to "0".

Remarks 1. fcLK: CPU/peripheral hardware clock frequency

- **2.** m: Unit number (m = 0, 1)
- **3.** k = 0, 1

11.3.3 Serial mode register mn (SMRmn)

The SMRmn register is a register that sets an operation mode of channel n. It is also used to select an operation clock (fMCK), specify whether the serial clock (fsck) may be input or not, set a start trigger, an operation mode (CSI, UART, or simplified I²C), and an interrupt source. This register is also used to invert the level of the receive data only in the UART mode.

Rewriting the SMRmn register is prohibited when the register is in operation (when SEmn = 1). However, the MDmn0 bit can be rewritten during operation.

The SMRmn register can be set by a 16-bit memory manipulation instruction.

Reset signal generation sets the SMRmn register to 0020H.

Figure 11-7. Format of Serial Mode Register mn (SMRmn) (1/2)

Address: F0110H, F0111H (SMR00) to F0116H, F0117H (SMR03), After reset: 0020H R/W F0150H, F0151H (SMR10), F0152H, F0153H (SMR11)

Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SMRmn	CKS	CCS	0	0	0	0	0	STS	0	SIS	1	0	0	MD	MD	MD
	mn	mn						mn		mn0				mn2	mn1	mn0
								Note		Note						

CKS mn	Selection of operation clock (fмск) of channel n
0	Operation clock CKm0 set by the SPSm register
1	Operation clock CKm1 set by the SPSm register
•	ation clock (fMCK) is used by the edge detector. In addition, depending on the setting of the CCSmn bit and the r 7 bits of the SDRmn register, a transfer clock (fTCLK) is generated.

CCS	Selection of transfer clock (fTCLK) of channel n
mn	
0	Divided operation clock fmck specified by the CKSmn bit
1	Clock input fsck from the SCKp pin (slave transfer in CSI mode)
	fer clock f_{TCLK} is used for the shift register, communication controller, output controller, interrupt controller, and

error controller. When CCSmn = 0, the division ratio of operation clock (f_{MCK}) is set by the higher 7 bits of the SDRmn register.

STS	Selection of start trigger source							
mn Note								
0	Only software trigger is valid (selected for CSI, UART transmission, and simplified I ² C).							
1	Valid edge of the RxDq pin (selected for UART reception)							
Transt	Transfer is started when the above source is satisfied after 1 is set to the SSm register.							

(Note, Caution, and Remark are listed on the next page.)



Note The SMR01, SMR03, and SMR11 registers only.

- Caution Be sure to clear bits 13 to 9, 7, 4, and 3 (or bits 13 to 6, 4, and 3 for the SMR00, SMR02, or SMR10 register) to "0". Be sure to set bit 5 to "1".
- **Remark** m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00, 11, 20), q: UART number (q = 0 to 2), r: IIC number (r = 00, 11, 20)

Figure 11-7. Format of Serial Mode Register mn (SMRmn) (2/2)

Address: F0110H, F0111H (SMR00) to F0116H, F0117H (SMR03), After reset: 0020H R/W F0150H, F0151H (SMR10), F0152H, F0153H (SMR11)

Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SMRmn	CKS	CCS	0	0	0	0	0	STS	0	SIS	1	0	0	MD	MD	MD
	mn	mn						mn		mn0				mn2	mn1	mn0
								Note		Note						

SIS mn0 _{Note}	Controls inversion of level of receive data of channel n in UART mode
0	Falling edge is detected as the start bit. The input communication data is captured as is.
1	Rising edge is detected as the start bit. The input communication data is inverted and captured.

MD mn2	MD mn1	Setting of operation mode of channel n
0	0	CSI mode
0	1	UART mode
1	0	Simplified I ² C mode
1	1	Setting prohibited

MD mn0	Selection of interrupt source of channel n
0	Transfer end interrupt
1	Buffer empty interrupt
	(Occurs when data is transferred from the SDRmn register to the shift register.)
For su run ou	iccessive transmission, the next transmit data is written by setting the MDmn0 bit to 1 when SDRmn data has it.

Note The SMR01, SMR03, and SMR11 registers only.

- Caution Be sure to clear bits 13 to 9, 7, 4, and 3 (or bits 13 to 6, 4, and 3 for the SMR00, SMR02, or SMR10 register) to "0". Be sure to set bit 5 to "1".
- **Remark** m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00, 11, 20), q: UART number (q = 0 to 2), r: IIC number (r = 00, 11, 20)

RENESAS

11.3.4 Serial communication operation setting register mn (SCRmn)

The SCRmn register is a communication operation setting register of channel n. It is used to set a data transmission/reception mode, phase of data and clock, whether an error signal is to be masked or not, parity bit, start bit, stop bit, and data length.

Rewriting the SCRmn register is prohibited when the register is in operation (when SEmn = 1).

The SCRmn register can be set by a 16-bit memory manipulation instruction.

Reset signal generation sets the SCRmn register to 0087H.

Figure 11-8. Format of Serial Communication Operation Setting Register mn (SCRmn) (1/2)

Address: F0118H, F0119H (SCR00) to F011EH, F011FH (SCR03), After reset: 0087H R/W F0158H, F0159H (SCR10), F015AH, F015BH (SCR11)

Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SCRmn	TXE	RXE	DAP	CKP	0	EOC	PTC	PTC	DIR	0	SLCm	SLC	0	1	DLSm	DLS
	mn	mn	mn	mn		mn	mn1	mn0	mn		n1	mn0			n1	mn0
											Note 1				Note 2	

TXE	RXE	Setting of operation mode of channel n
mn	mn	
0	0	Disable communication.
0	1	Reception only
1	0	Transmission only
1	1	Transmission/reception

DAP	CKP	Selection of data and clock phase in CSI mode	Туре
mn	mn		
0	0		1
		SOp (D7) D6 (D5) D4 (D3) D2 (D1) D0	
		SIp input timing	
0	1		2
		SOp <u>X D7 X D6 X D3 X D2 X D1 X D0</u>	
		SIp input timing	
1	0		3
		SOp XD7XD6XD5XD4XD3XD2XD1XD0	
		SIp input timing	
1	1		4
		SOp XD7XD6XD5XD4XD3XD2XD1XD0	
		SIp input timing	
Be sur	re to se	t DAPmn, CKPmn = 0, 0 in the UART mode and simplified I^2 C mode.	

(Notes, Caution, and Remark are listed on the next page.)



EOC mn	Mask control of error interrupt signal (INTSREx (x = 0 to 3))							
0	Disables generation of error interrupt INTSREx (INTSRx is generated).							
1	Enables generation of error interrupt INTSREx (INTSRx is not generated if an error occurs).							
Set EC	CCmn = 0 in the CSI mode, simplified I ² C mode, and during UART transmission Note ³ .							

Notes 1. The SCR00, SCR02, and SCR10 registers only.

- 2. The SCR00 and SCR01 registers only. Others are fixed to 1.
- **3.** When using CSImn not with EOCmn = 0, error interrupt INTSREn may be generated.
- Caution Be sure to clear bits 3, 6, and 11 to "0" (Also clear bit 5 of the SCR01, SCR03, or SCR11 register to 0). Be sure to set bit 2 to "1".
- **Remark** m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00, 11, 20)



1

1

0

1

Figure 11-8. Format of Serial Communication Operation Setting Register mn (SCRmn) (2/2)

Address: F0118H, F0119H (SCR00) to F011EH, F011FH (SCR03), After reset: 0087H R/W F0158H, F0159H (SCR10), F015AH, F015BH (SCR11)

Outputs even parity.

Outputs odd parity.

Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SCRmn	TXE	RXE	DAP	CKP	0	EOC	PTC	PTC	DIR	0	SLCm	SLC	0	1	DLSm	DLS
	mn	mn	mn	mn		mn	mn1	mn0	mn		n1 Note 1	mn0			n1 Note 2	mn0
	PTC	PTC					Se	etting of	parity b	oit in UA	ART mod	de				
	mn1	mn0			Tra	Insmiss	ion					R	eceptio	n		
	0	0	Does I	not outp	ut the p	parity bi	t.			Recei	ves with	out pari	ty			
	0 1 Outputs 0 parity ^{Note 3} . No parity judgment															

Be sure to set PTCmn1, PTCmn0 = 0, 0 in the CSI mode and simplified $I^{2}C$ mode.

DIR	Selection of data transfer sequence in CSI and UART modes						
mn							
0	Inputs/outputs data with MSB first.						
1	Inputs/outputs data with LSB first.						
Be su	Be sure to clear DIRmn = 0 in the simplified I ² C mode.						

Judged as even parity.

Judges as odd parity.

SLCm n1 Note 1	SLC mn0	Setting of stop bit in UART mode
0	0	No stop bit
0	1	Stop bit length = 1 bit
1	0	Stop bit length = 2 bits (mn = 00, 02, 10 only)
1	1	Setting prohibited

When the transfer end interrupt is selected, the interrupt is generated when all stop bits have been completely transferred.

Set 1 bit (SLCmn1, SLCmn0 = 0, 1) during UART reception and in the simplified I²C mode.

Set no stop bit (SLCmn1, SLCmn0 = 0, 0) in the CSI mode.

Set 1 bit (SLCmn1, SLCmn0 = 0, 1) or 2 bits (SLCmn1, SLCmn0 = 1, 0) during UART transmission.

DLSm n1 Note 2	DLS mn0	Setting of data length in CSI and UART modes								
0	1	9-bit data length (stored in bits 0 to 8 of the SDRmn register) (settable in UART mode only)								
1	0	7-bit data length (stored in bits 0 to 6 of the SDRmn register)								
1	1	8-bit data length (stored in bits 0 to 7 of the SDRmn register)								
Other tha	an above	Setting prohibited								
Be su	Be sure to set DLSmn1, DLSmn0 = 1, 1 in the simplified I ² C mode.									

(Notes, Caution, and Remark are listed on the next page.)

Notes 1. The SCR00, SCR02, and SCR10 registers only.

- 2. The SCR00 and SCR01 registers only. Others are fixed to 1.
- 3. 0 is always added regardless of the data contents.
- Caution Be sure to clear bits 3, 6, and 11 to "0" (Also clear bit 5 of the SCR01, SCR03, or SCR11 register to 0). Be sure to set bit 2 to "1".

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00, 11, 20)

11.3.5 Serial data register mn (SDRmn)

The SDRmn register is the transmit/receive data register (16 bits) of channel n. Bits 8 to 0 (lower 9 bits) of SDR00, SDR01, or bits 7 to 0 (lower 8 bits) of SDR02, SDR03, SDR10, and SDR11 function as a transmit/receive buffer register, and bits 15 to 9 (higher 7 bits) are used as a register that sets the division ratio of the operation clock (fmck).

If the CCSmn bit of serial mode register mn (SMRmn) is cleared to 0, the clock set by dividing the operation clock by bits 15 to 9 (higher 7 bits) of the SDRmn register is used as the transfer clock.

If the CCSmn bit of serial mode register mn (SMRmn) is set to 1, set bits 15 to 9 (upper 7 bits) of SDR00, SDR01, to 0000000B. The input clock f_{SCK} (slave transfer in CSI mode) from the SCKp pin is used as the transfer clock.

The lower 8/9 bits of the SDRmn register function as a transmit/receive buffer register. During reception, the parallel data converted by the shift register is stored in the lower 8/9 bits, and during transmission, the data to be transmitted to the shift register is set to the lower 8/9 bits.

The SDRmn register can be read or written in 16-bit units.

However, the higher 7 bits can only be written or read when the operation is stopped (SEmn = 0). During operation (SEmn = 1), a value is written only to the lower 8/9 bits of the SDRmn register. When the SDRmn register is read during operation, the higher 7 bits are always read as 0.

Reset signal generation clears the SDRmn register to 0000H.



Address: FF	F10H, F	FF11H	(SDR00)), FFF ⁻	12H, FF	F13H () After reset: 0000H R/W										
			F	FF11H	(SDR00))			FFF10H (SDR00)								
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
SDRmn																	
Address: FFI FFI	F44H, F F48H, F		•	,		•	,	,	Afte	r reset:	: 0000H	R/W					
			F	FF45H	(SDR02	2)	FFF44H (SDR02)										
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
SDRmn								0									
	J			<u></u>	<u>,</u>	<u></u>	نــــــــــــــــــــــــــــــــــــ	<u>, </u>	<u> </u>	<u>,</u>		<u>, </u>		<u>.</u>	<u> </u>		
			SD)Rmn[1	5:9]			Transfer clock setting by dividing the operation clock									
	0	0	0	0	0	0	0	fмск/2									
	0	0	0	0	0	0	1					fмск/4					
	0	0	0	0	0	1	0					fмск/6					
	0	0	0	0	0	1	1					fмск/8					
	•	•	•	•	•	•	•					•					
	•	•	•	•	•	•	•	•									
	•	•	•	•	•	•	•	•									
	1	1	1	1	1	1	0				f	fмск/254	1				
	1	1	1	1	1	1	1	fмск/256									

Figure 11-9. Format of Serial Data Register mn (SDRmn)

Cautions 1. Be sure to clear bit 8 of the SDR02, SDR03, SDR10, and SDR11 to "0".

- 2. Setting SDRmn[15:9] = (0000000B, 0000001B) is prohibited when UART is used.
- 3. Setting SDRmn[15:9] = 0000000B is prohibited when simplified I²C is used. Set SDRmn[15:9] to 0000001B or greater.
- 4. When operation is stopped (SEmn = 0), do not rewrite SDRmn[7:0] by an 8-bit memory manipulation instruction (SDRmn[15:9] are all cleared to 0).
- Remarks 1. For the function of the lower 8/9 bits of the SDRmn register, see 11.2 Configuration of Serial Array Unit.
 - **2.** m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3)



11.3.6 Serial flag clear trigger register mn (SIRmn)

The SIRmn register is a trigger register that is used to clear each error flag of channel n.

When each bit (FECTmn, PECTmn, OVCTmn) of this register is set to 1, the corresponding bit (FEFmn, PEFmn, OVFmn) of serial status register mn is cleared to 0. Because the SIRmn register is a trigger register, it is cleared immediately when the corresponding bit of the SSRmn register is cleared.

The SIRmn register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the SIRmn register can be set with an 8-bit memory manipulation instruction with SIRmnL.

Reset signal generation clears the SIRmn register to 0000H.

Figure 11-10. Format of Serial Flag Clear Trigger Register mn (SIRmn)

Address: F0108H, F0109H (SIR00) to F010EH, F010FH (SIR03), After reset: 0000H R/W

F0148H, F0149H (SIR10), F014AH, F014BH (SIR11)

Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIRmn	0	0	0	0	0	0	0	0	0	0	0	0	0	FECT	PEC	OVC
														mn	Tmn	Tmn
														Note		

FEC	Clear trigger of framing error of channel n
Tmn	
0	Not cleared
1	Clears the FEFmn bit of the SSRmn register to 0.

PEC Tmn	Clear trigger of parity error flag of channel n								
0	Not cleared								
1	Clears the PEFmn bit of the SSRmn register to 0.								

OVC	Clear trigger of overrun error flag of channel n
Tmn	
0	Not cleared
1	Clears the OVFmn bit of the SSRmn register to 0.

Note The SIR01, SIR03, and SIR11 registers only.

Caution Be sure to clear bits 15 to 3 (or bits 15 to 2 for the SIR00, SIR02, or SIR10 register) to "0".

Remarks 1. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3)

2. When the SIRmn register is read, 0000H is always read.



11.3.7 Serial status register mn (SSRmn)

The SSRmn register is a register that indicates the communication status and error occurrence status of channel n. The errors indicated by this register are a framing error, parity error, and overrun error.

The SSRmn register can be read by a 16-bit memory manipulation instruction.

The lower 8 bits of the SSRmn register can be set with an 8-bit memory manipulation instruction with SSRmnL. Reset signal generation clears the SSRmn register to 0000H.

Figure 11-11. Format of Serial Status Register mn (SSRmn) (1/2)

Address: F0100H, F0101H (SSR00) to F0106H, F0107H (SSR03), After reset: 0000H R F0140H, F0141H (SSR10), F0142H, F0143H (SSR11)

Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSRmn	0	0	0	0	0	0	0	0	0	TSF	BFF	0	0	FEF	PEF	OVF
										mn	mn			mn	mn	mn
														Note		

TSF	Communication status indication flag of channel n											
mn												
0	Communication is stopped or suspended.											
1	Communication is in progress.											
<clea< td=""><td colspan="10"><clear conditions=""></clear></td></clea<>	<clear conditions=""></clear>											

• The STmn bit of the STm register is set to 1 (communication is stopped) or the SSmn bit of the SSm register is set to 1 (communication is suspended).

• Communication ends.

<Set condition>

Communication starts.

BFF	Buffer register status indication flag of channel n										
mn											
0	Valid data is not stored in the SDRmn register.										
1	Valid data is stored in the SDRmn register.										
<clea< td=""><td colspan="10"><clear conditions=""></clear></td></clea<>	<clear conditions=""></clear>										
• Tran	Transferring transmit data from the SDRmn register to the shift register ends during transmission.										

- Reading receive data from the SDRmn register ends during reception.
- The STmn bit of the STm register is set to 1 (communication is stopped) or the SSmn bit of the SSm register is set to 1 (communication is enabled).

<Set conditions>

- Transmit data is written to the SDRmn register while the TXEmn bit of the SCRmn register is set to 1 (transmission or transmission and reception mode in each communication mode).
- Receive data is stored in the SDRmn register while the RXEmn bit of the SCRmn register is set to 1 (reception or transmission and reception mode in each communication mode).

• A reception error occurs.

Note The SSR01, SSR03, and SSR11 registers only.

Caution When the CSI is performing reception operations in the SNOOZE mode (SWCm = 1), the BFFmn flag will not change.

Address: F0100H, F0101H (SSR00) to F0106H, F0107H (SSR03), After reset: 0000H R F0140H, F0141H (SSR10), F0142H, F0143H (SSR13) Symbol 12 7 6 5 3 2 1 0 15 14 13 11 10 9 8 4 0 0 0 TSF BFF 0 0 FEF PEF OVF SSRmn 0 0 0 0 0 0 mn mn mn mn mn Note FEF Framing error detection flag of channel n mn Note 0 No error occurs. 1 An error occurs (during UART reception).

Figure 11-11. Format of Serial Status Register mn (SSRmn) (2/2)

<Clear condition>

• 1 is written to the FECTmn bit of the SIRmn register.

<Set condition>

• A stop bit is not detected when UART reception ends.

PEF	Parity/ACK error detection flag of channel n									
mn										
0	No error occurs.									
1	Parity error occurs (during UART reception) or ACK is not detected (during I ² C transmission).									
	<clear condition=""> 1 is written to the PECTmn bit of the SIRmn register. </clear>									

<Set condition>

• The parity of the transmit data and the parity bit do not match when UART reception ends (parity error).

• No ACK signal is returned from the slave channel at the ACK reception timing during I²C transmission (ACK is not detected).

OVF mn	Overrun error detection flag of channel n										
0	No error occurs.										
1	An error occurs										
<c< td=""><td colspan="10"><clear condition=""></clear></td></c<>	<clear condition=""></clear>										
1 is written to the OVCTmn bit of the SIRmn register.											
<se< td=""><td>et condition></td></se<>	et condition>										
 Even though receive data is stored in the SDRmn register, that data is not read and transmit data or the next receive data is written while the RXEmn bit of the SCRmn register is set to 1 (reception or transmission and reception mode in each communication mode). 											
• T	Transmit data is not ready for slave transmission or transmission and reception in CSI mode.										

Note The SSR01, SSR03, and SSR11 registers only.

- Cautions 1. If data is written to the SDRmn register when BFFmn = 1, the transmit/receive data stored in the register is discarded and an overrun error (OVEmn = 1) is detected.
 - 2. When the CSI is performing reception operations in the SNOOZE mode (SWCm = 1), the OVFmn flag will not change.

11.3.8 Serial channel start register m (SSm)

The SSm register is a trigger register that is used to enable starting communication/count by each channel.

When 1 is written a bit of this register (SSmn), the corresponding bit (SEmn) of serial channel enable status register m (SEm) is set to 1 (Operation is enabled). Because the SSmn bit is a trigger bit, it is cleared immediately when SEmn = 1. The SSm register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the SSm register can be set with an 1-bit or 8-bit memory manipulation instruction with SSmL. Reset signal generation clears the SSm register to 0000H.

Figure 11-12. Format of Serial Channel Start Register m (SSm)

Address: F0122H, F0123H (SS0)				After re	eset: 00	00H	R/W									
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SS0	0	0	0	0	0	0	0	0	0	0	0	0	SS03	SS02	SS01	SS00
Address: F01	00H	R/W														
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SS1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SS11	SS10
	SSmn						Opera	tion sta	t trigge	r of cha	nnel n					
	0	No trig	lger op	eration												
	1	Sets th	ne SEn	nn bit to	1 and e	nters t	he comr	municat	on wait	status	Note					

Note If set the SSmn = 1 to during a communication operation, will wait status to stop the communication. At this time, holding status value of control register and shift register, SCKmn and SOmn pins, and FEFmn, PEFmn, OVFmn flags.

Cautions 1. Be sure to clear bits 15 to 4 of the SS0 register and bits 15 to 2 of the SS1 register to "0".

2. For the UART reception, set the RXEmn bit of SCRmn register to 1, and then be sure to set SSmn to 1 after 4 or more fmck clocks have elapsed.

Remarks 1. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3)

2. When the SSm register is read, 0000H is always read.



11.3.9 Serial channel stop register m (STm)

The STm register is a trigger register that is used to enable stopping communication/count by each channel.

When 1 is written a bit of this register (STmn), the corresponding bit (SEmn) of serial channel enable status register m (SEm) is cleared to 0 (operation is stopped). Because the STmn bit is a trigger bit, it is cleared immediately when SEmn = 0.

The STm register can set written by a 16-bit memory manipulation instruction.

The lower 8 bits of the STm register can be set with a 1-bit or 8-bit memory manipulation instruction with STmL. Reset signal generation clears the STm register to 0000H.

Figure 11-13. Format of Serial Channel Stop Register m (STm)

Address: F01	ST0)	After re	eset: 00	00H	R/W											
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ST0	0	0	0	0	0	0	0	0	0	0	0	0	ST03	ST02	ST01	ST00
Address: F01	64H, F0)165H (ST1)	After re	eset: 00	00H I	R/W									
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ST1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	ST11	ST10
	STm						Opera	tion sto	p trigge	r of cha	nnel n					
	n															
	0	No trig	iger op	eration												
	1	Clears	the SE	Emn bit f	to 0 and	l stops	the com	nmunica	ition ope	eration	Note_					

Note Holding status value of the control register and shift register, the SCKmn and SOmn pins, and FEFmn, PEFmn, OVFmn flags.

Caution Be sure to clear bits 15 to 4 of the ST0 register and bits 15 to 2 of the ST1 register to "0".

Remarks 1. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3)

2. When the STm register is read, 0000H is always read.



11.3.10 Serial channel enable status register m (SEm)

The SEm register indicates whether data transmission/reception operation of each channel is enabled or stopped.

When 1 is written a bit of serial channel start register m (SSm), the corresponding bit of this register is set to 1. When 1 is written a bit of serial channel stop register m (STm), the corresponding bit is cleared to 0.

Channel n that is enabled to operate cannot rewrite by software the value of the CKOmn bit (serial clock output of channel n) of serial output register m (SOm) to be described below, and a value reflected by a communication operation is output from the serial clock pin.

Channel n that stops operation can set the value of the CKOmn bit of the SOm register by software and output its value from the serial clock pin. In this way, any waveform, such as that of a start condition/stop condition, can be created by software.

The SEm register can be read by a 16-bit memory manipulation instruction.

The lower 8 bits of the SEm register can be set with a 1-bit or 8-bit memory manipulation instruction with SEmL. Reset signal generation clears the SEm register to 0000H.

Figure 11-14. Format of Serial Channel Enable Status Register m (SEm)

Address: F01	SE0)	After re	eset: 00	00H	R											
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SE0	0	0	0	0	0	0	0	0	0	0	0	0	SE03	SE02	SE01	SE00
Address: F01	60H, F(0161H (SE1)	After re	eset: 00	00H	R									
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SE1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SE11	SE10
	SEm		Indication of operation enable/stop status of channel n													
	n															
	0	Opera	tion sto	ps												
	1	Opera	tion is e	enabled												



11.3.11 Serial output enable register m (SOEm)

The SOEm register is a register that is used to enable or stop output of the serial communication operation of each channel.

Channel n that enables serial output cannot rewrite by software the value of the SOmn bit of serial output register m (SOm) to be described below, and a value reflected by a communication operation is output from the serial data output pin.

For channel n, whose serial output is stopped, the SOmn bit value of the SOm register can be set by software, and that value can be output from the serial data output pin. In this way, any waveform of the start condition and stop condition can be created by software.

The SOEm register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the SOEm register can be set with a 1-bit or 8-bit memory manipulation instruction with SOEmL. Reset signal generation clears the SOEm register to 0000H.

Figure 11-15. Format of Serial Output Enable Register m (SOEm)

Address: F012	2AH, F	012BH (SOE0)	After	reset:	0000H	R/W									
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOE0	0	0	0	0	0	0	0	0	0	0	0	0	SOE	SOE	SOE	SOE
													03	02	01	00
Address: F01	6AH, F	016BH (SOE1)	After	reset:	0000H	R/W									
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOE1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SOE	SOE
															11	10
	SOE		Serial output enable/stop of channel n													
	mn															
	0	Stops	output k	oy seria	l comm	unicatio	n opera	ation.								
	1	Enable	es outpu	ut by se	rial com	nmunica	tion op	eration.								

Caution Be sure to clear bits 15 to 4 of the SOE0 register and bits 15 to 2 of the SOE1 register to "0".



11.3.12 Serial output register m (SOm)

The SOm register is a buffer register for serial output of each channel.

The value of the SOmn bit of this register is output from the serial data output pin of channel n.

The value of the CKOmn bit of this register is output from the serial clock output pin of channel n.

The SOmn bit of this register can be rewritten by software only when serial output is disabled (SOEmn = 0). When serial output is enabled (SOEmn = 1), rewriting by software is ignored, and the value of the register can be changed only by a serial communication operation.


The CKOmn bit of this register can be rewritten by software only when the channel operation is stopped (SEmn = 0). While channel operation is enabled (SEmn = 1), rewriting by software is ignored, and the value of the CKOmn bit can be changed only by a serial communication operation.

To use the pin for serial interface as a port function pin, set the corresponding CKOmn and SOmn bits to "1".

The SOm register can be set by a 16-bit memory manipulation instruction.

Reset signal generation clears the SOm register to 0F0FH.

Figure 11-16. Format of Serial Output Register m (SOm)



1 Serial clock output value is "1".

SO	Serial data output of channel n
mn	
0	Serial data output value is "0".
1	Serial data output value is "1".

Caution Be sure to clear bits 15 to 12 and 7 to 4 of the SO0 register to "0". Be sure to clear bits 15 to 10, 7 to 2 of the SO1 register to "0".



11.3.13 Serial output level register m (SOLm)

The SOLm register is a register that is used to set inversion of the data output level of each channel.

This register can be set only in the UART mode. Be sure to set 0 for corresponding bit in the CSI mode and simplifies I²C mode.

Inverting channel n by using this register is reflected on pin output only when serial output is enabled (SOEmn = 1). When serial output is disabled (SOEmn = 0), the value of the SOmn bit is output as is.

Rewriting the SOLm register is prohibited when the register is in operation (when SEmn = 1).

The SOLm register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the SOLm register can be set with an 8-bit memory manipulation instruction with SOLmL. Reset signal generation clears the SOLm register to 0000H.

Figure 11-17. Format of Serial Output Level Register m (SOLm)

Address: F01	34H, FC)135H (SOL0)	After	reset: C	000H	R/W									
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOL0	0	0	0	0	0	0	0	0	0	0	0	0	0	SOL	0	SOL
														02		00
Address: F01	74H, FC)175H (SOL1)	After	reset: C	000H	R/W									
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOL1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SOL
																10
	SOL			Selec	ts inver	sion of	the leve	el of the	transm	it data	of chani	nel n in	UART	mode		
	mn															

Caution Be sure to clear bits 15 to 3, and 1 of the SOL0 register and bits 15 to 1 of the SOL1 register to "0".

(**Remark** is listed on the next page.)

0

Communication data is output as is.


Communication data is inverted and output.

Figure 11-18 shows examples in which the level of transmit data is reversed during UART transmission.



Figure 11-18. Examples of Reverse Transmit Data

(a) Non-reverse Output (SOLmn = 0)





11.3.14 Serial standby control register 0 (SSC0)

The SSC0 register is used to control the startup of reception (the SNOOZE mode) while in the STOP mode when receiving CSI00 or UART0 serial data.

The SSC0 register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the SSC0 register can be set with an 8-bit memory manipulation instruction with SSC0L.

Reset signal generation clears the SSC0 register to 0000H.

Caution The maximum transfer rate in the SNOOZE mode is as follows.

- When using CSI00, CSI20 : Up to 1 Mbps
- When using UART0, UART2 : 4800 bps only

Figure 11-19. Format of Serial Standby Control Register 0 (SSC0)

Address: F0138H, F0139H After reset: 0000H R/W

Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSC0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SS	SWC
															EC0	0

SS	Selection of whether to enable or disable the generation of communication error interrupts in the SNOOZE									
EC0	mode									
0	Enable the generation of error interrupt (INTSRE0).									
1	Disable the generation of error interrupt (INTSRE0).									
• The	SSEC0 bit can be set to 1 or 0 only when both the SWC0 and EOC00 bits are set to 1 during UART reception									
in th	in the SNOOZE mode. In other cases, clear the SSEC0 bit to 0.									
• Setti	 Setting SSEC0, SWC0 = 1, 0 is prohibited. 									

SWC	Setting of the SNOOZE mode									
0										
0	Do not use the SNOOZE mode function.									
1	Use the SNOOZE mode function.									
	 The hardware trigger signal releases the serial module from STOP mode and reception as a CSI or UART proceeds (in SNOOZE mode) without requiring CPU operations. 									

• The SNOOZE mode function can only be specified when the high-speed on-chip oscillator clock is selected for the CPU/peripheral hardware clock (fcLK). If any other clock is selected, specifying this mode is prohibited.

• Even when using SNOOZE mode, be sure to set the SWC0 bit to 0 in normal operation mode and change it to 1 just before shifting to STOP mode.

Also, be sure to change the SWC0 bit to 0 after returning from STOP mode to normal operation mode.



EOCmn Bit	SSECm Bit	Reception Ended Successfully	Reception Ended in an Error
0	0	INTSRx is generated.	INTSRx is generated.
0	1	INTSRx is generated.	INTSRx is generated.
1	0	INTSRx is generated.	INTSREx is generated.
1	1	INTSRx is generated.	No interrupt is generated.

Figure 11-20. Interrupt in UART Reception Operation in SNOOZE Mode



11.3.15 Noise filter enable register 0 (NFEN0)

The NFEN0 register is used to set whether the noise filter can be used for the input signal from the serial data input pin to each channel.

Disable the noise filter of the pin used for CSI or simplified I²C communication, by clearing the corresponding bit of this register to 0.

Enable the noise filter of the pin used for UART communication, by setting the corresponding bit of this register to 1.

When the noise filter is enabled, after synchronization is performed with the operation clock (f_{MCK}) of the target channel, 2-clock match detection is performed. When the noise filter is disabled, only synchronization is performed with the operation clock (f_{MCK}) of the target channel.

The NFEN0 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears the NFEN0 register to 00H.

Figure 11-21. Format of Noise Filter Enable Register 0 (NFEN0)

After reset: 00H Address: F0070H R/W Symbol 0 7 6 5 4 3 2 1 NFEN0 SNFEN10 SNFEN00 0 0 0 SNFEN20 0 0 SNFEN20 Use of noise filter of RxD2 pin 0 Noise filter OFF Noise filter ON 1 Set SNFEN20 to 1 to use the RxD2 pin. Clear SNFEN20 to 0 to use the other than RxD2 pin. SNFEN10 Use of noise filter of RxD1 pin 0 Noise filter OFF Noise filter ON 1 Set the SNFEN10 bit to 1 to use the RxD1 pin. Clear the SNFEN10 bit to 0 to use the other than RxD1 pin. SNFEN00 Use of noise filter of RxD0 pin 0 Noise filter OFF

 1
 Noise filter ON

 Set the SNFEN00 bit to 1 to use the RxD0 pin.

Clear the SNFEN00 bit to 0 to use the other than RxD0 pin.

Caution Be sure to clear bits 7 to 5, 3, and 1 to "0".



11.3.16 Registers controlling port functions of serial input/output pins

Using the serial array unit requires setting of the registers that control the port functions

multiplexed on the target channel (port mode register (PMxx), port register (Pxx), port input mode register (PIMxx), port output mode register (POMxx), port mode control register (PMCxx)).

For details, see 4.3.1 Port mode registers (PMxx), 4.3.2 Port registers (Pxx), 4.3.4 Port input mode registers (PIMxx), 4.3.5 Port output mode registers (POMxx), and 4.3.6 Port mode control registers (PMCxx).

Specifically, using a port pin with a multiplexed serial data or serial clock output function (e.g. P00/ANI17/TI00/TXD1) for serial data or serial clock output, requires setting the corresponding bits in the port mode control register (PMCxx) and port mode register (PMxx) to 0, and the corresponding bit in the port register (Pxx) to 1.

When using the port pin in N-ch open-drain output (VDD tolerance) mode, set the corresponding bit in the port output mode register (POMxx) to 1. When connecting an external device operating on a different potential (1.8 V, 2.5 V or 3 V), see **4.4.4 Handling different potential (1.8 V, 2.5 V, 3 V) by using I/O buffers**.

Example: When P00/ANI17/TI00/TxD1 is to be used for serial data output

Set the PMC00 bit of port mode control register 0 to 0.

Set the PM00 bit of port mode register 0 to 0.

Set the P00 bit of port register 0 to 1.

Specifically, using a port pin with a multiplexed serial data or serial clock input function (e.g. P01/ANI16/TO00/RxD1) for serial data or serial clock input, requires setting the corresponding bit in the port mode register (PMxx) to 1, and the corresponding bit in the port mode control register (PMCxx) to 0. In this case, the corresponding bit in the port register (Pxx) can be set to 0 or 1.

When the TTL input buffer is selected, set the corresponding bit in the port input mode register (PIMxx) to 1. When connecting an external device operating on a different potential (1.8 V, 2.5 V or 3 V), see **4.4.4 Handling different potential (1.8 V, 2.5 V, 3 V) by using I/O buffers**.

Example: When P01/ANI16/TO00/RxD1 is to be used for serial data input

Set the PMC01 bit of port mode control register 0 to 0.

Set the PM01 bit of port mode register 0 to 1.

Set the P01 bit of port register 0 to 0 or 1.



11.4 Operation Stop Mode

Each serial interface of serial array unit has the operation stop mode.

In this mode, serial communication cannot be executed, thus reducing the power consumption.

In addition, the pin for serial interface can be used as port function pins in this mode.

11.4.1 Stopping the operation by units

The stopping of the operation by units is set by using peripheral enable register 0 (PER0).

The PER0 register is used to enable or disable supplying the clock to the peripheral hardware. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise.

To stop the operation of serial array unit 0, set bit 2 (SAU0EN) to 0.

To stop the operation of serial array unit 1, set bit 3 (SAU1EN) to 0.

Figure 11-22. Peripheral Enable Register 0 (PER0) Setting When Stopping the Operation by Units

(-)	7	6	5	4	3	2	1	0
PER0	TMKAEN		ADCEN	IICA0EN	SAU1EN	SAU0EN		TAU0EN
	×	0	×	×	0/1	0/1	0	×
				m input clock v of input clock				

(a) Peripheral enable register 0 (PER0) ... Set only the bit of SAUm to be stopped to 0.

1: Supplies input clock

Cautions 1. If SAUmEN = 0, writing to a control register of serial array unit m is ignored, and, even if the register is read, only the default value is read

Note that this does not apply to the following registers.

- Noise filter enable register 0 (NFEN0)
- Port input mode registers 0, 1 (PIM0, PIM1)
- Port output mode registers 0, 1, 5 (POM0, POM1, POM5)
- Port mode control register 0 (PMC0)
- Port mode registers 0, 1, 3, 5 (PM0, PM1, PM3, PM5)
- Port registers 0, 1, 3, 5 (P0, P1, P3, P5)
- 2. Be sure to clear the following bits to 0.

These products: bits 1, 6

Remark ×: Bits not used with serial array units (depending on the settings of other peripheral functions) 0/1: Set to 0 or 1 depending on the usage of the user



11.4.2 Stopping the operation by channels

The stopping of the operation by channels is set using each of the following registers.

Figure 11-23. Each Register Setting When Stopping the Operation by Channels

(a) Serial channel stop register m (STm) ... This register is a trigger register that is used to enable stopping communication/count by each channel.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
STm	0	0	0	0	0	0	0	0	0	0	0	0	stm3 0/1	stm2 0/1	STm1 0/1	STm0 0/1
			1 0		~ -					·						

1: Clears the SEmn bit to 0 and stops the communication operation

* Because the STmn bit is a trigger bit, it is cleared immediately when SEmn = 0.

(b) Serial channel enable status register m (SEm) ... This register indicates whether data transmission/reception operation of each channel is enabled or stopped.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SEm													SEm3	SEm2	SEm1	SEm0
	0	0	0	0	0	0	0	0	0	0	0	0	0/1	0/1	0/1	0/1
										0: Ope	eration	stops				

* The SEm register is a read-only status register, whose operation is stopped by using the STm register. With a channel whose operation is stopped, the value of the CKOmn bit of the SOm register can be set by software.

(c) Serial output enable register m (SOEm) ... This register is a register that is used to enable or stop output of the serial communication operation of each channel.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
SOEm		•			•											SOEm0	
	0	0	0	0	0	0	0	0	0	0	0	0	0/1	0/1	0/1	0/1	
					0: 5	Stops o	utput b	y seria	l comm	unicatio	on opei	ration					
	* For cl	nannel r	n, whose	e serial c	output is	stopped	, the S) Omn bit	value of	the SO	m regist	er can b	e set by	v softwar	e.		
(d) Se	erial ou	utput	regist	er m (\$	SOm)	Thi	s regi	ster is	a buf	fer reg	gister	for se	rial o	utput	of eac	h char	nnel.
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

	10	17	10	12		10	5	0	I	0	5	-	0	2	1	0	_
SOm	0	0	0	0	CKOm3 0/1	CKOm2 0/1	CKOm1 0/1	CKOm0 0/1	0	0	0	0	som3 0/1	som2 0/1	SOm1 0/1	som0 0/1	
I	1: Seria	al clock c	output va	lue is "1"					1: Seri	ial data c	output va	ue is "1"					•

* When using pins corresponding to each channel as port function pins, set the corresponding CKOmn, SOmn bits to "1".

Remarks 1. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3)

2. 🔲 : Setting disabled (fixed by hardware), 0/1: Set to 0 or 1 depending on the usage of the user

11.5 Operation of 3-Wire Serial I/O (CSI00, CSI11, CSI20) Communication

This is a clocked communication function that uses three lines: serial clock (SCK) and serial data (SI and SO) lines. [Data transmission/reception]

- Data length of 7 or 8 bits
- Phase control of transmit/receive data
- MSB/LSB first selectable

[Clock control]

- Master/slave selection
- Phase control of I/O clock
- Setting of transfer period by prescaler and internal counter of each channel
- Maximum transfer rate Note
 - During master communication: Max. fcLk/2 (CSI00 only)
 - Max. fclк/4

During slave communication: Max. fmck/6

[Interrupt function]

• Transfer end interrupt/buffer empty interrupt

[Error detection flag]

Overrun error

In addition, CSIs of following channels supports the SNOOZE mode. When SCK input is detected while in the STOP mode, the SNOOZE mode makes data reception that does not require the CPU possible. Only following CSIs can be specified.

- These products: CSI00
- Note Use the clocks within a range satisfying the SCK cycle time (tkcr) characteristics. For details, see CHAPTER 27 ELECTRICAL SPECIFICATIONS (T_A = -40 to +85°C).



The channels supporting 3-wire serial I/O (CSI00, CSI11, CSI20) are channels 0 to 3 of SAU0 and channels 0 to 3 of SAU1.

Unit	Channel	Used as CSI	Used as UART	Used as Simplified I ² C
0	0	CSI00	UART0	IIC00
	1	_		_
	2	_	UART1	_
	3	CSI11		IIC11
1	0	CSI20	UART2	IIC20
	1	_		-

3-wire serial I/O (CSI00, CSI11, CSI20) performs the following seven types of communication operations.

- Master transmission (See 11.5.1.)
- Master reception (See 11.5.2.)

• Master transmission/reception (See 11.5.3.)

• Slave transmission (See 11.5.4.)

- Slave reception (See **11.5.5**.)
- Slave transmission/reception (See 11.5.6.)
- SNOOZE mode function (See 11.5.7.)



11.5.1 Master transmission

Master transmission is that the RL78 microcontroller outputs a transfer clock and transmits data to another device.

3-Wire Serial I/O	CSI00	CSI11	CSI20
Target channel	Channel 0 of SAU0	Channel 3 of SAU0	Channel 0 of SAU1
Pins used	SCK00, SO00	SCK11, SO11	SCK20, SO20
Interrupt	INTCSI00	INTCSI11	INTCSI20
	Transfer end interrupt (in s continuous transfer mode)	single-transfer mode) or buf) can be selected.	fer empty interrupt (in
Error detection flag	None		
Transfer data length	7 or 8 bits		
Transfer rate Note	Max. fclк/2 [Hz] (CSI00 or	lly), fc∟κ/4 [Hz]	
	Min. fcLk/($2 \times 2^{15} \times 128$) [H	z] fclk: System clock fre	equency
Data phase	• DAPmn = 0: Data outpu	bit of the SCRmn register t starts from the start of the c it starts half a clock before t	•
Clock phase	Selectable by the CKPmn • CKPmn = 0: Non-revers • CKPmn = 1: Reverse	0	
Data direction	MSB or LSB first		


Note Use this operation within a range that satisfies the conditions above and the peripheral functions characteristics in the electrical specifications (see CHAPTER 27 ELECTRICAL SPECIFICATIONS (T_A = -40 to +85°C)).

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), mn = 00, 03, 10



(1) Register setting

Figure 11-24. Example of Contents of Registers for Master Transmission of 3-Wire Serial I/O (CSI00, CSI11, CSI20) (1/2)



Note Only provided for the SCR00 and SCR01 registers. This bit is fixed to 1 for the other registers.

- **Remarks 1.** m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00, 11, 20), mn = 00, 03, 10
 - Setting is fixed in the CSI master transmission mode, : Setting disabled (set to the initial value)
 0/1: Set to 0 or 1 depending on the usage of the user



Figure 11-24. Example of Contents of Registers for Master Transmission of 3-Wire Serial I/O (CSI00, CSI11, CSI20) (2/2)

(e) Se	rial ou	utput	enable	e regis	ster m	(SOE	m)	Sets o	only th	ne bits	of the	e targ	et cha	nnel t	o 1.	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOEm	0	0	0	0	0	0	0	0	0	0	0	0	SOEm3 0/1	SOEm2 0/1	SOEm1 0/1	SOEm0 0/1
(f) Se	rial ch	nanne	start	regist	ter m	(SSm)	Se	ets onl	y the	bits o	f the t	arget	chanr	nel to ^r	1.	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSm													SSm3	SSm2	SSm1	SSm0

Remarks 1. m: Unit number (m = 0, 1)

2. : Setting disabled (set to the initial value)

0/1: Set to 0 or 1 depending on the usage of the user



(2) Operation procedure




Figure 11-25. Initial Setting Procedure for Master Transmission






Figure 11-26. Procedure for Stopping Master Transmission






Figure 11-27. Procedure for Resuming Master Transmission

Wait until stop the communication target (slave) or communication operation completed

Disable data output and clock output of the target channel by setting a port register and a port mode register.

Re-set the register to change the operation clock setting.

Re-set the register to change the transfer baud rate setting (setting the transfer clock by dividing the operation clock (fMCK)).

Re-set the register to change serial mode register mn (SMRmn) setting.

Re-set the register to change serial communication operation setting register mn (SCRmn) setting.

Set the SOEmn bit to 0 to stop output from the target channel.

Set the initial output level of the serial clock (CKOmn) and serial data (SOmn).

Set the SOEmn bit to 1 and enable output from the target channel.

Enable data output and clock output of the target channel by setting a port register and a port mode register.

Set the SSmn bit of the target channel to 1 (SEmn = 1 : to enable operation).

Setting is completed Sets transmit data to the SIOp register (bits 7 to 0 of the SDRmn register) and start communication.

Remark If PER0 is rewritten while stopping the master transmission and the clock supply is stopped, wait until the transmission target (slave) stops or transmission finishes, and then perform initialization instead of restarting the transmission.

RENESAS

(3) Processing flow (in single-transmission mode)




Figure 11-28. Timing Chart of Master Transmission (in Single-Transmission Mode) (Type 1: DAPmn = 0, CKPmn = 0)

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00, 11, 20), mn = 00, 03, 10






Figure 11-29. Flowchart of Master Transmission (in Single-Transmission Mode)



(4) Processing flow (in continuous transmission mode)




Figure 11-30. Timing Chart of Master Transmission (in Continuous Transmission Mode) (Type 1: DAPmn = 0, CKPmn = 0)

- **Note** If transmit data is written to the SDRmn register while the BFFmn bit of serial status register mn (SSRmn) is 1 (valid data is stored in serial data register mn (SDRmn)), the transmit data is overwritten.
- Caution The MDmn0 bit of serial mode register mn (SMRmn) can be rewritten even during operation. However, rewrite it before transfer of the last bit is started, so that it will be rewritten before the transfer end interrupt of the last transmit data.
- **Remark** m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00, 11, 20), mn = 00, 03, 10






Figure 11-31. Flowchart of Master Transmission (in Continuous Transmission Mode)

Remark <1> to <6> in the figure correspond to <1> to <6> in **Figure 11-30 Timing Chart of Master Transmission** (in Continuous Transmission Mode).

RENESAS

11.5.2 Master reception

Master reception is that the RL78 microcontroller outputs a transfer clock and receives data from other device.

3-Wire Serial I/O	CS100	CSI11	CSI20
Target channel	Channel 0 of SAU0	Channel 3 of SAU0	Channel 0 of SAU1
Pins used	SCK00, SI00	SCK11, SI11	SCK20, SI20
Interrupt	INTCSI00	INTCSI11	INTCSI20
	Transfer end interrupt (in s continuous transfer mode)	single-transfer mode) or buff) can be selected.	er empty interrupt (in
Error detection flag	Overrun error detection fla	ag (OVFmn) only	
Transfer data length	7 or 8 bits		
Transfer rate ^{Note}	Max. fclk/2 [Hz] (CSI00 on	lly), fc∟к/4 [Hz]	
	Min. fclk/($2 \times 2^{15} \times 128$) [H	z] fclk: System clock fre	equency
Data phase	•	bit of the SCRmn register starts from the start of the o starts half a clock before the	•
Clock phase	Selectable by the CKPmn • CKPmn = 0: Non-revers • CKPmn = 1: Reverse	•	
Data direction	MSB or LSB first		


Note Use this operation within a range that satisfies the conditions above and the peripheral functions characteristics in the electrical specifications (see CHAPTER 27 ELECTRICAL SPECIFICATIONS (T_A = -40 to +85°C)).

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), mn = 00, 03, 10



(1) Register setting

Figure 11-32. Example of Contents of Registers for Master Reception of 3-Wire Serial I/O (CSI00, CSI11, CSI20) (1/2)



Note Only provided for the SCR00 and SCR01 registers. This bit is fixed to 1 for the other registers.

- **Remarks 1.** m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00, 11, 20), mn = 00, 03, 10
 - 2. : Setting is fixed in the CSI master reception mode, : Setting disabled (set to the initial value)
 ×: Bit that cannot be used in this mode (set to the initial value when not used in any mode)
 0/1: Set to 0 or 1 depending on the usage of the user

Figure 11-32. Example of Contents of Registers for Master Reception of 3-Wire Serial I/O (CSI00, CSI11, CSI20) (2/2)

(0) 00		a space		, . e g.e		(00-	,		9.0.0.			• a				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOEm													SOEm3	SOEm2	SOEm1	SOEm0
	0	0	0	0	0	0	0	0	0	0	0	0	×	×	×	×
(f) Se	rial ch	nanne	start	regist	ter m ((SSm)	Se	ts onl	y the	bits o	f the ta	arget	chann	el to 1	Ι.	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSm													SSm3	SSm2	SSm1	SSm0
	0	0	0	0	0	0	0	0	0	0	0	0	0/1	0/1	0/1	0/1

(e) Serial output enable register m (SOEm) ... The register that not used in this mode.

Remarks 1. m: Unit number (m = 0, 1)

2. Setting disabled (set to the initial value)

 \times : Bit that cannot be used in this mode (set to the initial value when not used in any mode) 0/1: Set to 0 or 1 depending on the usage of the user



(2) Operation procedure





Figure 11-33. Initial Setting Procedure for Master Reception










Figure 11-35. Procedure for Resuming Master Reception

Wait until stop the communication target (slave) or communication operation completed

Disable clock output of the target channel by setting a port register and a port mode register.

Re-set the register to change the operation clock setting.

Re-set the register to change the transfer baud rate setting (setting the transfer clock by dividing the operation clock (fMCK)).

Re-set the register to change serial mode register mn (SMRmn) setting.

Re-set the register to change serial communication operation setting register mn (SCRmn) setting.

Set the initial output level of the serial clock (CKOmn).

If the OVF flag remain set, clear this using serial flag clear trigger register mn (SIRmn).

Enable clock output of the target channel by setting a port register and a port mode register.

Set the SSmn bit of the target channel to 1 (SEmn bit = 1: to enable operation).

Setting is completed Sets dummy data to the SIOp register (bits 7 to 0 of the SDRmn register) and start communication.

Remark If PER0 is rewritten while stopping the master transmission and the clock supply is stopped, wait until the transmission target (slave) stops or transmission finishes, and then perform initialization instead of restarting the transmission.



(3) Processing flow (in single-reception mode)




Figure 11-36. Timing Chart of Master Reception (in Single-Reception Mode) (Type 1: DAPmn = 0, CKPmn = 0)

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00, 11, 20), mn = 00, 03, 10






Figure 11-37. Flowchart of Master Reception (in Single-Reception Mode)



(4) Processing flow (in continuous reception mode)




Figure 11-38. Timing Chart of Master Reception (in Continuous Reception Mode) (Type 1: DAPmn = 0, CKPmn = 0)

Caution The MDmn0 bit can be rewritten even during operation. However, rewrite it before receive of the last bit is started, so that it has been rewritten before the transfer end interrupt of the last receive data.

- **Remarks 1.** <1> to <8> in the figure correspond to <1> to <8> in **Figure 11-39** Flowchart of Master Reception (in Continuous Reception Mode).
 - m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00, 11, 20), mn = 00, 03, 10







Figure 11-39. Flowchart of Master Reception (in Continuous Reception Mode)



11.5.3 Master transmission/reception

Master transmission/reception is that the RL78 microcontroller outputs a transfer clock and transmits/receives data to/from other device.

3-Wire Serial I/O	CSI00	CSI11	CSI20
Target channel	Channel 0 of SAU0	Channel 3 of SAU0	Channel 0 of SAU1
Pins used	SCK00, SI00, SO00	SCK11, SI11, SO11	SCK20, SI20, SO20
Interrupt	INTCSI00	INTCSI11	INTCSI20
	Transfer end interrupt (in s continuous transfer mode)	single-transfer mode) or buff) can be selected.	er empty interrupt (in
Error detection flag	Overrun error detection fla	ag (OVFmn) only	
Transfer data length	7 or 8 bits		
Transfer rate Note	Max. fclк/2 [Hz] (CSI00 on	lly), fc∟к/4 [Hz]	
	Min. fclk/($2 \times 2^{15} \times 128$) [H	z] fclk: System clock fre	equency
Data phase		bit of the SCRmn register arts at the start of the opera arts half a clock before the s	
Clock phase	Selectable by the CKPmn • CKPmn = 0: Non-revers • CKPmn = 1: Reverse	•	
Data direction	MSB or LSB first		


Note Use this operation within a range that satisfies the conditions above and the peripheral functions characteristics in the electrical specifications (see CHAPTER 27 ELECTRICAL SPECIFICATIONS (T_A = -40 to +85°C)).

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), mn = 00, 03, 10



(1) Register setting

Figure 11-40. Example of Contents of Registers for Master Transmission/Reception of 3-Wire Serial I/O (CSI00, CSI11, CSI20) (1/2)



Note Only provided for the SCR00 and SCR01 registers. This bit is fixed to 1 for the other registers.

Remarks 1. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00, 11, 20), mn = 00, 03, 10

2. : Setting is fixed in the CSI master transmission/reception mode

: Setting disabled (set to the initial value)

0/1: Set to 0 or 1 depending on the usage of the user



Figure 11-40. Example of Contents of Registers for Master Transmission/Reception of 3-Wire Serial I/O (CSI00, CSI11, CSI20) (2/2)

(e) Se	rial ou	utput e	enable	e regis	ster m	(SOE	m)	Sets o	only th	ne bits	of the	e targ	et cha	nnel t	o 1.	
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOEm	0	0	0	0	0	0	0	0	0	0	0	0	SOEm3 0/1	SOEm2 0/1	SOEm1 0/1	SOEm0 0/1
(f) Serial channel start register m (SSm) Sets only the bits of the target channel to 1.																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSm	0	0	0	0	0	0	0	0	0	0	0	0	^{SSm3} 0/1	^{SSm2} 0/1	SSm1 0/1	^{SSm0} 0/1

Remarks 1. m: Unit number (m = 0, 1)

2. : Setting disabled (set to the initial value)
 0/1: Set to 0 or 1 depending on the usage of the user



(2) Operation procedure




Figure 11-41. Initial Setting Procedure for Master Transmission/Reception






Figure 11-42. Procedure for Stopping Master Transmission/Reception





	Starting setting for resumption	
(Essential)	Completing slave preparations?	No Wait until stop the communication target (slave) or communication operation completed
(Essential)	Port manipulation	Disable data output and clock output of the target channel by setting a port register and a port mode register.
(Selective)	Changing setting of the SPSm register	Re-set the register to change the operation clock setting.
(Selective)	Changing setting of the SDRmn register	Re-set the register to change the transfer baud rate setting (setting the transfer clock by dividing the operation clock (fмск)).
(Selective)	Changing setting of the SMRmn register	Re-set the register to change serial mode register mn (SMRmn) setting.
(Selective)	Changing setting of the SCRmn register	Re-set the register to change serial communication operation setting register mn (SCRmn) setting.
(Selective)	Clearing error flag	If the OVF flag remains set, clear this using serial flag clear trigger register mn (SIRmn).
(Selective)	Changing setting of the SOEm register	Set the SOEmn bit to 0 to stop output from the target channel.
(Selective)	Changing setting of the SOm register	Set the initial output level of the serial clock (CKOmn) and serial data (SOmn).
(Selective)	Changing setting of the SOEm register	Set the SOEmn bit to 1 and enable output from the target channel.
(Essential)	Port manipulation	Enable data output and clock output of the target channel by setting a port register and a port mode register.
(Essential)	Writing to the SSm register	Set the SSmn bit of the target channel to 1 (SEmn = 1 : to enable operation).
	Completing resumption setting	

Figure 11-43. Procedure for Resuming Master Transmission/Reception



(3) Processing flow (in single-transmission/reception mode)





Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00, 11, 20), mn = 00, 03, 10








Figure 11-45. Flowchart of Master Transmission/Reception (in Single-Transmission/Reception Mode)



(4) Processing flow (in continuous transmission/reception mode)





- **Notes 1.** If transmit data is written to the SDRmn register while the BFFmn bit of serial status register mn (SSRmn) is 1 (valid data is stored in serial data register mn (SDRmn)), the transmit data is overwritten.
 - 2. The transmit data can be read by reading the SDRmn register during this period. At this time, the transfer operation is not affected.
- Caution The MDmn0 bit of serial mode register mn (SMRmn) can be rewritten even during operation. However, rewrite it before transfer of the last bit is started, so that it has been rewritten before the transfer end interrupt of the last transmit data.
- **Remarks 1.** <1> to <8> in the figure correspond to <1> to <8> in **Figure 11-47** Flowchart of Master Transmission/Reception (in Continuous Transmission/Reception Mode).
 - m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00, 11, 20), mn = 00, 03, 10






Figure 11-47. Flowchart of Master Transmission/Reception (in Continuous Transmission/Reception Mode)

Remark<1> to <8> in the figure correspond to <1> to <8> in Figure 11-46 Timing Chart of MasterTransmission/Reception (in Continuous Transmission/Reception Mode).



11.5.4 Slave transmission

Slave transmission is that the RL78 microcontroller transmits data to another device in the state of a transfer clock being input from another device.

3-Wire Serial I/O	CSI00	CSI11	CSI20		
Target channel	Channel 0 of SAU0	Channel 3 of SAU0	Channel 0 of SAU1		
Pins used	SCK00, SO00	SCK11, SO11	SCK20, SO20		
Interrupt	INTCSI00	INTCSI11	INTCSI20		
	Transfer end interrupt (in s continuous transfer mode)	single-transfer mode) or buff) can be selected.	er empty interrupt (in		
Error detection flag	Overrun error detection fla	ag (OVFmn) only			
Transfer data length	7 or 8 bits				
Transfer rate	Max. fмск/6 [Hz] ^{Notes 1, 2} .				
Data phase	•	bit of the SCRmn register t starts from the start of the o it starts half a clock before th			
Clock phase	Selectable by the CKPmn bit of the SCRmn register CKPmn = 0: Non-reverse CKPmn = 1: Reverse 				
Data direction	MSB or LSB first				

- **Notes 1.** Because the external serial clock input to the SCK00, SCK11, and SCK20 pins is sampled internally and used, the fastest transfer rate is fMCK/6 [Hz].
 - 2. Use this operation within a range that satisfies the conditions above and the peripheral functions characteristics in the electrical specifications (see CHAPTER 27 ELECTRICAL SPECIFICATIONS (T_A = -40 to +85°C)).


Remarks 1. fMCK: Operation clock frequency of target channel

2. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), mn = 00, 03, 10



(1) Register setting

Figure 11-48. Example of Contents of Registers for Slave Transmission of 3-Wire Serial I/O (CSI00, CSI11, CSI20) (1/2)



- **Remarks 1.** m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00, 11, 20), mn = 00, 03, 10
 - 2.
 : Setting is fixed in the CSI slave transmission mode, : Setting disabled (set to the initial value)
 : Bit that cannot be used in this mode (set to the initial value when not used in any mode)
 0/1: Set to 0 or 1 depending on the usage of the user



Figure 11-48. Example of Contents of Registers for Slave Transmission of 3-Wire Serial I/O (CSI00, CSI11, CSI20) (2/2)

SOEm SOEm3 SOEm2 SOEm1 SOEm0 0/1 0/1 0/1 0/1 (f) Serial channel start register m (SSm) ... Sets only the bits of the target channel to 1. SSm SSm3 SSm2 SSm1 SSm0 0/1 0/1 0/1 0/1

(e) Serial output enable register m (SOEm) ... Sets only the bits of the target channel to 1.

Remarks 1. m: Unit number (m = 0, 1)

2. : Setting disabled (set to the initial value)

0/1: Set to 0 or 1 depending on the usage of the user



(2) Operation procedure




Figure 11-49. Initial Setting Procedure for Slave Transmission

Set transmit data to the SIOp register (bits 7 to 0 of the SDRmn register) and wait for a clock from the master.






Figure 11-50. Procedure for Stopping Slave Transmission






Figure 11-51. Procedure for Resuming Slave Transmission

Wait until stop the communication target (master)

Disable data output of the target channel by setting a port register and a port mode register.

Re-set the register to change the operation clock setting.

Re-set the register to change the transfer baud rate setting (setting the transfer clock by dividing the operation clock (f_{MCK})).

Re-set the register to change serial mode register mn (SMRmn) setting.

Re-set the register to change serial communication operation setting register mn (SCRmn) setting.

If the OVF flag remain set, clear this using serial flag clear trigger register mn (SIRmn).

Set the SOEmn bit to 0 to stop output from the target channel.

Set the initial output level of the serial data (SOmn).

Set the SOEmn bit to 1 and enable output from the target channel.

Enable data output of the target channel by setting a port register and a port mode register.

Set the SSmn bit of the target channel to 1 (SEmn = 1 : to enable operation).


Sets transmit data to the SIOp register (bits 7 to 0 of the SDRmn register) and wait for a clock from the master.


(Remark is listed on the next page.)



Remark If PER0 is rewritten while stopping the master transmission and the clock supply is stopped, wait until the transmission target (master) stops or transmission finishes, and then perform initialization instead of restarting the transmission.

(3) Processing flow (in single-transmission mode)





Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00, 11, 20), mn = 00, 03, 10






Figure 11-53. Flowchart of Slave Transmission (in Single-Transmission Mode)



(4) Processing flow (in continuous transmission mode)




Figure 11-54. Timing Chart of Slave Transmission (in Continuous Transmission Mode) (Type 1: DAPmn = 0, CKPmn = 0)

- **Note** If transmit data is written to the SDRmn register while the BFFmn bit of serial status register mn (SSRmn) is 1 (valid data is stored in serial data register mn (SDRmn)), the transmit data is overwritten.
- Caution The MDmn0 bit of serial mode register mn (SMRmn) can be rewritten even during operation. However, rewrite it before transfer of the last bit is started.
- **Remark** m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00, 11, 20), mn = 00, 03, 10







Figure 11-55. Flowchart of Slave Transmission (in Continuous Transmission Mode)



RENESAS

11.5.5 Slave reception

Slave reception is that the RL78 microcontroller receives data from another device in the state of a transfer clock being input from another device.

3-Wire Serial I/O	CSI00	CSI11	CSI20		
Target channel	Channel 0 of SAU0	Channel 3 of SAU0	Channel 0 of SAU1		
Pins used	SCK00, SI00	SCK11, SI11	SCK20, SI20		
Interrupt	INTCSI00	INTCSI11	INTCSI20		
	Transfer end interrupt only	(Setting the buffer empty in	terrupt is prohibited.)		
Error detection flag	Overrun error detection fla	ıg (OVFmn) only			
Transfer data length	7 or 8 bits				
Transfer rate	Max. fмск/6 [Hz] ^{Notes 1, 2}				
Data phase		bit of the SCRmn register starts from the start of the o starts half a clock before the			
Clock phase	Selectable by the CKPmn bit of the SCRmn register • CKPmn = 0: Non-reverse • CKPmn = 1: Reverse				
Data direction	MSB or LSB first				

- **Notes 1.** Because the external serial clock input to the SCK00, SCK11, and SCK20 pins is sampled internally and used, the fastest transfer rate is fMcK/6 [Hz].
 - 2. Use this operation within a range that satisfies the conditions above and the peripheral functions characteristics in the electrical specifications (see CHAPTER 27 ELECTRICAL SPECIFICATIONS (T_A = -40 to +85°C)).


Remarks 1. fMCK: Operation clock frequency of target channel

2. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), mn = 00, 03, 10



(1) Register setting

Figure 11-56. Example of Contents of Registers for Slave Reception of 3-Wire Serial I/O (CSI00, CSI11, CSI20) (1/2)



2. : Setting is fixed in the CSI slave reception mode, : Setting disabled (set to the initial value)
 ×: Bit that cannot be used in this mode (set to the initial value when not used in any mode)
 0/1: Set to 0 or 1 depending on the usage of the user



Figure 11-56. Example of Contents of Registers for Slave Reception of 3-Wire Serial I/O (CSI00, CSI11, CSI20) (2/2)

(e) Serial output enable register m (SOEm) ... The Register that not used in this mode.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOEm													SOEm3	SOEm2	SOEm1	SOEm0
	0	0	0	0	0	0	0	0	0	0	0	0	×	×	×	×
(f) Se	rial ch	nanne	start	regist	ter m ((SSm)	Se	ts onl	y the I	bits of	f the ta	arget	chann	el to 1	۱.	

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSm													SSm3	SSm2	SSm1	SSm0
	0	0	0	0	0	0	0	0	0	0	0	0	0/1	0/1	0/1	0/1

Remarks 1. m: Unit number (m = 0, 1)

2. Setting disabled (set to the initial value)

Set to 0 or 1 depending on the usage of the user



(2) Operation procedure





Figure 11-57. Initial Setting Procedure for Slave Reception










Figure 11-59. Procedure for Resuming Slave Reception

Remark If PER0 is rewritten while stopping the master transmission and the clock supply is stopped, wait until the transmission target (master) stops or transmission finishes, and then perform initialization instead of restarting the transmission.



(3) Processing flow (in single-reception mode)




Figure 11-60. Timing Chart of Slave Reception (in Single-Reception Mode) (Type 1: DAPmn = 0, CKPmn = 0)

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00, 11, 20), mn = 00, 03, 10






Figure 11-61. Flowchart of Slave Reception (in Single-Reception Mode)



11.5.6 Slave transmission/reception

Slave transmission/reception is that the RL78 microcontroller transmits/receives data to/from another device in the state of a transfer clock being input from another device.


3-Wire Serial I/O	CSI00	CSI11	CSI20		
Target channel	Channel 0 of SAU0	Channel 3 of SAU0	Channel 0 of SAU1		
Pins used	SCK00, SI00, SO00	SCK11, SI11, SO11	SCK20, SI20, SO20		
Interrupt	INTCSI00	INTCSI11	INTCSI20		
	Transfer end interrupt (in s continuous transfer mode)	single-transfer mode) or buff) can be selected.	er empty interrupt (in		
Error detection flag	Overrun error detection fla	ag (OVFmn) only			
Transfer data length	7 or 8 bits				
Transfer rate	Max. fмск/6 [Hz] ^{Notes 1, 2} .				
Data phase		bit of the SCRmn register arts from the start of the ope arts half a clock before the s			
Clock phase	Selectable by the CKPmn bit of the SCRmn register • CKPmn = 0: Non-reverse • CKPmn = 1: Reverse				
Data direction	MSB or LSB first				

- **Notes 1.** Because the external serial clock input to the SCK00, SCK11, and SCK20 pins is sampled internally and used, the fastest transfer rate is fMCK/6 [Hz].
 - 2. Use this operation within a range that satisfies the conditions above and the peripheral functions characteristics in the electrical specifications (see CHAPTER 27 ELECTRICAL SPECIFICATIONS (T_A = -40 to +85°C)).
- **Remarks 1.** fMCK: Operation clock frequency of target channel
 - **2.** m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), mn = 00, 03, 10



(1) Register setting

Figure 11-62. Example of Contents of Registers for Slave Transmission/Reception of 3-Wire Serial I/O (CSI00, CSI11, CSI20) (1/2)



Setting is fixed in the CSI slave transmission/reception mode,

: Setting disabled (set to the initial value)

×: Bit that cannot be used in this mode (set to the initial value when not used in any mode)

0/1: Set to 0 or 1 depending on the usage of the user



Figure 11-62. Example of Contents of Registers for Slave Transmission/Reception of 3-Wire Serial I/O (CSI00, CSI11, CSI20) (2/2)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOEm													SOEm3	SOEm2	SOEm1	SOEm0
	0	0	0	0	0	0	0	0	0	0	0	0	0/1	0/1	0/1	0/1
(6) 0-						(00)	0.	4		h:4	6 41 4					
(f) Se	rial cł	nanne	l start	regist	ter m ((SSm)	Se	ets onl	y the	bits o	f the t	arget	chann	el to 1	۱.	
(f) Se	rial ch 15	n anne 14	l start 13	regis 1 12	ter m (11	(SSm) 10	Se 9	e ts onl 8	y the 7	bits o	f the t 5	arget 4	chann 3	el to 1 2	I. 1	0

(e) Serial output enable register m (SOEm) ... Sets only the bits of the target channel to 1.

Remarks 1. m: Unit number (m = 0, 1)

2. Setting disabled (set to the initial value)

0/1: Set to 0 or 1 depending on the usage of the user



(2) Operation procedure

Starting initial setting	
Setting the PER0 register	Release the serial array unit from the reset status and start clock supply.
Setting the SPSm register	Set the operation clock.
Setting the SMRmn register	Set an operation mode, etc.
Setting the SCRmn register	Set a communication format.
Setting the SDRmn register	Set bits 15 to 9 to 0000000B for baud rate setting.
Setting the SOm register	Set the initial output level of the serial data (SOmn).
Changing setting of the SOEm register	Set the SOEmn bit to 1 and enable data output of the target channel.
Setting port	Enable data output of the target channel by setting a port register and a port mode register.
Writing to the SSm register	Set the SSmn bit of the target channel to 1 (SEmn bit = 1: to enable operation).
Completing initial setting	Initial setting is completed. Set transmit data to the SIOp register (bits 7 to 0 of the SDRmn register) and wait for

a clock from the master.

Figure 11-63. Initial Setting Procedure for Slave Transmission/Reception






Figure 11-64. Procedure for Stopping Slave Transmission/Reception



Starting setting for resumption No Completing master (Essential) (master) preparations? Yes (Essential) Port manipulation register. (Selective) Changing setting of the SPSm register Changing setting of the SMRmn register (Selective) (Selective) Changing setting of the SCRmn registe (Selective) Clearing error flag (SIRmn). Changing setting of the SOEm register (Selective) Changing setting of the SOm register (Selective) data (SOmn). Changing setting of the SOEm register (Selective) Port manipulation (Essential) register. Writing to the SSm register (Essential) (Essential) Starting communication Completing resumption setting

Figure 11-65. Procedure for Resuming Slave Transmission/Reception

Wait until stop the communication target (master)

Disable data output of the target channel by setting a port register and a port mode register.

Re-set the register to change the operation clock setting.

Re-set the register to change serial mode register mn (SMRmn) setting.

Re-set the register to change serial communication operation setting register mn (SCRmn) setting.

If the OVF flag remain set, clear this using serial flag clear trigger register mn (SIRmn).

Set the SOEmn bit to 0 to stop output from the target channel.

Set the initial output level of the serial data (SOmn).

Set the SOEmn bit to 1 and enable output from the target channel.

Enable data output of the target channel by setting a port register and a port mode register.

Set the SSmn bit of the target channel to 1 (SEmn = 1 : to enable operation).

Sets transmit data to the SIOp register (bits 7 to 0 of the SDRmn register) and wait for a clock from the master.


Cautions 1. Be sure to set transmit data to the SIOp register before the clock from the master is started.If PER0 is rewritten while stopping the master transmission and the clock supply is stopped,

2. If PER0 is rewritten while stopping the master transmission and the clock supply is stopped, wait until the transmission target (master) stops or transmission finishes, and then perform initialization instead of restarting the transmission.



(3) Processing flow (in single-transmission/reception mode)

Figure 11-66. Timing Chart of Slave Transmission/Reception (in Single-Transmission/Reception Mode) (Type 1: DAPmn = 0, CKPmn = 0)



Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00, 11, 20), mn = 00, 03, 10








Figure 11-67. Flowchart of Slave Transmission/Reception (in Single-Transmission/Reception Mode)





(4) Processing flow (in continuous transmission/reception mode)






Notes 1. If transmit data is written to the SDRmn register while the BFFmn bit of serial status register mn (SSRmn) is 1 (valid data is stored in serial data register mn (SDRmn)), the transmit data is overwritten.

- 2. The transmit data can be read by reading the SDRmn register during this period. At this time, the transfer operation is not affected.
- Caution The MDmn0 bit of serial mode register mn (SMRmn) can be rewritten even during operation. However, rewrite it before transfer of the last bit is started, so that it has been rewritten before the transfer end interrupt of the last transmit data.
- **Remarks 1.** <1> to <8> in the figure correspond to <1> to <8> in Figure 11-69 Flowchart of Slave Transmission/Reception (in Continuous Transmission/Reception Mode).
 - m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00, 11, 20), mn = 00, 03, 10







Caution Be sure to set transmit data to the SIOp register before the clock from the master is started.

Remark <1> to <8> in the figure correspond to <1> to <8> in Figure 11-68 Timing Chart of Slave Transmission/Reception (in Continuous Transmission/Reception Mode).

11.5.7 SNOOZE mode function

The SNOOZE mode makes the CSI perform reception operations upon SCKp pin input detection while in the STOP mode. Normally the CSI stops communication in the STOP mode. However, using the SNOOZE mode enables the CSI to perform reception operations without CPU operation upon detection of the SCKp pin input.

Only the following channels can be set to the SNOOZE mode.

• These products: CSI00

When using the CSI in SNOOZE mode, make the following setting before switching to the STOP mode (see Figure 11-71 Flowchart of SNOOZE Mode Operation (once startup) and Figure 11-73 Flowchart of SNOOZE Mode Operation (continuous startup)).

• When using the SNOOZE mode function, set the SWCm bit of serial standby control register 0 (SSC0) to 1 just before switching to the STOP mode. After the initial setting has been completed, set the SSm0 bit of serial channel start register m (SSm) to 1.

• The CPU shifts to the SNOOZE mode on detecting the valid edge of the SCKp signal following a transition to the STOP mode. A CSIp starts reception on detecting input of the serial clock on the SCKp pin.

Cautions 1. The SNOOZE mode can only be specified when the high-speed on-chip oscillator clock is selected for fcLK.

2. The maximum transfer rate when using CSIp in the SNOOZE mode is 1 Mbps.

(1) SNOOZE mode operation (once startup)

Figure 11-70. Timing Chart of SNOOZE Mode Operation (once startup) (Type 1: DAPmn = 0, CKPmn = 0)

CPU operation status	Normal opera	tion STOP mode	SNOOZE mode		Normal operation
SS00	<3>	<4>		<11>	
ST00	<1>			<9>	
SE00					
SWC0				<10>	
SSEC0	L				
Clock request signal					
(internal signal)					Receive data 2 7
SDR00				χ	Receive data 1
SCK00 pin				8>▲ Read ^{Note}	
SI00 pin			Receive data 1		Receive data 2
Shift register 00 INTCSI00			Reception & shift operation		X Reception & shift operation
TSF00			Data reception		Data reception
	 <2>	<5		 7>	

Note Only read received data while SWCm = 1 and before the next valid edge of the SCKp pin input is detected.

- Cautions 1. Before switching to the SNOOZE mode or after reception operation in the SNOOZE mode finishes, set the STm0 bit to 1 (clear the SEm0 bit and stop the operation). After the receive operation completes, also clear the SWCm bit to 0 (SNOOZE mode release).
 - When SWCm = 1, the BFFm0 and OVFm0 flags will not change.
- Remarks 1. <1> to <11> in the figure correspond to <1> to <11> in Figure 11-71 Flowchart of SNOOZE Mode Operation (once startup).
 - **2.** These products: m = 0; p = 00

RENESAS





Figure 11-71. Flowchart of SNOOZE Mode Operation (once startup)



2. These products: m = 0; p = 00

RENESAS

(2) SNOOZE mode operation (continuous startup)

CPU operation status	Normal operation	STOP mode	SNOOZE mode	Normal operat	ion	STOP mode	SNOOZE mode
SS00	<3>∏ <	:4>		<3>		<4>	
ST00				<9>			
SE00							
SWC0				<10>			
SSEC0	L						
Clock request signal							
(internal signal)							Receive data 2 7
SDR00				χ	Re	ceive data 1	χ.
			<	8> ▲ Read ^{Note}			
SCK00 pin							
SI00 pin			Receive data 1				Receive data 2
Shift register 00			Reception & shift operation				Reception & shift operation
INTCSI00							
			Data reception	-			Data reception
TSF00				1			
	 <2>	<5:		 7>	 <2>	<5:	><6>

Figure 11-72. Timing Chart of SNOOZE Mode Operation (continuous startup) (Type 1: DAPmn = 0, CKPmn = 0)

Note Only read received data while SWCm = 1 and before the next valid edge of the SCKp pin input is detected.

- Cautions 1. Before switching to the SNOOZE mode or after reception operation in the SNOOZE mode finishes, set the STm0 bit to 1 (clear the SEm0 bit and stop the operation). After the receive operation completes, also clear the SWCm bit to 0 (SNOOZE mode release).
 - 2. When SWCm = 1, the BFFm0 and OVFm0 flags will not change.
- **Remarks 1.** <1> to <10> in the figure correspond to <1> to <10> in **Figure 11-73** Flowchart of SNOOZE Mode Operation (continuous startup).
 - **2.** These products: m = 0; p = 00







Figure 11-73. Flowchart of SNOOZE Mode Operation (continuous startup)



2. These products: m = 0; p = 00

11.5.8 Calculating transfer clock frequency

The transfer clock frequency for 3-wire serial I/O (CSI00, CSI11, CSI20) communication can be calculated by the following expressions.

(1) Master

(Transfer clock frequency) = {Operation clock (fMCK) frequency of target channel} ÷ (SDRmn[15:9] + 1) ÷ 2 [Hz]

(2) Slave

(Transfer clock frequency) = {Frequency of serial clock (SCK) supplied by master} ^{Note}	[Hz]
---------------------------------------------------------------------------------------------------	------

- **Note** The permissible maximum transfer clock frequency is fmck/6.
- **Remark** The value of SDRmn[15:9] is the value of bits 15 to 9 of serial data register mn (SDRmn) (0000000B to 111111B) and therefore is 0 to 127.

The operation clock (fMCK) is determined by serial clock select register m (SPSm) and bit 15 (CKSmn) of serial mode register mn (SMRmn).



SMRmn			:	SPS0 F	Registe	r			Opera	tion Clock (fмск) ^{Note}
Register										
CKSmn	PRS m13	PRS m12	PRS m11	PRS m10	PRS m03	PRS m02	PRS m01	PRS m00		fclk = 20 MHz
0	Х	Х	Х	Х	0	0	0	0	fclĸ	20 MHz
	Х	Х	Х	Х	0	0	0	1	fclк/2	10 MHz
	Х	Х	Х	Х	0	0	1	0	fclк/2²	5 MHz
	Х	Х	Х	Х	0	0	1	1	fськ/2 ³	2.5 MHz
	Х	Х	Х	Х	0	1	0	0	fclк/2 ⁴	1.25 MHz
	Х	Х	Х	Х	0	1	0	1	fськ/2 ⁵	625 kHz
	Х	Х	Х	Х	0	1	1	0	fськ/2 ⁶	312.5 kHz
	Х	Х	Х	Х	0	1	1	1	fclк/2 ⁷	156.2 kHz
	Х	Х	Х	Х	1	0	0	0	fclк/2 ⁸	78.1 kHz
	Х	Х	Х	Х	1	0	0	1	fськ/2 ⁹	39.1 kHz
	Х	Х	Х	Х	1	0	1	0	fськ/2 ¹⁰	19.5kHz
	Х	Х	Х	Х	1	0	1	1	fськ/2 ¹¹	9.77 kHz
	Х	Х	Х	Х	1	1	0	0	fськ/2 ¹²	4.88 kHz
	Х	Х	Х	Х	1	1	0	1	fськ/2 ¹³	2.44 kHz
	Х	Х	Х	Х	1	1	1	0	fськ/2 ¹⁴	1.22 kHz
	Х	Х	Х	Х	1	1	1	1	fськ/2 ¹⁵	610 Hz
1	0	0	0	0	Х	Х	Х	Х	fclк	20 MHz
	0	0	0	1	Х	Х	Х	Х	fс⊥к/2	10 MHz
	0	0	1	0	Х	Х	Х	Х	fськ/2 ²	5 MHz
	0	0	1	1	Х	Х	Х	Х	fськ/2 ³	2.5 MHz
	0	1	0	0	Х	Х	Х	Х	fclк/2 ⁴	1.25 MHz
	0	1	0	1	Х	Х	Х	Х	fс⊥к/2 ⁵	625 kHz
	0	1	1	0	Х	Х	Х	Х	fс∟к/2 ⁶	312.5 kHz
	0	1	1	1	Х	Х	Х	Х	fськ/2 ⁷	156.2 kHz
	1	0	0	0	Х	Х	Х	Х	fськ/2 ⁸	78.1 kHz
	1	0	0	1	Х	Х	Х	Х	fс∟к/2 ⁹	39.1 kHz
	1	0	1	0	Х	Х	Х	Х	fськ/2 ¹⁰	19.5 kHz
	1	0	1	1	Х	Х	Х	Х	fськ/2 ¹¹	9.77 kHz
	1	1	0	0	Х	Х	Х	Х	fськ/2 ¹²	4.88 kHz
	1	1	0	1	Х	Х	Х	Х	fськ/2 ¹³	2.44 kHz
	1	1	1	0	Х	Х	Х	Х	fськ/2 ¹⁴	1.22 kHz
	1	1	1	1	Х	Х	Х	Х	fськ/2 ¹⁵	610 Hz

Table 11-2. Selection of Operation Clock For 3-Wire Serial I/O

Note When changing the clock selected for fcLK (by changing the system clock control register (CKC) value), do so after having stopped (serial channel stop register m (STm) = 000FH) the operation of the serial array unit (SAU).

Remarks 1. X: Don't care

2. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), mn = 00, 03, 10

11.5.9 Procedure for processing errors that occurred during 3-wire serial I/O (CSI00, CSI11, CSI20) communication

The procedure for processing errors that occurred during 3-wire serial I/O (CSI00, CSI11, CSI20) communication is described in Figure 11-74.

Software Manipulation	Hardware Status	Remark
Reads serial data register mn H (SDRmn).	 The BFFmn bit of the SSRmn register is set to 0 and channel n is enabled to receive data. 	This is to prevent an overrun error if the next reception is completed during error processing.
Reads serial status register mn (SSRmn).		The error type is identified and the read value is used to clear the error flag.
Writes 1 to serial flag clear trigger register H mn (SIRmn).	► The error flag is cleared.	The error can be cleared only during reading, by writing the value read from the SSRmn register to the SIRmn register without modification.

Figure 11-74. Processing Procedure in Case of Overrun Error

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), mn = 00, 03, 10



11.6 Operation of UART (UART0 to UART2) Communication

This is a start-stop synchronization function using two lines: serial data transmission (TxD) and serial data reception (RxD) lines. By using these two communication lines, each data frame, which consist of a start bit, data, parity bit, and stop bit, is transferred asynchronously (using the internal baud rate) between the microcontroller and the other communication party. Full-duplex asynchronous communication UART communication can be performed by using a channel dedicated to transmission (even-numbered channel) and a channel dedicated to reception (odd-numbered channel).

[Data transmission/reception]

- Data length of 7, 8, or 9 bits Note
- Select the MSB/LSB first
- Level setting of transmit/receive data (selecting whether to reverse the level)
- Parity bit appending and parity check functions
- Stop bit appending, stop bit check function

[Interrupt function]

- Transfer end interrupt/buffer empty interrupt
- Error interrupt in case of framing error, parity error, or overrun error

[Error detection flag]

• Framing error, parity error, or overrun error

In addition, UART0 reception (channel 1 of unit 0) supports the SNOOZE mode. When RxD0 pin input is detected while in the STOP mode, the SNOOZE mode makes data reception that does not require the CPU possible. Only the following UARTs can be specified for the reception baud rate adjustment function.

• These products: UART0

Note Only the following UARTs can be specified for the 9-bit data length.

• These products: UART0



UART0 uses channels 0 and 1 of SAU0. UART1 uses channels 2 and 3 of SAU0. UART2 uses channels 0 and 1 of SAU1.

Unit	Channel	Used as CSI	Used as UART	Used as Simplified I ² C
0	0	CS100	UART0	IIC00
	1	_		-
	2	-	UART1	-
	3	CSI11		IIC11
1	0	CSI20	UART2	IIC20
	1	-		_

Select any function for each channel. Only the selected function is possible. If UART0 is selected for channels 0 and 1 of unit 0, for example, these channels cannot be used for CSI00. At this time, however, channel 2, 3, or other channels of the same unit can be used for a function other than UART0, such as CSI11, UART1, and IIC11.

Caution When using a serial array unit for UART, both the transmitter side (even-numbered channel) and the receiver side (odd-numbered channel) can only be used for UART.

UART performs the following two types of communication operations.

UART transmission	(See 11.6.1 .)
UART reception	(See 11.6.2 .)



11.6.1 UART transmission

UART transmission is an operation to transmit data from the RL78 microcontroller to another device asynchronously (start-stop synchronization).

Of two channels used for UART, the even channel is used for UART transmission.

UART	UART0	UART1	UART2					
Target channel	Channel 0 of SAU0	Channel 2 of SAU0	Channel 0 of SAU1					
Pins used	TxD0	TxD1	TxD2					
Interrupt	INTST0	INTST1	INTST2					
	Transfer end interrupt (in single- mode) can be selected.	Transfer end interrupt (in single-transfer mode) or buffer empty interrupt (in continuous transfer mode) can be selected.						
Error detection flag	None							
Transfer data length	7, 8, or 9 bits ^{Note 1}	7, 8, or 9 bits ^{Note 1}						
Transfer rate Note 2	Max. fмcк/6 [bps] (SDRmn [15:9] = 2 or more), Min. fcLk/(2 × 2 ¹⁵ × 128) [bps]							
Data phase		Non-reverse output (default: high level) Reverse output (default: low level)						
Parity bit	The following selectableNo parity bitAppending 0 parityAppending even parityAppending odd parity	 No parity bit Appending 0 parity Appending even parity 						
Stop bit	The following selectable Appending 1 bit Appending 2 bits 							
Data direction	MSB or LSB first							


Notes 1. Only the following UARTs can be specified for the 9-bit data length.

- These products: UART0
- Use this operation within a range that satisfies the conditions above and the peripheral functions characteristics in the electrical specifications (see CHAPTER 27 ELECTRICAL SPECIFICATIONS (T_A = -40 to +85°C)).
- **Remarks 1.** fMCK: Operation clock frequency of target channel fcLK: System clock frequency
 - 2. m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), mn = 00, 02, 10



(1) Register setting

Figure 11-75. Example of Contents of Registers for UART Transmission of UART (UART0 to UART2) (1/2)



Notes 1. Only provided for the SCR00 register. This bit is fixed to 1 for the other registers.

- 2. When UART0 performs 9-bit communication (by setting the DLS001 and DLS000 bits of the SCR00 register to 1), bits 0 to 8 of the SDR00 register are used as the transmission data specification area. Only the following UARTs can be specified for the 9-bit data length.
 - These products: UART0
- **Remarks 1.** m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), q: UART number (q = 0 to 2), mn = 00, 02, 10
 - 2. : Setting is fixed in the UART transmission mode, : Setting disabled (set to the initial value)
 0/1: Set to 0 or 1 depending on the usage of the user

Figure 11-75. Example of Contents of Registers for UART Transmission of UART (UART0 to UART2) (2/2)

(e) Serial output register m (SOm) Sets only the bits of the target channel.																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOm	0	0	0	0	CKOm3 ×	CKOm2 ×	CKOm1 ×	CKOm0 ×	0	0	0	0	Som3 ×	SOm2 0/1 Note	SOm1 ×	SOm0 0/1 Note
	0: Serial data output value is "0" 1: Serial data output value is "1"															
(f) Se	erial ou	utput e	enable	e regis	ster m	(SOE	m)	Sets o	only th	ne bits	of the	e targ	et cha	nnel t	o 1.	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOEm	0	0	0	0	0	0	0	0	0	0	0	0	SOEm3 ×	SOEm2 0/1	SOEm1 ×	SOEm0 0/1
(g) Se	(g) Serial channel start register m (SSm) … Sets only the bits of the target channel to 1.															
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSm	0	0	0	0	0	0	0	0	0	0	0	0	SSm3 ×	SSm2 0/1	SSm1 ×	ssm0 0/1

Note Before transmission is started, be sure to set to 1 when the SOLmn bit of the target channel is set to 0, and set to 0 when the SOLmn bit of the target channel is set to 1. The value varies depending on the communication data during communication operation.

Remarks 1. m: Unit number (m = 0, 1), n: Channel number (n = 0, 2),

mn = 00, 02, 10

2. □: Setting is fixed in the UART transmission mode, □: Setting disabled (set to the initial value) 0/1: Set to 0 or 1 depending on the usage of the user



(2) Operation procedure

Starting initial setting	
Setting the PER0 register	Release the serial array unit from the reset status and start clock supply.
Setting the SPSm register	Set the operation clock.
Setting the SMRmn register	Set an operation mode, etc.
Setting the SCRmn register	Set a communication format.
Setting the SDRmn register	Set a transfer baud rate (setting the transfer clock by dividing the operation clock (fмск)).
Changing setting of the SOLm register	Set an output data level.
Setting the SOm register	Set the initial output level of the serial data (SOmn).
Changing setting of the SOEm register	Set the SOEmn bit to 1 and enable data output of the target channel.
Setting port	Enable data output of the target channel by setting a port register and a port mode register.
Writing to the SSm register	Set the SSmn bit of the target channel to 1 and set the SEmn bit to 1 (to enable operation).
Completing initial setting	Initial setting is completed. Set transmit data to the SDRmn[7:0] bits (TXDq register) (8 bits) or the SDRmn[8:0]

Figure 11-76. Initial Setting Procedure for UART Transmission



bits (9 bits) and start communication.




Figure 11-77. Procedure for Stopping UART Transmission






Figure 11-78. Procedure for Resuming UART Transmission

Wait until stop the communication target or communication operation completed

Disable data output of the target channel by setting a port register and a port mode register.

Re-set the register to change the operation clock setting.

Re-set the register to change the transfer baud rate setting (setting the transfer clock by dividing the operation clock (fMCK)).

Re-set the register to change serial mode register mn (SMRmn) setting.

Re-set the register to change the serial communication operation setting register mn (SCRmn) setting.

Re-set the register to change serial output level register m (SOLm) setting.

Clear the SOEmn bit to 0 and stop output.

Set the initial output level of the serial data (SOmn).

Set the SOEmn bit to 1 and enable output.

Enable data output of the target channel by setting a port register and a port mode register.

Set the SSmn bit of the target channel to 1 and set the SEmn bit to 1 (to enable operation).

Setting is completed Set transmit data to the SDRmn[7:0] bits (TXDq register) (8 bits) or the SDRmn[8:0] bits (9 bits) and start communication.

Remark If PER0 is rewritten while stopping the master transmission and the clock supply is stopped, wait until the transmission target stops or transmission finishes, and then perform initialization instead of restarting the transmission.

RENESAS

(3) Processing flow (in single-transmission mode)




Figure 11-79. Timing Chart of UART Transmission (in Single-Transmission Mode)



Remark m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), q: UART number (q = 0 to 2) mn = 00, 02, 10




Figure 11-80. Flowchart of UART Transmission (in Single-Transmission Mode)



(4) Processing flow (in continuous transmission mode)






Figure 11-81. Timing Chart of UART Transmission (in Continuous Transmission Mode)

- **Note** If transmit data is written to the SDRmn register while the BFFmn bit of serial status register mn (SSRmn) is 1 (valid data is stored in serial data register mn (SDRmn)), the transmit data is overwritten.
- Caution The MDmn0 bit of serial mode register mn (SSRmn) can be rewritten even during operation. However, rewrite it before transfer of the last bit is started, so that it will be rewritten before the transfer end interrupt of the last transmit data.
- **Remark** m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), q: UART number (q = 0 to 2) mn = 00, 02, 10









RENESAS

11.6.2 UART reception

UART reception is an operation wherein the RL78 microcontroller asynchronously receives data from another device (start-stop synchronization).

For UART reception, the odd-number channel of the two channels used for UART is used. The SMR register of both the odd- and even-numbered channels must be set.

UART	UART0	UART1	UART2				
Target channel	Channel 1 of SAU0	Channel 3 of SAU0	Channel 1 of SAU1				
Pins used	RxD0	RxD1	RxD2				
Interrupt	INTSR0	INTSR1	INTSR2				
	Transfer end interrupt only (Setti	ng the buffer empty interrupt is pro	hibited.)				
Error interrupt	INTSRE0	INTSRE1	INTSRE2				
Error detection flag	 Framing error detection flag (FEFmn) Parity error detection flag (PEFmn) Overrun error detection flag (OVFmn) 						
Transfer data length	7, 8 or 9 bits ^{Note 1}						
Transfer rate Note 2	Max. fмск/6 [bps] (SDRmn [15:9]	Max. fмск/6 [bps] (SDRmn [15:9] = 2 or more), Min. fcLк/(2 × 2 ¹⁵ × 128) [bps]					
Data phase	Non-reverse output (default: high Reverse output (default: low leve	,					
Parity bit	The following selectable No parity bit (no parity check) No parity judgment (0 parity) Even parity check Odd parity check 						
Stop bit	Appending 1 bit						
Data direction	MSB or LSB first						

Notes 1. Only the following UARTs can be specified for the 9-bit data length.

- These products: UART0 only
- Use this operation within a range that satisfies the conditions above and the peripheral functions characteristics in the electrical specifications (see CHAPTER 27 ELECTRICAL SPECIFICATIONS (T_A = -40 to +85°C)).

Remarks 1. fMCK: Operation clock frequency of target channel


fclk: System clock frequency

2. m: Unit number (m = 0, 1), n: Channel number (n = 1, 3), mn = 01, 03, 11



(1) Register setting

Figure 11-83. Example of Contents of Registers for UART Reception of UART (UART0 to UART2) (1/2)



RENESAS

Figure 11-83. Example of Contents of Registers for UART Reception of UART (UART0 to UART2) (2/2)

(e) Se	(e) Serial output register m (SOm) The register that not used in this mode.															
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOm	0	0	0	0	CKOm3 ×	CKOm2 ×	CKOm1 ×	CKOm0 ×	0	0	0	0	SOm3 ×	SOm2 ×	SOm1 ×	SOm0 ×
(f) Se	rial ou	utput e	enable	e regis	ster m	(SOE	m) ⁻	Гhe re	gister	that r	not us	ed in	this m	ode.		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOEm	0	0	0	0	0	0	0	0	0	0	0	0	SOEm3 ×	SOEm2 ×	SOEm1 ×	SOEm0 ×
(g) Se	rial ch	nanne	start	regis	ter m	(SSm)	Se	ts onl	y the	bits of	f the ta	arget	chann	el is 1		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSm	0	0	0	0	0	0	0	0	0	0	0	0	^{SSm3} 0/1	SSm2 ×	SSm1 0/1	SSm0 ×
Remar	 Remarks 1. m: Unit number (m = 0, 1) 2. : Setting disabled (set to the initial value) 															

 \times : Bit that cannot be used in this mode (set to the initial value when not used in any mode) 0/1: Set to 0 or 1 depending on the usage of the user



(2) Operation procedure




Figure 11-84. Initial Setting Procedure for UART Reception

Caution Set the RXEmn bit of SCRmn register to 1, and then be sure to set SSmn to 1 after 4 or more fmck clocks have elapsed.




Figure 11-85. Procedure for Stopping UART Reception






Figure 11-86. Procedure for Resuming UART Reception

- Caution After is set RXEmn bit to 1 of SCRmn register, set the SSmn = 1 from an interval of at least four clocks of fmck.
- **Remark** If PER0 is rewritten while stopping the master transmission and the clock supply is stopped, wait until the transmission target (slave) stops or transmission finishes, and then perform initialization instead of restarting the transmission.



(3) Processing flow




Figure 11-87. Timing Chart of UART Reception



Remark m: Unit number (m = 0, 1), n: Channel number (n = 1, 3), mn = 01, 03, 11 r: Channel number (r = n - 1), q: UART number (q = 0 to 2)




Figure 11-88. Flowchart of UART Reception



11.6.3 SNOOZE mode function

The SNOOZE mode makes the UART perform reception operations upon RxDq pin input detection while in the STOP mode. Normally the UART stops communication in the STOP mode. However, using the SNOOZE mode enables the UART to perform reception operations without CPU operation.

Only the following channels can be set to the SNOOZE mode.

• These products: UART0

When using UARTq in the SNOOZE mode, make the following settings before entering the STOP mode. (See Figure 11-91 Flowchart of SNOOZE Mode Operation (EOCm1 = 0, SSECm = 0/1 or EOCm1 = 1, SSECm = 0) and Figure 11-93 Flowchart of SNOOZE Mode Operation (EOCm1 = 1, SSECm = 1).)

- In the SNOOZE mode, the baud rate setting for UART reception needs to be changed to a value different from that in normal operation. Set the SPSm register and bits 15 to 9 of the SDRmn register with reference to Table 11-3.
- Set the EOCmn and SSECmn bits. This is for enabling or stopping generation of an error interrupt (INTSRE0) when a communication error occurs.
- When using the SNOOZE mode function, set the SWCm bit of serial standby control register 0 (SSC0) to 1 just before switching to the STOP mode. After the initial setting has completed, set the SSm1 bit of serial channel start register m (SSm) to 1.
- A UARTq starts reception in SNOOZE mode on detecting input of the start bit on the RxDq pin following a transition of the CPU to the STOP mode.
- Cautions 1. The SNOOZE mode can only be used when the high-speed on-chip oscillator clock (fin) is selected for fcLK.
 - 2. The transfer rate in the SNOOZE mode is only 4800 bps.
 - 3. When SWCm = 1, UARTq can be used only when the reception operation is started in the STOP mode. When used simultaneously with another SNOOZE mode function or interrupt, if the reception operation is started in a state other than the STOP mode, such as those given below, data may not be received correctly and a framing error or parity error may be generated.
 - When after the SWCm bit has been set to 1, the reception operation is started before the STOP mode is entered
 - When the reception operation is started while another function is in the SNOOZE mode
 - When after returning from the STOP mode to normal operation due to an interrupt or other cause, the reception operation is started before the SWCm bit is returned to 0
 - 4. If a parity error, framing error, or overrun error occurs while the SSECm bit is set to 1, the PEFmn, FEFmn, or OVFmn flag is not set and an error interrupt (INTSREq) is not generated. Therefore, when the setting of SSECm = 1 is made, clear the PEFmn, FEFmn, or OVFmn flag before setting the SWC0 bit to 1 and read the value in bits 7 to 0 (RxDq register) of the SDRm1 register.
 - 5. The CPU shifts from the STOP mode to the SNOOZE mode on detecting the valid edge of the RxDq signal. Note, however, that transfer through the UART channel may not start and the CPU may remain in the SNOOZE mode if an input pulse on the RxDq pin is too short to be detected as a start bit.

In such cases, data may not be received correctly, and this may lead to a framing error or parity error in the next UART transfer.



High-speed On-chip	Baud Rate for UART Reception in SNOOZE Mode							
Oscillator (f⊮)	Baud Rate of 4800 bps							
	Operation Clock (fмск)	SDRmn[15:9]	Maximum Permissible Value	Minimum Permissible Value				
24 MHz \pm 1.0% $^{\text{Note}}$	fclк/2 ⁵	79	1.60%	-2.18%				
16 MHz \pm 1.0% $^{\text{Note}}$	fclk/2 ⁴	105	2.27%	-1.53%				
12 MHz \pm 1.0% $^{\text{Note}}$	fclk/2 ⁴	79	1.60%	-2.19%				
$8~\text{MHz} \pm 1.0\%~^{\text{Note}}$	fclк/2 ³	105	2.27%	-1.53%				
$6~\text{MHz} \pm 1.0\%^{\text{Note}}$	fclk/2 ³	79	1.60%	-2.19%				
$4~\text{MHz} \pm 1.0\%^{\text{Note}}$	fclk/2 ²	105	2.27%	-1.53%				
$3~\text{MHz} \pm 1.0\%^{\text{Note}}$	fclk/2 ²	79	1.60%	-2.19%				
$2~MHz \pm 1.0\%^{\text{ Note}}$	fclк/ 2	105	2.27%	-1.54%				
$1 \text{ MHz} \pm 1.0\% ^{\text{Note}}$	fclk	105	2.27%	-1.57%				

Table 11-3. Baud Rate Setting for UART Reception in SNOOZE Mode

- **Note** When the accuracy of the clock frequency of the high-speed on-chip oscillator is $\pm 1.5\%$ or $\pm 2.0\%$, the permissible range becomes smaller as shown below.
 - In the case of fiH \pm 1.5%, perform (Maximum permissible value 0.5%) and (Minimum permissible value + 0.5%) to the values in the above table.
 - In the case of f_{IH} \pm 2.0%, perform (Maximum permissible value 1.0%) and (Minimum permissible value + 1.0%) to the values in the above table.
- **Remark** The maximum permissible value and minimum permissible value are permissible values for the baud rate in UART reception. The baud rate on the transmitting side should be set to fall inside this range.



(1) SNOOZE mode operation (EOCm1 = 0, SSECm = 0/1)

Because of the setting of EOCm1 = 0, even though a communication error occurs, an error interrupt (INTSREq) is not generated, regardless of the setting of the SSECm bit. A transfer end interrupt (INTSRq) will be generated.




Figure 11-89. Timing Chart of SNOOZE Mode Operation (EOCm1 = 0, SSECm = 0/1)


- Caution Before switching to the SNOOZE mode or after reception operation in the SNOOZE mode finishes, set the STm1 bit to 1 (clear the SEm1 bit and stop the operation). After the receive operation completes, also clear the SWCm bit to 0 (SNOOZE mode release).
- Remarks 1. <1> to <12> in the figure correspond to <1> to <12> in Figure 11-91 Flowchart of SNOOZE Mode Operation (EOCm1 = 0, SSECm = 0/1 or EOCm1 = 1, SSECm = 0).
 - **2.** These products: m = 0; q = 0



Note Read the received data when SWCm = 1.

(2) SNOOZE mode operation (EOCm1 = 1, SSECm = 0: Error interrupt (INTSREq) generation is enabled)

Because EOCm1 = 1 and SSECm = 0, an error interrupt (INTSREq) is generated when a communication error occurs.





- Caution Before switching to the SNOOZE mode or after reception operation in the SNOOZE mode finishes, set the STm1 bit to 1 (clear the SEm1 bit and stop the operation). After the receive operation completes, also clear the SWCm bit to 0 (SNOOZE mode release).
- Remarks 1. <1> to <12> in the figure correspond to <1> to <12> in Figure 11-91 Flowchart of SNOOZE Mode Operation (EOCm1 = 0, SSECm = 0/1 or EOCm1 = 1, SSECm = 0).
 - **2.** These products: m = 0; q = 0



Note Read the received data when SWCm = 1.

<R>




Figure 11-91. Flowchart of SNOOZE Mode Operation (EOCm1 = 0, SSECm = 0/1 or EOCm1 = 1, SSECm = 0)

(Remarks are listed on the next page.)



- Remarks 1. <1> to <12> in the figure correspond to <1> to <12> in Figure 11-89 Timing Chart of SNOOZE Mode Operation (EOCm1 = 0, SSECm = 0/1) and Figure 11-90 Timing Chart of SNOOZE Mode Operation (EOCm1 = 1, SSECm = 0).
 - **2.** These products: m = 0; q = 0; n = 0 to 3

(3) SNOOZE mode operation (EOCm1 = 1, SSECm = 1: Error interrupt (INTSREq) generation is stopped)

Because EOCm1 = 1 and SSECm = 1, an error interrupt (INTSREq) is not generated when a communication error occurs.




Figure 11-92. Timing Chart of SNOOZE Mode Operation (EOCm1 = 1, SSECm = 1)


Note Read the received data when SWCm = 1.

- Cautions 1. Before switching to the SNOOZE mode or after reception operation in the SNOOZE mode finishes, set the STm1 bit to 1 (clear the SEm1 bit and stop the operation). After the receive operation completes, also clear the SWCm bit to 0 (SNOOZE mode release).
 - If a parity error, framing error, or overrun error occurs while the SSECm bit is set to 1, the PEFm1, FEFm1, or OVFm1 flag is not set and an error interrupt (INTSREq) is not generated. Therefore, when the setting of SSECm = 1 is made, clear the PEFm1, FEFm1, or OVFm1 flag before setting the SWCm bit to 1 and read the value in SDRm1[7:0] (RxDq register) (8 bits) or SDRm1[8:0] (9 bits).
- Remarks 1. <1> to <11> in the figure correspond to <1> to <11> in Figure 11-93 Flowchart of SNOOZE Mode Operation (EOCm1 = 1, SSECm = 1).
 - **2.** These products: m = 0; q = 0



<R>

Figure 11-93. Flowchart of SNOOZE Mode Operation (EOCm1 = 1, SSECm = 1)



(Caution and Remarks are listed on the next page.)



- Caution If a parity error, framing error, or overrun error occurs while the SSECm bit is set to 1, the PEFm1, FEFm1, or OVFm1 flag is not set and an error interrupt (INTSREq) is not generated. Therefore, when the setting of SSECm = 1 is made, clear the PEFm1, FEFm1, or OVFm1 flag before setting the SWCm bit to 1 and read the value in SDRm1[7:0] (RxDq register) (8 bits) or SDRm1[8:0] (9 bits).
- **Remarks 1.** <1> to <11> in the figure correspond to <1> to <11> in **Figure 11-92 Timing Chart of SNOOZE Mode Operation (EOCm1 = 1, SSECm = 1)**.
 - **2.** These products: m = 0; q = 0; n = 0 to 3



11.6.4 Calculating baud rate

(1) Baud rate calculation expression

The baud rate for UART (UART0 to UART2) communication can be calculated by the following expressions.

(Baud rate) = {Operation clock (fMCK) frequency of target channel} ÷ (SDRmn[15:9] + 1) ÷ 2 [bps]

Caution Setting serial data register mn (SDRmn) SDRmn[15:9] = (0000000B, 0000001B) is prohibited.

- **Remarks 1.** When UART is used, the value of SDRmn[15:9] is the value of bits 15 to 9 of the SDRmn register (0000010B to 1111111B) and therefore is 2 to 127.
 - 2. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), mn = 00, 03, 10

The operation clock (fMCK) is determined by serial clock select register m (SPSm) and bit 15 (CKSmn) of serial mode register mn (SMRmn).



SMRmn Register			5	SPSm F	Registe	r			Operation C	ock (fMCK) ^{Note}
CKSmn	PRS m13	PRS m12	PRS m11	PRS m10	PRS m03	PRS m02	PRS m01	PRS m00		fclк = 20 MHz
0	Х	Х	х	х	0	0	0	0	fclк	20 MHz
	Х	Х	Х	Х	0	0	0	1	fclk/2	10 MHz
	Х	Х	Х	Х	0	0	1	0	fclk/2 ²	5 MHz
	Х	Х	Х	Х	0	0	1	1	fclк/2 ³	2.5 MHz
	Х	Х	Х	Х	0	1	0	0	fclk/2 ⁴	1.25 MHz
	Х	Х	Х	Х	0	1	0	1	fc∟ĸ/2 ⁵	625 kHz
	Х	Х	Х	Х	0	1	1	0	fclк/2 ⁶	312.5 kHz
	Х	Х	Х	Х	0	1	1	1	fclk/2 ⁷	156.2 kHz
	Х	Х	Х	Х	1	0	0	0	fclk/2 ⁸	78.1 kHz
	Х	Х	Х	Х	1	0	0	1	fclк/2 ⁹	39.1 kHz
	Х	Х	Х	Х	1	0	1	0	fclк/2 ¹⁰	19.5 kHz
	Х	Х	Х	Х	1	0	1	1	fclк/2 ¹¹	9.77 kHz
	Х	Х	Х	Х	1	1	0	0	fclк/2 ¹²	4.88 kHz
	Х	Х	Х	Х	1	1	0	1	fclk/2 ¹³	2.44 kHz
	Х	Х	Х	Х	1	1	1	0	fclk/2 ¹⁴	1.22 kHz
	Х	Х	Х	Х	1	1	1	1	fclk/2 ¹⁵	610 Hz
1	0	0	0	0	Х	Х	Х	Х	fclк	20 MHz
	0	0	0	1	Х	Х	Х	Х	fclк/2	10 MHz
	0	0	1	0	Х	Х	Х	Х	fclк/2 ²	5 MHz
	0	0	1	1	Х	Х	Х	Х	fськ/2 ³	2.5 MHz
	0	1	0	0	Х	Х	Х	Х	fclк/2 ⁴	1.25 MHz
	0	1	0	1	Х	Х	Х	Х	fclк/2 ⁵	625 MHz
	0	1	1	0	Х	Х	Х	Х	fськ/2 ⁶	312.5 kHz
	0	1	1	1	Х	Х	Х	Х	fclк/2 ⁷	156.2 kHz
	1	0	0	0	Х	Х	Х	Х	fclк/2 ⁸	78.1 kHz
	1	0	0	1	Х	Х	Х	Х	fськ/2 ⁹	39.1 kHz
	1	0	1	0	Х	Х	Х	Х	fськ/2 ¹⁰	19.5 kHz
	1	0	1	1	Х	Х	Х	Х	fськ/2 ¹¹	9.77 kHz
	1	1	0	0	Х	Х	Х	Х	fськ/2 ¹²	4.88 kHz
	1	1	0	1	Х	Х	Х	Х	fськ/2 ¹³	2.44 kHz
	1	1	1	0	Х	Х	Х	Х	fськ/2 ¹⁴	1.22 kHz
	1	1	1	1	Х	Х	Х	Х	fськ/2 ¹⁵	610 Hz
		(Other th	nan abo	ove				Setting prohibited	

Table 11-4.	Selection of	Operation	Clock F	or UART
	0010011011 01	oporation	0100101	

Note When changing the clock selected for fcLK (by changing the system clock control register (CKC) value), do so after having stopped (serial channel stop register m (STm) = 000FH) the operation of the serial array unit (SAU).

Remarks 1. X: Don't care

2. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), mn = 00, 03, 10



(2) Baud rate error during transmission

The baud rate error of UART (UART0 to UART2) communication during transmission can be calculated by the following expression. Make sure that the baud rate at the transmission side is within the permissible baud rate range at the reception side.

```
(Baud rate error) = (Calculated baud rate value) \div (Target baud rate) \times 100 – 100 [%]
```

Here is an example of setting a UART baud rate at fclk = 20 MHz.

UART Baud Rate	fclk = 20 MHz							
(Target Baud Rate)	Operation Clock (fмск)	SDRmn[15:9]	Calculated Baud Rate	Error from Target Baud Rate				
300 bps	fclк/2 ⁹	103	300.48 bps	+0.16 %				
600 bps	fclк/2 ⁸	103	600.96 bps	+0.16 %				
1200 bps	fclк/2 ⁷	103	1201.92 bps	+0.16 %				
2400 bps	fськ/2 ⁶	103	2403.85 bps	+0.16 %				
4800 bps	fc∟ĸ/2⁵	103	4807.69 bps	+0.16 %				
9600 bps	fclк/2 ⁴	103	9615.38 bps	+0.16 %				
19200 bps	fськ/2 ³	103	19230.8 bps	+0.16 %				
31250 bps	fськ/2 ³	63	31250.0 bps	±0.0 %				
38400 bps	fclк/2²	103	38461.5 bps	+0.16 %				
76800 bps	fclк/2	103	76923.1 bps	+0.16 %				
153600 bps	fсıк	103	153846 bps	+0.16 %				
312500 bps	fськ	50	312500 bps	±0.0 %				

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), mn = 00, 02, 10



(3) Permissible baud rate range for reception

The permissible baud rate range for reception during UART (UART0 to UART2) communication can be calculated by the following expression. Make sure that the baud rate at the transmission side is within the permissible baud rate range at the reception side.

(Maximum receivable baud rate) =	$\frac{2 \times k \times Nfr}{2 \times k \times Nfr - k + 2}$	— × Brate
(Minimum receivable baud rate) =	$\frac{2 \times k \times (Nfr - 1)}{2 \times k \times Nfr - k - 2}$	— × Brate

Brate: Calculated baud rate value at the reception side (See 11.6.4 (1) Baud rate calculation expression.)


k: SDRmn[15:9] + 1

Nfr: 1 data frame length [bits]

= (Start bit) + (Data length) + (Parity bit) + (Stop bit)

Remark m: Unit number (m = 0, 1), n: Channel number (n = 1, 3), mn = 01, 03, 11, 13





As shown in Figure 11-94, the timing of latching receive data is determined by the division ratio set by bits 15 to 9 of serial data register mn (SDRmn) after the start bit is detected. If the last data (stop bit) is received before this latch timing, the data can be correctly received.



11.6.5 Procedure for processing errors that occurred during UART (UART0 to UART2) communication

The procedure for processing errors that occurred during UART (UART0 to UART2) communication is described in Figures 11-95 and 11-96.

Software Manipulation	Hardware Status	Remark
Reads serial data register mnI (SDRmn).	 The BFFmn bit of the SSRmn register is set to 0 and channel n is enabled to receive data. 	This is to prevent an overrun error if the next reception is completed during error processing.
Reads serial status register mn (SSRmn).		The error type is identified and the read value is used to clear the error flag.
Writes 1 to serial flag clear trigger ——— register mn (SIRmn).	The error flag is cleared.	The error can be cleared only during reading, by writing the value read from the SSRmn register to the SIRmn register without modification.

Figure 11-95. Processing Procedure in Case of Parity Error or Overrun Error

Figure 11-96.	Processing	Procedure i	n Case	of Framing Error
inguic in-ou.	Troccooning	1 loccuule l	11 0430	

Software Manipulation	Hardware Status	Remark
Reads serial data register mn (SDRmn).	The BFFmn bit of the SSRmn register is set to 0 and channel n is enabled to receive data.	This is to prevent an overrun error if the next reception is completed during error processing.
Reads serial status register mn (SSRmn).		The error type is identified and the read value is used to clear the error flag.
Writes serial flag clear trigger register mn (SIRmn).	The error flag is cleared.	The error can be cleared only during reading, by writing the value read from the SSRmn register to the SIRmn register without modification.
Sets the STmn bit of serial channel stop register m (STm) to 1.	The SEmn bit of serial channel enable status register m (SEm) is set to 0 and channel n stops operating.	
Synchronization with other party of communication		Synchronization with the other party of communication is re-established and communication is resumed because it is considered that a framing error has occurred because the start bit has been shifted.
Sets the SSmn bit of serial channel start register m (SSm) to 1.	The SEmn bit of serial channel enable status register m (SEm) is set to 1 and channel n is enabled to operate.	

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), mn = 00, 03, 10



11.7 Operation of Simplified I²C (IIC00, IIC11, IIC20) Communication

This is a clocked communication function to communicate with two or more devices by using two lines: serial clock (SCL) and serial data (SDA). This communication function is designed to execute single communication with devices such as EEPROM, flash memory, and A/D converter, and therefore, can be used only by the master.

Operate the control registers by software for setting the start and stop conditions while observing the specifications of the I²C bus line

[Data transmission/reception]

- Master transmission, master reception (only master function with a single master)
- ACK output function Note and ACK detection function
- Data length of 8 bits
 - (When an address is transmitted, the address is specified by the higher 7 bits, and the least significant bit is used for R/W control.)
- Generation of start condition and stop condition for software

[Interrupt function]

- Transfer end interrupt
- [Error detection flag]
 - Overrun error
 - ACK error
- * [Functions not supported by simplified I²C]
 - Slave transmission, slave reception
 - Multi-master function (arbitration loss detection function)
 - Wait detection function
- **Note** When receiving the last data, ACK will not be output if 0 is written to the SOEmn (SOEm register) bit and serial communication data output is stopped. See the processing flow in **11.7.3 (2)** for details.

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), mn = 00, 03, 10



The channel supporting simplified I²C (IIC00, IIC11, IIC20) is channels 0 to 3 of SAU0 and channel 0 and 1 of SAU1.

Unit	Channel	Used as CSI	Used as UART	Used as Simplified I ² C
0	0	CS100	UART0	IIC00
	1	_		-
	2	_	UART1	_
	3	CSI11		IIC11
1	0	CSI20	UART2	IIC20
	1	-		-

Simplified I²C (IIC00, IIC11, IIC20) performs the following four types of communication operations.

- Address field transmission (See 11.7.1.)
- Data transmission (See **11.7.2**.)
- Data reception (See **11.7.3**.)
- Stop condition generation (See **11.7.4**.)



11.7.1 Address field transmission

Address field transmission is a transmission operation that first executes in I²C communication to identify the target for transfer (slave). After a start condition is generated, an address (7 bits) and a transfer direction (1 bit) are transmitted in one frame.

Simplified I ² C	IIC00	IIC11	IIC20	
Target channel	Channel 0 of SAU0	Channel 3 of SAU0	Channel 0 of SAU1	
Pins used	SCL00, SDA00 Note 1	SCL11, SDA11 Note 1	SCL20, SDA20 Note 1	
Interrupt	INTIIC00	INTIIC11	INTIIC20	
	Transfer end interrupt only (Setting the buffer empty interrupt is prohibited.)			
Error detection flag	ACK error detection flag (PEFmn)			
Transfer data length	8 bits (transmitted with specifying the higher 7 bits as address and the least significant bit as R/W control)			
Transfer rate ^{Note 2}	 Max. fмск/4 [Hz] (SDRmn[15:9] = 1 or more) fмск: Operation clock frequency of target channel However, the following condition must be satisfied in each mode of I²C. Max. 1 MHz (fast mode plus) Max. 400 kHz (fast mode) Max. 100 kHz (standard mode) 			
Data level	Non-reversed output (default: high level)			
Parity bit	No parity bit			
Stop bit	Appending 1 bit (for ACK transmission/reception timing)			
Data direction	MSB first			

Notes 1. To perform communication via simplified I²C, set the N-ch open-drain output (Vbb tolerance) mode (POMxx = 1) with the port output mode register (POMxx). For details, see 4.3 Registers Controlling Port Function and 4.5 Register Settings When Using Alternate Function.
When IIC00, IIC20 is communicating with an external device with a different potential, set the N-ch open-drain output (Vbb tolerance) mode (POMxx = 1) also for the clock input/output pins (SCL00, SCL20).
For details, see 4.4.4 Handling different potential (1.8 V, 2.5 V, 3 V) by using I/O buffers.


Use this operation within a range that satisfies the conditions above and the peripheral functions characteristics in the electrical specifications (see CHAPTER 27 ELECTRICAL SPECIFICATIONS (T_A = -40 to +85°C)).



Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), mn = 00, 03, 10

(1) Register setting

Figure 11-97. Example of Contents of Registers for Address Field Transmission of Simplified I²C (IIC00, IIC11, IIC20)



(Notes and Remarks are listed on the next page.)

RENESAS


Notes 1. Only provided for the SMR00, SMR03, and SMR11 registers.

- **2.** Only provided for the SCR00, SCR02, and SCR10 registers.
- **3.** Only provided for the SCR00 and SCR01 registers. This bit is fixed to 1 for the other registers.
- **Remarks 1.** m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), r: IIC number (r = 00, 11, 20), mn = 00, 03, 10
 - 2. : Setting is fixed in the IIC mode, : Setting disabled (set to the initial value)
 0/1: Set to 0 or 1 depending on the usage of the user



(2) Operation procedure

Figure 11-98. Initial Setting Procedure for Simplified I²C Address Field Transmission





(3) Processing flow




Figure 11-99. Timing Chart of Address Field Transmission

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), r: IIC number (r = 00, 11, 20), mn = 00, 03, 10






Figure 11-100. Flowchart of Simplified I²C Address Field Transmission



11.7.2 Data transmission

Data transmission is an operation to transmit data to the target for transfer (slave) after transmission of an address field. After all data are transmitted to the slave, a stop condition is generated and the bus is released.

Simplified I ² C	IIC00	IIC11	IIC20		
Target channel	Channel 0 of SAU0 Channel 3 of SAU0 Channel 0 of SAU1				
Pins used	CL00, SDA00 Note 1 SCL11, SDA11 Note 1 SCL20, SDA20 Note 1				
Interrupt	INTIIC00	INTIIC11	INTIIC20		
	Transfer end interrupt only (Setting the buffer empty interrupt is prohibited.)				
Error detection flag	ACK error flag (PEFmn)				
Transfer data length	8 bits				
Transfer rate ^{Note 2}	 Max. fмск/4 [Hz] (SDRmn[15:9] = 1 or more) fмск: Operation clock frequency of target channel However, the following condition must be satisfied in each mode of I²C. Max. 1 MHz (fast mode plus) Max. 400 kHz (fast mode) Max. 100 kHz (standard mode) 				
Data level	Non-reversed output (default: high level)				
Parity bit	No parity bit				
Stop bit	Appending 1 bit (for ACK reception timing)				
Data direction	MSB first				

<sup>Notes 1. To perform communication via simplified I²C, set the N-ch open-drain output (V_{DD} tolerance) mode (POMxx = 1) with the port output mode register (POMxx). For details, see 4.3 Registers Controlling Port Function and 4.5 Register Settings When Using Alternate Function.
When IIC00, IIC20 is communicating with an external device with a different potential, set the N-ch opendrain output (V_{DD} tolerance) mode (POMxx = 1) also for the clock input/output pins (SCL00, SCL20). For details, see 4.4.4 Handling different potential (1.8 V, 2.5 V, 3 V) by using I/O buffers.</sup>

 Use this operation within a range that satisfies the conditions above and the peripheral functions characteristics in the electrical specifications (see CHAPTER 27 ELECTRICAL SPECIFICATIONS (T_A = -40 to +85°C)).

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), mn = 00, 03, 10



(1) Register setting

Figure 11-101. Example of Contents of Registers for Data Transmission of Simplified I²C (IIC00, IIC11, IIC20)

(a) Serial mode register mn (SMRmn) ... Do not manipulate this register during data transmission/reception. SMRmn CKSm STSm MDmn1 MDmn0 CSn SISmr //Dmn2 0/1 Note Note (b) Serial communication operation setting register mn (SCRmn) ... Do not manipulate the bits of this register, except the TXEmn and RXEmn bits, during data transmission/reception. SCRmn XEmn RXEmn DAPmn CKPm OCmn PTCmn1 TCmn0 DIRmn SLCmn1 SLCmn DLSmn1 DLSmn Note 2 Note 3 (c) Serial data register mn (SDRmn) (lower 8 bits: SIOr) ... During data transmission/reception, valid only lower 8-bits (SIOr) SDRmn Baud rate setting Note 4 Transmit data setting SIOr (d) Serial output register m (SOm) ... Do not manipulate this register during data transmission/reception. SOm CKOm2 CKOm SOm3 SOm2 SOm1 SOm0 CKOm3 CKOm 0/1 0/1 0/1 0/1 0/1 0/1 0/1 0/1 Note 5 (e) Serial output enable register m (SOEm) ... Do not manipulate this register during data transmission/reception. SOEm SOEm1 SOEm0 SOEm SOEm; (f) Serial channel start register m (SSm) ... Do not manipulate this register during data transmission/reception. SSm SSm3 SSm2 SSm1 SSm0 0/1 0/1 0/1 0/1

(Notes and Remarks are listed on the next page.)



Notes 1. Only provided for the SMR01 and SMR03 registers.

- 2. Only provided for the SCR00 and SCR02 registers.
- 3. Only provided for the SCR00 and SCR01 registers. This bit is fixed to 1 for the other registers.
- 4. Because the setting is completed by address field transmission, setting is not required.
- 5. The value varies depending on the communication data during communication operation.
- **Remarks 1.** m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), r: IIC number (r = 00, 11, 20), mn = 00, 03, 10
 - 2. : Setting is fixed in the IIC mode, : Setting disabled (set to the initial value)
 0/1: Set to 0 or 1 depending on the usage of the user



(2) Processing flow





Figure 11-102. Timing Chart of Data Transmission







11.7.3 Data reception

Data reception is an operation to receive data to the target for transfer (slave) after transmission of an address field. After all data are received to the slave, a stop condition is generated and the bus is released.

Simplified I ² C	IIC00	IIC11	IIC20			
Target channel	Channel 0 of SAU0	Channel 3 of SAU0	Channel 0 of SAU1			
Pins used	SCL00, SDA00 Note 1	CL00, SDA00 Note 1 SCL11, SDA11 Note 1 SCL20, SDA20 Note 1				
Interrupt	INTIIC00	INTIIC00 INTIIC11 INTIIC20				
	Transfer end interrupt only (Set	Transfer end interrupt only (Setting the buffer empty interrupt is prohibited.)				
Error detection flag	Overrun error detection flag (O	Overrun error detection flag (OVFmn) only				
Transfer data length	8 bits	8 bits				
Transfer rate ^{Note 2}	channel However, the following conditio • Max. 1 MHz (fast mode plus • Max. 400 kHz (fast mode)	 However, the following condition must be satisfied in each mode of I²C. Max. 1 MHz (fast mode plus) 				
Data level	Non-reversed output (default: h	Non-reversed output (default: high level)				
Parity bit	No parity bit	No parity bit				
Stop bit	Appending 1 bit (ACK transmis	Appending 1 bit (ACK transmission)				
Data direction	MSB first					

<sup>Notes 1. To perform communication via simplified I²C, set the N-ch open-drain output (V_{DD} tolerance) mode (POMxx = 1) with the port output mode register (POMxx). For details, see 4.3 Registers Controlling Port Function and 4.5 Register Settings When Using Alternate Function.
When IIC00, IIC20 is communicating with an external device with a different potential, set the N-ch opendrain output (V_{DD} tolerance) mode (POMxx = 1) also for the clock input/output pins (SCL00, SCL20). For details, see 4.4.5 Handling different potential (1.8 V, 2.5 V, 3 V) by using I/O buffers.</sup>

 Use this operation within a range that satisfies the conditions above and the peripheral functions characteristics in the electrical specifications (see CHAPTER 27 ELECTRICAL SPECIFICATIONS (T_A = -40 to +85°C)).

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), mn = 00, 03, 10



(1) Register setting

Figure 11-104. Example of Contents of Registers for Data Reception of Simplified I²C (IIC00, IIC11, IIC20)

(a) Serial mode register mn (SMRmn) ... Do not manipulate this register during data

transmission/reception. SMRmn CKSm CCSm STSm SISmi MDmn2 MDmn1 MDmn0 0/1 Note Note (b) Serial communication operation setting register mn (SCRmn) ... Do not manipulate the bits of this register, except the TXEmn and RXEmn bits, during data transmission/reception. q SCRmn RXEmn DAPmn DIRmr TXEmn CKPm PTCmn0 DLSmn1 DLSmn0 OCmn PTCmn² SLCmn1 SLCmr Note 2 Note 3 (c) Serial data register mn (SDRmn) (lower 8 bits: SIOr) SDRmn Baud rate setting Note 4 Dummy transmit data setting (FFH) SIOr (d) Serial output register m (SOm) ... Do not manipulate this register during data transmission/reception. SOm CKOm3 CKOm2 SOm0 CKOm1 CKOm(SOm3 SOm2 SOm1 0/1 0/1 0/1 0/1 0/1 0/1 0/1 0/1 Note 5 (e) Serial output enable register m (SOEm) ... Do not manipulate this register during data transmission/reception. SOEm SOEm3 SOEm2 SOEm1 SOEm0 0/1 0/1 0/1 0/1 (f) Serial channel start register m (SSm) ... Do not manipulate this register during data transmission/reception. SSm SSm3 SSm2 SSm1 SSm0 0/1 0/1 0/1 0/1

(Notes and Remarks are listed on the next page.)



Notes 1. Only provided for the SMR01 and SMR03 registers.

- 2. Only provided for the SCR00 and SCR02 registers.
- 3. Only provided for the SCR00 and SCR01 registers. This bit is fixed to 1 for the other registers.
- 4. Because the setting is completed by address field transmission, setting is not required.
- 5. The value varies depending on the communication data during communication operation.
- **Remarks 1.** m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), r: IIC number (r = 00, 11, 20), mn = 00, 03, 10
 - 2. □: Setting is fixed in the IIC mode, □: Setting disabled (set to the initial value) 0/1: Set to 0 or 1 depending on the usage of the user



(2) Processing flow

Figure 11-105. Timing Chart of Data Reception

SSn	n	
STr	 m Π	
	n "H"	
TXEm RXEm	n, TXEmn=1/RXEmn=0 TXEmn=0/RXEmn=1	
SDRn	n Dummy data (FFH)	Receive data
CLr outp		1
DAr outp		к
SDAr inp	ut D7 <u>\ D6 \ D5 \ D4 \ D3 \ D2 \ D1 \ D0 \</u>	
Sh		
register n		
INTI	Cr	
TSFn	n	
(b) W	hen receiving last data	
STmn SEmn		
SEmn		
SEmn SOEmn TXEmn,	Output is enabled by serial Output is stopped by serial communication operation	
SEmn SOEmn TXEmn, RXEmn	Output is enabled by serial communication operation Communication operation TXEmn =0/RXEmn =1	Paceivo da
SEmn SOEmn TXEmn, RXEmn SDRmn	Output is enabled by serial Output is stopped by serial communication operation	Receive da
SEmn SOEmn TXEmn, RXEmn SDRmn Lr output	Output is enabled by serial communication operation Communication operation TXEmn =0/RXEmn =1 Dummy data (FFH)	Receive dat
SEmn SOEmn TXEmn, RXEmn SDRmn Lr output	Output is enabled by serial communication operation Communication operation TXEmn =0/RXEmn =1 Dummy data (FFH) Dummy data (FFH) ACK	Receive dat
SEmn SOEmn TXEmn, RXEmn SDRmn Lr output	Output is enabled by serial communication operation Communication operation TXEmn =0/RXEmn =1 Dummy data (FFH) Dummy data (FFH) ACK	Receive da
SEmn SOEmn TXEmn, RXEmn SDRmn	Output is enabled by serial communication operation Communication operation TXEmn =0/RXEmn =1 Dummy data (FFH) Cummy data (FFH) ACK/ D2 \ D1 \ D0 \/	Receive da
SEmn SOEmn TXEmn, RXEmn SDRmn ar output Ar output DAr input Shift	Output is enabled by serial communication operation Communication operation TXEmn =0/RXEmn =1 Dummy data (FFH) Ack/ Dummy data (FFH) Ack/ D7 Ack D4 D3 D2 D1 D0 D7 C C C C C D3 D2 D1 D0 C D7 C C C C C C C C C D1 D0 D7 C D4 D3 D2 D1 D0 C D1 D1 D2 D1 D1 D2 D1 D2 D1 D1 D2 D1 D2 D1 D1 D2 D2 D1 <td>Receive da</td>	Receive da

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), r: IIC number (r = 00, 11, 20), mn = 00, 03, 10

Reception of last byte

RENESAS

 \triangle

SOmn bit manipulation manipulation

manipulation

 \bigtriangleup

IIC operation stop CKOmn bit

Step condition

SOmn bit

 \bigtriangleup




Figure 11-106. Flowchart of Data Reception


Caution ACK is not output when the last data is received (NACK). Communication is then completed by setting "1" to the STmn bit of serial channel stop register m (STm) to stop operation and generating a stop condition.




11.7.4 Stop condition generation


After all data are transmitted to or received from the target slave, a stop condition is generated and the bus is released.

(1) Processing flow



Note During a receive operation, the SOEmn bit of serial output enable register m (SOEm) is cleared to 0 before receiving the last data.





R01UH0629EJ0120 Rev.1.20 Jun 28, 2019



11.7.5 Calculating transfer rate

The transfer rate for simplified I²C (IIC00, IIC11, IIC20) communication can be calculated by the following expressions.

(Transfer rate) = {Operation clock (f_{MCK}) frequency of target channel} ÷ (SDRmn[15:9] + 1) ÷ 2

- Caution SDRmn[15:9] must not be set to 00000000B. Be sure to set a value of 00000001B or greater for SDRmn[15:9]. The duty ratio of the SCL signal output by the simplified I²C is 50%. The I²C bus specifications define that the low-level width of the SCL signal is longer than the highlevel width. If 400 kbps (fast mode) or 1 Mbps (fast mode plus) is specified, therefore, the lowlevel width of the SCL output signal becomes shorter than the value specified in the I²C bus specifications. Make sure that the SDRmn[15:9] value satisfies the I²C bus specifications.
- **Remarks 1.** The value of SDRmn[15:9] is the value of bits 15 to 9 of the SDRmn register (0000001B to 111111B) and therefore is 1 to 127.
 - **2.** m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), mn = 00, 03, 10

The operation clock (fMCK) is determined by serial clock select register m (SPSm) and bit 15 (CKSmn) of serial mode register mn (SMRmn).



SMRmn Register			Ś	SPS0 F	Registe	r			Operatio	n Clock (fмск) ^{Note}
CKSmn	PRS m13	PRS m12	PRS m11	PRS m10	PRS m03	PRS m02	PRS m01	PRS m00		fclk = 20 MHz
0	Х	Х	Х	Х	0	0	0	0	fclĸ	20 MHz
	Х	Х	Х	Х	0	0	0	1	fclк/2	10 MHz
	Х	Х	Х	Х	0	0	1	0	fclк/2 ²	5 MHz
	Х	Х	Х	Х	0	0	1	1	fclк/2 ³	2.5 MHz
	Х	Х	Х	Х	0	1	0	0	fclк/2 ⁴	1.25 MHz
	Х	Х	Х	Х	0	1	0	1	fclк/2 ⁵	625 KHz
	Х	Х	Х	Х	0	1	1	0	fськ/2 ⁶	312.5 kHz
	Х	Х	Х	Х	0	1	1	1	fclк/2 ⁷	156.2 kHz
	Х	Х	Х	Х	1	0	0	0	fськ/2 ⁸	78.1 kHz
	Х	Х	Х	Х	1	0	0	1	fськ/2 ⁹	39.1 kHz
	Х	Х	Х	Х	1	0	1	0	fськ/2 ¹⁰	19.5 kHz
	Х	Х	Х	Х	1	0	1	1	fськ/2 ¹¹	9.77 kHz
	Х	Х	Х	Х	1	1	0	0	fськ/2 ¹²	4.87 kHz
	Х	Х	Х	Х	1	1	0	1	fськ/2 ¹³	2.44 kHz
	Х	Х	Х	Х	1	1	1	0	fськ/2 ¹⁴	1.22 kHz
	Х	Х	Х	Х	1	1	1	1	fськ/2 ¹⁵	610 Hz
1	0	0	0	0	Х	Х	Х	Х	fclĸ	20 MHz
	0	0	0	1	Х	Х	Х	Х	fclк/2	10 MHz
	0	0	1	0	Х	Х	Х	Х	fclк/2 ²	5 MHz
	0	0	1	1	Х	Х	Х	Х	fclк/2 ³	2.5 MHz
	0	1	0	0	Х	Х	Х	Х	fclк/2 ⁴	1.25 MHz
	0	1	0	1	Х	Х	Х	Х	fclк/2 ⁵	625 KHz
	0	1	1	0	Х	Х	Х	Х	fськ/2 ⁶	312.5 KHz
	0	1	1	1	Х	Х	Х	Х	fclк/2 ⁷	156.2 kHz
	1	0	0	0	Х	Х	Х	Х	fclк/2 ⁸	78.1 kHz
	1	0	0	1	Х	Х	Х	Х	fclк/2 ⁹	39.1 kHz
	1	0	1	0	Х	Х	Х	Х	fськ/2 ¹⁰	19.5 kHz
	1	0	1	1	Х	Х	Х	Х	fськ/2 ¹¹	9.76 kHz
	1	1	0	0	Х	Х	Х	Х	fськ/2 ¹²	4.87 kHz
	1	1	0	1	Х	Х	Х	Х	fськ/2 ¹³	2.44 kHz
	1	1	1	0	Х	Х	Х	Х	fськ/2 ¹⁴	1.22 kHz
	1	1	1	1	Х	Х	Х	Х	fськ/2 ¹⁵	610 Hz

Table 11-5. Selection of Operation Clock For Simplified I ²	ied I ² C
------------------------------------------------------------------------	----------------------

Note When changing the clock selected for fcLk (by changing the system clock control register (CKC) value), do so after having stopped (serial channel stop register m (STm) = 000FH) the operation of the serial array unit (SAU).

Remarks 1. X: Don't care

2. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), mn = 00, 03, 10

Here is an example of setting an I²C transfer rate where f_{MCK} = f_{CLK} = 20 MHz.

I ² C Transfer Mode	fclk = 20 MHz					
(Desired Transfer Rate)	Operation Clock (fмск)	SDRmn[15:9]	Calculated Transfer Rate	Error from Desired Transfer Rate		
100 kHz	fclk/2	49	100 kHz	0.0%		
400 kHz	fclк	25	380 kHz	3.8% ^{Note}		

Note The error cannot be set to about 0% because the duty ratio of the SCL signal is 50%.



11.7.6 Procedure for processing errors that occurred during simplified I²C (IIC00, IIC11, IIC20) communication

The procedure for processing errors that occurred during simplified I²C (IIC00, IIC11, IIC20) communication is described in **Figures 11-109** and **11-110**.

Software Manipulation	Hardware Status	Remark
Reads serial data register mn (SDRmn).	 The BFFmn bit of the SSRmn register is set to 0 and channel n is enabled to receive data. 	This is to prevent an overrun error if the next reception is completed during error processing.
Reads serial status register mn (SSRmn).		The error type is identified and the read value is used to clear the error flag.
Writes 1 to serial flag clear trigger ———— register mn (SIRmn).	The error flag is cleared.	The error only during reading can be cleared, by writing the value read from the SSRmn register to the SIRmn register without modification.

Figure 11-109. Processing Procedure in Case of Overrun Error

Software Manipulation	Hardware Status	Remark
Reads serial status register mn (SSRmn).		The error type is identified and the read value is used to clear the error flag.
Writes 1 to serial flag clear trigger ——— register mn (SIRmn).	The error flag is cleared.	The error only during reading can be cleared, by writing the value read from the SSRmn register to the SIRmn register without modification.
Sets the STmn bit of serial channel ——— stop register m (STm) to 1.	The SEmn bit of serial channel enable status register m (SEm) is set to 0 and channel n stops operation.	The slave is not ready for reception because ACK is not returned. Therefore, a stop condition is created, the bus is released, and communication is started again from the start condition. Or, a restart
Creates a stop condition.		condition is generated and transmission can be redone from
Creates a start condition.		address transmission.
Sets the SSmn bit of serial channel start register m (SSm) to 1.	The SEmn bit of serial channel enable status register m (SEm) is set to 1 and channel n is enabled to operate.	

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), r: IIC number (r = 00, 11, 20) mn = 00, 03, 10



CHAPTER 12 SERIAL INTERFACE IICA

The number of channels of the serial Interface IICA differs, depending on the product.

	These products
channels	1 ch

12.1 Functions of Serial Interface IICA

Serial interface IICA has the following three modes.

(1) Operation stop mode

This mode is used when serial transfers are not performed. It can therefore be used to reduce power consumption.

(2) I²C bus mode (multimaster supported)

This mode is used for 8-bit data transfers with several devices via two lines: a serial clock (SCLAn) line and a serial data bus (SDAAn) line.

This mode complies with the I²C bus format and the master device can generated "start condition", "address", "transfer direction specification", "data", and "stop condition" data to the slave device, via the serial data bus. The slave device automatically detects these received status and data by hardware. This function can simplify the part of application program that controls the I²C bus.

Since the SCLAn and SDAAn pins are used for open drain outputs, serial interface IICA requires pull-up resistors for the serial clock line and the serial data bus line.

(3) Wakeup mode

The STOP mode can be released by generating an interrupt request signal (INTIICAn) when an extension code from the master device or a local address has been received while in STOP mode. This can be set by using the WUPn bit of IICA control register n1 (IICCTLn1).

Figure 12-1 shows a block diagram of serial interface IICA.






Figure 12-1. Block Diagram of Serial Interface IICA0



Figure 12-2 shows a serial bus configuration example.




Figure 12-2. Serial Bus Configuration Example Using I²C Bus



12.2 Configuration of Serial Interface IICA

Serial interface IICA includes the following hardware.

Table 12-1. Configuration of Serial Interface IIC	4
---------------------------------------------------	---

Item	Configuration
Registers	IICA shift register n (IICAn) Slave address register n (SVAn)
Control registers	Peripheral enable register 0 (PER0) IICA control register n0 (IICCTLn0) IICA status register n (IICSn) IICA flag register n (IICFn) IICA control register n1 (IICCTLn1) IICA low-level width setting register n (IICWLn) IICA high-level width setting register n (IICWHn) Port mode register 6 (PM6) Port register 6 (P6)

(1) IICA shift register n (IICAn)

The IICAn register is used to convert 8-bit serial data to 8-bit parallel data and vice versa in synchronization with the serial clock. The IICAn register can be used for both transmission and reception.

The actual transmit and receive operations can be controlled by writing and reading operations to the IICAn register. Cancel the wait state and start data transfer by writing data to the IICAn register during the wait period.

The IICAn register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears IICAn to 00H.

Figure 12-3. Format of IICA Shift Register n (IICAn)

Address: FFF50H (IICA0) After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
IICAn								

Cautions 1. Do not write data to the IICAn register during data transfer.

- 2. Write or read the IICAn register only during the wait period. Accessing the IICAn register in a communication state other than during the wait period is prohibited. When the device serves as the master, however, the IICAn register can be written only once after the communication trigger bit (STTn) is set to 1.
- 3. When communication is reserved, write data to the IICAn register after the interrupt triggered by a stop condition is detected.



(2) Slave address register n (SVAn)

This register stores seven bits of local addresses {A6, A5, A4, A3, A2, A1, A0} when in slave mode. The SVAn register can be set by an 8-bit memory manipulation instruction.

However, rewriting to this register is prohibited while STDn = 1 (while the start condition is detected). Reset signal generation clears the SVAn register to 00H.

Figure 12-4. Format of Slave Address Register n (SVAn)

Address: F0234H (SVA0) After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
SVAn	A6	A5	A4	A3	A2	A1	A0	0 ^{Note}

Note Bit 0 is fixed to 0.

(3) SO latch

The SO latch is used to retain the SDAAn pin's output level.

(4) Wakeup controller

This circuit generates an interrupt request (INTIICAn) when the address received by this register matches the address value set to the slave address register n (SVAn) or when an extension code is received.

(5) Serial clock counter

This counter counts the serial clocks that are output or input during transmit/receive operations and is used to verify that 8-bit data was transmitted or received.

(6) Interrupt request signal generator

This circuit controls the generation of interrupt request signals (INTIICAn).

An I²C interrupt request is generated by the following two triggers.

- Falling edge of eighth or ninth clock of the serial clock (set by the WTIMn bit)
- Interrupt request generated when a stop condition is detected (set by the SPIEn bit)

 Remark
 WTIMn bit:
 Bit 3 of IICA control register n0 (IICCTLn0)

 SPIEn bit:
 Bit 4 of IICA control register n0 (IICCTLn0)

(7) Serial clock controller

In master mode, this circuit generates the clock output via the SCLAn pin from a sampling clock.

(8) Serial clock wait controller

This circuit controls the wait timing.

(9) ACK generator, stop condition detector, start condition detector, and ACK detector These circuits generate and detect each status.

(10) Data hold time correction circuit

This circuit generates the hold time for data corresponding to the falling edge of the serial clock.



(11) Start condition generator

This circuit generates a start condition when the STTn bit is set to 1.

However, in the communication reservation disabled status (IICRSVn bit = 1), when the bus is not released (IICBSYn bit = 1), start condition requests are ignored and the STCFn bit is set to 1.

(12) Stop condition generator

This circuit generates a stop condition when the SPTn bit is set to 1.

(13) Bus status detector

This circuit detects whether or not the bus is released by detecting start conditions and stop conditions. However, as the bus status cannot be detected immediately following operation, the initial status is set by the STCENn bit.

Remarks 1.	STTn bit:	Bit 1 of IICA control register n0 (IICCTLn0)
	SPTn bit:	Bit 0 of IICA control register n0 (IICCTLn0)
	IICRSVn bit:	Bit 0 of IICA flag register n (IICFn)
	IICBSYn bit:	Bit 6 of IICA flag register n (IICFn)
	STCFn bit:	Bit 7 of IICA flag register n (IICFn)
	STCENn bit:	Bit 1 of IICA flag register n (IICFn)
•	0	



12.3 Registers Controlling Serial Interface IICA

Serial interface IICA is controlled by the following registers.

- Peripheral enable register 0 (PER0)
- IICA control register n0 (IICCTLn0)
- IICA flag register n (IICFn)
- IICA status register n (IICSn)
- IICA control register n1 (IICCTLn1)
- IICA low-level width setting register n (IICWLn)
- IICA high-level width setting register n (IICWHn)
- Port mode register 6 (PM6)
- Port register 6 (P6)

12.3.1 Peripheral enable register 0 (PER0)

This register is used to enable or disable supplying the clock to the peripheral hardware. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise.

When serial interface IICAn is used, be sure to set bit 4 (IICA0EN) of this register to 1.

The PER0 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 12-5. Format of Peripheral Enable Register 0 (PER0)

Address: F00F0H After reset: 00H R/W

Symbol	<7>	6	<5>	<4>	<3>	<2>	1	<0>
PER0	TMKAEN	0	ADCEN	IICA0EN	SAU1EN	SAU0EN	0	TAU0EN
	IICAnEN		Control of serial interface IICAn input clock supply					
	0	Stops input clock supply.						

	 Serial interface IICAn is in the reset status.
1	Enables input clock supply.
	SFR used by serial interface IICAn can be read/written.

- Cautions 1. When setting serial interface IICA, be sure to set the following registers first while the IICAnEN bit is set to 1. If IICAnEN = 0, the control registers of serial interface IICA are set to their initial values, and writing to them is ignored (except for port mode register 6 (PM6) and port register 6 (P6)).
 - IICA control register n0 (IICCTLn0)
 - IICA flag register n (IICFn)
 - IICA status register n (IICSn)
 - IICA control register n1 (IICCTLn1)
 - IICA low-level width setting register n (IICWLn)
 - IICA high-level width setting register n (IICWHn)
 - 2. Be sure to clear the following bits to 0.

These products: bits 1, 6



12.3.2 IICA control register n0 (IICCTLn0)

This register is used to enable/stop I²C operations, set wait timing, and set other I²C operations.

The IICCTLn0 register can be set by a 1-bit or 8-bit memory manipulation instruction. However, set the SPIEn, WTIMn, and ACKEn bits while IICEn = 0 or during the wait period. These bits can be set at the same time when the IICEn bit is set from "0" to "1".

Reset signal generation clears this register to 00H.



<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
0 IICEn	LRELn	WRELn	SPIEn	WTIMn	ACKEn	STTn	SPT
llCEn			²	C operation ena	ble		
0	Stop operation	n. Reset the IIC	CA status regis	ster n (IICSn) ^{Note}	¹ . Stop interna	al operation.	
1	Enable operat	tion.					
Be sure to set	this bit (1) whil	le the SCLAn a	nd SDAAn line	es are at high lev	/el.		
Condition for o	clearing (IICEn	= 0)		Condition for s	setting (IICEn =	1)	
Cleared by inReset	nstruction			 Set by instru 	ction		
LRELn ^{Notes 2, 3}			Exit	from communica	ations		
0	Normal operat	tion					
	This exits from the current communications and sets standby mode. This setting is automat cleared to 0 after being executed. Its uses include cases in which a locally irrelevant extension code has been received. The SCLAn and SDAAn lines are set to high impedance. The following flags of IICA control register n0 (IICCTLn0) and the IICA status register n (IICSn) are cleared to 0. • STTn • SPTn • MSTSn • EXCn • COIn • TRCn • ACKDn • STDn						
conditions areAfter a stop	• STTn • SP1 mode following met. condition is det	g exit from cor tected, restart is	nmunications s in master mo	remains in effe de.	ct until the foll		nications
conditions are • After a stop • An address Condition for o	STTn · SP1 mode following met. condition is det match or extens clearing (LRELr	g exit from cor tected, restart is sion code rece n = 0)	nmunications s in master mo	remains in effe de. ter the start con Condition for s	ct until the foll dition. setting (LRELn	owing commur	nications
conditions are • After a stop • An address Condition for o	STTn • SP1 mode following met. condition is det match or extension	g exit from cor tected, restart is sion code rece n = 0)	nmunications s in master mo	remains in effe de. ter the start con	ct until the foll dition. setting (LRELn	owing commur	nications
 conditions are After a stop An address Condition for a Automaticall 	STTn · SP1 mode following met. condition is det match or extens clearing (LRELr	g exit from cor tected, restart is sion code rece n = 0)	nmunications in master mo otion occurs at	remains in effe de. ter the start con Condition for s	ct until the foll dition. setting (LRELn	owing commur	nications
conditions are • After a stop • An address Condition for o • Automaticall • Reset	STTn · SP1 mode following met. condition is det match or extens clearing (LRELr	g exit from cor tected, restart is sion code recep n = 0) execution	nmunications in master mo otion occurs at	remains in effe de. ter the start con Condition for s • Set by instru	ct until the foll dition. setting (LRELn	owing commur	nications
conditions are • After a stop • An address Condition for a • Automaticall • Reset WRELn ^{Notes 2,3}	STTn • SP1 mode following met. condition is det match or extens clearing (LRELr y cleared after Do not cancel	g exit from cor tected, restart is sion code recep n = 0) execution wait	nmunications s in master mo otion occurs at	remains in effe de. ter the start con Condition for s • Set by instru	ct until the foll dition. setting (LRELn iction	owing commur	nications
conditions are • After a stop • An address Condition for o • Automaticall • Reset WRELn ^{Notes 2,3} 0 1 When the WR	STTn • SPT mode following met. condition is det match or extens clearing (LRELr y cleared after Do not cancel Cancel wait.	g exit from cor tected, restart is sion code recep n = 0) execution wait This setting is a wait canceled)	nmunications s in master mo otion occurs at utomatically c during the wait	remains in effe de. ter the start con Condition for s • Set by instru Wait cancellatio	ct until the foll dition. setting (LRELn iction n : is canceled. nth clock pulse	owing commur = 1)	
conditions are • After a stop • An address Condition for o • Automaticall • Reset WRELn ^{Notes 2,3} 0 1 When the WR (TRCn = 1), th	STTn • SPT mode following met. condition is det match or extens clearing (LRELr y cleared after Do not cancel Cancel wait.	g exit from cor tected, restart is sion code recep n = 0) execution wait This setting is a wait canceled) o goes into the hi	nmunications s in master mo otion occurs at utomatically c during the wait	remains in effe de. ter the start con Condition for s • Set by instru Wait cancellatio	ct until the foll dition. setting (LRELn iction n : is canceled. nth clock pulse	owing commun = 1) in the transmis	
conditions are • After a stop • An address Condition for o • Automaticall • Reset WRELn ^{Notes 2,3} 0 1 When the WR (TRCn = 1), th Condition for o	• STTn • SPT mode following met. condition is det match or extens clearing (LRELr y cleared after Do not cancel Cancel wait. ELn bit is set (he SDAAn line g	g exit from cor tected, restart is sion code recep n = 0) execution wait This setting is a wait canceled) o goes into the hi n = 0)	nmunications s in master mo otion occurs at utomatically c during the wait	remains in effe de. ter the start con Condition for s • Set by instru Wait cancellatio	ct until the foll dition. setting (LRELn iction n : is canceled. nth clock pulse 0). setting (WRELn	owing commun = 1) in the transmis	
conditions are • After a stop • An address Condition for o • Automaticall • Reset WRELn ^{Notes 2,3} 0 1 When the WR (TRCn = 1), th Condition for o • Automaticall • Reset Notes 1. Th an	STTn • SP1 mode following met. condition is det match or extens clearing (LRELr y cleared after Do not cancel Cancel wait. CELn bit is set (w SDAAn line g Clearing (WREL y cleared after g cleared after	g exit from cor tected, restart is sion code recep n = 0) execution wait This setting is a wait canceled) of goes into the hi .n = 0) execution register n (II nd DADn bits	nmunications is in master mo otion occurs at automatically c during the wait gh impedance CSn), the ST of IICA cont	remains in effe de. ter the start con Condition for s • Set by instru Wait cancellatio leared after wait period at the ni state (TRCn = Condition for s • Set by instru Condition for s	ct until the foll dition. setting (LRELn action n : is canceled. nth clock pulse D). setting (WRELn action 3SYn bits of t	ewing commun = 1) in the transmis n = 1) he IICA flag i	ssion stat

Figure 12-6. Format of IICA Control Register n0 (IICCTLn0) (1/4)

۱An tart condition will be inadvertently detected immediately. In this case, set (1) the LRELn bit by using a 1-bit memory manipulation instruction immediately after enabling operation of I²C (IICEn = 1).

SPIEn ^{Note 1}	Enable/disable generation of interrupt request when stop condition is detected				
0	Disable				
1	Enable	Enable			
If the WUPn b = 1.	it of IICA control register n1 (IICCTLn1) is 1, no stop condition interrupt will be generated even if SPIEn				
Condition for o	clearing (SPIEn = 0)	earing (SPIEn = 0) Condition for setting (SPIEn = 1)			
Cleared by iReset	nstruction	Set by instruction			

Figure 12-6. Format of IICA Control Register n0 (IICCTLn0) (2/4)

WTIMn ^{Note 1}	Control of wait and interrupt request generation
0	Interrupt request is generated at the eighth clock's falling edge. Master mode: After output of eight clocks, clock output is set to low level and wait is set. Slave mode: After input of eight clocks, the clock is set to low level and wait is set for master device.
1	Interrupt request is generated at the ninth clock's falling edge. Master mode: After output of nine clocks, clock output is set to low level and wait is set. Slave mode: After input of nine clocks, the clock is set to low level and wait is set for master device.
this bit. The inserted at the address, a wa	s generated at the falling edge of the ninth clock during address transfer independently of the setting of setting of this bit is valid when the address transfer is completed. When in master mode, a wait is e falling edge of the ninth clock during address transfers. For a slave device that has received a local ait is inserted at the falling edge of the ninth clock after an acknowledge (ACK) is issued. However, e device has received an extension code, a wait is inserted at the falling edge of the eighth clock.

Condition for clearing (WTIMn = 0)	Condition for setting (WTIMn = 1)
Cleared by instruction	Set by instruction
• Reset	

ACKEnNotes 1, 2	Acknowledgment control		
0	Disable acknowledgment.		
1	Enable acknowledgment. During the ninth o	clock period, the SDAAn line is set to low level.	
Condition for o	clearing (ACKEn = 0)	Condition for setting (ACKEn = 1)	
Cleared by inReset	nstruction	Set by instruction	

Notes 1. The signal of this bit is invalid while IICEn is 0. Set this bit during that period.

The set value is invalid during address transfer and if the code is not an extension code.
 When the device serves as a slave and the addresses match, an acknowledgment is generated regardless of the set value.



STTn ^{Notes 1, 2}	Sta	rt condition trigger
0	Do not generate a start condition.	
1	condition after the bus is released.When communication reservation func-	tion is enabled (IICRSVn = 0) ation flag. When set to 1, automatically generates a start tion is disabled (IICRSVn = 1) s cleared and the STTn clear flag (STCFn) is set (1). No
 For master r For master t Cannot be s 	ACKEn bit has been cleared to	ger (SPTn).
Condition for a	clearing (STTn = 0)	Condition for setting (STTn = 1)
 Condition for clearing (STTn = 0) Cleared by setting the STTn bit to 1 while communication reservation is prohibited. Cleared by loss in arbitration Cleared after start condition is generated by master device Cleared by LRELn = 1 (exit from communications) When IICEn = 0 (operation stop) Reset 		Set by instruction

Notes 1. The signal of this bit is invalid while IICEn is 0.

2. The STTn bit is always read as 0.

Remarks1.IICRSVn:Bit 0 of IIC flag register n (IICFn)STCFn:Bit 7 of IIC flag register n (IICFn)2.n = 0



SPTn ^{Note}	Stop condition trigger			
0	Stop condition	Stop condition is not generated.		
1	Stop condition	is generated (termination of mas	ter device's transfer).	
Cautions co	Cautions concerning set timing			
• For maste	er reception:	Cannot be set to 1 during transfe	er.	
		Can be set to 1 only in the waitin slave has been notified of final re	ng period when the ACKEn bit has been cleared to 0 and eception.	
• For maste	er transmission:	A stop condition cannot be gene	rated normally during the acknowledge period.	
		Therefore, set it during the wait	period that follows output of the ninth clock.	
Cannot be	e set to 1 at the	same time as start condition trigg	er (STTn).	
The SPTn	n bit can be set t	to 1 only when in master mode.		
eight clocl bit should be set to 1	 When the WTIMn bit has been cleared to 0, if the SPTn bit is set to 1 during the wait period that follows output of eight clocks, note that a stop condition will be generated during the high-level period of the ninth clock. The WTIMn bit should be changed from 0 to 1 during the wait period following the output of eight clocks, and the SPTn bit should be set to 1 during the wait period that follows the output of the ninth clock. Once SPTn is set (1), setting it again (1) before the clear condition is met is not allowed. 			
Condition for	Condition for clearing (SPTn = 0) Condition for setting (SPTn = 1)		Condition for setting (SPTn = 1)	
Cleared by loss in arbitration		tion	Set by instruction	
 Automatically cleared after stop condition is detected 		er stop condition is detected		
Cleared b	 Cleared by LRELn = 1 (exit from communications) 			
When IICI	• When IICEn = 0 (operation stop)			
Reset				

Figure 12-6.	Format of IICA	Control Register n	0 (IICCTLn0) (4/4)
			• (

Note When the SPTn register is read, 0 is always read.

- Caution When bit 3 (TRCn) of the IICA status register n (IICSn) is set to 1 (transmission status), bit 5 (WRELn) of IICA control register n0 (IICCTLn0) is set to 1 during the ninth clock and wait is canceled, after which the TRCn bit is cleared (reception status) and the SDAAn line is set to high impedance. Release the wait performed while the TRCn bit is 1 (transmission status) by writing to the IICA shift register n.
- **Remarks 1.** Bit 0 (SPTn) becomes 0 when it is read after data setting.



12.3.3 IICA status register n (IICSn)

This register indicates the status of I²C.

The IICSn register is read by a 1-bit or 8-bit memory manipulation instruction only when STTn = 1 and during the wait period.

Reset signal generation clears this register to 00H.

Caution Reading the IICSn register while the address match wakeup function is enabled (WUPn = 1) in STOP mode is prohibited. When the WUPn bit is changed from 1 to 0 (wakeup operation is stopped), regardless of the INTIICAn interrupt request, the change in status is not reflected until the next start condition or stop condition is detected. To use the wakeup function, therefore, enable (SPIEn = 1) the interrupt generated by detecting a stop condition and read the IICSn register after the interrupt has been detected.

Figure 12-7. Format of IICA Status Register n (IICSn) (1/3)

Address: FF	F51H (IICS0) After	reset: 00H	R				
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
IICSn	MSTSn	ALDn	EXCn	COIn	TRCn	ACKDn	STDn	SPDn

MSTSn	Master status check flag		
0	Slave device status or communication standby status		
1	Master device communication status		
Condition f	Condition for clearing (MSTSn = 0) Condition for setting (MSTSn = 1)		
 When a stop condition is detected When ALDn = 1 (arbitration loss) Cleared by LRELn = 1 (exit from communications) When the IICEn bit changes from 1 to 0 (operation stop) Reset 		• When a start condition is generated	

ALDn	Detection of arbitration loss		
0	This status means either that there was no arbitration or that the arbitration result was a "win".		
1	This status indicates the arbitration result was a "loss". The MSTSn bit is cleared.		
Condition for clearing (ALDn = 0)		Condition for setting (ALDn = 1)	
Automatically cleared after the IICSn register is read ^{Note}		• When the arbitration result is a "loss".	
 When the IICEn bit changes from 1 to 0 (operation stop) Reset 			

Note This register is also cleared when a 1-bit memory manipulation instruction is executed for bits other than the IICSn register. Therefore, when using the ALDn bit, read the data of this bit before the data of the other bits.

Remarks 1. LRELn: Bit 6 of IICA control register n0 (IICCTLn0)

IICEn: Bit 7 of IICA control register n0 (IICCTLn0)

Remark
 STTn:
 bit 1 of IICA control register n0 (IICCTLn0)

 WUPn:
 bit 7 of IICA control register n1 (IICCTLn1)

Figure 12-7. Format of IICA Status Register n (IICSn) (2/3)

EXCn	Detection of extension code reception		
0	Extension code was not received.		
1	Extension code was received.		
Condition for clearing (EXCn = 0)		Condition for setting (EXCn = 1)	
 When a start condition is detected When a stop condition is detected Cleared by LRELn = 1 (exit from communications) When the IICEn bit changes from 1 to 0 (operation stop) Reset 		• When the higher four bits of the received address data is either "0000" or "1111" (set at the rising edge of the eighth clock).	

COIn	Detection of matching addresses		
0	Addresses do not match.		
1	Addresses match.		
Condition for clearing (COIn = 0)		Condition for setting (COIn = 1)	
 When a start condition is detected When a stop condition is detected Cleared by LRELn = 1 (exit from communications) When the IICEn bit changes from 1 to 0 (operation stop) Reset 		• When the received address matches the local address (slave address register n (SVAn)) (set at the rising edge of the eighth clock).	

TRCn	Detection of transmit/receive status		
0	Receive status (other than transmit status). The SDAAn line is set for high impedance.		
1	Transmit status. The value in the SOn latch the falling edge of the first byte's ninth clock	is enabled for output to the SDAAn line (valid starting at).	
Condition f	or clearing (TRCn = 0)	Condition for setting (TRCn = 1)	
 When a s Cleared t When the stop) Cleared t When the loss) Reset When not = 0) Master> When "1" direction Slave> When a s When "0" 	ter and slave> top condition is detected by LRELn = 1 (exit from communications) e IICEn bit changes from 1 to 0 (operation by WRELn = 1 ^{Note} (wait cancel) e ALDn bit changes from 0 to 1 (arbitration used for communication (MSTSn, EXCn, COIn is output to the first byte's LSB (transfer specification bit) start condition is detected is input to the first byte's LSB (transfer specification bit)	<master> When a start condition is generated When 0 (master transmission) is output to the LSB (transfer direction specification bit) of the first byte (during address transfer) Slave> When 1 (slave transmission) is input to the LSB (transfer direction specification bit) of the first byte from the master (during address transfer) </master>	

Note When bit 3 (TRCn) of the IICA status register n (IICSn) is set to 1 (transmission status), bit 5 (WRELn) of IICA control register n0 (IICCTLn0) is set to 1 during the ninth clock and wait is canceled, after which the TRCn bit is cleared (reception status) and the SDAAn line is set to high impedance. Release the wait performed while the TRCn bit is 1 (transmission status) by writing to the IICA shift register n.

Remarks 1. LRELn: Bit 6 of IICA control register n0 (IICCTLn0)

IICEn: Bit 7 of IICA control register n0 (IICCTLn0)



Figure 12-7. Format of IICA Status Register n (IICSn) (3/3)

ACKDn	Detection of acknowledge (ACK)		
0	Acknowledge was not detected.		
1	Acknowledge was detected.		
Condition for clearing (ACKDn = 0)		Condition for setting (ACKDn = 1)	
 When a stop condition is detected At the rising edge of the next byte's first clock Cleared by LRELn = 1 (exit from communications) When the IICEn bit changes from 1 to 0 (operation stop) 		After the SDAAn line is set to low level at the rising edge of SCLAn line's ninth clock	
• Reset			

STDn	Detection of start condition		
0	Start condition was not detected.		
1	Start condition was detected. This indicates that the address transfer period is in effect.		
Condition f	for clearing (STDn = 0) Condition for setting (STDn = 1)		
 When a stop condition is detected At the rising edge of the next byte's first clock following address transfer Cleared by LRELn = 1 (exit from communications) When the IICEn bit changes from 1 to 0 (operation stop) Reset 		• When a start condition is detected	

SPDn	Detection of stop condition			
0	Stop condition was not detected.	Stop condition was not detected.		
1	Stop condition was detected. The master device's communication is terminated and the bus is released.			
Condition	for clearing (SPDn = 0)	Condition for setting (SPDn = 1)		
 At the rising edge of the address transfer byte's first clock following setting of this bit and detection of a start condition When the WUPn bit changes from 1 to 0 When the IICEn bit changes from 1 to 0 (operation stop) Reset 		• When a stop condition is detected		

Remarks 1. LRELn: Bit 6 of IICA control register n0 (IICCTLn0)

IICEn: Bit 7 of IICA control register n0 (IICCTLn0)

2. n = 0

12.3.4 IICA flag register n (IICFn)

This register sets the operation mode of I^2C and indicates the status of the I^2C bus.

The IICFn register can be set by a 1-bit or 8-bit memory manipulation instruction. However, the STTn clear flag (STCFn) and I²C bus status flag (IICBSYn) bits are read-only.

The IICRSVn bit can be used to enable/disable the communication reservation function.

The STCENn bit can be used to set the initial value of the IICBSYn bit.

The IICRSVn and STCENn bits can be written only when the operation of I^2C is disabled (bit 7 (IICEn) of IICA control register n0 (IICCTLn0) = 0). When operation is enabled, the IICFn register can be read.

Reset signal generation clears this register to 00H.



· Reset

Address: FFF52H (IICF0)		After rese	t: 00H	R/W ^{Note}					
Symbol	<7>	<6>	5	4	3	2	<1>	<0>	
llCFn	STCFn	IICBSYn	0	0	0	0	STCENn	IICRSVn	
	STCFn		STTn clear flag						
	0	Generate	Generate start condition						
	1	Start cond	Start condition generation unsuccessful: clear the STTn flag						
	Condition	for clearin	or clearing (STCFn = 0) Condition for setting (STCFn = 1)						
	 Cleared 	d by STTn = 1				Generating start condition unsuccessful and the			nsuccessful and the
	 When I 	ICEn = 0 (d	operation st	top)		STTn	bit cleared	to 0 when	communication

Figure 12-8. Format of IICA Flag Register n (IICFn)

llCBSYn	l ² C bus status flag			
0	Bus release status (communication initial status when STCENn = 1)			
1	Bus communication status (communication initial status when STCENn = 0)			
Condition for clearing (IICBSYn = 0)		Condition for setting (IICBSYn = 1)		
 Detection of stop condition When IICEn = 0 (operation stop) Reset 		 Detection of start condition Setting of the IICEn bit when STCENn = 0 		

reservation is disabled (IICRSVn = 1).

STCENn	Initial start enable trigger			
0	After operation is enabled (IICEn = 1), enable generation of a start condition upon detection of a stop condition.			
1	After operation is enabled (IICEn = 1), enable generation of a start condition without detecting a stop condition.			
Condition for clearing (STCENn = 0)		Condition for setting (STCENn = 1)		
Cleared	by instruction	Set by instruction		
Detection of start condition				
• Reset				

IICRSVn	Communication reservation function disable bit				
0	Enable communication reservation				
1	Disable communication reservation	Disable communication reservation			
Condition for clearing (IICRSVn = 0)		Condition for setting (IICRSVn = 1)			
Cleared by instruction		Set by instruction			
• Reset					

Note Bits 6 and 7 are read-only.

Cautions 1. Write to the STCENn bit only when the operation is stopped (IICEn = 0).

- 2. As the bus release status (IICBSYn = 0) is recognized regardless of the actual bus status when STCENn = 1, when generating the first start condition (STTn = 1), it is necessary to verify that no third party communications are in progress in order to prevent such communications from being destroyed.
- 3. Write to IICRSVn only when the operation is stopped (IICEn = 0).
- Remarks 1.
 STTn: Bit 1 of IICA control register n0 (IICCTLn0)

 IICEn: Bit 7 of IICA control register n0 (IICCTLn0)
 - **2.** n = 0

12.3.5 IICA control register n1 (IICCTLn1)

This register is used to set the operation mode of I²C and detect the statuses of the SCLAn and SDAAn pins.

The IICCTLn1 register can be set by a 1-bit or 8-bit memory manipulation instruction. However, the CLDn and DADn bits are read-only.

Set the IICCTLn1 register, except the WUPn bit, while operation of I²C is disabled (bit 7 (IICEn) of IICA control register n0 (IICCTLn0) is 0).

Reset signal generation clears this register to 00H.

Figure 12-9. Format of IICA Control Register n1 (IICCTLn1) (1/2)


Address: F0231H (IICCTL01)	After reset: 00H	R/W ^{Note 1}
----------------------------	------------------	-----------------------

Symbol	<7>	6	<5>	<4>	<3>	<2>	1	<0>
IICCTLn1	WUPn	0	CLDn	DADn	SMCn	DFCn	0	PRSn

WUPn	Control of address match wakeup		
0	Stops operation of address match wakeup function in STOP mode.		
1	Enables operation of address match wakeup function in STOP mode.		
To shift to STOP mode when WUPn = 1, execute the STOP instruction at least three cycles of f_{MCK} after setting (1) the WUPn bit (see Figure 12-22 Flow When Setting WUPn = 1). Clear (0) the WUPn bit after the address has matched or an extension code has been received. The subsequent communication can be entered by the clearing (0) WUPn bit. (The wait must be released and transmit data must be written after the WUPn bit has been cleared (0).) The interrupt timing when the address has matched or when an extension code has been received, while WUPn = 1, is identical to the interrupt timing when WUPn = 0. (A delay of the difference of sampling by the clock will occur.) Furthermore, when WUPn = 1, a stop condition interrupt is not generated even if the SPIEn bit is set to 1.			
Condition f	Condition for clearing (WUPn = 0) Condition for setting (WUPn = 1)		
Cleared by instruction (after address match or extension code reception)		 Set by instruction (when the MSTSn, EXCn, and COIn bits are "0", and the STDn bit also "0" (communication not entered))^{Note 2} 	

Notes 1. Bits 4 and 5 are read-only.

2. The status of the IICA status register n (IICSn) must be checked and the WUPn bit must be set during the period shown below.





CLDn	Detection of SCLAn pin level (valid only when IICEn = 1)			
0	The SCLAn pin was detected at low level.			
1	The SCLAn pin was detected at high level.			
Condition for clearing (CLDn = 0)		Condition for setting (CLDn = 1)		
 When the SCLAn pin is at low level When IICEn = 0 (operation stop) Reset 		• When the SCLAn pin is at high level		

Figure 12-9. Format of IICA Control Register n1 (IICCTLn1) (2/2)

DADn	Detection of SDAAn pin level (valid only when IICEn = 1)		
0	The SDAAn pin was detected at low level.		
1	The SDAAn pin was detected at high level.		
Condition for clearing (DADn = 0)		Condition for setting (DADn = 1)	
 When the SDAAn pin is at low level When IICEn = 0 (operation stop) Reset 		• When the SDAAn pin is at high level	

SMCn	Operation mode switching
0	Operates in standard mode (fastest transfer rate: 100 kbps).
1	Operates in fast mode (fastest transfer rate: 400 kbps) or fast mode plus (fastest transfer rate: 1 Mbps).

DFCn	Digital filter operation control	
0	Digital filter off.	
1	Digital filter on.	
Use the digital filter only in fast mode and fast mode plus.		
The digital filter is used for noise elimination.		

The transfer clock does not vary, regardless of the DFCn bit being set (1) or cleared (0).

PRSn	IICA operation clock (f _{MCK})
0	Selects fclk (1 MHz ≤ fclk ≤ 20 MHz).
1	Selects fclk/2 (20 MHz < fclk).

Cautions 1. The fastest operation frequency of the IICA operation clock (fмск) is 20 MHz (max.). Set bit 0 (PRSn) of the IICA control register n1 (IICCTLn1) to "1" only when the fc∟k exceeds 20 MHz.

2. Note the minimum fcLK operation frequency when setting the transfer clock. The minimum fcLK operation frequency for serial interface IICA is determined according to the mode.

 Fast mode:
 fcLK = 3.5 MHz (min.)

 Fast mode plus:
 fcLK = 10 MHz (min.)

 Normal mode:
 fcLK = 1 MHz (min.)

Remarks 1. IICEn: Bit 7 of IICA control register n0 (IICCTLn0)

2. n = 0

RENESAS

12.3.6 IICA low-level width setting register n (IICWLn)

This register is used to set the low-level width (tLow) of the SCLAn pin signal that is output by serial interface IICA and to control the SDAAn pin signal.


The IICWLn register can be set by an 8-bit memory manipulation instruction.

Set the IICWLn register while operation of I²C is disabled (bit 7 (IICEn) of IICA control register n0 (IICCTLn0) is 0). Reset signal generation sets this register to FFH.

For details about setting the IICWLn register, see **12.4.2** Setting transfer clock by using IICWLn and IICWHn registers.

The data hold time is one-quarter of the time set by the IICWLn register.

Figure 12-10. Format of IICA Low-Level Width Setting Register n (IICWLn)




12.3.7 IICA high-level width setting register n (IICWHn)

This register is used to set the high-level width of the SCLAn pin signal that is output by serial interface IICA and to control the SDAAn pin signal.

The IICWHn register can be set by an 8-bit memory manipulation instruction.

Set the IICWHn register while operation of I²C is disabled (bit 7 (IICEn) of IICA control register n0 (IICCTLn0) is 0). Reset signal generation sets this register to FFH.

Figure 12-11. Format of IICA High-Level Width Setting Register n (IICWHn)



- **Remarks 1.** For setting procedures of the transfer clock on master side and of the IICWLn and IICWHn registers on slave side, see **12.4.2 (1)** and **12.4.2 (2)**, respectively.
 - **2.** n = 0



12.3.8 Port mode register 6 (PM6)

This register sets the input/output of port 6 in 1-bit units.

When using the P60/SCLA0 pin as clock I/O and the P61/SDAA0 pin as serial data I/O, clear PM60 and PM61, and the output latches of P60 and P61 to 0.

Set the IICEn bit (bit 7 of IICA control register n0 (IICCTLn0)) to 1 before setting the output mode because the P60/SCLA0 and P61/SDAA0 pins output a low level (fixed) when the IICEn bit is 0.

The PM6 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets this register to FFH.

Figure 12-12. Format of Port Mode Register 6 (PM6)

Address	FFF26H	After reset: FFH R/W						
Symbol	7	6	5	4	3	2	1	0
PM6	1	1	1	1	1	PM62	PM61	PM60

PM6n	P6n pin I/O mode selection (n = 0 to 2)			
0	Output mode (output buffer on)			
1	Input mode (output buffer off)			



12.4 I²C Bus Mode Functions

12.4.1 Pin configuration

The serial clock pin (SCLAn) and the serial data bus pin (SDAAn) are configured as follows.

- (1) SCLAn This pin is used for serial clock input and output.
- This pin is an N-ch open-drain output for both master and slave devices. Input is Schmitt input.(2) SDAAn....This pin is used for serial data input and output.

This pin is an N-ch open-drain output for both master and slave devices. Input is Schmitt input.

Since outputs from the serial clock line and the serial data bus line are N-ch open-drain outputs, an external pull-up resistor is required.




Figure 12-13. Pin Configuration Diagram





12.4.2 Setting transfer clock by using IICWLn and IICWHn registers

(1) Setting transfer clock on master side

Tuonofon alaak -	fмск	
I ransfer clock =	IICWL + IICWH + fMCK (tR + tF)	

At this time, the optimal setting values of the IICWLn and IICWHn registers are as follows. (The fractional parts of all setting values are rounded up.)

• When the fast mode

$$\begin{split} \text{IICWLn} = \frac{0.52}{\text{Transfer clock}} \times \text{fmck} \\ \text{IICWHn} = (\frac{0.48}{\text{Transfer clock}} - \text{tr} - \text{tr}) \times \text{fmck} \end{split}$$

When the normal mode

$$\begin{split} \text{IICWLn} = \frac{0.47}{\text{Transfer clock}} \times \text{f}_{\text{MCK}} \\ \text{IICWHn} = (\frac{0.53}{\text{Transfer clock}} - \text{t}_{\text{R}} - \text{t}_{\text{F}}) \times \text{f}_{\text{MCK}} \end{split}$$

• When the fast mode plus

$$\begin{split} \text{IICWLn} = \frac{0.50}{\text{Transfer clock}} \times \text{f}_{\text{MCK}} \\ \text{IICWHn} = (\frac{0.50}{\text{Transfer clock}} - \text{t}_{\text{R}} - \text{t}_{\text{F}}) \times \text{f}_{\text{MCK}} \end{split}$$

(2) Setting IICWLn and IICWHn registers on slave side

(The fractional parts of all setting values are truncated.)

When the fast mode

IICWLn = 1.3 μ s × fmck IICWHn = (1.2 μ s – tr – tr) × fmck

When the normal mode

IICWLn = 4.7 μ s × fmck IICWHn = (5.3 μ s – tr – tr) × fmck

• When the fast mode plus

IICWLn = 0.50 μ s × fmck IICWHn = (0.50 μ s – tr – tr) × fmck

(Caution and Remarks are listed on the next page.)



- Cautions 1. The fastest operation frequency of the IICA operation clock (fмск) is 20 MHz (max.). Set bit 0 (PRSn) of the IICA control register n1 (IICCTLn1) to "1" only when the fc∟к exceeds 20 MHz.
 - 2. Note the minimum fc⊥k operation frequency when setting the transfer clock. The minimum fc⊥k operation frequency for serial interface IICA is determined according to the mode.

```
Fast mode:fcLk = 3.5 MHz (min.)Fast mode plus:fcLk = 10 MHz (min.)Normal mode:fcLk = 1 MHz (min.)
```


- **Remarks 1.** Calculate the rise time (t_R) and fall time (t_F) of the SDAAn and SCLAn signals separately, because they differ depending on the pull-up resistance and wire load.
 - 2. IICWLn: IICA low-level width setting register n
 - IICWHn: IICA high-level width setting register n
 - tr: SDAAn and SCLAn signal falling times
 - tr: SDAAn and SCLAn signal rising times
 - fмск: IICA operation clock frequency
 - **3.** n = 0



12.5 I²C Bus Definitions and Control Methods

The following section describes the I²C bus's serial data communication format and the signals used by the I²C bus. Figure 12-14 shows the transfer timing for the "start condition", "address", "data", and "stop condition" output via the I²C bus's serial data bus.





The master device generates the start condition, slave address, and stop condition.


The acknowledge (ACK) can be generated by either the master or slave device (normally, it is output by the device that receives 8-bit data).

The serial clock (SCLAn) is continuously output by the master device. However, in the slave device, the SCLAn pin low level period can be extended and a wait can be inserted.

12.5.1 Start conditions

A start condition is met when the SCLAn pin is at high level and the SDAAn pin changes from high level to low level. The start conditions for the SCLAn pin and SDAAn pin are signals that the master device generates to the slave device when starting a serial transfer. When the device is used as a slave, start conditions can be detected.





A start condition is output when bit 1 (STTn) of IICA control register n0 (IICCTLn0) is set (1) after a stop condition has been detected (SPDn: Bit 0 of the IICA status register n (IICSn) = 1). When a start condition is detected, bit 1 (STDn) of the IICSn register is set (1).




12.5.2 Addresses

The address is defined by the 7 bits of data that follow the start condition.

An address is a 7-bit data segment that is output in order to select one of the slave devices that are connected to the master device via the bus lines. Therefore, each slave device connected via the bus lines must have a unique address.

The slave devices include hardware that detects the start condition and checks whether or not the 7-bit address data matches the data values stored in the slave address register n (SVAn). If the address data matches the SVAn register values, the slave device is selected and communicates with the master device until the master device generates a start condition or stop condition.



Note INTIICAn is not issued if data other than a local address or extension code is received during slave device operation.


Addresses are output when a total of 8 bits consisting of the slave address and the transfer direction described in **12.5.3 Transfer direction specification** are written to the IICA shift register n (IICAn). The received addresses are written to the IICAn register.

The slave address is assigned to the higher 7 bits of the IICAn register.

12.5.3 Transfer direction specification

In addition to the 7-bit address data, the master device sends 1 bit that specifies the transfer direction.

When this transfer direction specification bit has a value of "0", it indicates that the master device is transmitting data to a slave device. When the transfer direction specification bit has a value of "1", it indicates that the master device is receiving data from a slave device.



Note INTIICAn is not issued if data other than a local address or extension code is received during slave device operation.





12.5.4 Acknowledge (ACK)

ACK is used to check the status of serial data at the transmission and reception sides.

The reception side returns ACK each time it has received 8-bit data.

The transmission side usually receives ACK after transmitting 8-bit data. When ACK is returned from the reception side, it is assumed that reception has been correctly performed and processing is continued. Whether ACK has been detected can be checked by using bit 2 (ACKDn) of the IICA status register n (IICSn).

When the master receives the last data item, it does not return ACK and instead generates a stop condition. If a slave does not return ACK after receiving data, the master outputs a stop condition or restart condition and stops transmission. If ACK is not returned, the possible causes are as follows.


- <1> Reception was not performed normally.
- <2> The final data item was received.
- <3> The reception side specified by the address does not exist.

To generate ACK, the reception side makes the SDAAn line low at the ninth clock (indicating normal reception).

Automatic generation of ACK is enabled by setting bit 2 (ACKEn) of IICA control register n0 (IICCTLn0) to 1. Bit 3 (TRCn) of the IICSn register is set by the data of the eighth bit that follows 7-bit address information. Usually, set the ACKEn bit to 1 for reception (TRCn = 0).

If a slave can receive no more data during reception (TRCn = 0) or does not require the next data item, then the slave must inform the master, by clearing the ACKEn bit to 0, that it will not receive any more data.

When the master does not require the next data item during reception (TRCn = 0), it must clear the ACKEn bit to 0 so that ACK is not generated. In this way, the master informs a slave at the transmission side that it does not require any more data (transmission will be stopped).



When the local address is received, ACK is automatically generated, regardless of the value of the ACKEn bit. When an address other than that of the local address is received, ACK is not generated (NACK).

When an extension code is received, ACK is generated if the ACKEn bit is set to 1 in advance.

How ACK is generated when data is received differs as follows depending on the setting of the wait timing.

- When 8-clock wait state is selected (bit 3 (WTIMn) of IICCTLn0 register = 0): By setting the ACKEn bit to 1 before releasing the wait state, ACK is generated at the falling edge of the eighth clock of the SCLAn pin.
- When 9-clock wait state is selected (bit 3 (WTIMn) of IICCTLn0 register = 1): ACK is generated by setting the ACKEn bit to 1 in advance.




12.5.5 Stop condition

When the SCLAn pin is at high level, changing the SDAAn pin from low level to high level generates a stop condition.

A stop condition is a signal that the master device generates to the slave device when serial transfer has been completed. When the device is used as a slave, stop conditions can be detected.

Figure 12-19. Stop Condition



A stop condition is generated when bit 0 (SPTn) of IICA control register n0 (IICCTLn0) is set to 1. When the stop condition is detected, bit 0 (SPDn) of the IICA status register n (IICSn) is set to 1 and INTIICAn is generated when bit 4 (SPIEn) of the IICCTLn0 register is set to 1.



12.5.6 Wait

The wait is used to notify the communication partner that a device (master or slave) is preparing to transmit or receive data (i.e., is in a wait state).

Setting the SCLAn pin to low level notifies the communication partner of the wait state. When wait state has been canceled for both the master and slave devices, the next data transfer can begin.

Figure 12-20. Wait (1/2)

(1) When master device has a nine-clock wait and slave device has an eight-clock wait (master transmits, slave receives, and ACKEn = 1)







Figure 12-20. Wait (2/2)



(2) When master and slave devices both have a nine-clock wait (master transmits, slave receives, and ACKEn = 1)

Generate according to previously set ACKEn value

Remark ACKEn: Bit 2 of IICA control register n0 (IICCTLn0) WRELn: Bit 5 of IICA control register n0 (IICCTLn0)

A wait may be automatically generated depending on the setting of bit 3 (WTIMn) of IICA control register n0 (IICCTLn0). Normally, the receiving side cancels the wait state when bit 5 (WRELn) of the IICCTLn0 register is set to 1 or when FFH is written to the IICA shift register n (IICAn), and the transmitting side cancels the wait state when data is written to the IICAn register.

The master device can also cancel the wait state via either of the following methods.

- By setting bit 1 (STTn) of the IICCTLn0 register to 1
- By setting bit 0 (SPTn) of the IICCTLn0 register to 1



12.5.7 Canceling wait

The I²C usually cancels a wait state by the following processing.

- Writing data to the IICA shift register n (IICAn)
- Setting bit 5 (WRELn) of IICA control register n0 (IICCTLn0) (canceling wait)
- Setting bit 1 (STTn) of the IICCTLn0 register (generating start condition)Note
- Setting bit 0 (SPTn) of the IICCTLn0 register (generating stop condition)^{Note}

Note Master only

When the above wait canceling processing is executed, the I²C cancels the wait state and communication is resumed. To cancel a wait state and transmit data (including addresses), write the data to the IICAn register.

To receive data after canceling a wait state, or to complete data transmission, set bit 5 (WRELn) of the IICCTLn0 register to 1.

To generate a restart condition after canceling a wait state, set bit 1 (STTn) of the IICCTLn0 register to 1.

To generate a stop condition after canceling a wait state, set bit n (SPTn) of the IICCTLn0 register to 1.

Execute the canceling processing only once for one wait state.

If, for example, data is written to the IICAn register after canceling a wait state by setting the WRELn bit to 1, an incorrect value may be output to SDAAn line because the timing for changing the SDAAn line conflicts with the timing for writing the IICAn register.

In addition to the above, communication is stopped if the IICEn bit is cleared to 0 when communication has been aborted, so that the wait state can be canceled.

If the I²C bus has deadlocked due to noise, processing is saved from communication by setting bit 6 (LRELn) of the IICCTLn0 register, so that the wait state can be canceled.

Caution If a processing to cancel a wait state is executed when WUPn = 1, the wait state will not be canceled.



12.5.8 Interrupt request (INTIICAn) generation timing and wait control

The setting of bit 3 (WTIMn) of IICA control register n0 (IICCTLn0) determines the timing by which INTIICAn is generated and the corresponding wait control, as shown in Table 12-2.

WTIMn	Durin	g Slave Device Ope	eration	During Master Device Operation			
	Address	Data Reception	Data Transmission	Address	Data Reception	Data Transmission	
0	9Notes 1, 2	8 ^{Note 2}	8 ^{Note 2}	9	8	8	
1	gNotes 1, 2	9 ^{Note 2}	9Note 2	9	9	9	

Table 12-2. INTIICAn Generation Timing and Wait Control

Notes 1. The slave device's INTIICAn signal and wait period occurs at the falling edge of the ninth clock only when there is a match with the address set to the slave address register n (SVAn). At this point, ACK is generated regardless of the value set to the IICCTLn0 register's bit 2 (ACKEn). For a slave device that has received an extension code, INTIICAn occurs at the falling edge of the eighth clock. However, if the address does not match after restart, INTIICAn is generated at the falling edge of the 9th clock, but wait does not occur.

- 2. If the received address does not match the contents of the slave address register n (SVAn) and extension code is not received, neither INTIICAn nor a wait occurs.
- **Remark** The numbers in the table indicate the number of the serial clock's clock signals. Interrupt requests and wait control are both synchronized with the falling edge of these clock signals.

(1) During address transmission/reception

- Slave device operation: Interrupt and wait timing are determined depending on the conditions described in Notes 1 and 2 above, regardless of the WTIMn bit.
- Master device operation: Interrupt and wait timing occur at the falling edge of the ninth clock regardless of the WTIMn bit.

(2) During data reception

• Master/slave device operation: Interrupt and wait timing are determined according to the WTIMn bit.

(3) During data transmission

· Master/slave device operation: Interrupt and wait timing are determined according to the WTIMn bit.

(4) Wait cancellation method

The four wait cancellation methods are as follows.

- Writing data to the IICA shift register n (IICAn)
- Setting bit 5 (WRELn) of IICA control register n0 (IICCTLn0) (canceling wait)
- Setting bit 1 (STTn) of IICCTLn0 register (generating start condition)Note
- Setting bit 0 (SPTn) of IICCTLn0 register (generating stop condition)^{Note}

Note Master only.

When an 8-clock wait has been selected (WTIMn = 0), the presence/absence of ACK generation must be determined prior to wait cancellation.

(5) Stop condition detection

INTIICAn is generated when a stop condition is detected (only when SPIEn = 1).



12.5.9 Address match detection method

In I²C bus mode, the master device can select a particular slave device by transmitting the corresponding slave address.

Address match can be detected automatically by hardware. An interrupt request (INTIICAn) occurs when the address set to the slave address register n (SVAn) matches the slave address sent by the master device, or when an extension code has been received.

12.5.10 Error detection

In I²C bus mode, the status of the serial data bus (SDAAn) during data transmission is captured by the IICA shift register n (IICAn) of the transmitting device, so the IICA data prior to transmission can be compared with the transmitted IICA data to enable detection of transmission errors. A transmission error is judged as having occurred when the compared data values do not match.

12.5.11 Extension code

- (1) When the higher 4 bits of the receive address are either "0000" or "1111", the extension code reception flag (EXCn) is set to 1 for extension code reception and an interrupt request (INTIICAn) is issued at the falling edge of the eighth clock. The local address stored in the slave address register n (SVAn) is not affected.
- (2) The settings below are specified if 11110xx0 is transferred from the master by using a 10-bit address transfer when the SVAn register is set to 11110xx0. Note that INTIICAn occurs at the falling edge of the eighth clock.
 - Higher four bits of data match: EXCn = 1
 - Seven bits of data match: COIn = 1

Remark EXCn: Bit 5 of IICA status register n (IICSn) COIn: Bit 4 of IICA status register n (IICSn)

(3) Since the processing after the interrupt request occurs differs according to the data that follows the extension code, such processing is performed by software.

If the extension code is received while a slave device is operating, then the slave device is participating in communication even if its address does not match.

For example, after the extension code is received, if you do not wish to operate the target device as a slave device, set bit 6 (LRELn) of IICA control register n0 (IICCTLn0) to 1 to set the standby mode for the next communication operation.

Slave Address	R/W Bit	Description
0000 000	0	General call address
1111 0 x x	0	10-bit slave address specification (during address authentication)
1111 0 x x	1	10-bit slave address specification (after address match, when read command is issued)

- **Remarks 1.** See the I²C bus specifications issued by NXP Semiconductors for details of extension codes other than those described above.
 - **2.** n = 0




12.5.12 Arbitration

When several master devices simultaneously generate a start condition (when the STTn bit is set to 1 before the STDn bit is set to 1), communication among the master devices is performed as the number of clocks are adjusted until the data differs. This kind of operation is called arbitration.

When one of the master devices loses in arbitration, an arbitration loss flag (ALDn) in the IICA status register n (IICSn) is set (1) via the timing by which the arbitration loss occurred, and the SCLAn and SDAAn lines are both set to high impedance, which releases the bus.

The arbitration loss is detected based on the timing of the next interrupt request (the eighth or ninth clock, when a stop condition is detected, etc.) and the ALDn = 1 setting that has been made by software.

For details of interrupt request timing, see 12.5.8 Interrupt request (INTIICAn) generation timing and wait control.






Figure 12-21. Arbitration Timing Example



Status During Arbitration	Interrupt Request Generation Timing
During address transmission	At falling edge of eighth or ninth clock following byte transfer ^{Note}
Read/write data after address transmission	1
During extension code transmission	
Read/write data after extension code transmission	
During data transmission	
During ACK transfer period after data transmission	
When restart condition is detected during data transfer	
When stop condition is detected during data transfer	When stop condition is generated (when SPIEn = 1) ^{Note 2}
When data is at low level while attempting to generate a restart condition	At falling edge of eighth or ninth clock following byte transfer ^{Note}
When stop condition is detected while attempting to generate a restart condition	When stop condition is generated (when SPIEn = 1) ^{Note 2}
When data is at low level while attempting to generate a stop condition	At falling edge of eighth or ninth clock following byte transfer ^{Note}
When SCLAn is at low level while attempting to generate a restart condition	

Table 12-4. Status During Arbitration and Interrupt Request Generation Timing

- **Notes 1.** When the WTIMn bit (bit 3 of IICA control register n0 (IICCTLn0)) = 1, an interrupt request occurs at the falling edge of the ninth clock. When WTIMn = 0 and the extension code's slave address is received, an interrupt request occurs at the falling edge of the eighth clock.
 - 2. When there is a chance that arbitration will occur, set SPIEn = 1 for master device operation.

Remarks 1. SPIEn: Bit 4 of IICA control register n0 (IICCTLn0)

2. n = 0



12.5.13 Wakeup function

The I²C bus slave function is a function that generates an interrupt request signal (INTIICAn) when a local address and extension code have been received.

This function makes processing more efficient by preventing unnecessary INTIICAn signal from occurring when addresses do not match.

When a start condition is detected, wakeup standby mode is set. This wakeup standby mode is in effect while addresses are transmitted due to the possibility that an arbitration loss may change the master device (which has generated a start condition) to a slave device.

To use the wakeup function in the STOP mode, set the WUPn bit to 1. Addresses can be received regardless of the operation clock. An interrupt request signal (INTIICAn) is also generated when a local address and extension code have been received. Operation returns to normal operation by using an instruction to clear (0) the WUPn bit after this interrupt has been generated.

Figure 12-22 shows the flow for setting WUPn = 1 and Figure 12-23 shows the flow for setting WUPn = 0 upon an address match.




Figure 12-22. Flow When Setting WUPn = 1







Figure 12-23. Flow When Setting WUPn = 0 upon Address Match (Including Extension Code Reception)



Use the following flows to perform the processing to release the STOP mode other than by an interrupt request (INTIICAn) generated from serial interface IICA.

- When operating next IIC communication as master: Flow shown in Figure 12-24.
- When operating next IIC communication as slave: When restored by INTIICAn interrupt: Same as the flow in Figure 12-23.
 When restored by other than INTIICAn interrupt: Wait for INTIICAn interrupt with WUPn left set to 1.






Figure 12-24. When Operating as Master Device after Releasing STOP Mode other than by INTIICAn

Executes processing corresponding to the operation to be executed after checking the operation state of serial interface IICA.





12.5.14 Communication reservation

(1) When communication reservation function is enabled (bit 0 (IICRSVn) of IICA flag register n (IICFn) = 0)

To start master device communications when not currently using a bus, a communication reservation can be made to enable transmission of a start condition when the bus is released. There are two modes under which the bus is not used.

- · When arbitration results in neither master nor slave operation
- When an extension code is received and slave operation is disabled (ACK is not returned and the bus was released by setting bit 6 (LRELn) of IICA control register n0 (IICCTLn0) to 1 and saving communication).

If bit 1 (STTn) of the IICCTLn0 register is set to 1 while the bus is not used (after a stop condition is detected), a start condition is automatically generated and wait state is set.

If an address is written to the IICA shift register n (IICAn) after bit 4 (SPIEn) of the IICCTLn0 register was set to 1, and it was detected by generation of an interrupt request signal (INTIICAn) that the bus was released (detection of the stop condition), then the device automatically starts communication as the master. Data written to the IICAn register before the stop condition is detected is invalid.

When the STTn bit has been set to 1, the operation mode (as start condition or as communication reservation) is determined according to the bus status.

- If the bus has been releaseda start condition is generated
- If the bus has not been released (standby mode)...... communication reservation

Check whether the communication reservation operates or not by using the MSTSn bit (bit 7 of the IICA status register n (IICSn)) after the STTn bit is set to 1 and the wait time elapses. Use software to secure the wait time calculated by the following expression.

Wait time from setting STTn = 1 to checking the MSTSn flag: (IICWLn setting value + IICWHn setting value + 4)/ f_{MCK} + t_F × 2

Remarks	1.	IICWLn:	IICA low-level width setting register n
		IICWHn:	IICA high-level width setting register n
		t⊧:	SDAAn and SCLAn signal falling times
		fмск:	IICA operation clock frequency
	2.	n = 0	



Figure 12-25 shows the communication reservation timing.




Figure 12-25. Communication Reservation Timing

 Remark
 IICAn:
 IICA shift register n

 STTn:
 Bit 1 of IICA control register n0 (IICCTLn0)

 STDn:
 Bit 1 of IICA status register n (IICSn)

 SPDn:
 Bit 0 of IICA status register n (IICSn)

Communication reservations are accepted via the timing shown in Figure 12-26. After bit 1 (STDn) of the IICA status register n (IICSn) is set to 1, a communication reservation can be made by setting bit 1 (STTn) of IICA control register n0 (IICCTLn0) to 1 before a stop condition is detected.




Figure 12-26. Timing for Accepting Communication Reservations

Figure 12-27 shows the communication reservation protocol.






Figure 12-27. Communication Reservation Protocol

Notes 1. The wait time is calculated as follows.

(IICWLn setting value + IICWHn setting value + 4)/f_{MCK} + t_F \times 2

2. The communication reservation operation executes a write to the IICA shift register n (IICAn) when a stop condition interrupt request occurs.

Remarks	1.	STTn:	Bit 1 of IICA control register n0 (IICCTLn0)
		MSTSn:	Bit 7 of IICA status register n (IICSn)
		IICAn:	IICA shift register n
		IICWLn:	IICA low-level width setting register n
		IICWHn:	IICA high-level width setting register n
		t⊧:	SDAAn and SCLAn signal falling times
		fмск:	IICA operation clock frequency
	2.	n = 0	



- (2) When communication reservation function is disabled (bit 0 (IICRSVn) of IICA flag register n (IICFn) = 1) When bit 1 (STTn) of IICA control register n0 (IICCTLn0) is set to 1 when the bus is not used in a communication during bus communication, this request is rejected and a start condition is not generated. The following two statuses are included in the status where bus is not used.
 - When arbitration results in neither master nor slave operation
 - When an extension code is received and slave operation is disabled (ACK is not returned and the bus was released by setting bit 6 (LRELn) of the IICCTLn0 register to 1 and saving communication)

To confirm whether the start condition was generated or request was rejected, check STCFn (bit 7 of the IICFn register). It takes up to 5 cycles of f_{MCK} until the STCFn bit is set to 1 after setting STTn = 1. Therefore, secure the time by software.



12.5.15 Cautions

(1) When STCENn = 0

Immediately after I^2C operation is enabled (IICEn = 1), the bus communication status (IICBSYn = 1) is recognized regardless of the actual bus status. When changing from a mode in which no stop condition has been detected to a master device communication mode, first generate a stop condition to release the bus, then perform master device communication.

When using multiple masters, it is not possible to perform master device communication when the bus has not been released (when a stop condition has not been detected).

Use the following sequence for generating a stop condition.

- <1> Set IICA control register n1 (IICCTLn1).
- <2> Set bit 7 (IICEn) of IICA control register n0 (IICCTLn0) to 1.
- <3> Set bit 0 (SPTn) of the IICCTLn0 register to 1.
- (2) When STCENn = 1

Immediately after I^2C operation is enabled (IICEn = 1), the bus released status (IICBSYn = 0) is recognized regardless of the actual bus status. To generate the first start condition (STTn = 1), it is necessary to confirm that the bus has been released, so as to not disturb other communications.

(3) If other I²C communications are already in progress

If I^2C operation is enabled and the device participates in communication already in progress when the SDAAn pin is low and the SCLAn pin is high, the macro of I^2C recognizes that the SDAAn pin has gone low (detects a start condition). If the value on the bus at this time can be recognized as an extension code, ACK is returned, but this interferes with other I^2C communications. To avoid this, start I^2C in the following sequence.

- <1> Clear bit 4 (SPIEn) of the IICCTLn0 register to 0 to disable generation of an interrupt request signal (INTIICAn) when the stop condition is detected.
- <2> Set bit 7 (IICEn) of the IICCTLn0 register to 1 to enable the operation of I²C.
- <3> Wait for detection of the start condition.
- <4> Set bit 6 (LRELn) of the IICCTLn0 register to 1 before ACK is returned (4 to 72 cycles of fMCK after setting the IICEn bit to 1), to forcibly disable detection.
- (4) Setting the STTn and SPTn bits (bits 1 and 0 of the IICCTLn0 register) again after they are set and before they are cleared to 0 is prohibited.
- (5) When transmission is reserved, set the SPIEn bit (bit 4 of the IICCTLn0 register) to 1 so that an interrupt request is generated when the stop condition is detected. Transfer is started when communication data is written to the IICA shift register n (IICAn) after the interrupt request is generated. Unless the interrupt is generated when the stop condition is detected, the device stops in the wait state because the interrupt request is not generated when communication is started. However, it is not necessary to set the SPIEn bit to 1 when the MSTSn bit (bit 7 of the IICA status register n (IICSn)) is detected by software.



12.5.16 Communication operations

The following shows three operation procedures with the flowchart.

(1) Master operation in single master system

The flowchart when using these products as the master in a single master system is shown below.

This flowchart is broadly divided into the initial settings and communication processing. Execute the initial settings at startup. If communication with the slave is required, prepare the communication and then execute communication processing.

(2) Master operation in multimaster system

In the l^2C bus multimaster system, whether the bus is released or used cannot be judged by the l^2C bus specifications when the bus takes part in a communication. Here, when data and clock are at a high level for a certain period (1 frame), these products takes part in a communication with bus released state.

This flowchart is broadly divided into the initial settings, communication waiting, and communication processing. The processing when these products looses in arbitration and is specified as the slave is omitted here, and only the processing as the master is shown. Execute the initial settings at startup to take part in a communication. Then, wait for the communication request as the master or wait for the specification as the slave. The actual communication is performed in the communication processing, and it supports the transmission/reception with the slave and the arbitration with other masters.

(3) Slave operation

An example of when these products is used as the I²C bus slave is shown below.


When used as the slave, operation is started by an interrupt. Execute the initial settings at startup, then wait for the INTIICAn interrupt occurrence (communication waiting). When an INTIICAn interrupt occurs, the communication status is judged and its result is passed as a flag over to the main processing.

By checking the flags, necessary communication processing is performed.



(1) Master operation in single-master system






- **Note** Release (SCLAn and SDAAn pins = high level) the I²C bus in conformance with the specifications of the product that is communicating. If EEPROM is outputting a low level to the SDAAn pin, for example, set the SCLAn pin in the output port mode, and output a clock pulse from the output port until the SDAAn pin is constantly at high level.
- **Remarks 1.** Conform to the specifications of the product that is communicating, with respect to the transmission and reception formats.

(2) Master operation in multi-master system





Note Confirm that the bus is released (CLDn bit = 1, DADn bit = 1) for a specific period (for example, for a period of one frame). If the SDAAn pin is constantly at low level, decide whether to release the I²C bus (SCLAn and SDAAn pins = high level) in conformance with the specifications of the product that is communicating.

Remark n = 0

RENESAS






Figure 12-29. Master Operation in Multi-Master System (2/3)



(IICWLn setting value + IICWHn setting value + 4)/f_MCK + t_F $\times\,2$








Figure 12-29. Master Operation in Multi-Master System (3/3)

Remarks 1.

- **ks 1.** Conform to the specifications of the product that is communicating, with respect to the transmission and reception formats.
 - **2.** To use the device as a master in a multi-master system, read the MSTSn bit each time interrupt INTIICAn has occurred to check the arbitration result.
 - To use the device as a slave in a multi-master system, check the status by using the IICA status register n (IICSn) and IICA flag register n (IICFn) each time interrupt INTIICAn has occurred, and determine the processing to be performed next.
 - **4.** n = 0


RENESAS

(3) Slave operation

The processing procedure of the slave operation is as follows.

Basically, the slave operation is event-driven. Therefore, processing by the INTIICAn interrupt (processing that must substantially change the operation status such as detection of a stop condition during communication) is necessary.

In the following explanation, it is assumed that the extension code is not supported for data communication. It is also assumed that the INTIICAn interrupt servicing only performs status transition processing, and that actual data communication is performed by the main processing.



Therefore, data communication processing is performed by preparing the following three flags and passing them to the main processing instead of INTIICAn.

<1> Communication mode flag

This flag indicates the following two communication statuses.

- Clear mode: Status in which data communication is not performed
- Communication mode: Status in which data communication is performed (from valid address detection to stop condition detection, no detection of ACK from master, address mismatch)

<2> Ready flag

This flag indicates that data communication is enabled. Its function is the same as the INTIICAn interrupt for ordinary data communication. This flag is set by interrupt servicing and cleared by the main processing. Clear this flag by interrupt servicing when communication is started. However, the ready flag is not set by interrupt servicing when the first data is transmitted. Therefore, the first data is transmitted without the flag being cleared (an address match is interpreted as a request for the next data).

<3> Communication direction flag

This flag indicates the direction of communication. Its value is the same as the TRCn bit.



The main processing of the slave operation is explained next.

Start serial interface IICA and wait until communication is enabled. When communication is enabled, execute communication by using the communication mode flag and ready flag (processing of the stop condition and start condition is performed by an interrupt. Here, check the status by using the flags).

The transmission operation is repeated until the master no longer returns ACK. If ACK is not returned from the master, communication is completed.

For reception, the necessary amount of data is received. When communication is completed, ACK is not returned as the next data. After that, the master generates a stop condition or restart condition. Exit from the communication status occurs in this way.




Figure 12-30. Slave Operation Flowchart (1)

- **Remarks 1.** Conform to the specifications of the product that is in communication, regarding the transmission and reception formats.
 - **2.** n = 0

RENESAS

An example of the processing procedure of the slave with the INTIICAn interrupt is explained below (processing is performed assuming that no extension code is used). The INTIICAn interrupt checks the status, and the following operations are performed.

- <1> Communication is stopped if the stop condition is issued.
- <2> If the start condition is issued, the address is checked and communication is completed if the address does not match. If the address matches, the communication mode is set, wait is cancelled, and processing returns from the interrupt (the ready flag is cleared).
- <3> For data transmit/receive, only the ready flag is set. Processing returns from the interrupt with the I²C bus remaining in the wait state.

Remark <1> to <3> above correspond to <1> to <3> in Figure 12-30 Slave Operation Flowchart (2).




Figure 12-30. Slave Operation Flowchart (2)

12.5.17 Timing of I²C interrupt request (INTIICAn) occurrence

The timing of transmitting or receiving data and generation of interrupt request signal INTIICAn, and the value of the IICA status register n (IICSn) when the INTIICAn signal is generated are shown below.

Remarks 1.	ST:	Start condition
	AD6 to AD0:	Address
	R/W:	Transfer direction specification
	ACK:	Acknowledge
	D7 to D0:	Data
	SP:	Stop condition
2.	n = 0	




(1) Master device operation

(a) Start ~ Address ~ Data ~ Data ~ Stop (transmission/reception)

(i) When WTIMn = 0

						SPT	Γn = 1 ↓
ST	AD6 to AD0	R/W ACK	D7 to D0	ACK	D7 to D0	ACK	SP
			, ▲1	▲2		▲3	▲ 4 △5
▲ 1: II	CSn = 1000	×110B					
▲ 2: II	CSn = 1000	×000B					
▲ 3: II	CSn = 1000	×000B (Set	s the WTIMn bit	to 1) ^{Note}			
▲ 4: II	CSn = 1000	××00B (Set	s the SPTn bit to	1) ^{Note}			
	CSn = 0000						
Note	-	e a stop co quest signa		NTIMn bit	to 1 and ch	ange the	e timing for generating the INTIICAn
Rema	ark ▲: Alv	vays genera	ated				
	∆: Ge	enerated on	y when SPIEn =	1			
	×: Do	n't care					

(ii) When WTIMn = 1



Remark n = 0




(b) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop (restart)

(i) When WTIMn = 0

				STI	n = 1					SP	PTn =	1
ST AD	D6 to AD0	R/W AC	K D7 to	D0 ACK	ST	AD6 to AD0	R/W	ACK	D7 to D0	ACI	k s	Р
			▲ 1	▲2	▲3				4	▲5	▲6	_∆7
	n = 1000×											
		•		IMn bit to								
▲3: IICSr	n = 1000×	×00B (Cl	ears the V	VTIMn bit	to 0 ^{Note}	² , sets the S	TTn b	it to 1)			
▲4: IICSr	n = 1000×	110B										
▲5: IICSr	n = 1000×	000B (Se	ts the WT	IMn bit to	1) ^{Note 3}	3						
▲6: IICSr	n = 1000×	×00B (Se	ts the SP	Tn bit to 1)							
∆7: IICSr	n = 00000	001B										
Notes 1.	To gene	erate a si	tart condi	tion, set t	he W⁻	ΓIMn bit to 1	l and	chan	ge the timi	ng fo	or gei	nerating t
Notes 1.	-		tart condi t request		he W⊺	ΓIMn bit to 1	l and	chan	ge the timi	ng fo	r ge	nerating t
	INTIICA	n interrup	t request	signal.		ΓΙΜn bit to 1 nal setting.	l and	chan	ge the timi	ng fo	r gei	nerating t
2.	INTIICA Clear th	n interrup e WTIMn	t request bit to 0 to	signal. restore th	e origi				-	-	-	-
2.	INTIICA Clear th To gene	n interrup e WTIMn erate a si	t request bit to 0 to	signal. restore th tion, set t	e origi	nal setting.			-	-	-	-
2.	INTIICA Clear th To gene	n interrup e WTIMn erate a si	t request bit to 0 to top condit	signal. restore th tion, set t	e origi	nal setting.			-	-	-	-
2. 3.	INTIICA Clear th To gene	n interrup e WTIMn erate a si n interrup	t request bit to 0 to top condit t request	signal. restore th tion, set t	e origi	nal setting.			-	-	-	-
2. 3.	INTIICA Clear th To gene INTIICA	n interrup e WTIMn erate a si n interrup ays gene	t request bit to 0 to top condit t request	signal. restore th tion, set t signal.	e origi	nal setting.			-	-	-	-

(ii) When WTIMn = 1




Remark n = 0


RENESAS

(c) Start ~ Code ~ Data ~ Data ~ Stop (extension code transmission)

(i) When WTIMn = 0



(ii) When WTIMn = 1









(2) Slave device operation (slave address data reception)

(a) Start ~ Address ~ Data ~ Data ~ Stop

(i) When WTIMn = 0




(ii) When WTIMn = 1






(b) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop

(i) When WTIMn = 0 (after restart, matches with SVAn)




(ii) When WTIMn = 1 (after restart, matches with SVAn)






(c) Start ~ Address ~ Data ~ Start ~ Code ~ Data ~ Stop

(i) When WTIMn = 0 (after restart, does not match address (= extension code))



(ii) When WTIMn = 1 (after restart, does not match address (= extension code))









(d) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop

(i) When WTIMn = 0 (after restart, does not match address (= not extension code))



(ii) When WTIMn = 1 (after restart, does not match address (= not extension code))







(3) Slave device operation (when receiving extension code)

The device is always participating in communication when it receives an extension code.

- (a) Start ~ Code ~ Data ~ Data ~ Stop
 - (i) When WTIMn = 0




(ii) When WTIMn = 1






(b) Start ~ Code ~ Data ~ Start ~ Address ~ Data ~ Stop

(i) When WTIMn = 0 (after restart, matches SVAn)



(ii) When WTIMn = 1 (after restart, matches SVAn)








(c) Start ~ Code ~ Data ~ Start ~ Code ~ Data ~ Stop

(i) When WTIMn = 0 (after restart, extension code reception)




(ii) When WTIMn = 1 (after restart, extension code reception)

ST	AD6 to AD0	R/W	ACK	D7 to D0	ACK	ST	AD6 to AD0	R/W	ACK	D7 to D0	ACK	SP
		4	1	2		3	·		4	5		6 △7
												
1: II	CSn = 0010>	(010B										
2: II	CSn = 0010>	<110B										
3: II	CSn = 0010>	«×00B										
4: II	CSn = 0010>	<010B										
5: II	CSn = 0010>	(110B										
6: II	CSn = 0010>	«×00B										
∆7: II	CSn = 00000)001B										
Rema	ark ▲: Alw	/ays q	enerat	ed								
				when SPIE	n = 1							
		n't car	-		•							




(d) Start ~ Code ~ Data ~ Start ~ Address ~ Data ~ Stop

(i) When WTIMn = 0 (after restart, does not match address (= not extension code))



(ii) When WTIMn = 1 (after restart, does not match address (= not extension code))








(4) Operation without communication

(a) Start ~ Code ~ Data ~ Data ~ Stop




(5) Arbitration loss operation (operation as slave after arbitration loss)

When the device is used as a master in a multi-master system, read the MSTSn bit each time interrupt request signal INTIICAn has occurred to check the arbitration result.

(a) When arbitration loss occurs during transmission of slave address data

(i) When WTIMn = 0






(ii) When WTIMn = 1

										_
ST	AD6 to	AD0	R/W	ACK	D7 to D0	ACK	D7 to D0	ACK	SP	,
				▲1		A 2	2	4	3	Δ
▲ 1: II0	CSn = ()101×	:110B							
▲ 2: II0	CSn = ()001×	100B							
▲ 3: II0	CSn = ()001×	×00B							
∆4: II0	CSn = (00000	001B							
Rema	rk ▲:	Alw	ays g	enerate	d					
	Δ :	Gei	nerate	ed only v	when SPIEn =	1				
	×:	Dor	n't car	e						

(b) When arbitration loss occurs during transmission of extension code

(i) When WTIMn = 0






(ii) When WTIMn = 1

▲1 ▲2 ▲3 ▲4 △5 ▲1: IICSn = 0110×010B ▲2: IICSn = 0010×110B ▲3: IICSn = 0010×100B ▲4: IICSn = 0010×00B △5: IICSn = 0000001B Remark ▲: Always generated △: Generated only when SPIEn = 1 ×: Don't care	[;	ST A	D6 to AD0	R/W	ACK	D7 to D0	ACK	D7 to D0	ACK	SP]
 ▲2: IICSn = 0010×110B ▲3: IICSn = 0010×100B ▲4: IICSn = 0010×00B △5: IICSn = 00000001B Remark ▲: Always generated △: Generated only when SPIEn = 1 					▲1 ▲2		▲3			4	_ ∆5
 ▲2: IICSn = 0010×110B ▲3: IICSn = 0010×100B ▲4: IICSn = 0010×00B △5: IICSn = 0000001B Remark ▲: Always generated △: Generated only when SPIEn = 1 			n = 0.110	1×010B							
▲3: IICSn = 0010×100B ▲4: IICSn = 0010××00B △5: IICSn = 00000001B Remark ▲: Always generated △: Generated only when SPIEn = 1		-									
 ▲4: IICSn = 0010××00B △5: IICSn = 0000001B Remark ▲: Always generated △: Generated only when SPIEn = 1 											
Remark ▲: Always generated △: Generated only when SPIEn = 1											
\triangle : Generated only when SPIEn = 1	Δ	5: IICS	n = 0000	0001B							
\triangle : Generated only when SPIEn = 1											
-	R	emark	▲: Al	ways g	enerate	d					
×: Don't care			∆: G	enerate	ed only v	vhen SPIEn =	: 1				
			×: De	on't car	e						

(6) Operation when arbitration loss occurs (no communication after arbitration loss)


When the device is used as a master in a multi-master system, read the MSTSn bit each time interrupt request signal INTIICAn has occurred to check the arbitration result.

(a) When arbitration loss occurs during transmission of slave address data (when WTIMn = 1)






(b) When arbitration loss occurs during transmission of extension code



(c) When arbitration loss occurs during transmission of data

(i) When WTIMn = 0






(ii) When WTIMn = 1

ST	AD6 to AD0	R/W	ACK	D7 to D0	ACK	D7 to D0	ACK	SP
			▲1			2		2
▲ 2: II0	CSn = 10001 CSn = 01000 CSn = 00000	100B						
Rema	n rk ≜ : Alw ∆: Ger			d vhen SPIEn =	1			

(d) When loss occurs due to restart condition during data transfer

(i) Not extension code (Example: unmatches with SVAn)






(ii) Extension code

ST AI	D6 to AD0	R/W	ACK	D7 to Dm	ST	AD6 to AD0	R/W	ACK	D7 to D0	ACK	SP
·				.1				2			Δ3
1: IICS	n = 1000;	<110B									
2: IICS	n = 01100	010B									
Sets LRE	ELn = 1 b	y softw	/are								
3: IICS	n = 00000	0001B									
Remark	▲ : Alv	vays g	enerat	ed							
	∆: Ge	nerate	d only	when SPIE	n = 1						
	×: Do	n't car	е								
	m = 6 t	~ 0									


(e) When loss occurs due to stop condition during data transfer






(f) When arbitration loss occurs due to low-level data when attempting to generate a restart condition

(i) When WTIMn = 0




(ii) When WTIMn = 1






(g) When arbitration loss occurs due to a stop condition when attempting to generate a restart condition

(i) When WTIMn = 0



(ii) When WTIMn = 1









(h) When arbitration loss occurs due to low-level data when attempting to generate a stop condition

(i) When WTIMn = 0



(ii) When WTIMn = 1





12.6 Timing Charts

When using the I²C bus mode, the master device outputs an address via the serial bus to select one of several slave devices as its communication partner.

After outputting the slave address, the master device transmits the TRCn bit (bit 3 of the IICA status register n (IICSn)), which specifies the data transfer direction, and then starts serial communication with the slave device.

Figures 12-32 and 12-33 show timing charts of the data communication.


The IICA shift register n (IICAn)'s shift operation is synchronized with the falling edge of the serial clock (SCLAn). The transmit data is transferred to the SO latch and is output (MSB first) via the SDAAn pin.

Data input via the SDAAn pin is captured into IICAn at the rising edge of SCLAn.



Figure 12-32. Example of Master to Slave Communication (9-Clock Wait Is Selected for Master, 9-Clock Wait Is Selected for Slave) (1/4)

(1) Start condition ~ address ~ data



- **Notes 1.** Write data to IICAn, not setting the WRELn bit, in order to cancel a wait state during transmission by a master device.
 - 2. Make sure that the time between the fall of the SDAAn pin signal and the fall of the SCLAn pin signal is at least 4.0 μ s when specifying standard mode and at least 0.6 μ s when specifying fast mode.
 - 3. For releasing wait state during reception of a slave device, write "FFH" to IICAn or set the WRELn bit.
- Remark n = 0

The meanings of <1> to <6> in (1) Start condition ~ address ~ data in Figure 12-32 are explained below.

- <1> The start condition trigger is set by the master device (STTn = 1) and a start condition (i.e. SCLAn = 1 changes SDAAn from 1 to 0) is generated once the bus data line goes low (SDAAn). When the start condition is subsequently detected, the master device enters the master device communication status (MSTSn = 1). The master device is ready to communicate once the bus clock line goes low (SCLAn = 0) after the hold time has elapsed.
- <2> The master device writes the address + W (transmission) to the IICA shift register n (IICAn) and transmits the slave address.
- <3> In the slave device if the address received matches the address (SVAn value) of a slave device^{Note}, that slave device sends an ACK by hardware to the master device. The ACK is detected by the master device (ACKDn = 1) at the rising edge of the 9th clock.
- <4> The master device issues an interrupt (INTIICAn: end of address transmission) at the falling edge of the 9th clock. The slave device whose address matched the transmitted slave address sets a wait status (SCLAn = 0) and issues an interrupt (INTIICAn: address match)^{Note}.
- <5> The master device writes the data to transmit to the IICAn register and releases the wait status that it set by the master device.
- <6> If the slave device releases the wait status (WRELn = 1), the master device starts transferring data to the slave device.
- **Note** If the transmitted address does not match the address of the slave device, the slave device does not return an ACK to the master device (NACK: SDAAn = 1). The slave device also does not issue the INTIICAn interrupt (address match) and does not set a wait status. The master device, however, issues the INTIICAn interrupt (end of address transmission) regardless of whether it receives an ACK or NACK.
- Remarks 1. <1> to <15> in Figure 12-32 represent the entire procedure for communicating data using the I²C bus.

Figure 12-32 (1) Start condition ~ address ~ data shows the processing from <1> to <6>, Figure 12-32 (2) Address ~ data ~ data shows the processing from <3> to <10>, and Figure 12-32 (3) Data ~ data ~ stop condition shows the processing from <7> to <15>.

2. n = 0







Figure 12-32. Example of Master to Slave Communication (9-Clock Wait Is Selected for Master, 9-Clock Wait Is Selected for Slave) (2/4)

(2) Address ~ data ~ data



- **Notes 1.** Write data to IICAn, not setting the WRELn bit, in order to cancel a wait state during transmission by a master device.
 - 2. For releasing wait state during reception of a slave device, write "FFH" to IICAn or set the WRELn bit.



The meanings of <3> to <10> in (2) Address ~ data ~ data in Figure 12-32 are explained below.

- <3> In the slave device if the address received matches the address (SVAn value) of a slave device^{Note}, that slave device sends an ACK by hardware to the master device. The ACK is detected by the master device (ACKDn = 1) at the rising edge of the 9th clock.
- <4> The master device issues an interrupt (INTIICAn: end of address transmission) at the falling edge of the 9th clock. The slave device whose address matched the transmitted slave address sets a wait status (SCLAn = 0) and issues an interrupt (INTIICAn: address match)^{Note}.
- <5> The master device writes the data to transmit to the IICA shift register n (IICAn) and releases the wait status that it set by the master device.
- <6> If the slave device releases the wait status (WRELn = 1), the master device starts transferring data to the slave device.
- <7> After data transfer is completed, because of ACKEn = 1, the slave device sends an ACK by hardware to the master device. The ACK is detected by the master device (ACKDn = 1) at the rising edge of the 9th clock.
- <8> The master device and slave device set a wait status (SCLAn = 0) at the falling edge of the 9th clock, and both the master device and slave device issue an interrupt (INTIICAn: end of transfer).
- <9> The master device writes the data to transmit to the IICAn register and releases the wait status that it set by the master device.
- <10> The slave device reads the received data and releases the wait status (WRELn = 1). The master device then starts transferring data to the slave device.
- **Note** If the transmitted address does not match the address of the slave device, the slave device does not return an ACK to the master device (NACK: SDAAn = 1). The slave device also does not issue the INTIICAn interrupt (address match) and does not set a wait status. The master device, however, issues the INTIICAn interrupt (end of address transmission) regardless of whether it receives an ACK or NACK.
- **Remarks 1.** <1> to <15> in Figure 12-32 represent the entire procedure for communicating data using the l²C bus.

Figure 12-32 (1) Start condition ~ address ~ data shows the processing from <1> to <6>, Figure 12-32 (2) Address ~ data ~ data shows the processing from <3> to <10>, and Figure 12-32 (3) Data ~ data ~ stop condition shows the processing from <7> to <15>.

2. n = 0






Figure 12-32. Example of Master to Slave Communication (9-Clock Wait Is Selected for Master, 9-Clock Wait Is Selected for Slave) (3/4)

(3) Data ~ data ~ Stop condition

Notes 1. Write data to IICAn, not setting the WRELn bit, in order to cancel a wait state during transmission by a master device.

: Wait state by master and slave devices

- 2. Make sure that the time between the rise of the SCLAn pin signal and the generation of the stop condition after a stop condition has been issued is at least 4.0 μ s when specifying standard mode and at least 0.6 μ s when specifying fast mode.
- 3. For releasing wait state during reception of a slave device, write "FFH" to IICAn or set the WRELn bit.

Remark n = 0

The meanings of <7> to <15> in (3) Data ~ data ~ stop condition in Figure 12-32 are explained below.

- <7> After data transfer is completed, because of ACKEn = 1, the slave device sends an ACK by hardware to the master device. The ACK is detected by the master device (ACKDn = 1) at the rising edge of the 9th clock.
- <8> The master device and slave device set a wait status (SCLAn = 0) at the falling edge of the 9th clock, and both the master device and slave device issue an interrupt (INTIICAn: end of transfer).
- <9> The master device writes the data to transmit to the IICA shift register n (IICAn) and releases the wait status that it set by the master device.
- <10> The slave device reads the received data and releases the wait status (WRELn = 1). The master device then starts transferring data to the slave device.
- <11> When data transfer is complete, the slave device (ACKEn =1) sends an ACK by hardware to the master device. The ACK is detected by the master device (ACKDn = 1) at the rising edge of the 9th clock.
- <12> The master device and slave device set a wait status (SCLAn = 0) at the falling edge of the 9th clock, and both the master device and slave device issue an interrupt (INTIICAn: end of transfer).
- <13> The slave device reads the received data and releases the wait status (WRELn = 1).
- <14> By the master device setting a stop condition trigger (SPTn = 1), the bus data line is cleared (SDAAn = 0) and the bus clock line is set (SCLAn = 1). After the stop condition setup time has elapsed, by setting the bus data line (SDAAn = 1), the stop condition is then generated (i.e. SCLAn =1 changes SDAAn from 0 to 1).
- <15> When a stop condition is generated, the slave device detects the stop condition and issues an interrupt (INTIICAn: stop condition).
- **Remarks 1.** <1> to <15> in Figure 12-32 represent the entire procedure for communicating data using the I²C bus.


Figure 12-32 (1) Start condition ~ address ~ data shows the processing from <1> to <6>, Figure 12-32 (2) Address ~ data ~ data shows the processing from <3> to <10>, and Figure 12-32 (3) Data ~ data ~ stop condition shows the processing from <7> to <15>.

2. n = 0



Figure 12-32. Example of Master to Slave Communication (9-Clock Wait Is Selected for Master, 9-Clock Wait Is Selected for Slave) (4/4)

(4) Data ~ restart condition ~ address



- **Notes 1.** Make sure that the time between the rise of the SCLAn pin signal and the generation of the start condition after a restart condition has been issued is at least 4.7 μ s when specifying standard mode and at least 0.6 μ s when specifying fast mode.
 - 2. For releasing wait state during reception of a slave device, write "FFH" to IICAn or set the WRELn bit.


Remark n = 0

RENESAS


The following describes the operations in Figure 12-32 (4) Data ~ restart condition ~ address. After the operations in steps <7> and <8>, the operations in steps <i> to <iii> are performed. These steps return the processing to step <iii>, the data transmission step.

- <7> After data transfer is completed, because of ACKEn = 1, the slave device sends an ACK by hardware to the master device. The ACK is detected by the master device (ACKDn = 1) at the rising edge of the 9th clock.
- <8> The master device and slave device set a wait status (SCLAn = 0) at the falling edge of the 9th clock, and both the master device and slave device issue an interrupt (INTIICAn: end of transfer).
- <i> The slave device reads the received data and releases the wait status (WRELn = 1).
- <ii> The start condition trigger is set again by the master device (STTn = 1) and a start condition (i.e. SCLAn =1 changes SDAAn from 1 to 0) is generated once the bus clock line goes high (SCLAn = 1) and the bus data line goes low (SDAAn = 0) after the restart condition setup time has elapsed. When the start condition is subsequently detected, the master device is ready to communicate once the bus clock line goes low (SCLAn = 0) after the hold time has elapsed.
- <iii> The master device writing the address + R/W (transmission) to the IICA shift register (IICAn) enables the slave address to be transmitted.





(1) Start condition ~ address ~ data



- 2. Make sure that the time between the fall of the SDAAn pin signal and the fall of the SCLAn pin signal is at least 4.0 μ s when specifying standard mode and at least 0.6 μ s when specifying fast mode.
- 3. Write data to IICAn, not setting the WRELn bit, in order to cancel a wait state during transmission by a slave device.



Remark n = 0

The meanings of <1> to <7> in (1) Start condition ~ address ~ data in Figure 12-33 are explained below.

- <1> The start condition trigger is set by the master device (STTn = 1) and a start condition (i.e. SCLAn =1 changes SDAAn from 1 to 0) is generated once the bus data line goes low (SDAAn). When the start condition is subsequently detected, the master device enters the master device communication status (MSTSn = 1). The master device is ready to communicate once the bus clock line goes low (SCLAn = 0) after the hold time has elapsed.
- <2> The master device writes the address + R (reception) to the IICA shift register n (IICAn) and transmits the slave address.
- <3> In the slave device if the address received matches the address (SVAn value) of a slave device Note, that slave device sends an ACK by hardware to the master device. The ACK is detected by the master device (ACKDn = 1) at the rising edge of the 9th clock.
- <4> The master device issues an interrupt (INTIICAn: end of address transmission) at the falling edge of the 9th clock. The slave device whose address matched the transmitted slave address sets a wait status (SCLAn = 0) and issues an interrupt (INTIICAn: address match)^{Note}.
- <5> The timing at which the master device sets the wait status changes to the 8th clock (WTIMn = 0).
- <6> The slave device writes the data to transmit to the IICAn register and releases the wait status that it set by the slave device.
- <7> The master device releases the wait status (WRELn = 1) and starts transferring data from the slave device to the master device.
- **Note** If the transmitted address does not match the address of the slave device, the slave device does not return an ACK to the master device (NACK: SDAAn = 1). The slave device also does not issue the INTIICAn interrupt (address match) and does not set a wait status. The master device, however, issues the INTIICAn interrupt (end of address transmission) regardless of whether it receives an ACK or NACK.
- **Remarks 1.** <1> to <19> in Figure 12-33 represent the entire procedure for communicating data using the I²C bus.

Figure 12-33 (1) Start condition ~ address ~ data shows the processing from <1> to <7>, Figure 12-33 (2) Address ~ data ~ data shows the processing from <3> to <12>, and Figure 12-33 (3) Data ~ data ~ stop condition shows the processing from <8> to <19>.

2. n = 0



(2) Address ~ data ~ data




Figure 12-33. Example of Slave to Master Communication (8-Clock Wait Is Selected for Master, 9-Clock Wait Is Selected for Slave) (2/3)

Notes 1. For releasing wait state during reception of a master device, write "FFH" to IICAn or set the WRELn bit.
 Write data to IICAn, not setting the WRELn bit, in order to cancel a wait state during transmission by a slave device.

The meanings of <3> to <12> in (2) Address ~ data ~ data in Figure 12-33 are explained below.

- <3> In the slave device if the address received matches the address (SVAn value) of a slave device^{Note}, that slave device sends an ACK by hardware to the master device. The ACK is detected by the master device (ACKDn = 1) at the rising edge of the 9th clock.
- <4> The master device issues an interrupt (INTIICAn: end of address transmission) at the falling edge of the 9th clock. The slave device whose address matched the transmitted slave address sets a wait status (SCLAn = 0) and issues an interrupt (INTIICAn: address match) ^{Note}.
- <5> The master device changes the timing of the wait status to the 8th clock (WTIMn = 0).
- <6> The slave device writes the data to transmit to the IICA shift register n (IICAn) and releases the wait status that it set by the slave device.
- <7> The master device releases the wait status (WRELn = 1) and starts transferring data from the slave device to the master device.
- <8> The master device sets a wait status (SCLAn = 0) at the falling edge of the 8th clock, and issues an interrupt (INTIICAn: end of transfer). Because of ACKEn = 1 in the master device, the master device then sends an ACK by hardware to the slave device.
- <9> The master device reads the received data and releases the wait status (WRELn = 1).
- <10> The ACK is detected by the slave device (ACKDn = 1) at the rising edge of the 9th clock.
- <11> The slave device set a wait status (SCLAn = 0) at the falling edge of the 9th clock, and the slave device issue an interrupt (INTIICAn: end of transfer).
- <12> By the slave device writing the data to transmit to the IICAn register, the wait status set by the slave device is released. The slave device then starts transferring data to the master device.
- **Note** If the transmitted address does not match the address of the slave device, the slave device does not return an ACK to the master device (NACK: SDAAn = 1). The slave device also does not issue the INTIICAn interrupt (address match) and does not set a wait status. The master device, however, issues the INTIICAn interrupt (end of address transmission) regardless of whether it receives an ACK or NACK.
- **Remarks 1.** <1> to <19> in Figure 12-33 represent the entire procedure for communicating data using the I²C bus.

Figure 12-33 (1) Start condition ~ address ~ data shows the processing from <1> to <7>, Figure 12-33 (2) Address ~ data ~ data shows the processing from <3> to <12>, and Figure 12-33 (3) Data ~ data ~ stop condition shows the processing from <8> to <19>.

2. n = 0







Figure 12-33. Example of Slave to Master Communication (8-Clock and 9-Clock Wait Is Selected for Master, 9-Clock Wait Is Selected for Slave) (3/3)

(3) Data ~ data ~ stop condition



- **2.** Make sure that the time between the rise of the SCLAn pin signal and the generation of the stop condition after a stop condition has been issued is at least 4.0 μ s when specifying standard mode and at least 0.6 μ s when specifying fast mode.
- **3.** Write data to IICAn, not setting the WRELn bit, in order to cancel a wait state during transmission by a slave device.
- **4.** If a wait state during transmission by a slave device is canceled by setting the WRELn bit, the TRCn bit will be cleared.

Remark n = 0

The meanings of <8> to <19> in (3) Data ~ data ~ stop condition in Figure 12-33 are explained below.

- <8> The master device sets a wait status (SCLAn = 0) at the falling edge of the 8th clock, and issues an interrupt (INTIICAn: end of transfer). Because of ACKEn = 0 in the master device, the master device then sends an ACK by hardware to the slave device.
- <9> The master device reads the received data and releases the wait status (WRELn = 1).
- <10> The ACK is detected by the slave device (ACKDn = 1) at the rising edge of the 9th clock.
- <11> The slave device set a wait status (SCLAn = 0) at the falling edge of the 9th clock, and the slave device issue an interrupt (INTIICAn: end of transfer).
- <12> By the slave device writing the data to transmit to the IICA register, the wait status set by the slave device is released. The slave device then starts transferring data to the master device.
- <13> The master device issues an interrupt (INTIICAn: end of transfer) at the falling edge of the 8th clock, and sets a wait status (SCLAn = 0). Because ACK control (ACKEn = 1) is performed, the bus data line is at the low level (SDAAn = 0) at this stage.
- <14> The master device sets NACK as the response (ACKEn = 0) and changes the timing at which it sets the wait status to the 9th clock (WTIMn = 1).
- <15> If the master device releases the wait status (WRELn = 1), the slave device detects the NACK (ACK = 0) at the rising edge of the 9th clock.
- <16> The master device and slave device set a wait status (SCLAn = 0) at the falling edge of the 9th clock, and both the master device and slave device issue an interrupt (INTIICAn: end of transfer).
- <17> When the master device issues a stop condition (SPTn = 1), the bus data line is cleared (SDAAn = 0) and the master device releases the wait status. The master device then waits until the bus clock line is set (SCLAn = 1).
- <18> The slave device acknowledges the NACK, halts transmission, and releases the wait status (WRELn = 1) to end communication. Once the slave device releases the wait status, the bus clock line is set (SCLAn = 1).
- <19> Once the master device recognizes that the bus clock line is set (SCLAn = 1) and after the stop condition setup time has elapsed, the master device sets the bus data line (SDAAn = 1) and issues a stop condition (i.e. SCLAn =1 changes SDAAn from 0 to 1). The slave device detects the generated stop condition and slave device issue an interrupt (INTIICAn: stop condition).
- **Remarks 1.** <1> to <19> in Figure 12-33 represent the entire procedure for communicating data using the I²C bus.

Figure 12-33 (1) Start condition ~ address ~ data shows the processing from <1> to <7>, Figure 12-33 (2) Address ~ data ~ data shows the processing from <3> to <12>, and Figure 12-33 (3) Data ~ data ~ stop condition shows the processing from <8> to <19>.

2. n = 0



CHAPTER 13 MULTIPLIER AND DIVIDER/MULTIPLY-ACCUMULATOR

13.1 Functions of Multiplier and Divider/Multiply-Accumulator

The multiplier and divider/multiply-accumulator has the following functions.

- 16 bits × 16 bits = 32 bits (Unsigned)
- 16 bits × 16 bits = 32 bits (Signed)
- 16 bits × 16 bits + 32 bits = 32 bits (Unsigned)
- 16 bits × 16 bits + 32 bits = 32 bits (Signed)
- 32 bits ÷ 32 bits = 32 bits, 32-bits remainder (Unsigned)

13.2 Configuration of Multiplier and Divider/Multiply-Accumulator

The multiplier and divider/multiply-accumulator consists of the following hardware.

Table 13-1. Configuration of Multiplier and Divider/Multiply-Accumulator

Item	Configuration
Registers	Multiplication/division data register A (L) (MDAL) Multiplication/division data register A (H) (MDAH) Multiplication/division data register B (L) (MDBL) Multiplication/division data register B (H) (MDBH) Multiplication/division data register C (L) (MDCL)
	Multiplication/division data register C (H) (MDCH)
Control register	Multiplication/division control register (MDUC)

Figure 13-1 shows a block diagram of the multiplier and divider/multiply-accumulator.






Figure 13-1. Block Diagram of Multiplier and Divider/Multiply-Accumulator

Remark fclk: CPU/peripheral hardware clock frequency



13.2.1 Multiplication/division data register A (MDAH, MDAL)

The MDAH and MDAL registers set the values that are used for a multiplication or division operation and store the operation result. They set the multiplier and multiplicand data in the multiplication mode or multiply-accumulator mode, and set the dividend data in the division mode. Furthermore, the operation result (quotient) is stored in the MDAH and MDAL registers in the division mode.

The MDAH and MDAL registers can be set by a 16-bit manipulation instruction.

Reset signal generation clears these registers to 0000H.

Address:	FFFF0H	H, FFFF	- 1H, FF	FF2H,	FFFF3H	H Afte	er reset:	: 0000H	I, 0000	H R/W	,						
Symbol				FFF	F3H			FFFF2H									
MDAH	MDAH	MDAH	MDAH	MDAH	MDAH	MDAH	MDAH	MDAH	MDAH	MDAH	MDAH	MDAH	MDAH	MDAH	MDAH	MDAH	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Symbol				FFF	F1H							FFF	F0H				
					<u> </u>												
MDAL	MDAL	MDAL	MDAL	MDAL	MDAL	MDAL	MDAL	MDAL	MDAL	MDAL	MDAL	MDAL	MDAL	MDAL	MDAL	MDAL	

Figure 13-2. Format of Multiplication/Division Data Register A (MDAH, MDAL)

Cautions 1. Do not rewrite the MDAH and MDAL registers values during division operation processing (when the multiplication/division control register (MDUC) value is 81H or C1H). The operation will be executed in this case, but the operation result will be an undefined value.

8

2. The MDAH and MDAL registers values read during division operation processing (when the MDUC register value is 81H or C1H) will not be guaranteed.

7

6

5

4

3

2

1

0

3. The data is in the two's complement format in either the multiplication mode (signed) or multiply-accumulator mode (signed).

The following table shows the functions of the MDAH and MDAL registers during operation execution.

Table 13-2.	Functions	of MDAH an	nd MDAL	Registers	Durina C	Operation Execution
		•••••••••••••••••••••••••••••••••••••••				

Operation Mode	Setting	Operation Result
Multiplication mode (unsigned)	MDAH: Multiplier (unsigned)	_
Multiply-accumulator mode (unsigned)	MDAL: Multiplicand (unsigned)	
Multiplication mode (signed)	MDAH: Multiplier (signed)	_
Multiply-accumulator mode (signed)	MDAL: Multiplicand (signed)	
Division mode (unsigned)	MDAH: Dividend (unsigned)	MDAH: Division result (unsigned)
	(higher 16 bits)	Higher 16 bits
	MDAL: Dividend (unsigned)	MDAL: Division result (unsigned)
	(lower 16 bits)	Lower 16 bits

15

14

13

12

11

10

9



13.2.2 Multiplication/division data register B (MDBL, MDBH)

The MDBH and MDBL registers set the values that are used for multiplication or division operation and store the operation result. They store the operation result (product) in the multiplication mode and multiply-accumulator mode, and set the divisor data in the division mode.

The MDBH and MDBL registers can be set by a 16-bit manipulation instruction.

Reset signal generation clears these registers to 0000H.

Figure 13-3. Format of Multiplication/Division Data Register B (MDBH, MDBL)

Address:	ddress: FFFF4H, FFFF5H, FFFF6H, FFFF7H After reset: 0000H, 0000H R/W																	
Symbol				FFF	F5H				FFFF4H									
	_																	
	(J	(J		
MDBH	MDBH	MDBH	MDBH	MDBH	MDBH	MDBH	MDBH	MDBH	MDBH	MDBH	MDBH	MDBH	MDBH	MDBH	MDBH	MDBH		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Symbol				FFF	F7H							FFF	F6H					
									_									
	()	()		
MDBL	MDBL	MDBL	MDBL	MDBL	MDBL	MDBL	MDBL	MDBL	MDBL	MDBL	MDBL	MDBL	MDBHL	MDBL	MDBL	MDBL		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

- Cautions 1. Do not rewrite the MDBH and MDBL registers values during division operation processing (when the multiplication/division control register (MDUC) value is 81H or C1H) or multiplyaccumulation operation processing. The operation result will be an undefined value.
 - 2. Do not set the MDBH and MDBL registers to 0000H in the division mode. If they are set, the operation result will be an undefined value.
 - 3. The data is in the two's complement format in either the multiplication mode (signed) or multiply-accumulator mode (signed).

The following table shows the functions of the MDBH and MDBL registers during operation execution.

Table 13-3. Functions of MDBH and MDBL Registers During Operation Execution

Operation Mode	Setting	Operation Result
Multiplication mode (unsigned)	-	MDBH: Multiplication result (product) (unsigned)
Multiply-accumulator mode (unsigned)		Higher 16 bits
		MDBL: Multiplication result (product) (unsigned)
		Lower 16 bits
Multiplication mode (signed)	-	MDBH: Multiplication result (product) (signed)
Multiply-accumulator mode (signed)		Higher 16 bits
		MDBL: Multiplication result (product) (signed)
		Lower 16 bits
Division mode (unsigned)	MDBH: Divisor (unsigned)	-
	(higher 16 bits)	
	MDBL: Divisor (unsigned)	
	(lower 16 bits)	



13.2.3 Multiplication/division data register C (MDCL, MDCH)

The MDCH and MDCL registers are used to store the accumulated result while in the multiply-accumulator mode or the remainder of the operation result while in the division mode. These registers are not used while in the multiplication mode.

The MDCH and MDCL registers can be set by a 16-bit manipulation instruction.

Reset signal generation clears these registers to 0000H.

Figure 13-4. Format of Multiplication/Division Data Register C (MDCH, MDCL)

Address:	ress: F00E0H, F00E1H, F00E2H, F00E3H After reset: 0000H, 0000H R/W																
Symbol				F00	E3H				F00E2H								
									(
MDCH	MDCH	MDCH	MDCH	MDCH	MDCH	MDCH	MDCH	MDCH	MDCH	MDCH	MDCH	MDCH	MDCH	MDCH	MDCH	MDCH	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Symbol				F00	E1H							F00	EOH				
								\frown									
MDCL	MDCL	MDCL	MDCL	MDCL	MDCL	MDCL	MDCL	MDCL	MDCL	MDCL	MDCL	MDCL	MDCL	MDCL	MDCL	MDCL	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

Cautions 1. The MDCH and MDCL registers values read during division operation processing (when the multiplication/division control register (MDUC) value is 81H or C1H) will not be guaranteed.

- 2. During multiply-accumulator processing, do not use software to rewrite the values of the MDCH and MDCL registers. If this is done, the operation result will be undefined.
- 3. The data is in the two's complement format in the multiply-accumulator mode (signed).

Table 13-4. Functions of MDCH and MDCL Registers During Operation Execution

Operation Mode	Setting	Operation Result
Multiplication mode (unsigned or signed)	_	_
Multiply-accumulator mode (unsigned)	MDCH: Initial accumulated value (unsigned) (higher 16 bits) MDCL: Initial accumulated value (unsigned) (lower 16 bits)	MDCH: accumulated value (unsigned) (higher 16 bits) MDCL: accumulated value (unsigned) (lower 16 bits)
Multiply-accumulator mode (signed)	MDCH: Initial accumulated value (signed) (higher 16 bits) MDCL: Initial accumulated value (signed) (lower 16 bits)	MDCH: accumulated value (signed) (higher 16 bits) MDCL: accumulated value (signed) (lower 16 bits)
Division mode (unsigned)		MDCH: Remainder (unsigned) (higher 16 bits) MDCL: Remainder (unsigned) (lower 16 bits)



The register configuration differs between when multiplication is executed and when division is executed, as follows.

- Register configuration during multiplication

 Multiplier A>
 Multiplier B>
 Product>

 MDAL (bits 15 to 0) × MDAH (bits 15 to 0) = [MDBH (bits 15 to 0), MDBL (bits 15 to 0)]
- Register configuration during multiply-accumulation

 Multiplier A>
 Multiplier B>
 accumulated value >
 accumulated result >

 MDAL (bits 15 to 0) × MDAH (bits 15 to 0) + MDC (bits 31 to 0) = [MDCH (bits 15 to 0), MDCL (bits 15 to 0)]

 (The multiplication result is stored in the MDBH (bits 15 to 0) and MDBL (bits 15 to 0).)
- Register configuration during division

<Dividend> <Divisor>
[MDAH (bits 15 to 0), MDAL (bits 15 to 0)] ÷ [MDBH (bits 15 to 0), MDBL (bits 15 to 0)] =
 <Quotient> <Remainder>
[MDAH (bits 15 to 0), MDAL (bits 15 to 0)] … [MDCH (bits 15 to 0), MDCL (bits 15 to 0)]



13.3 Register Controlling Multiplier and Divider/Multiply-Accumulator

The multiplier and divider/multiply-accumulator is controlled by using the multiplication/division control register (MDUC).

13.3.1 Multiplication/division control register (MDUC)

The MDUC register is an 8-bit register that controls the operation of the multiplier and divider/multiply-accumulator. The MDUC register can be set by a 1-bit or 8-bit memory manipulation instruction.

Note that the overflow flag (MACOF) and sign flag (MACSF) of the multiply-accumulation result (accumulated) are read-only flags.

Reset signal generation clears this register to 00H.

Figure 13-5. Format of Multiplication/Division Control Register (MDUC)

Address: F00E8H After reset: 00H R/W Note 1

Symbol	<7>	<6>	5	4	<3>	<2>	<1>	<0>
MDUC	DIVMODE	MACMODE	0	0	MDSM	MACOF	MACSF	DIVST

DIVMODE	MACMODE	MDSM	Operation mode selection
0	0	0	Multiplication mode (unsigned) (default)
0	0	1	Multiplication mode (signed)
0	1	0	Multiply-accumulator mode (unsigned)
0	1	1	Multiply-accumulator mode (signed)
1	0	0	Division mode (unsigned), generation of a division completion interrupt (INTMD)
1	1	0	Division mode (unsigned), not generation of a division completion interrupt (INTMD)
Other than above		/e	Setting prohibited

MACOF	Overflow flag of multiply-accumulation result (accumulated value)
0	No overflow
1	With over flow

<Set condition>

· For the multiply-accumulator mode (unsigned)

The bit is set when the accumulated value goes outside the range from 00000000h to FFFFFFFh.

• For the multiply-accumulator mode (signed)

The bit is set when the result of adding a positive product to a positive accumulated value exceeds 7FFFFFFh and is negative, or when the result of adding a negative product to a negative accumulated value exceeds 8000000h and is positive.

Sign flag of multiply-accumulation result (accumulated value)		
The accumulated value is positive.		
The accumulated value is negative.		
Multiply-accumulator mode (unsigned): The bit is always 0.		
umulator mode (signed):	The bit indicates the sign bit of the accumulated value.	
	The accumulated value is The accumulated value is imulator mode (unsigned):	

DIVST Note 2	Division operation start/stop			
0	Division operation processing complete			
1	Starts division operation/division operation processing in progress			

(Notes and Cautions are listed on the next page.)



Notes 1. Bits 1 and 2 are read-only bits.

- 2. The DIVST bit can only be set (1) in the division mode. In the division mode, division operation is started by setting (1) the DIVST bit. The DIVST bit is automatically cleared (0) when the operation ends. In the multiplication mode, operation is automatically started by setting the multiplier and multiplicand to multiplication/division data register A (MDAH, MDAL), respectively.
- Cautions 1. Do not rewrite the DIVMODE, MDSM bits during operation processing (while the DIVST bit is 1). If it is rewritten, the operation result will be an undefined value.
 - 2. The DIVST bit cannot be cleared (0) by using software during division operation processing (while the DIVST bit is 1).



13.4 Operations of Multiplier and Divider/Multiply-Accumulator

13.4.1 Multiplication (unsigned) operation

- · Initial setting
 - <1> Set the multiplication/division control register (MDUC) to 00H.
 - <2> Set the multiplicand to multiplication/division data register A (L) (MDAL).
 - <3> Set the multiplier to multiplication/division data register A (H) (MDAH). (There is no preference in the order of executing steps <2> and <3>. Multiplication operation is automatically started when the multiplier and multiplicand are set to the MDAH and MDAL registers, respectively.)
- During operation processing
 - <4> Wait for at least one clock. The operation will end when one clock has been issued.
- Operation end
 - <5> Read the product (lower 16 bits) from multiplication/division data register B (L) (MDBL).
 - <6> Read the product (higher 16 bits) from multiplication/division data register B (H) (MDBH). (There is no preference in the order of executing steps <5> and <6>.)
- · Next operation
 - <7> Start with the initial settings of each step to change the operation mode. When the same operation mode is used sequentially, settings <1> and <2> can be omitted.

Remark Steps <1> to <7> correspond to <1> to <7> in Figure 13-6.

Operation clock					
MDUC	00H				
MDSM	<1> L				
MDAL	0000H	×	0002H	FFFF	H
MDAH	0000H		0003H		FFFFH
MDBH MDBL	0000H 0000H	<2> <3>	0000H 0006H ↓ <5>, <6>	<7> 0002H	FFFEH 0001H

Figure 13-6. Timing Diagram of Multiplication (Unsigned) Operation (2 × 3 = 6)



13.4.2 Multiplication (signed) operation

- · Initial setting
 - <1> Set the multiplication/division control register (MDUC) to 08H.
 - <2> Set the multiplicand to multiplication/division data register A (L) (MDAL).
 - <3> Set the multiplier to multiplication/division data register A (H) (MDAH). (There is no preference in the order of executing steps <2> and <3>. Multiplication operation is automatically started when the multiplier and multiplicand are set to the MDAH and MDAL registers, respectively.)
- During operation processing

<4> Wait for at least one clock. The operation will end when one clock has been issued.

- Operation end
 - <5> Read the product (lower 16 bits) from multiplication/division data register B (L) (MDBL).
 - <6> Read the product (higher 16 bits) from multiplication/division data register B (H) (MDBH). (There is no preference in the order of executing steps <5> and <6>.)
- Next operation
 - <7> Start with the initial settings of each step to change the operation mode. When the same operation mode is used sequentially, settings <1> and <2> can be omitted.

Caution The data is in the two's complement format in multiplication mode (signed).

Remark Steps <1> to <7> correspond to <1> to <7> in Figure 13-7.




Figure 13-7. Timing Diagram of Multiplication (Signed) Operation (-2 × 32767 = -65534)



13.4.3 Multiply-accumulation (unsigned) operation


- · Initial setting
 - <1> Set the multiplication/division control register (MDUC) to 40H.
 - <2> Set the initial accumulated value of higher 16 bits to multiplication/division data register C (H) (MDCH).
 - <3> Set the initial accumulated value of lower 16 bits to multiplication/division data register C (L) (MDCL).
 - <4> Set the multiplicand to multiplication/division data register A (L) (MDAL).
 - <5> Set the multiplier to multiplication/division data register A (H) (MDAH). (There is no preference in the order of executing steps <2>, <3>, and <4>. Multiplication operation is automatically started when the multiplier is set to the MDAH register, respectively.)
- During operation processing
- <6> The multiplication operation finishes in one clock cycle.

(The multiplication result is stored in multiplication/division data register B (L) (MDBL) and multiplication/division data register B (H) (MDBH).)

- <7> After <6>, the multiply-accumulation operation finishes in one additional clock cycle. (There is a wait of at least two clock cycles after specifying the initial settings is finished (<5>).)
- · Operation end
 - <8> Read the accumulated value (lower 16 bits) from the MDCL register.
 - <9> Read the accumulated value (higher 16 bits) from the MDCH register.
 - (There is no preference in the order of executing steps <8> and <9>.)
 - (<10> If the result of the multiply-accumulation operation causes an overflow, the MACOF bit is set to 1, INTMD signal is occurred.)
- Next operation
 - <11> Start with the initial settings of each step to change the operation mode. When the same operation mode is used sequentially, settings <1> to <4> can be omitted.

Remark Steps <1> to <10> correspond to <1> to <10> in Figure 13-8.









13.4.4 Multiply-accumulation (signed) operation

- · Initial setting
 - <1> Set the multiplication/division control register (MDUC) to 48H.
 - <2> Set the initial accumulated value of higher 16 bits to multiplication/division data register C (H) (MDCH). (<3> If the accumulated value in the MDCH register is negative, the MACSF bit is set to 1.)
 - <4> Set the initial accumulated value of lower 16 bits to multiplication/division data register C (L) (MDCL).
 - <5> Set the multiplicand to multiplication/division data register A (L) (MDAL).
 - <6> Set the multiplier to multiplication/division data register A (H) (MDAH). (There is no preference in the order of executing steps <2>, <4>, and <5>. Multiplication operation is automatically started when the multiplier is set to the MDAH register of <6>, respectively.)
- During operation processing
 - <7> The multiplication operation finishes in one clock cycle.

(The multiplication result is stored in multiplication/division data register B (L) (MDBL) and multiplication/division data register B (H) (MDBH).)

- <8> After <7>, the multiply-accumulation operation finishes in one additional clock cycle. (There is a wait of at least two clock cycles after specifying the initial settings is finished (<6>).)
- Operation end
 - <9> If the accumulated value stored in the MDCL and MDCH registers is positive, the MACSF bit is cleared to 0.
 - <10> Read the accumulated value (lower 16 bits) from the MDCL register.
 - <11> Read the accumulated value (higher 16 bits) from the MDCH register.
 - (There is no preference in the order of executing steps <10> and <11>.)
 - (<12> If the result of the multiply-accumulation operation causes an overflow, the MACOF bit is set to 1, INTMD signal is occurred.)
- Next operation
 - <13> Start with the initial settings of each step to change the operation mode. When the same operation mode is used sequentially, settings <1> to <5> can be omitted.

Caution The data is in the two's complement format in multiply-accumulation (signed) operation.

Remark Steps <1> to <12> correspond to <1> to <12> in Figure 13-9.






Figure 13-9. Timing Diagram of Multiply-Accumulation (signed) Operation $(2 \times 3 + (-4) = 2 \rightarrow 32767 \times (-1) + (-2147483647) = -2147450882$ (overflow occurs.))




13.4.5 Division operation

- · Initial setting
 - <1> Set the multiplication/division control register (MDUC) to 80H.
 - <2> Set the dividend (higher 16 bits) to multiplication/division data register A (H) (MDAH).
 - <3> Set the dividend (lower 16 bits) to multiplication/division data register A (L) (MDAL).
 - <4> Set the divisor (higher 16 bits) to multiplication/division data register B (H) (MDBH).
 - <5> Set the divisor (lower 16 bits) to multiplication/division data register B (L) (MDBL).
 - <6> Set bit 0 (DIVST) of the MDUC register to 1.
 - (There is no preference in the order of executing steps <2> to <5>.)
- During operation processing
 - <7> The operation will end when one of the following processing is completed.
 - A wait of at least 16 clocks (The operation will end when 16 clocks have been issued.)
 - · A check whether the DIVST bit has been cleared
 - (The read values of the MDBL, MDBH, MDCL, and MDCH registers during operation processing are not guaranteed.)
- Operation end
 - <8> The DIVST bit is cleared and the operation ends. At this time, an interrupt request signal (INTMD) is generated if the operation was performed with MACMODE = 0.
 - <9> Read the quotient (lower 16 bits) from the MDAL register.
 - <10> Read the quotient (higher 16 bits) from the MDAH register.
 - <11> Read the remainder (lower 16 bits) from multiplication/division data register C (L) (MDCL).
 - <12> Read the remainder (higher 16 bits) from multiplication/division data register C (H) (MDCH).
 - (There is no preference in the order of executing steps <9> to <12>.)
- Next operation
 - <13> Start with the initial settings of each step to change the operation mode. When the same operation mode is used sequentially, settings <1> to <5> can be omitted.

Remark Steps <1> to <12> correspond to <1> to <12> in Figure 13-10.





RENESAS

CHAPTER 14 DMA CONTROLLER

The R7F0C908B2, R7F0C907B2, and R7F0C906B2 have an internal DMA (Direct Memory Access) controller.

Data can be automatically transferred between the peripheral hardware supporting DMA, SFRs, and internal RAM without via CPU.

As a result, the normal internal operation of the CPU and data transfer can be executed in parallel with transfer between the SFR and internal RAM, and therefore, a large capacity of data can be processed. In addition, real-time control using communication, timer, and A/D can also be realized.

14.1 Functions of DMA Controller

- O Number of DMA channels: 2 channels (these products)
- O Transfer unit: 8 or 16 bits
- O Maximum transfer unit: 1024 times
- O Transfer type: 2-cycle transfer (One transfer is processed in 2 clocks and the CPU stops during that processing.)
- O Transfer mode: Single-transfer mode
- O Transfer request: Selectable from the following peripheral hardware interrupts
 - A/D converter
 - Serial interface (CSI00, CSI11, CSI20, UART0 to UART2)
 - Timer (channel 0, 1, 2, 3)
- O Transfer target: Between SFR and internal RAM

Here are examples of functions using DMA.

- Successive transfer of serial interface
- Consecutive capturing of A/D conversion results
- Capturing port value at fixed interval



14.2 Configuration of DMA Controller

The DMA controller includes the following hardware.

ltem	Configuration
Address registers	 DMA SFR address registers 0, 1 (DSA0, DSA1) DMA RAM address registers 0, 1 (DRA0, DRA1)
Count register	• DMA byte count registers 0, 1 (DBC0, DBC1)
Control registers	 DMA mode control registers 0, 1 (DMC0, DMC1) DMA operation control register 0, 1 (DRC0, DRC1)

Table 14-1.	Configuration	of DMA	Controller
-------------	---------------	--------	------------

14.2.1 DMA SFR address register n (DSAn)

This is an 8-bit register that is used to set an SFR address that is the transfer source or destination of DMA channel n. Set the lower 8 bits of the SFR addresses FFF00H to FFFFFH.

This register is not automatically incremented but fixed to a specific value.

In the 16-bit transfer mode, the least significant bit is ignored and is treated as an even address.

The DSAn register can be read or written in 8-bit units. However, it cannot be written during DMA transfer.

Reset signal generation clears this register to 00H.

Figure 14-1. Format of DMA SFR Address Register n (DSAn)

Address: FFFB0H (DSA0), FFFB1H (DSA1) After reset: 00H R/W

	7	6	5	4	3	2	1	0
DSAn								



14.2.2 DMA RAM address register n (DRAn)


This is a 16-bit register that is used to set a RAM address that is the transfer source or destination of DMA channel n. Addresses of the internal RAM area other than the general-purpose registers (see table 14-2) can be set to this register. Set the lower 16 bits of the RAM address.

This register is automatically incremented when DMA transfer has been started. It is incremented by +1 in the 8-bit transfer mode and by +2 in the 16-bit transfer mode. DMA transfer is started from the address set to this DRAn register. When the data of the last address has been transferred, the DRAn register stops with the value of the last address +1 in the 8-bit transfer mode, and the last address +2 in the 16-bit transfer mode.

In the 16-bit transfer mode, the least significant bit is ignored and is treated as an even address.

The DRAn register can be read or written in 8-bit or 16-bit units. However, it cannot be written during DMA transfer. Reset signal generation clears this register to 0000H.

Figure 14-2. Format of DMA RAM Address Register n (DRAn)



Remark n: DMA channel number (n = 0, 1)

Table 14-2 Internal RAM Area other than the General-purpose Registers

Part Number	Internal RAM Area other than the General-purpose Registers		
R7F0C908B2	FF700H to FFEDFH		
R7F0C907B2, R7F0C906B2	FC000H to FFEDFH		




14.2.3 DMA byte count register n (DBCn)

This is a 10-bit register that is used to set the number of times DMA channel n executes transfer. Be sure to set the number of times of transfer to this DBCn register before executing DMA transfer (up to 1024 times).

Each time DMA transfer has been executed, this register is automatically decremented. By reading this DBCn register during DMA transfer, the remaining number of times of transfer can be learned.

The DBCn register can be read or written in 8-bit or 16-bit units. However, it cannot be written during DMA transfer. Reset signal generation clears this register to 0000H.

Figure 14-3. Format of DMA Byte Count Register n (DBCn)



DBCn[9:0]	Number of Times of Transfer (When DBCn is Written)	Remaining Number of Times of Transfer (When DBCn is Read)
000H	1024	Completion of transfer or waiting for 1024 times of DMA transfer
001H	1	Waiting for remaining one time of DMA transfer
002H	2	Waiting for remaining two times of DMA transfer
003H	3	Waiting for remaining three times of DMA transfer
•	•	•
•	•	•
•	•	•
3FEH	1022	Waiting for remaining 1022 times of DMA transfer
3FFH	1023	Waiting for remaining 1023 times of DMA transfer

Cautions 1. Be sure to clear bits 15 to 10 to 0.

2. If the general-purpose register is specified or the internal RAM space is exceeded as a result of continuous transfer, the general-purpose register or SFR space are written or read, resulting in loss of data in these spaces. Be sure to set the number of times of transfer that is within the internal RAM space.



14.3 Registers Controlling DMA Controller

DMA controller is controlled by the following registers.

- DMA mode control register n (DMCn)
- DMA operation control register n (DRCn)

Remark n: DMA channel number (n = 0, 1)

14.3.1 DMA mode control register n (DMCn)

The DMCn register is a register that is used to set a transfer mode of DMA channel n. It is used to select a transfer direction, data size, setting of pending, and start source. Bit 7 (STGn) is a software trigger that starts DMA.

Rewriting bits 6, 5, and 3 to 0 of the DMCn register is prohibited during operation (when DSTn = 1).

The DMCn register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 14-4. Format of DMA Mode Control Register n (DMCn) (1/2)

Address: FFFBAH (DMC0), FFFBBH (DMC1) After reset: 00H R/W

Symbol	<7>	<6>	<5>	<4>	3	2	1	0
DMCn	STGn	DRSn	DSn	DWAITn	IFCn3	IFCn2	IFCn1	IFCn0

STGn ^{Note 1}	DMA transfer start software trigger						
0	No trigger operation						
1	DMA transfer is started when DMA operation is enabled (DENn = 1).						
	DMA transfer is performed once by writing 1 to the STGn bit when DMA operation is enabled (DENn = 1). When this bit is read, 0 is always read.						

DRSn	Selection of DMA transfer direction					
0	SFR to internal RAM					
1	Internal RAM to SFR					

DSn	Specification of transfer data size for DMA transfer
0	8 bits
1	16 bits

DWAITn Note 2	Pending of DMA transfer						
0	Executes DMA transfer upon DMA start request (not held pending).						
1	Holds DMA start request pending if any.						
	DMA transfer that has been held pending can be started by clearing the value of the DWAITn bit to 0. It takes 2 clocks to actually hold DMA transfer pending when the value of the DWAITn bit is set to 1.						

Notes 1. The software trigger (STGn) can be used regardless of the IFCn0 to IFCn3 bits values.

2. When DMA transfer is held pending while using two or more DMA channels, be sure to hold the DMA transfer pending for all channels (by setting the DWAIT0, DWAIT1, DWAIT2, and DWAIT3 bits to 1).

Remark n: DMA channel number (n = 0, 1)

RENESAS

Figure 14-4. Format of DMA Mode Control Register n (DMCn) (2/2)

Address: FFFBAH (DMC0), FFFBBH (DMC1) After reset: 00H R/W <6>

<7>

STGn

Symbol DMCn

<5> <4> 3 2 1 0 DRSn DSn DWAITn IFCn3 IFCn2 IFCn1 IFCn0

IFCn3	IFCn2	IFCn1	IFCn0	Selection	n of DMA start source ^{Note}
				Trigger signal	Trigger contents
0	0	0	0	-	Disables DMA transfer by interrupt. (Only software trigger is enabled.)
0	0	0	1	INTAD	A/D conversion end interrupt
0	0	1	0	INTTM00	End of timer channel 0 count or capture end interrupt
0	0	1	1	INTTM01	End of timer channel 1 count or capture end interrupt
0	1	0	0	INTTM02	End of timer channel 2 count or capture end interrupt
0	1	0	1	INTTM03	End of timer channel 3 count or capture end interrupt
0	1	1	0	INTSTO/INTCSI00	UART0 transmission transfer end or buffer empty interrupt/CSI00 transfer er or buffer empty interrupt
0	1	1	1	INTSR0	UART0 reception transfer end interrupt
1	0	0	0	INTST1	UART1 transmission transfer end or buffer empty interrupt
1	0	0	1	INTSR1/INTCSI11	UART1 reception transfer end interrupt/CSI11 transfer end or buffer empty interrupt
1	0	1	0	INTST2/INTCSI20	UART2 transmission transfer end or buffer empty interrupt/CSI20 transfer er or buffer empty interrupt
1	0	1	1	INTSR2	UART2 reception transfer end interrupt
C	Other that	an abov	'e	Setting prohibited	

Note The software trigger (STGn) can be used regardless of the IFCn0 to IFCn3 bits values.



14.3.2 DMA operation control register n (DRCn)

The DRCn register is a register that is used to enable or disable transfer of DMA channel n. Rewriting bit 7 (DENn) of this register is prohibited during operation (when DSTn = 1). The DRCn register can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation clears this register to 00H.

Figure 14-5. Format of DMA Operation Control Register n (DRCn)

Address: FFFBCH (DRC0), FFFBDH (DRC1) After reset: 00H R/W

Symbol	<7>	6	5	4	3	2	1	<0>
DRCn	DENn	0	0	0	0	0	0	DSTn

DENn	DMA operation enable flag			
0	Disables operation of DMA channel n (stops operating cock of DMA).			
1	1 Enables operation of DMA channel n.			
DMAC waits for a DMA trigger when DSTn = 1 after DMA operation is enabled (DENn = 1).				

DSTn	DMA transfer mode flag						
0	DMA transfer of DMA channel n is completed.						
1	DMA transfer of DMA channel n is not completed (still under execution).						
DMAC waits for a DMA trigger when DSTn = 1 after DMA operation is enabled (DENn = 1).							
When a software trigger (STGn) or the start source trigger set by the IFCn3 to IFCn0 bits is input, DMA transfer is							
started.	started.						

When DMA transfer is completed after that, this bit is automatically cleared to 0.

when DiviA transfer is completed after that, this bit is automatically cleared to t

Write 0 to this bit to forcibly terminate DMA transfer under execution.

Caution The DSTn flag is automatically cleared to 0 when a DMA transfer is completed. Writing the DENn flag is enabled only when DSTn = 0. When a DMA transfer is terminated without waiting for generation of the interrupt (INTDMAn) of DMAn, therefore, set the DSTn bit to 0 and then the DENn bit to 0 (for details, refer to 14.5.5 Forced termination by software).



14.4 Operation of DMA Controller

14.4.1 Operation procedure

- <1> The DMA controller is enabled to operate when DENn = 1. Before writing the other registers, be sure to set the DENn bit to 1. Use 80H to write with an 8-bit manipulation instruction.
- <2> Set an SFR address, a RAM address, the number of times of transfer, and a transfer mode of DMA transfer to DMA SFR address register n (DSAn), DMA RAM address register n (DRAn), DMA byte count register n (DBCn), and DMA mode control register n (DMCn).
- <3> The DMA controller waits for a DMA trigger when DSTn = 1. Use 81H to write with an 8-bit manipulation instruction.
- <4> When a software trigger (STGn) or a start source trigger specified by the IFCn3 to IFCn0 bits is input, a DMA transfer is started.
- <5> Transfer is completed when the number of times of transfer set by the DBCn register reaches 0, and transfer is automatically terminated by occurrence of an interrupt (INTDMAn).
- <6> Stop the operation of the DMA controller by clearing the DENn bit to 0 when the DMA controller is not used.




Figure 14-6. Operation Procedure



14.4.2 Transfer mode

The following four modes can be selected for DMA transfer by using bits 6 and 5 (DRSn and DSn) of DMA mode control register n (DMCn).

DRSn	DSn	DMA Transfer Mode
0	0	Transfer from SFR of 1-byte data (fixed address) to RAM (address is incremented by +1)
0	1	Transfer from SFR of 2-byte data (fixed address) to RAM (address is incremented by +2)
1	0	Transfer from RAM of 1-byte data (address is incremented by +1) to SFR (fixed address)
1	1	Transfer from RAM of 2-byte data (address is incremented by +2) to SFR (fixed address)

By using these transfer modes, up to 1024 bytes of data can be consecutively transferred by using the serial interface, data resulting from A/D conversion can be consecutively transferred, and port data can be scanned at fixed time intervals by using a timer.

14.4.3 Termination of DMA transfer

When DBCn = 00H and DMA transfer is completed, the DSTn bit is automatically cleared to 0. An interrupt request (INTDMAn) is generated and transfer is terminated.

When the DSTn bit is cleared to 0 to forcibly terminate DMA transfer, DMA byte count register n (DBCn) and DMA RAM address register n (DRAn) hold the value when transfer is terminated.

The interrupt request (INTDMAn) is not generated if transfer is forcibly terminated.

Remark n: DMA channel number (n = 0, 1)

14.5 Example of Setting of DMA Controller

14.5.1 CSI consecutive transmission

A flowchart showing an example of setting for CSI consecutive transmission is shown below.

- Consecutive transmission of CSI00 (256 bytes)
- DMA channel 0 is used for DMA transfer.
- DMA start source: INTCSI00 (software trigger (STG0) only for the first start source)
- Interrupt of CSI00 is specified by IFC03 to IFC00 = 0110B.
- Transfers FFB00H to FFBFFH (256 bytes) of RAM to FFF10H of the data register (SIO00) of CSI.

Remark IFC03 to IFC00: Bits 3 to 0 of DMA mode control registers 0 (DMC0)






Figure 14-7. Example of Setting for CSI Consecutive Transmission

Note The DST0 flag is automatically cleared to 0 when a DMA transfer is completed.
 Writing the DEN0 flag is enabled only when DST0 = 0. To terminate a DMA transfer without waiting for occurrence of the interrupt of DMA0 (INTDMA0), set the DST0 bit to 0 and then the DEN0 bit to 0 (for details, refer to 14.5.5 Forced termination by software).

The first trigger for consecutive transmission is not started by the interrupt of CSI. In this example, it start by a software trigger.

CSI transmission of the second time and onward is automatically executed.


A DMA interrupt (INTDMA0) occurs when the last transmit data has been written to the data register.

14.5.2 Consecutive capturing of A/D conversion results

- A flowchart of an example of setting for consecutively capturing A/D conversion results is shown below.
- Consecutive capturing of A/D conversion results.
- DMA channel 1 is used for DMA transfer.
- DMA start source: INTAD
- Interrupt of A/D is specified by IFC13 to IFC10 = 0001B.
- Transfers FFF1EH and FFF1FH (2 bytes) of the 10-bit A/D conversion result register (ADCR) to 512 bytes of FFCE0H to FFEDFH of RAM.

Remark IFC13 to IFC10: Bits 3 to 0 of DMA mode control registers 1 (DMC1)

Figure 14-8. Example of Setting of Consecutively Capturing A/D Conversion Results




Note The DST1 flag is automatically cleared to 0 when a DMA transfer is completed.
 Writing the DEN1 flag is enabled only when DST1 = 0. To terminate a DMA transfer without waiting for occurrence of the interrupt of DMA1 (INTDMA1), set the DST1 bit to 0 and then the DEN1 bit to 0 (for details, refer to 14.5.5 Forced termination by software).

RENESAS

14.5.3 UART consecutive reception + ACK transmission

- A flowchart illustrating an example of setting for UART consecutive reception + ACK transmission is shown below.
- Consecutively receives data from UART0 and outputs ACK to P10 on completion of reception.
- DMA channel 0 is used for DMA transfer.
- DMA start source: Software trigger (DMA transfer on occurrence of an interrupt is disabled.)
- Transfers FFF12H of UART receive data register 0 (RXD0) to 64 bytes of FFE00H to FFE3FH of RAM.

Figure 14-9. Example of Setting for UART Consecutive Reception + ACK Transmission



Note The DST0 flag is automatically cleared to 0 when a DMA transfer is completed.

Writing the DEN0 flag is enabled only when DST0 = 0. To terminate a DMA transfer without waiting for occurrence of the interrupt of DMA0 (INTDMA0), set the DST0 bit to 0 and then the DEN0 bit to 0 (for details, refer to **14.5.5 Forced termination by software**).

Remark This is an example where a software trigger is used as a DMA start source. If ACK is not transmitted and if only data is consecutively received from UART, the UART reception end interrupt (INTSR0) can be used to start DMA for data reception.

RENESAS


14.5.4 Holding DMA transfer pending by DWAITn bit

When DMA transfer is started, transfer is performed while an instruction is executed. At this time, the operation of the CPU is stopped and delayed for the duration of 2 clocks. If this poses a problem to the operation of the set system, a DMA transfer can be held pending by setting the DWAITn bit to 1. The DMA transfer for a transfer trigger that occurred while DMA transfer was held pending is executed after the pending status is canceled. However, because only one transfer trigger can be held pending for each channel, even if multiple transfer triggers occur for one channel during the pending status, only one DMA transfer is executed after the pending status is canceled.

To output a pulse with a width of 10 clocks of the operating frequency from the P10 pin, for example, the clock width increases to 12 if a DMA transfer is started midway. In this case, the DMA transfer can be held pending by setting the DWAITn bit to 1.

After setting the DWAITn bit to 1, it takes two clocks until a DMA transfer is held pending.

Figure 14-10. Example of Setting for Holding DMA Transfer Pending by DWAITn Bit



- Caution When DMA transfer is held pending while using two or more DMA channels, be sure to held the DMA transfer pending for all channels (by setting DWAIT0, DWAIT1, DWAIT2, and DWAIT3 to 1). If the DMA transfer of one channel is executed while that of the other channel is held pending, DMA transfer might not be held pending for the latter channel.
- **Remarks 1.** n: DMA channel number (n = 0, 1)
 - 2. 1 clock: 1/fclk (fclk: CPU clock)



14.5.5 Forced termination by software

After the DSTn bit is set to 0 by software, it takes up to 2 clocks until a DMA transfer is actually stopped and the DSTn bit is set to 0. To forcibly terminate a DMA transfer by software without waiting for occurrence of the interrupt (INTDMAn) of DMAn, therefore, perform either of the following processes.

<When using one DMA channel>

- Set the DSTn bit to 0 (use DRCn = 80H to write with an 8-bit manipulation instruction) by software, confirm by polling that the DSTn bit has actually been cleared to 0, and then set the DENn bit to 0 (use DRCn = 00H to write with an 8-bit manipulation instruction).
- Set the DSTn bit to 0 (use DRCn = 80H to write with an 8-bit manipulation instruction) by software and then set the DENn bit to 0 (use DRCn = 00H to write with an 8-bit manipulation instruction) two or more clocks after.

<When using two DMA channels>

• To forcibly terminate DMA transfer by software when using two DMA channels (by setting DSTn to 0), clear the DSTn bit to 0 after the DMA transfer is held pending by setting the DWAITn bits of both using channels to 1. Next, clear the DWAITn bits of both using channels to 0 to cancel the pending status, and then clear the DENn bit to 0.




Figure 14-11. Forced Termination of DMA Transfer (1/2)


 Remarks 1.
 n: DMA channel number (n = 0, 1)
 2.
 1 clock: 1/fclk (fclk: CPU clock)
 1



Figure 14-11. Forced Termination of DMA Transfer (2/2)

Example 3

- Procedure for forcibly terminating the DMA transfer for one channel if both channels are used
- Procedure for forcibly terminating the DMA transfer for both channels if both channels are used



- Caution In example 3, the system is not required to wait two clock cycles after the DWAITn bit is set to 1. In addition, the system does not have to wait two clock cycles after clearing the DSTn bit to 0, because more than two clock cycles elapse from when the DSTn bit is cleared to 0 to when the DENn bit is cleared to 0.
- Remarks 1. n: DMA channel number (n = 0, 1)
 - 2. 1 clock: 1/fclk (fclk: CPU clock)



14.6 Cautions on Using DMA Controller

(1) Priority of DMA

During DMA transfer, a request from the other DMA channel is held pending even if generated. The pending DMA transfer is started after the ongoing DMA transfer is completed. If two or more DMA requests are generated at the same time, however, their priority are DMA channel 0 > DMA channel 1 > DMA channel 2 > DMA channel 3. If a DMA request and an interrupt request are generated at the same time, the DMA transfer takes precedence, and then interrupt servicing is executed.

(2) DMA response time

The response time of DMA transfer is as follows.

Table 14-2. Response Time of DMA Transfer

	Minimum Time	Maximum Time
Response time	3 clocks	10 clocks ^{Note}

Note The maximum time necessary to execute an instruction from internal RAM is 16 clock cycles.

Cautions 1. The above response time does not include the two clock cycles required for a DMA transfer.

- 2. When executing a DMA pending instruction (see 14.6 (4)), the maximum response time is extended by the execution time of that instruction to be held pending.
- 3. Do not specify successive transfer triggers for a channel within a period equal to the maximum response time plus one clock cycle, because they might be ignored.

Remark 1 clock: 1/fclk (fclk: CPU clock)

(3) Operation in standby mode

The DMA controller operates as follows in the standby mode.

Status	DMA Operation
HALT mode	Normal operation
STOP mode	Stops operation.
	If DMA transfer and STOP instruction execution contend, DMA transfer may be
	damaged. Therefore, stop DMA before executing the STOP instruction.

Table 14-3. DMA Operation in Standby Mode




(4) DMA pending forwarding

Even if a DMA request is generated, DMA transfer is held pending immediately after the following instructions.

- CALL !addr16
- CALL \$!addr20
- CALL !!addr20
- CALL rp
- CALLT [addr5]
- BRK
- MOV PSW, #byte
- MOV PSW, A
- MOV1 PSW. bit, CY
- SET1 PSW. bit
- CLR1 PSW. bit
- POP PSW
- BTCLR PSW. bit, \$addr20
- El
- DI
- Write instructions for registers IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, and PSW each.
- Instruction for accessing the data flash memory
- (5) Operation if address in general-purpose register area or other than those of internal RAM area is specified The address indicated by DMA RAM address register n (DRAn) is incremented during DMA transfer. If the address is incremented to an address in the general-purpose register area or exceeds the area of the internal RAM, the following operation is performed.
 - In mode of transfer from SFR to RAM The data of that address is lost.
 - In mode of transfer from RAM to SFR Undefined data is transferred to SFR.

In either case, malfunctioning may occur or damage may be done to the system. Therefore, make sure that the address is within the internal RAM area other than the general-purpose register area.





(6) Operation if instructions for accessing the data flash area

If the data flash area is accessed after the next instruction execution from start of DMA transfer, a 3-clock wait will be inserted to the next instruction.



CHAPTER 15 INTERRUPT FUNCTIONS

The interrupt function switches the program execution to other processing. When the branch processing is finished, the program returns to the interrupted processing.

The number of interrupt sources differs, depending on the product.

Maskable	External	6
interrupts	Internal	26

15.1 Interrupt Function Types

The following two types of interrupt functions are used.

(1) Maskable interrupts

These interrupts undergo mask control. Maskable interrupts can be divided into four priority groups by setting the priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H).

Multiple interrupt servicing can be applied to low-priority interrupts when high-priority interrupts are generated. If two or more interrupt requests, each having the same priority, are simultaneously generated, then they are processed according to the default priority of vectored interrupt servicing. For default priority, see **Table 15-1**.

A standby release signal is generated and STOP, HALT, and SNOOZE modes are released.

External interrupt requests and internal interrupt requests are provided as maskable interrupts.

(2) Software interrupt

This is a vectored interrupt generated by executing the BRK instruction. It is acknowledged even when interrupts are disabled. The software interrupt does not undergo interrupt priority control.

15.2 Interrupt Sources and Configuration

Interrupt sources include maskable interrupts and software interrupts. In addition, they also have up to seven reset sources (see **Table 15-1**). The vector codes that store the program start address when branching due to the generation of a reset or various interrupt requests are two bytes each, so interrupts jump to a 64 K address of 00000H to 0FFFFH.



Interrupt Type	Defau		Interrupt Source	Internal/ External	Vector Table	Basic Con Type ^{Note 2}	
.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Default Priority Note 1	Name	Trigger		Address	Basic Configuration Type ^{Note 2}	
Maskable	0	INTWDTI	Watchdog timer interval ^{Note 3} (75% of overflow time+1/2f∟)	Internal	00004H	(A)	\checkmark
	1	INTLVI	Voltage detection Note 4		00006H		\checkmark
	2	INTP0	Pin input edge detection	External	00008H	(B)	
	3	INTP1			0000AH		
	4	INTP2			0000CH	i Ē	
	5	INTP3			0000EH		
	6	INTP4			00010H		\checkmark
	7	INTP5			00012H		
	8	INTST2/ INTCSI20/ INTIIC20	UART2 transmission transfer end or buffer empty interrupt/CSI20 transfer end or buffer empty interrupt/IIC20 transfer end	Internal	00014H	(A)	\checkmark
	9	INTSR2	UART2 reception transfer end		00016H		
	10	INTSRE2	UART2 reception communication error occurrence		00018H		\checkmark
	11	INTDMA0	End of DMA0 transfer		0001AH		\checkmark
	12	INTDMA1	End of DMA1 transfer		0001CH		
	13	INTSTO/ INTCSI00/ INTIIC00	UART0 transmission transfer end or buffer empty interrupt/CSI00 transfer end or buffer empty interrupt/IIC00 transfer end		0001EH		\checkmark
	14	INTSR0	UART0 reception transfer end		00020H		
	15	INTSRE0	UART0 reception communication error occurrence		00022H		\checkmark
		INTTM01H	End of timer channel 01 count or capture (at higher 8-bit timer operation)				\checkmark

 Table 15-1. Interrupt Source List (1/4)

- 2. Basic configuration types (A) to (D) correspond to (A) to (D) in Figure 15-1.
- 3. When bit 7 (WDTINT) of the option byte (000C0H) is set to 1.
- 4. When bit 7 (LVIMD) of the voltage detection level register (LVIS) is cleared to 0.



Interrupt Type	Default Priority Note 1		Interrupt Source	Internal/ External	Vector Table	Basic Con Type ^{Note 2}	
		Name	Trigger		Address	Basic Configuration Type ^{Note 2}	
Maskable	16	INTST1	UART1 transmission transfer end or buffer empty interrupt	Internal	00024H	(A)	\checkmark
	17	INTSR1/ INTCSI11/ INTIIC11	UART1 reception transfer end/CSI11 transfer end or buffer empty interrupt/IIC11 transfer end		00026H		\checkmark
	18	INTSRE1	UART1 reception communication error occurrence		00028H		
		INTTM03H	End of timer channel 03 count or capture (at higher 8-bit timer operation)				\checkmark
	19	INTIICA0	End of IICA0 communication		0002AH		
	20	INTTM00	End of timer channel 00 count or capture	-	0002CH		
	21 22 23 24	INTTM01	End of timer channel 01 count or capture (at 16-bit/lower 8-bit timer operation)		0002EH		\checkmark
		INTTM02	End of timer channel 02 count or capture		00030H		\checkmark
		INTTM03	End of timer channel 03 count or capture (at 16-bit/lower 8-bit timer operation)		00032H		\checkmark
		INTAD	End of A/D conversion		00034H]	
	25	INTIT	Interval signal of 12-bit interval timer detection		00038H		\checkmark

2. Basic configuration types (A) to (D) correspond to (A) to (D) in Figure 15-1.



Interrupt Type	Defa	Interrupt Source		Internal/ External	Vector Table	Basic Type ^I	
	Default Priority Note 1	Name	Trigger		Address	c Configuration	
Maskable	26	INTTM04	End of timer channel 04 count or capture	Internal	00042H	(A)	\checkmark
	27	INTTM05	End of timer channel 05 count or capture		00044H		
	28	INTTM06	End of timer channel 06 count or capture		00046H		\checkmark
	29	INTTM07	End of timer channel 07 count or capture		00048H		\checkmark
	30	INTMD	End of division operation/ Overflow of multiply-accumulation result occurs		0005EH		\checkmark
	31	INTFL	Reserved Note 3		00062H		\checkmark

 Table 15-1. Interrupt Source List (3/4)

2. Basic configuration types (A) to (D) correspond to (A) to (D) in Figure 15-1.

3. Be used at the flash self programming library or the data flash library.



Interrupt Type	Default Priority Note 1	Interrupt Source		Internal/ External	Vector Table Address	Basic Configuration Type ^{Note 2}	
Software	-	BRK	Execution of BRK instruction	-	0007EH	(D)	\checkmark
Reset	-	RESET	RESET pin input –		00000H	_	\checkmark
		POR	Power-on-reset				\checkmark
		LVD	LVD Voltage detection ^{Note 3}				\checkmark
		WDT	Overflow of watchdog timer				\checkmark
		TRAP	Execution of illegal instruction ^{Note 4}				\checkmark
		IAW	Illegal-memory access				\checkmark
		RPE	RAM parity error				\checkmark

 Table 15-1. Interrupt Source List (4/4)


- 2. Basic configuration types (A) to (D) correspond to (A) to (D) in Figure 15-1.
- 3. When bit 7 (LVIMD) of the voltage detection level register (LVIS) is set to 1.
- 4. When the instruction code in FFH is executed.

Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.



Figure 15-1. Basic Configuration of Interrupt Function


(A) Internal maskable interrupt



- IF: Interrupt request flag
- IE: Interrupt enable flag
- ISP0: In-service priority flag 0
- ISP1: In-service priority flag 1
- MK: Interrupt mask flag
- PR0: Priority specification flag 0
- PR1: Priority specification flag 1

Remark n = 0 to 5

(B) Software interrupt





15.3 Registers Controlling Interrupt Functions

The following 6 types of registers are used to control the interrupt functions.

- Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H)
- Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H)
- Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H)
- External interrupt rising edge enable register (EGP0)
- External interrupt falling edge enable register (EGN0)
- Program status word (PSW)

Table 15-2 shows a list of interrupt request flags, interrupt mask flags, and priority specification flags corresponding to interrupt request sources.

Interrupt Source	Interrupt Request Flag		Interrupt Mask Flag		Priority Specification Flag		
		Register		Register		Register	
INTWDTI	WDTIIF	IF0L	WDTIMK	MK0L	WDTIPR0, WDTIPR1	PR00L,	\checkmark
INTLVI	LVIIF		LVIMK		LVIPR0, LVIPR1	PR10L	\checkmark
INTP0	PIF0		PMK0	-	PPR00, PPR10		\checkmark
INTP1	PIF1		PMK1		PPR01, PPR11		\checkmark
INTP2	PIF2		PMK2	-	PPR02, PPR12		\checkmark
INTP3	PIF3		РМК3	-	PPR03, PPR13		\checkmark
INTP4	PIF4]	PMK4		PPR04, PPR14		\checkmark
INTP5	PIF5		PMK5		PPR05, PPR15		\checkmark

Table 15-2. Flags Corresponding to Interrupt Request Sources (1/3)



Interrupt Source	Interrupt Request Flag		Interrupt Mask Flag		Priority Specification Flag		
		Register		Register		Register	
INTST2Note1	STIF2 ^{Note 1}	IF0H	STMK2 ^{Note 1}	мкон	STPR02, STPR12 ^{Note 1}	PR00H,	\checkmark
INTCSI20 ^{Note 1}	CSIIF20 ^{Note 1}		CSIMK20 ^{Note 1}	-	CSIPR020, CSIPR120 ^{Note 1}	PR10H	
INTIIC20 ^{Note 1}	IICIF20 ^{Note 1}		IICMK20 ^{Note 1}	-	IICPR020, IICPR120 ^{Note 1}	-1	\checkmark
INTSR2	SRIF2		SRMK2		SRPR02, SRPR12		\checkmark
INTSRE2	SREIF2		SREMK2		SREPR02, SREPR12	7	\checkmark
INTDMA0	DMAIF0		DMAMK0		DMAPR00, DMAPR10		
INTDMA1	DMAIF1		DMAMK1		DMAPR01, DMAPR11		\checkmark
INTST0 ^{Note 2}	STIF0 ^{Note 2}		STMK0 ^{Note 2}		STPR00, STPR10 ^{Note 2}		
INTCSI00 ^{Note 2}	CSIIF00 ^{Note 2}		CSIMK00 ^{Note 2}	-	CSIPR000, CSIPR100 ^{Note 2}		\checkmark
INTIIC00 ^{Note 2}	IICIF00 ^{Note 2}	F00 ^{Note 2}			IICPR000, IICPR100 ^{Note 2}	1	\checkmark
INTSR0	SRIF0		SRMK0		SRPR00, SRPR10	1	\checkmark
INTSRE0 ^{Note 3}	SREIF0 Note 3		SREMK0 Note 3		SREPR00, SREPR10 Note 3	1	\checkmark
INTTM01H ^{Note 3}	TMIF01H Note 3		TMMK01H ^{Note 3}	-	TMPR001H, TMPR101H ^{Note 3}	1	\checkmark

Table 15-2. Flags Corresponding to Interrupt Request Sources (2/3)

- **Notes 1.** If one of the interrupt sources INTST2, INTCSI20, and INTIIC20 is generated, bit 0 of the IF0H register is set to 1. Bit 0 of the MK0H, PR00H, and PR10H registers supports these three interrupt sources.
 - 2. If one of the interrupt sources INTST0, INTCSI00, and INTIIC00 is generated, bit 5 of the IF0H register is set to 1. Bit 5 of the MK0H, PR00H, and PR10H registers supports these three interrupt sources.
 - 3. Do not use a UART0 reception error interrupt and an interrupt of channel 1 of TAU0 (at higher 8-bit timer operation) at the same time because they share flags for the interrupt request sources. If the UART0 reception error interrupt is not used (EOC01 = 0), UART0 and channel 1 of TAU0 (at higher 8-bit timer operation) can be used at the same time. If one of the interrupt sources INTSRE0 and INTTM01H is generated, bit 7 of the IF0H register is set to 1. Bit 7 of the MK0H, PR00H, and PR10H registers supports these two interrupt sources.



Interrupt	Interrupt Request Flag		Interrupt Mask Flag		Priority Specification Flag		
Source		Register	-	Register	_	Register	
INTST1	STIF1	IF1L	STMK1	MK1L	STPR01, STPR11	PR01L,	\checkmark
INTSR1 ^{Note 1}	SRIF1 ^{Note 1}		SRMK1 ^{Note 1}		SRPR01, SRPR11 ^{Note 1}	PR11L	\checkmark
INTCSI11 ^{Note 1}	CSIIF11 ^{Note 1}		CSIMK11 ^{Note 1}	-	CSIPR011, CSIPR111 ^{Note 1}		\checkmark
INTIIC11 ^{Note 1}	IICIF11 ^{Note 1}		IICMK11 ^{Note 1}	-	IICPR011, IICPR111 ^{Note 1}		\checkmark
INTSRE1 ^{Note 2}	SREIF1 Note 2		SREMK1 Note 2		SREPR01, SREPR11 Note 2		\checkmark
INTTM03H ^{Note 2}	TMIF03H ^{Note 2}		TMMK03H Note 2	-	TMPR003H, TMPR103H Note 2		\checkmark
INTIICA0	IICAIF0		IICAMK0		IICAPR00, IICAPR10		\checkmark
INTTM00	TMIF00		TMMK00		TMPR000, TMPR100		\checkmark
INTTM01	TMIF01		TMMK01		TMPR001, TMPR101		\checkmark
INTTM02	TMIF02		TMMK02		TMPR002, TMPR102	_	\checkmark
INTTM03	TMIF03		TMMK03		TMPR003, TMPR103		\checkmark
INTAD	ADIF	IF1H	ADMK	MK1H	ADPR0, ADPR1	PR01H, PR11H	\checkmark
INTIT	ITIF		ITMK		ITPR0, ITPR1		\checkmark
INTTM05	TMIF05	IF2L	TMMK05	MK2L	TMPR005, TMPR105	PR02L,	\checkmark
INTTM06	TMIF06	1	TMMK06	7	TMPR006, TMPR106	PR12L	\checkmark
INTTM07	TMIF07	1	TMMK07	7	TMPR007, TMPR107	7	\checkmark
INTMD	MDIF	IF2H	MDMK	MK2H	MDPR0, MDPR1	PR02H,	\checkmark
INTFL	FLIF	1	FLMK	7	FLPR0, FLPR1	PR12H	\checkmark

Table 15-2. Flags Corresponding to Interrupt Request Sources (3/3)

Notes 1. If one of the interrupt sources INTSR1, INTCSI11, and INTIIC11 is generated, bit 1 of the IF1L register is set to 1. Bit 1 of the MK1L, PR01L, and PR11L registers supports these three interrupt sources.

2. Do not use a UART1 reception error interrupt and an interrupt of channel 3 of TAU0 (at higher 8-bit timer operation) at the same time because they share flags for the interrupt request sources. If the UART1 reception error interrupt is not used (EOC03 = 0), UART1 and channel 3 of TAU0 (at higher 8-bit timer operation) can be used at the same time. If one of the interrupt sources INTSRE1 and INTTM03H is generated, bit 2 of the IF1L register is set to 1. Bit 2 of the MK1L, PR01L, and PR11L registers supports these two interrupt sources.



15.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H)

The interrupt request flags are set to 1 when the corresponding interrupt request is generated or an instruction is executed. They are cleared to 0 when an instruction is executed upon acknowledgment of an interrupt request or upon reset signal generation.

When an interrupt is acknowledged, the interrupt request flag is automatically cleared and then the interrupt routine is entered.

The IF0L, IF0H, IF1L, IF1H, IF2L, and IF2H registers can be set by a 1-bit or 8-bit memory manipulation instruction. When the IF0L and IF0H registers, the IF1L and IF1H registers, and the IF2L and IF2H registers are combined to form 16-bit registers IF0, IF1, and IF2, they can be set by a 16-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H.

Remark If an instruction that writes data to this register is executed, the number of instruction execution clocks increases by 2 clocks.

Figure 15-2. Format of Interrupt Request Flag Registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H) (1/2)

Address: FFF	Address: FFFE0H After reset: 00H R/W											
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>				
IF0L	PIF5	PIF4	PIF3	PIF2	PIF1	PIF0	LVIIF	WDTIIF				
Address: FFFE1H After reset: 00H R/W												
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>				
IF0H	SREIF0	SRIF0	STIF0	DMAIF1	DMAIF0	SREIF2	SRIF2	STIF2				
	TMIF01H		CSIIF00					CSIIF20				
			IICIF00					IICIF20				
Address: FFF	E2H After	reset: 00H	R/W									
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>				
IF1L	TMIF03	TMIF02	TMIF01	TMIF00	IICAIF0	SREIF1	SRIF1	STIF1				
						TMIF03H	CSIIF11					
							IICIF11					
Address: FFF	E3H After	reset: 00H	R/W									
Symbol	7	6	5	4	3	<2>	1	<0>				
IF1H	0	0	0	0	0	ITIF	0	ADIF				
Address: FFF	-D0H After	reset: 00H	R/W									
Symbol	7	6	5	4	3	<2>	<1>	<0>				
IF2L	0	0	0	0	0	TMIF07	TMIF06	TMIF05				



ddress: FFFD1H After reset: 00H R/W										
<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>			
FLIF	0	MDIF	0	0	0	0	0			
XXIFX		Interrupt request flag								
0	No interrupt request signal is generated									
1	Interrupt request is generated, interrupt request status									
	<7> FLIF XXIFX	<7> <6> FLIF 0 XXIFX 0 No interrupt	<7><6><5> FLIF 0 XXIFX 0 No interrupt request signal	<7> <6><5><4> FLIF 0 MDIF 0 XXIFX Inter 0 No interrupt request signal is generated	<7> <6> <5> <4> <3> FLIF 0 MDIF 0 0 XXIFX 0 No interrupt request signal is generated	<7> <6><5><<4><3><2> FLIF 0 MDIF 0 0 XXIFX Interrupt request flag 0 No interrupt request signal is generated	<7> <6><5> <4><3><2> <1> FLIF 0 MDIF 0 0 0 XXIFX Interrupt request flag 0 No interrupt request signal is generated			

Figure 15-2. Format of Interrupt Request Flag Registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H) (2/2)

- Cautions 1. The available registers and bits differ depending on the product. For details about the registers and bits available for each product, see Table 15-2. Be sure to set bits that are not available to the initial value.
 - When manipulating a flag of the interrupt request flag register, use a 1-bit memory manipulation instruction (CLR1). When describing in C language, use a bit manipulation instruction such as "IF0L.0 = 0;" or "_asm("clr1 IF0L, 0");" because the compiled assembler must be a 1-bit memory manipulation instruction (CLR1).

If a program is described in C language using an 8-bit memory manipulation instruction such as "IF0L &= 0xfe;" and compiled, it becomes the assembler of three instructions.

mov a, IF0L and a, #0FEH mov IF0L, a

In this case, even if the request flag of the another bit of the same interrupt request flag register (IF0L) is set to 1 at the timing between "mov a, IF0L" and "mov IF0L, a", the flag is cleared to 0 at "mov IF0L, a". Therefore, care must be exercised when using an 8-bit memory manipulation instruction in C language.

15.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H)

The interrupt mask flags are used to enable/disable the corresponding maskable interrupt.

The MK0L, MK0H, MK1L, MK1H, MK2L, and MK2H registers can be set by a 1-bit or 8-bit memory manipulation instruction. When the MK0L and MK0H registers, the MK1L and MK1H registers, and the MK2L and MK2H registers are combined to form 16-bit registers MK0, MK1, and MK2, they can be set by a 16-bit memory manipulation instruction. Reset signal generation sets these registers to FFH.



Remark If an instruction that writes data to this register is executed, the number of instruction execution clocks increases by 2 clocks.

Address: FFI	Address: FFFE4H After reset: FFH R/W										
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>			
MK0L	PMK5	PMK4	PMK3	PMK2	PMK1	PMK0	LVIMK	WDTIMK			
		•	•								
Address: FFI	E5H After	reset: FFH	R/W								
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>			
МКОН	SREMK0 TMMK01H	SRMK0	STMK0 CSIMK00 IICMK00	DMAMK1	DMAMK0	SREMK2	SRMK2	STMK2 CSIMK20 IICMK20			
Address: FFFE6H After reset: FFH R/W											
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>			
MK1L	TMMK03	TMMK02	TMMK01	ТММК00	IICAMK0	SREMK1 TMMK03H	SRMK1 CSIMK11 IICMK11	STMK1			
Address: FFFE7H After reset: FFH R/W											
Symbol	7	6	5	4	3	<2>	1	<0>			
MK1H	0	0	0	0	0	ITMK	0	ADMK			
WIXTIT	0	0	0	0	0		0	ADIVIN			
Address: FFI	-D4H After	reset: FFH	R/W								
Symbol	7	6	5	4	3	<2>	<1>	<0>			
MK2L	0	0	0	0	0	TMMK07	TMMK06	TMMK05			
Address: FFI	-D5H After	reset: FFH	R/W								
Symbol	<7>	6	<5>	4	3	2	1	0			
MK2H	FLMK	0	MDMK	0	0	0	0	0			
	XXMKX			Interru	pt servicing o	control					
	0	Interrupt ser	vicing enabled	ł							
	1	Interrupt ser	vicing disable	d							

Figure 15-3. Format of Interrupt Mask Flag Registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H)

Caution The available registers and bits differ depending on the product. For details about the registers and bits available for each product, see Table 15-2. Be sure to set bits that are not available to the initial value.



15.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H)

The priority specification flag registers are used to set the corresponding maskable interrupt priority level.

A priority level is set by using the PR0xy and PR1xy registers in combination (xy = 0L, 0H, 1L, 1H, 2L, or 2H).

The PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR10L, PR10H, PR11L, PR11H, PR12L, and the PR12H registers can be set by a 1-bit or 8-bit memory manipulation instruction. If the PR00L and PR00H registers, the PR01L and PR01H registers, the PR02L and PR02H registers, the PR10L and PR10H registers, the PR11L and PR11H registers, and the PR12L and PR12H registers are combined to form 16-bit registers PR00, PR01, PR02, PR10, PR11, and PR12, they can be set by a 16-bit memory manipulation instruction.

Reset signal generation sets these registers to FFH.

Remark If an instruction that writes data to this register is executed, the number of instruction execution clocks increases by 2 clocks.

Figure 15-4. Format of Priority Specification Flag Registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H) (1/2)

Address: FFFE8H After reset: FFH R/W										
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>		
PR00L	PPR05	PPR04	PPR03	PPR02	PPR01	PPR00	LVIPR0	WDTIPR0		
Address: FF	FECH After	reset: FFH	R/W							
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>		
PR10L	PPR15	PPR14	PPR13	PPR12	PPR11	PPR10	LVIPR1	WDTIPR1		
Address: FF	FE9H After	reset: FFH	R/W							
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>		
PR00H	SREPR00	SRPR00	STPR00	DMAPR01	DMAPR00	SREPR02	SRPR02	STPR02		
	TMPR001H		CSIPR000 IICPR000					CSIPR020 IICPR020		
Address: FFFEDH After reset: FFH R/W										
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>		
PR10H	SREPR10	SRPR10	STPR10	DMAPR11	DMAPR10	SREPR12	SRPR12	STPR12		
	TMPR101H		CSIPR100					CSIPR120		
			IICPR100					IICPR120		
Address: FF		reset: FFH	R/W							
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>		
PR01L	TMPR003	TMPR002	TMPR001	TMPR000	IICAPR00	SREPR01	SRPR01	STPR01		
		110111002				-	-	511101		
		10011002				TMPR003H	CSIPR011 IICPR011			
		10011002				-	CSIPR011	511101		
Address: FF	FEEH After	reset: FFH	R/W			-	CSIPR011			
	FEEH After <7>			<4>	<3>	-	CSIPR011	<0>		



TMPR103H CSIPR111

IICPR111

Figure 15-4. Format of Priority Specification Flag Registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR10L, PR10L, PR11L, PR11H, PR12L, PR12H) (2/2)

Address: FFI	EBH After	reset: FFH	R/W						
Symbol	7	6	5	4	3	<2>	1	<0>	
PR01H	1	1	1	1	1	ITPR0	1	ADPR0	
Address: FFI	EFH After	reset: FFH	R/W						
Symbol	7	6	5	4	3	<2>	1	<0>	
PR11H	1	1	1	1	1	ITPR1	1	ADPR1	
Address: FFFD8H After reset: FFH R/W									
Symbol	7	6	5	4	3	<2>	<1>	<0>	
PR02L	1	1	1	1	1	TMPR007	TMPR006	TMPR005	
Address: FFI	-DCH After	reset: FFH	R/W						
Symbol	7	6	5	4	3	<2>	<1>	<0>	
PR12L	1	1	1	1	1	TMPR107	TMPR106	TMPR105	
Address: FFI	D9H After	reset: FFH	R/W						
Symbol	<7>	6	<5>	4	3	2	1	0	
PR02H	FLPR0	1	MDPR0	1	1	1	1	1	
Address: FFI	DDH After	reset: FFH	R/W						
Symbol	<7>	6	<5>	4	3	2	1	0	
PR12H	FLPR1	1	MDPR1	1	1	1	1	1	
	XXPR1X	XXPR0X			Priority lev	el selection			
	0	0	Specify level	0 (high priori	ty level)				
	0	1	Specify level	1					
	1	0	Specify level 2						

Specify level 3 (low priority level)

1

1



15.3.4 External interrupt rising edge enable registers (EGP0),

external interrupt falling edge enable registers (EGN0)

These registers specify the valid edge for INTP0 to INTP5.

The EGP0 and EGN0 registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H.

Figure 15-5. Format of External Interrupt Rising Edge Enable Registers (EGP0) and External Interrupt Falling Edge Enable Registers (EGN0)

Address: FFI	Address: FFF38H After reset: 00H R/W										
Symbol	7	6	5	4	3	2	1	0			
EGP0	0	0	EGP5	EGP4	EGP3	EGP2	EGP1	EGP0			
Address: FFF39H After reset: 00H R/W											
Symbol	7	6	5	4	3	2	1	0			
EGN0	0	0	EGN5	EGN4	EGN3	EGN2	EGN1	EGN0			
	EGPn	EGNn		INTPn p	oin valid edge	selection (n =	= 0 to 5)				
	0	0	Edge detecti	on disabled							
	0	1	Falling edge								
	1	0	Rising edge								
	1	1	Both rising a	nd falling edg	es						

Table 15-3 shows the ports corresponding to the EGPn and EGNn bits.

Table 15-3	Ports Corres	nonding to	FGPn and	FGNn bits
Table 13-3.	FUILS CUITES	ponung to	LOFILATIO	

Detection	Enable Bit	Interrupt Request Signal	
EGP0	EGN0	INTP0	\checkmark
EGP1	EGN1	INTP1	\checkmark
EGP2	EGN2	INTP2	\checkmark
EGP3	EGN3	INTP3	\checkmark
EGP4	EGN4	INTP4	\checkmark
EGP5	EGN5	INTP5	\checkmark

Caution When the input port pins used for the external interrupt functions are switched to the output mode, the INTPn interrupt might be generated upon detection of a valid edge. When switching the input port pins to the output mode, set the port mode register (PMxx) to 0 after disabling the edge detection (by setting EGPn and EGNn to 0).

Remarks 1. For edge detection port, see 2.1 Port Function.

2. n = 0 to 5



15.3.5 Program status word (PSW)

The program status word is a register used to hold the instruction execution result and the current status for an interrupt request. The IE flag that sets maskable interrupt enable/disable and the ISP0 and ISP1 flags that controls multiple interrupt servicing are mapped to the PSW.

Besides 8-bit read/write, this register can carry out operations using bit manipulation instructions and dedicated instructions (EI and DI). When a vectored interrupt request is acknowledged, if the BRK instruction is executed, the contents of the PSW are automatically saved into a stack and the IE flag is reset to 0. Upon acknowledgment of a maskable interrupt request, if the value of the priority specification flag register of the acknowledged interrupt is not 00, its value minus 1 is transferred to the ISP0 and ISP1 flags. The PSW contents are also saved into the stack with the PUSH PSW instruction. They are restored from the stack with the RETI, RETB, and POP PSW instructions.

Reset signal generation sets PSW to 06H.




Figure 15-6. Configuration of Program Status Word



15.4 Interrupt Servicing Operations

15.4.1 Maskable interrupt request acknowledgment

A maskable interrupt request becomes acknowledgeable when the interrupt request flag is set to 1 and the mask (MK) flag corresponding to that interrupt request is cleared to 0. A vectored interrupt request is acknowledged if interrupts are in the interrupt enabled state (when the IE flag is set to 1). However, a low-priority interrupt request is not acknowledged during servicing of a higher priority interrupt request.

The times from generation of a maskable interrupt request until vectored interrupt servicing is performed are listed in Table 15-4 below.

For the interrupt request acknowledgment timing, see Figures 15-8 and 15-9.

	Minimum Time	Maximum Time ^{Note}
Servicing time	9 clocks	16 clocks

Note Maximum time does not apply when an instruction from the internal RAM area is executed.

Remark 1 clock: 1/fclk (fclk: CPU clock)

If two or more maskable interrupt requests are generated simultaneously, the request with a higher priority level specified in the priority specification flag is acknowledged first. If two or more interrupts requests have the same priority level, the request with the highest default priority is acknowledged first.

An interrupt request that is held pending is acknowledged when it becomes acknowledgeable.

Figure 15-7 shows the interrupt request acknowledgment algorithm.

If a maskable interrupt request is acknowledged, the contents are saved into the stacks in the order of PSW, then PC, the IE flag is reset (0), and the contents of the priority specification flag corresponding to the acknowledged interrupt are transferred to the ISP1 and ISP0 flags. The vector table data determined for each interrupt request is the loaded into the PC and branched.

Restoring from an interrupt is possible by using the RETI instruction.






Figure 15-7. Interrupt Request Acknowledgment Processing Algorithm

××IF: Interrupt request flag

××MK: Interrupt mask flag

××PR0: Priority specification flag 0

××PR1: Priority specification flag 1

IE: Flag that controls acknowledgment of maskable interrupt request (1 = Enable, 0 = Disable)

ISP0, ISP1: Flag that indicates the priority level of the interrupt currently being serviced (see Figure 15-6)

Note For the default priority, refer to Table 15-1 Interrupt Source List.






Figure 15-8. Interrupt Request Acknowledgment Timing (Minimum Time)

Remark 1 clock: 1/fclk (fclk: CPU clock)




Figure 15-9. Interrupt Request Acknowledgment Timing (Maximum Time)

Remark 1 clock: 1/fcLK (fcLK: CPU clock)



15.4.2 Software interrupt request acknowledgment

A software interrupt request is acknowledged by BRK instruction execution. Software interrupts cannot be disabled.

If a software interrupt request is acknowledged, the contents are saved into the stacks in the order of the program status word (PSW), then program counter (PC), the IE flag is reset (0), and the contents of the vector table (0007EH, 0007FH) are loaded into the PC and branched.

Restoring from a software interrupt is possible by using the RETB instruction.

Caution Can not use the RETI instruction for restoring from the software interrupt.

15.4.3 Multiple interrupt servicing

Multiple interrupt servicing occurs when another interrupt request is acknowledged during execution of an interrupt.

Multiple interrupt servicing does not occur unless the interrupt request acknowledgment enabled state is selected (IE = 1). When an interrupt request is acknowledged, interrupt request acknowledgment becomes disabled (IE = 0). Therefore, to enable multiple interrupt servicing, it is necessary to set (1) the IE flag with the EI instruction during interrupt servicing to enable interrupt acknowledgment.

Moreover, even if interrupts are enabled, multiple interrupt servicing may not be enabled, this being subject to interrupt priority control. Two types of priority control are available: default priority control and programmable priority control. Programmable priority control is used for multiple interrupt servicing.

In the interrupt enabled state, if an interrupt request with a priority higher than that of the interrupt currently being serviced is generated, it is acknowledged for multiple interrupt servicing. If an interrupt with a priority equal to or lower than that of the interrupt currently being serviced is generated during interrupt servicing, it is not acknowledged for multiple interrupt servicing. However, when setting the IE flag to 1 during the interruption at level 0, other level 0 interruptions can be allowed. Interrupt requests that are not enabled because interrupts are in the interrupt disabled state or because they have a lower priority are held pending. When servicing of the current interrupt ends, the pending interrupt request is acknowledged following execution of at least one main processing instruction execution.

Table 15-5 shows relationship between interrupt requests enabled for multiple interrupt servicing and Figure 15-10 shows multiple interrupt servicing examples.



Multiple Interrupt Request			Maskable Interrupt Request							Software
		Priority Level 0 (PR = 00)Priority Level 1 (PR = 01)Priority Level 2 (PR = 10)			Priority Level 3 (PR = 11)		Interrupt Request			
Interrupt Being Servic	zed	IE = 1	IE = 0	IE = 1	IE = 0	IE = 1	IE = 0	IE = 1	IE = 0	
Maskable interrupt	ISP1 = 0 ISP0 = 0	0	×	×	×	×	×	×	×	0
	ISP1 = 0 ISP0 = 1	0	×	0	×	×	×	×	×	0
	ISP1 = 1 ISP0 = 0	0	×	0	×	0	×	×	×	0
	ISP1 = 1 ISP0 = 1	0	×	0	×	0	×	0	×	0
Software interrupt		0	×	0	×	0	×	0	×	0

Table 15-5. Relationship Between Interrupt Requests Enabled for Multiple Interrupt Servicing During Interrupt Servicing

Remarks 1. O: Multiple interrupt servicing enabled

2. \times : Multiple interrupt servicing disabled

3. ISP0, ISP1, and IE are flags contained in the PSW.

ISP1 = 0, ISP0 = 0: An interrupt of level 1 or level 0 is being serviced.

ISP1 = 0, ISP0 = 1: An interrupt of level 2 is being serviced.

ISP1 = 1, ISP0 = 0: An interrupt of level 3 is being serviced.

ISP1 = 1, ISP0 = 1: Wait for an interrupt acknowledgment (all interrupts are enabled).

IE = 0: Interrupt request acknowledgment is disabled.

IE = 1: Interrupt request acknowledgment is enabled.

4. PR is a flag contained in the PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR10L, PR10H, PR11L, PR11H, PR12L, and PR12H registers.

PR = 00: Specify level 0 with \times PR1 \times = 0, \times PR0 \times = 0 (higher priority level)


PR = 01: Specify level 1 with \times PR1 \times = 0, \times PR0 \times = 1

- PR = 10: Specify level 2 with \times PR1 \times = 1, \times PR0 \times = 0
- PR = 11: Specify level 3 with \times PR1 \times = 1, \times PR0 \times = 1 (lower priority level)




Figure 15-10. Examples of Multiple Interrupt Servicing (1/2)

Example 1. Multiple interrupt servicing occurs twice



During servicing of interrupt INTxx, two interrupt requests, INTyy and INTzz, are acknowledged, and multiple interrupt servicing takes place. Before each interrupt request is acknowledged, the EI instruction must always be issued to enable interrupt request acknowledgment.

Example 2. Multiple interrupt servicing does not occur due to priority control



Interrupt request INTyy issued during servicing of interrupt INTxx is not acknowledged because its priority is lower than that of INTxx, and multiple interrupt servicing does not take place. The INTyy interrupt request is held pending, and is acknowledged following execution of one main processing instruction.

PR = 00: Specify level 0 with \times PR1 \times = 0, \times PR0 \times = 0 (higher priority level)

PR = 01: Specify level 1 with \times PR1 \times = 0, \times PR0 \times = 1


PR = 10: Specify level 2 with \times PR1 \times = 1, \times PR0 \times = 0


PR = 11: Specify level 3 with ××PR1× = 1, ××PR0× = 1 (lower priority level)

IE = 0: Interrupt request acknowledgment is disabled

IE = 1: Interrupt request acknowledgment is enabled.

Figure 15-10. Examples of Multiple Interrupt Servicing (2/2)





Interrupts are not enabled during servicing of interrupt INTxx (EI instruction is not issued), therefore, interrupt request INTyy is not acknowledged and multiple interrupt servicing does not take place. The INTyy interrupt request is held pending, and is acknowledged following execution of one main processing instruction.

- PR = 00: Specify level 0 with \times PR1 \times = 0, \times PR0 \times = 0 (higher priority level)
- PR = 01: Specify level 1 with \times PR1 \times = 0, \times PR0 \times = 1

PR = 10: Specify level 2 with \times PR1 \times = 1, \times PR0 \times = 0

- PR = 11: Specify level 3 with $\times PR1 \times = 1$, $\times PR0 \times = 1$ (lower priority level)
- IE = 0: Interrupt request acknowledgment is disabled
- IE = 1: Interrupt request acknowledgment is enabled.




15.4.4 Interrupt request hold

There are instructions where, even if an interrupt request is issued while the instructions are being executed, interrupt request acknowledgment is held pending until the end of execution of the next instruction. These instructions (interrupt request hold instructions) are listed below.

- MOV PSW, #byte
- MOV PSW, A
- MOV1 PSW. bit, CY
- SET1 PSW. bit
- CLR1 PSW. bit
- RETB
- RETI
- POP PSW
- BTCLR PSW. bit, \$addr20
- El
- DI
- SKC
- SKNC
- SKZ
- SKNZ
- SKH
- SKNH
- Write instructions for the IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR10L, PR10H, PR11L, PR11H, PR12L, and PR12H registers

Figure 15-11 shows the timing at which interrupt requests are held pending.

Figure 15-11. Interrupt Request Hold



Remarks 1. Instruction N: Interrupt request hold instruction

2. Instruction M: Instruction other than interrupt request hold instruction



CHAPTER 16 STANDBY FUNCTION

16.1 Standby Function

The standby function reduces the operating current of the system, and the following three modes are available.

(1) HALT mode

HALT instruction execution sets the HALT mode. In the HALT mode, the CPU operation clock is stopped. If the highspeed system clock oscillator, high-speed on-chip oscillator is operating before the HALT mode is set, oscillation of each clock continues. In this mode, the operating current is not decreased as much as in the STOP mode, but the HALT mode is effective for restarting operation immediately upon interrupt request generation and carrying out intermittent operations frequently.

(2) STOP mode

STOP instruction execution sets the STOP mode. In the STOP mode, the high-speed system clock oscillator and high-speed on-chip oscillator stop, stopping the whole system, thereby considerably reducing the CPU operating current.

Because this mode can be cleared by an interrupt request, it enables intermittent operations to be carried out. However, because a wait time is required to secure the oscillation stabilization time after the STOP mode is released when the X1 clock is selected, select the HALT mode if it is necessary to start processing immediately upon interrupt request generation.

(3) SNOOZE mode

In the case of CSIp or UARTq data reception and an A/D conversion request by the timer trigger signal (the interrupt request signal (INTIT)), the STOP mode is exited, the CSIp or UARTq data is received without operating the CPU, and A/D conversion is performed. This can only be specified when the high-speed on-chip oscillator is selected for the CPU/peripheral hardware clock (fcLk).

In either of these two modes, all the contents of registers, flags and data memory just before the standby mode is set are held. The I/O port output latches and output buffer statuses are also held.

- Cautions 1. The STOP mode and the HALT mode can be used only when the CPU is operating on the main system clock.
 - 2. When shifting to the STOP mode, be sure to stop the peripheral hardware operation operating with main system clock before executing STOP instruction (except SNOOZE mode setting unit).
 - 3. When using CSIp, UARTq, or the A/D converter in the SNOOZE mode, set up serial standby control register 0 (SSC0) and A/D converter mode register 2 (ADM2) before switching to the STOP mode. For details, see 11.3 Registers Controlling Serial Array Unit and 10.3 Registers Controlling A/D Converter.
 - 4. The following sequence is recommended for power consumption reduction of the A/D converter when the standby function is used: First clear bit 7 (ADCS) and bit 0 (ADCE) of A/D converter mode register 0 (ADM0) to 0 to stop the A/D conversion operation, and then execute the STOP instruction.
 - 5. It can be selected by the option byte whether the low-speed on-chip oscillator continues oscillating or stops in the HALT or STOP mode. For details, see CHAPTER 22 OPTION BYTE.

Remark p = 00; q = 0; m = 0



16.2 Registers controlling standby function

The registers which control the standby function are described below.

- Subsystem clock supply mode control register (OSMC)
- Oscillation stabilization time counter status register (OSTC)
- Oscillation stabilization time select register (OSTS)

Remark For details of registers described above, see CHAPTER 5 CLOCK GENERATOR. For registers which control the SNOOZE mode, CHAPTER 10 A/D CONVERTER and CHAPTER 11 SERIAL ARRAY UNIT.

16.3 Standby Function Operation

16.3.1 HALT mode

(1) HALT mode

The HALT mode is set by executing the HALT instruction. HALT mode can be set regardless of whether the CPU clock before the setting was the high-speed system clock, high-speed on-chip oscillator clock. The operating statuses in the HALT mode are shown below.

Caution Because the interrupt request signal is used to clear the HALT mode, if the interrupt mask flag is 0 (the interrupt processing is enabled) and the interrupt request flag is 1 (the interrupt request signal is generated), the HALT mode is not entered even if the HALT instruction is executed in such a situation.



	HALT Mode	e Setting	When HALT Instruction Is	Executed While CPU Is Operati	ng on Main System Clock				
Item			When CPU Is Operating on High-speed On-chip Oscillator Clock (f⊣)	When CPU Is Operating on X1 Clock (fx)	When CPU Is Operating on External Main System Clock (f _{EX})				
System cloc	к		Clock supply to the CPU is stop	ped					
Main sys	stem clock	fін	Operation continues (cannot Operation disabled be stopped)						
		fx	Operation disabled	Operation continues (cannot be stopped)	Cannot operate				
		fex		Cannot operate	Operation continues (cannot be stopped)				
file Set by bits 0 (WDSTBYON) and 4 (WDTON) of option byte (000C0H), and WUTMMCK0 H subsystem clock supply mode control register (OSMC) • WUTMMCK0 = 1: Oscillates • WUTMMCK0 = 0 and WDTON = 0: Stops • WUTMMCK0 = 0, WDTON = 1, and WDSTBYON = 1: Oscillates • WUTMMCK0 = 0, WDTON = 1, and WDSTBYON = 0: Stops									
CPU			Operation stopped						
Code flash r	memory								
Data flash m	nemory								
RAM			Operation stopped (operable whether the stopped stoppe	nen DMA is executed)					
Port (latch)			Status before HALT mode was	set is retained					
Timer array	unit		Operable						
12-bit interva	al timer								
Watchdog ti	mer		See CHAPTER 9 WATCHDOG	TIMER.					
Clock output	t/buzzer ou	tput	Operable						
A/D converte	er								
Serial array	unit (SAU)								
Serial interfa	ace (IICA)								
Multiplier an accumulator		ultiply-							
DMA contro	ller								
Power-on-re	eset function	n							
Voltage dete	ection functi	ion							
External inte	errupt								
CRC	High-spee	ed CRC							
operation function	General-p CRC	ourpose	In the calculation of the RAM ar	ea, operable when DMA is exect	uted only				
RAM parity of function	error detect	tion	Operable when DMA is execute	d only					
RAM guard	function								
SFR guard f									
Illegal-memo	ory access								
Romark (• · · · · · ·	stopped before switching to					

Table 16-1. Operating Statuses in HALT Mode

 Remark
 Operation stopped:
 Operation is automatically stopped before switching to the HALT mode.

 Operation disabled:
 Operation is stopped before switching to the HALT mode.

fін: High-speed on-chip oscillator clock fex: External main system clock

fil: Low-speed on-chip oscillator clock

fx: X1 clock





(2) HALT mode release

The HALT mode can be released by the following two sources.

(a) Release by unmasked interrupt request

When an unmasked interrupt request is generated, the HALT mode is released. If interrupt acknowledgment is enabled, vectored interrupt servicing is carried out. If interrupt acknowledgment is disabled, the next address instruction is executed.





Notes1. For details of the standby release signal, see Figure 15-1.

- 2. Wait time for HALT mode release
 - When vectored interrupt servicing is carried out Main system clock: 15 to 16 clock
 - When vectored interrupt servicing is not carried out Main system clock: 9 to 10 clock
- **Remark** The broken lines indicate the case when the interrupt request which has released the standby mode is acknowledged.





(b) Release by reset signal generation


When the reset signal is generated, HALT mode is released, and then, as in the case with a normal reset operation, the program is executed after branching to the reset vector address.

Figure 16-2. HALT Mode Release by Reset









Note For the reset processing time, see CHAPTER 17 RESET FUNCTION. For the reset processing time of the power-on-reset circuit (POR) and voltage detector (LVD), see CHAPTER 18 POWER-ON-RESET CIRCUIT.



16.3.2 STOP mode

(1) STOP mode setting and operating statuses

The STOP mode is set by executing the STOP instruction, and it can be set only when the CPU clock before the setting was the high-speed on-chip oscillator clock, X1 clock, or external main system clock.

Caution Because the interrupt request signal is used to clear the STOP mode, if the interrupt mask flag is 0 (the interrupt processing is enabled) and the interrupt request flag is 1 (the interrupt request signal is generated), the STOP mode is immediately cleared if set when the STOP instruction is executed in such a situation. Accordingly, once the STOP instruction is executed, the system returns to its normal operating mode after the elapse of release time from the STOP mode.

The operating statuses in the STOP mode are shown below.



STOP Mode Setting		e Setting	When STOP Instruction Is Executed While CPU Is Operating on Main System Clock				
ltem			When CPU Is Operating on High-speed on-chip oscillator clock (fi⊢)	When CPU Is Operating on X1 Clock (fx)	When CPU Is Operating on External Main System Clock (f _{Ex})		
System clock	k		Clock supply to the CPU is stop	pped			
Main sys	stem clock	fıн	Stopped				
		fx					
		fex					
f∟			subsystem clock supply mode c • WUTMMCK0 = 1: Oscillates • WUTMMCK0 = 0 and WDTON	N = 0: Stops 1, and WDSTBYON = 1: Oscillat			
CPU			Operation stopped				
Code flash n	nemory						
Data flash m	emory						
RAM							
Port (latch)			Status before STOP mode was set is retained				
Timer array	unit		Operation disabled				
12-bit interva	al timer		Operable				
Watchdog tir			See CHAPTER 9 WATCHDOG TIMER.				
Clock output/buzzer output		put	Operation disabled				
A/D converter			Wakeup operation is enabled (switching to the SNOOZE mode)				
Serial array unit (SAU)			Wakeup operation is enabled only for CSIp and UARTq (switching to the SNOOZE mode) Operation is disabled for anything other than CSIp and UARTq				
Serial interfa	ce (IICA)		Wakeup by address match operable				
Multiplier and divider/multiply- accumulator		ultiply-	Operation disabled				
DMA control	ler						
Power-on-re	set functior	า	Operable				
Voltage detection function		on					
External inte	rrupt						
CRC operation function	High-spee General-p CRC		Operation stopped				
RAM parity error detection function		ion					
RAM guard function			1				
SFR guard f	unction						
Illegal-memory access detection function							

Table 16-2. Operating Statuses in STOP Mode

Remarks 1. Operation stopped:Operation is automatically stopped before switching to the STOP mode.Operation disabled:Operation is stopped before switching to the STOP mode.

- fin: High-speed on-chip oscillator clock
- fx: X1 clock

- fil: Low-speed on-chip oscillator clock
- fEX: External main system clock

2. p = 00; q = 0




(2) STOP mode release

The STOP mode can be released by the following two sources.

(a) Release by unmasked interrupt request

When an unmasked interrupt request is generated, the STOP mode is released. After the oscillation stabilization time has elapsed, if interrupt acknowledgment is enabled, vectored interrupt servicing is carried out. If interrupt acknowledgment is disabled, the next address instruction is executed.

Figure 16-3. STOP Mode Release by Interrupt Request Generation (1/2)




(1) When high-speed on-chip oscillator clock is used as CPU clock

- Notes 1. For details of the standby release signal, see Figure 15-1.
 - 2. STOP mode release time
 - Supply of the clock is stopped: 18 μs to 65 μs Wait
 - When vectored interrupt servicing is carried out: 7 clocks
 - When vectored interrupt servicing is not carried out: 1 clock
- **Remarks 1.** The clock supply stop time varies depending on the temperature conditions and STOP mode period.
 - 2. The broken lines indicate the case when the interrupt request that has released the standby mode is acknowledged.



Figure 16-3. STOP Mode Release by Interrupt Request Generation (2/2)

(2) When high-speed system clock (X1 oscillation) is used as CPU clock



Notes 1. For details of the standby release signal, see Figure 15-1.

2. STOP mode release time

Supply of the clock is stopped: 18 μ s to 65 μ s Wait

- When vectored interrupt servicing is carried out: 7 clocks
- When vectored interrupt servicing is not carried out: 1 clock

Caution To reduce the oscillation stabilization time after release from the STOP mode while CPU operates based on the high-speed system clock (X1 oscillation), switch the clock to the high-speed on-chip oscillator clock temporarily before executing the STOP instruction.


Remarks 1. The clock supply stop time varies depending on the temperature conditions and STOP mode period.2. The broken lines indicate the case when the interrupt request that has released the standby mode is acknowledged.


RENESAS

(b) Release by reset signal generation


When the reset signal is generated, STOP mode is released, and then, as in the case with a normal reset operation, the program is executed after branching to the reset vector address.

Figure 16-4. STOP Mode Release by Reset





(2) When high-speed system clock is used as CPU clock



Note For the reset processing time, see CHAPTER 17 RESET FUNCTION. For the reset processing time of the power-on-reset circuit (POR) and voltage detector (LVD), see CHAPTER 18 POWER-ON-RESET CIRCUIT.



16.3.3 SNOOZE mode

(1) SNOOZE mode setting and operating statuses

The SNOOZE mode can only be specified for CSIp, UARTq, or the A/D converter. Note that this mode can only be specified if the CPU clock is the high-speed on-chip oscillator clock.

When using CSIp or UARTq in the SNOOZE mode, set the SWCm bit of the serial standby control register 0 (SSC0) to 1 immediately before switching to the STOP mode. For details, see **11.3 Registers Controlling Serial Array Unit**. When using the A/D converter in the SNOOZE mode, set the AWC bit of the A/D converter mode register 2 (ADM2) to 1 immediately before switching to the STOP mode. For details, see **10.3 Registers Controlling A/D Converter**.

Remark p = 00; q = 0; m = 0

In SNOOZE mode transition, wait status to be only following time.

Transition time from STOP mode to SNOOZE mode: 18 μs to 65 μs

Remark Transition time from STOP mode to SNOOZE mode varies depending on the temperature conditions and the STOP mode period.

Transition time from SNOOZE mode to normal operation:

- When vectored interrupt servicing is carried out:
 - HS (High-speed main) mode : "4.99 μ s to 9.44 μ s" + 7 clocks
 - LS (Low-speed main) mode : "1.10 μ s to 5.08 μ s" + 7 clocks
 - LV (Low-voltage main) mode : "16.58 μs to 25.40 μs " + 7 clocks
- When vectored interrupt servicing is not carried out:
 - HS (High-speed main) mode : "4.99 μ s to 9.44 μ s" + 1 clock
 - LS (Low-speed main) mode : "1.10 μs to 5.08 μs " + 1 clock
 - LV (Low-voltage main) mode : "16.58 μ s to 25.40 μ s" + 1 clock

The operating statuses in the SNOOZE mode are shown below.



STOP Mode Setting Item			When Inputting CSIp/UARTq Data Reception Signal or A/D Converter Timer Trigger Signal While in STOP Mode			
			When CPU Is Operating on High-speed on-chip oscillator clock (f⊮)			
System clock			Clock supply to the CPU is stopped			
Main s	system clock	fін	Operation started			
		fx	Stopped			
		fex				
fı∟			Set by bits 0 (WDSTBYON) and 4 (WDTON) of option byte (000C0H), and WUTMMCK0 bit of subsystem clock supply mode control register (OSMC) • WUTMMCK0 = 1: Oscillates • WUTMMCK0 = 0 and WDTON = 0: Stops • WUTMMCK0 = 0, WDTON = 1, and WDSTBYON = 1: Oscillates • WUTMMCK0 = 0, WDTON = 1, and WDSTBYON = 0: Stops			
CPU			Operation stopped			
Code flash	n memory					
Data flash	memory					
RAM			Operation stopped (operable when DMA is executed)			
Port (latch	ı)		Use of the status while in the STOP mode continues			
Timer arra	ıy unit		Operation disabled			
12-bit inte	rval timer		Operable			
Watchdog	timer		See CHAPTER 9 WATCHDOG TIMER.			
Clock output/buzzer output		put	Operation disabled			
A/D conve	erter		Operable			
Serial arra	iy unit (SAU)		Operable only CSIp and UARTq only. Operation disabled other than CSIp and UARTq.			
Serial inte	rface (IICA)		Operation disabled			
Multiplier and divider/multiply- accumulator						
DMA controller						
Power-on-	reset function	1	Operable			
Voltage detection function		on				
External ir	nterrupt					
CRC	High-speed	CRC	Operation disabled			
operation function	General-pur	pose				
RAM parity error detection function		n function				
RAM guard function						
SFR guard function						
Illegal-memory access detection function						

Table 16-3. Operating Statuses in SNOOZE Mode

 Remarks 1.
 Operation stopped:
 Operation is automatically stopped before switching to the SNOOZE mode.

 Operation disabled:
 Operation is stopped before switching to the SNOOZE mode.

file: High-speed on-chip oscillator clock f_{L} : Low-speed on-chip oscillator clock

fx: X1 clock

fex: External main system clock

2. p = 00; q = 0



(2) Timing diagram when the interrupt request signal is generated in the SNOOZE mode




Figure 16-5. When the Interrupt Request Signal is Generated in the SNOOZE Mode

Notes 1. For details of the standby release signal, see **Figure 15-1**.

- 2. Transition time from STOP mode to SNOOZE mode
- 3. Transition time from SNOOZE mode to normal operation
- 4. Enable the SNOOZE mode (AWC = 1 or SWC = 1) immediately before switching to the STOP mode.
- 5. Be sure to release the SNOOZE mode (AWC = 0 or SWC = 0) immediately after return to the normal operation.

(3) Timing diagram when the interrupt request signal is not generated in the SNOOZE mode




Figure 16-6. When the Interrupt Request Signal is not Generated in the SNOOZE Mode

Notes 1. For details of the standby release signal, see **Figure 15-1**.

- 2. Transition time from STOP mode to SNOOZE mode
- 3. Enable the SNOOZE mode (AWC = 1 or SWC = 1) immediately before switching to the STOP mode.
- Remark For details of the SNOOZE mode function, see CHAPTER 10 A/D CONVERTER and CHAPTER 11 SERIAL ARRAY UNIT.

CHAPTER 17 RESET FUNCTION

The following seven operations are available to generate a reset signal.


- (1) External reset input via RESET pin
- (2) Internal reset by watchdog timer program loop detection
- (3) Internal reset by comparison of supply voltage and detection voltage of power-on-reset (POR) circuit
- (4) Internal reset by comparison of supply voltage of the voltage detector (LVD) and detection voltage
- (5) Internal reset by execution of illegal instruction^{Note}
- (6) Internal reset by RAM parity error
- (7) Internal reset by illegal-memory access

External and internal resets start program execution from the address stored at 00000H and 00001H when the reset signal is generated.

A reset is effected when a low level is input to the RESET pin, the watchdog timer overflows, or by POR and LVD circuit voltage detection, execution of illegal instruction^{Note}, RAM parity error or illegal-memory access, and each item of hardware is set to the status shown in Table 17-1.

- Note The illegal instruction is generated when instruction code FFH is executed. Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.
- Cautions 1. For an external reset, input a low level for 10 μ s or more to the RESET pin.
 - To perform an external reset upon power application, input a low level to the RESET pin, turn power on, continue to input a low level to the pin for 10 us or more within the operating voltage range shown in 27.4 AC Characteristics, and then input a high level to the pin.
 - 2. During reset input, the X1 clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock stop oscillating. External main system clock input becomes invalid.
 - 3. The port pins become the following state because each SFR and 2nd SFR are initialized after reset.
 - P40: High-impedance during the external reset period or reset period by the POR. High level during other types of reset or after receiving a reset signal (connected to the internal pull-up resistor).
 - Ports other than P40: High-impedance during the reset period or after receiving a reset signal.
- Remark VPOR: POR power supply rise detection voltage
 - VLVD: LVD detection voltage





RENESAS



R7F0C903-908

2. LVIS: Voltage detection level register

Remarks 1. LVIM: Voltage detection register

17.1 Timing of Reset Operation

This LSI is reset by input of the low level on the RESET pin and released from the reset state by input of the high level on the RESET pin. After reset processing, execution of the program with the high-speed on-chip oscillator clock as the operating clock starts.






Figure 17-2. Timing of Reset by RESET Input

Release from the reset state is automatic in the case of a reset due to a watchdog timer overflow, execution of an illegal instruction, detection of a RAM parity error, or detection of illegal memory access. After reset processing, execution of the program with the high-speed on-chip oscillator clock as the operating clock starts.







Notes 1. Reset times (times for release from the external reset state) After the first release of the POR: 0.672 ms (typ.), 0.832 ms (max.) when the LVD is in use. 0.399 ms (typ.), 0.519 ms (max.) when the LVD is off. After the second release of the POR: 0.531 ms (typ.), 0.675 ms (max.) when the LVD is in use. 0.259 ms (typ.), 0.362 ms (max.) when the LVD is off.

After power is supplied, a voltage stabilization waiting time of about 0.99 ms (typ.) and up to 2.30 ms (max.) is required before reset processing starts after release of the external reset.

- **2.** The state of P40 is as follows.
 - High-impedance during the external reset period or reset period by the POR.
 - High level during other types of reset or after receiving a reset signal (connected to the internal pull-up resistor).

Reset by POR and LVD circuit supply voltage detection is automatically released when $V_{DD} \ge V_{POR}$ or $V_{DD} \ge V_{LVD}$ after the reset. After reset processing, execution of the program with the high-speed on-chip oscillator clock as the operating clock starts. For details, see **CHAPTER 18 POWER-ON-RESET CIRCUIT** or **CHAPTER 19 VOLTAGE DETECTOR**.



17.2 States of Operation During Reset Periods

Table 17-1 shows the states of operation during reset periods. Table 17-2 shows the states of the hardware after receiving a reset signal.

Item			During Reset Period
System clock			Clock supply to the CPU is stopped.
Main s	Main system clock fin		Operation stopped
		fx	Operation stopped (the X1 and X2 pins are input port mode)
		fex	Clock input invalid (the pin is input port mode)
fı∟			Operation stopped
CPU			Operation stopped
Code flash	memory		Operation stopped
Data flash	memory		Operation stopped
RAM			Operation stopped
Port (latch)			High impedance Note
Timer array	/ unit		Operation stopped
12-bit inter	val timer		
Watchdog	timer		
Clock outp	ut/buzzer output		
A/D conver	ter		
Serial array	/ unit (SAU)		
Serial interface (IICA)			
-	Multiplier & divider, multiply- accumulator		
DMA contro	oller		
Power-on-ı	eset function		Detection operation possible
Voltage detection function			Operation is possible in the case of an LVD reset and stopped in the case of other types of reset.
External interrupt			Operation stopped
CRC	High-speed CR		
operation function	General-purpos	e CRC	
RAM parity error detection function		unction	
RAM guard function			
SFR guard function			
Illegal-memory access detection function		ction	

Table 17-1.	States of O	peration During	Reset Period
	010100 01 0	poration barning	1000011 01100

Note P40 becomes the following state.

• P40: High-impedance during the external reset period or reset period by the POR. High level during other types of reset (connected to the internal pull-up resistor).

(Remark is listed on the next page.)



Remark fin: High-speed on-chip oscillator clock

- fx: X1 oscillation clock
- fex: External main system clock
- fil: Low-speed on-chip oscillator clock

Table 17-2. State of Hardware After Receiving a Reset Signal

	After Reset AcknowledgmentNote			
Program counter (PC)		The contents of the reset vector table (00000H, 00001H) are set.		
Stack pointer (SP)		Undefined		
Program status word (I	PSW)	06H		
RAM	Data memory	Undefined		
	General-purpose registers	Undefined		

- **Note** During reset signal generation or oscillation stabilization time wait, only the PC contents among the hardware statuses become undefined. All other hardware statuses remain unchanged after reset.
- RemarkFor the state of the special function register (SFR) after receiving a reset signal, see 3.1.4 Special function
register (SFR) area and 3.1.5 Extended special function register (2nd SFR: 2nd Special Function
Register) area.



17.3 Register for Confirming Reset Source

17.3.1 Reset Control Flag Register (RESF)

Many internal reset generation sources exist in the RL78 microcontroller. The reset control flag register (RESF) is used to store which source has generated the reset request.

The RESF register can be read by an 8-bit memory manipulation instruction.

RESET input, reset by power-on-reset (POR) circuit, and reading the RESF register clear TRAP, WDTRF, RPERF, IAWRF, and LVIRF flags.

Figure 17-4. Format of Reset Control Flag Register (RESF)

Address: FFFA8H After reset: Undefined Note 1 R

7 6 2 0 Symbol 4 3 1 5 RESF WDTRF RPERF IAWRF TRAP 0 0 0 LVIRF

TRAP	Internal reset request by execution of illegal instruction ^{Note 2}			
0	Internal reset request is not generated, or the RESF register is cleared.			
1	Internal reset request is generated.			

WDTRF	Internal reset request by watchdog timer (WDT)			
0	Internal reset request is not generated, or the RESF register is cleared.			
1	Internal reset request is generated.			

RPERF	Internal reset request t by RAM parity
0	Internal reset request is not generated, or the RESF register is cleared.
1	Internal reset request is generated.

IAWRF	Internal reset request t by illegal-memory access			
0	Internal reset request is not generated, or the RESF register is cleared.			
1	Internal reset request is generated.			

I	LVIRF	Internal reset request by voltage detector (LVD)
ſ	0	Internal reset request is not generated, or the RESF register is cleared.
	1	Internal reset request is generated.

Notes 1. The value after reset varies depending on the reset source. See Table 17-3.

 The illegal instruction is generated when instruction code FFH is executed. Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.

Cautions 1. Do not read data by a 1-bit memory manipulation instruction.

2. When enabling RAM parity error resets (RPERDIS = 0), be sure to initialize the used RAM area at data access or the used RAM area + 10 bytes at execution of instruction from the RAM area. Reset generation enables RAM parity error resets (RPERDIS = 0). For details, see 20.3.3 RAM parity error detection function.

The status of the RESF register when a reset request is generated is shown in Table 17-3.

Reset Source Flag	RESET Input	Reset by POR	Reset by Execution of Illegal Instruction	Reset by WDT	Reset by RAM parity error	Reset by illegal- memory access	Reset by LVD
TRAP bit	Cleared (0)	Cleared (0)	Set (1)	Held	Held	Held	Held
WDTRF bit			Held	Set (1)			
RPERF bit				Held	Set (1)		
IAWRF bit					Held	Set (1)	
LVIRF bit						Held	Set (1)

Table 17-3	8. RESF Register Status When Reset Request Is Generated
------------	---------------------------------------------------------

The RESF register is automatically cleared when it is read by an 8-bit memory manipulation instruction. Figure 17-5 shows the procedure for checking a reset source.






Figure 17-5. Example of Procedure for Checking Reset Source

The flow described above is an example of the procedure for checking.



CHAPTER 18 POWER-ON-RESET CIRCUIT

18.1 Functions of Power-on-reset Circuit

The power-on-reset circuit (POR) has the following functions.

• Generates internal reset signal at power on.

The reset signal is released when the supply voltage (V_{DD}) exceeds the detection voltage (V_{POR}). Note that the reset state must be retained until the operating voltage becomes in the range defined in **27.4 AC Characteristics**. This is done by utilizing the voltage detection circuit or controlling the externally input reset signal.

Compares supply voltage (VDD) and detection voltage (VPDR), generates internal reset signal when VDD < VPDR. Note that, after power is supplied, this LSI should be placed in the STOP mode, or in the reset state by utilizing the voltage detection circuit or externally input reset signal, before the operation voltage falls below the range defined in 27.4 AC Characteristics. When restarting the operation, make sure that the operation voltage has returned within the range of operation.


Caution If an internal reset signal is generated in the power-on-reset circuit, the reset control flag register (RESF) is cleared.


- **Remarks 1.** The RL78 microcontroller incorporates multiple hardware functions that generate an internal reset signal. A flag that indicates the reset source is located in the reset control flag register (RESF) for when an internal reset signal is generated by the watchdog timer (WDT), voltage-detector (LVD), illegal instruction execution, RAM parity error, or illegal-memory access. The RESF register is not cleared to 00H and the flag is set to 1 when an internal reset signal is generated by the watchdog timer (WDT), voltage-detector (LVD), illegal instruction execution, RAM parity error, or illegal-memory access. For details of the RESF register, see **CHAPTER 17 RESET FUNCTION**.
 - VPOR: POR power supply rise detection voltage
 VPDR: POR power supply fall detection voltage
 For details, see 27.6.3 POR circuit characteristics.



18.2 Configuration of Power-on-reset Circuit

The block diagram of the power-on-reset circuit is shown in Figure 18-1.






18.3 Operation of Power-on-reset Circuit

The timing of generation of the internal reset signal by the power-on-reset circuit and voltage detector is shown below.



Figure 18-2. Timing of Generation of Internal Reset Signal by Power-on-reset Circuit and Voltage Detector (1/3)



(1) When the externally input reset signal on the $\overline{\text{RESET}}$ pin is used

- **Notes 1.** The internal reset processing time includes the oscillation accuracy stabilization time of the high-speed onchip oscillator clock.
 - 2. The high-speed on-chip oscillator clock or a high-speed system clock can be selected as the CPU clock. To use the X1 clock, use the oscillation stabilization time counter status register (OSTC) to confirm the lapse of the oscillation stabilization time.
 - 3. The time until normal operation starts includes the following reset processing time when the external reset is released (release from the first external reset following release from the POR state) after the RESET signal is driven high (1) as well as the voltage stabilization wait time after VPOR (1.51 V, typ.) is reached. Reset processing time when the external reset is released is shown below.

Release from the first external reset following release from the POR state:

0.672 ms (typ.), 0.832 ms (max.) (when the LVD is in use)

0.399 ms (typ.), 0.519 ms (max.) (when the LVD is off)

Reset times in cases of release from an external reset other than the above are listed below.

Release from the reset state for external resets other than the above case:


0.531 ms (typ.), 0.675 ms (max.) (when the LVD is in use)


0.259 ms (typ.), 0.362 ms (max.) (when the LVD is off)

- 4. After power is supplied, the reset state must be retained until the operating voltage becomes in the range defined in 27.4 AC Characteristics. This is done by controlling the externally input reset signal. After power supply is turned off, this LSI should be placed in the STOP mode, or in the reset state by utilizing the voltage detection circuit or externally input reset signal, before the voltage falls below the operating range. When restarting the operation, make sure that the operation voltage has returned within the range of operation.
- Remark
 VPOR:
 POR power supply rise detection voltage

 VPDR:
 POR power supply fall detection voltage
- Caution For power-on reset, be sure to use the externally input reset signal on the RESET pin when the LVD is off. For details, see CHAPTER 19 VOLTAGE DETECTOR.

RENESAS





(2) LVD interrupt & reset mode (option byte 000C1: LVIMDS1, LVIMDS0 = 1, 0)

- **Notes 1.** The internal reset processing time includes the oscillation accuracy stabilization time of the high-speed onchip oscillator clock.
 - 2. The high-speed on-chip oscillator clock or a high-speed system clock can be selected as the CPU clock. To use the X1 clock, use the oscillation stabilization time counter status register (OSTC) to confirm the lapse of the oscillation stabilization time.
 - After the interrupt request signal (INTLVI) is generated, the LVILV and LVIMD bits of the voltage detection level register (LVIS) are automatically set to 1. After INTLVI is generated, appropriate settings should be made according to Figure 19-8 Setting Procedure for Operating Voltage Check and Reset and Figure 19-9 Initial Setting of Interrupt and Reset Mode, taking into consideration that the supply voltage might return to the high voltage detection level (VLVDH) or higher without falling below the low voltage detection level (VLVDH).
 - 4. The time until normal operation starts includes the following LVD reset processing time after the LVD detection level (VLVDH) is reached as well as the voltage stabilization wait + POR reset processing time after the VPOR (1.51 V, typ.) is reached. LVD reset processing time: 0 ms to 0.0701 ms (max.)
- Remark
 VLVDH, VLVDL: LVD detection voltage

 VPOR:
 POR power supply rise detection voltage

 VPDR:
 POR power supply fall detection voltage







Figure 18-2. Timing of Generation of Internal Reset Signal by Power-on-reset Circuit and Voltage Detector (3/3)



(3) LVD reset mode (option byte 000C1H: LVIMDS1 = 1, LVIMDS0 = 1)

- Notes 1. The internal reset processing time includes the oscillation accuracy stabilization time of the high-speed onchip oscillator clock.
 - 2. The high-speed on-chip oscillator clock or a high-speed system clock can be selected as the CPU clock. To use the X1 clock, use the oscillation stabilization time counter status register (OSTC) to confirm the lapse of the oscillation stabilization time.
 - 3. The time until normal operation starts includes the following LVD reset processing time after the LVD detection level (VLVD) is reached as well as the voltage stabilization wait + POR reset processing time after the VPOR (1.51 V, typ.) is reached.

LVD reset processing time: 0 ms to 0.0701 ms (max.)

- 4. When the power supply voltage is below the lower limit for operation and the power supply voltage is then restored after an internal reset is generated only by the voltage detector (LVD), the following LVD reset processing time is required after the LVD detection level (VLVD) is reached. LVD reset processing time: 0.0511 ms (typ.), 0.0701 ms (max.)
- Remarks 1. VLVDH, VLVDL: LVD detection voltage VPOR: POR power supply rise detection voltage VPDR: POR power supply fall detection voltage
 - 2. When the LVD interrupt mode is selected (option byte 000C1H: LVIMD1 = 0, LVIMD0 = 1), the time until normal operation starts after power is turned on is the same as the time specified in Note 3 of Figure 18-2 (3).

CHAPTER 19 VOLTAGE DETECTOR

19.1 Functions of Voltage Detector

The operation mode and detection voltages (V_{LVDH} , V_{LVDL} , V_{LVD}) for the voltage detector is set by using the option byte (000C1H).

The voltage detector (LVD) has the following functions.

- The LVD circuit compares the supply voltage (V_{DD}) with the detection voltage (V_{LVDH}, V_{LVDL}, V_{LVD}), and generates an internal reset or internal interrupt signal.
- The detection level for the power supply detection voltage (VLVDH, VLVDL, VLVD) can be selected by using the option byte as one of 14 levels (For details, see CHAPTER 22 OPTION BYTE).
- Operable in STOP mode.
- After power is supplied, the reset state must be retained until the operating voltage becomes in the range defined in 27.4 AC Characteristics. This is done by utilizing the voltage detector circuit or controlling the externally input reset signal. After the power supply is turned off, this LSI should be placed in the STOP mode, or placed in the reset state by utilizing the voltage detector circuit or controlling the externally input reset signal before the voltage falls below the operating range. The range of operating voltage varies with the setting of the user option byte (000C2H or 010C2H).
- (a) Interrupt & reset mode (option byte LVIMDS1, LVIMDS0 = 1, 0)

The two detection voltages (V_{LVDH}, V_{LVDL}) are selected by the option byte 000C1H. The high-voltage detection level (V_{LVDH}) is used for releasing resets and generating interrupts. The low-voltage detection level (V_{LVDL}) is used for generating resets.

- (b) Reset mode (option byte LVIMDS1, LVIMDS0 = 1, 1)
 The detection voltage (V_{LVD}) selected by the option byte 000C1H is used for generating/releasing resets.
- (c) Interrupt mode (option byte LVIMDS1, LVIMDS0 = 0, 1)
 The detection voltage (V_{LVD}) selected by the option byte 000C1H is used for releasing resets/generating interrupts.

The reset and internal interrupt signals are generated in each mode as follows.

Interrupt & reset mode	Reset mode	Interrupt mode
(LVIMDS1, LVIMDS0 = 1, 0)	(LVIMDS1, LVIMDS0 = 1, 1)	(LVIMDS1, LVIMDS0 = 0, 1)
Generates an interrupt request signal by detecting $V_{DD} < V_{LVDH}$ when the power supply voltage falls, and an internal reset by detecting $V_{DD} < V_{LVDL}$.	Releases an internal reset by detecting $V_{DD} \ge V_{LVD}$. Generates an internal reset by detecting $V_{DD} < V_{LVD}$.	Retains the state of an internal reset by the LVD immediately after a reset until $V_{DD} \ge V_{LVD}$. Releases the LVD internal reset by detecting $V_{DD} \ge V_{LVD}$.
Releases an internal reset by detecting $V_{DD} \ge V_{LVDH}$.		Generates an interrupt request signal (INTLVI) by detecting $V_{DD} < V_{LVD}$ or $V_{DD} \ge$ V_{LVD} after the LVD internal reset is released.

While the voltage detector is operating, whether the supply voltage is more than or less than the detection level can be checked by reading the voltage detection flag (LVIF: bit 0 of the voltage detection register (LVIM)).


Bit 0 (LVIRF) of the reset control flag register (RESF) is set to 1 if reset occurs. For details of the RESF register, see CHAPTER 17 RESET FUNCTION.



19.2 Configuration of Voltage Detector

The block diagram of the voltage detector is shown in Figure 19-1.





19.3 Registers Controlling Voltage Detector

The voltage detector is controlled by the following registers.

- Voltage detection register (LVIM)
- Voltage detection level register (LVIS)



19.3.1 Voltage detection register (LVIM)

This register is used to specify whether to enable or disable rewriting the voltage detection level register (LVIS), as well as to check the LVD output mask status.

This register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 19-2. Format of Voltage Detection Register (LVIM)

Address:	FFFA9H	After reset: 00H	Note 1 R/	Note 2				
Symbol	<7>	6	5	4	3	2	<1>	<0>
LVIM	LVISEN Note 3	0	0	0	0	0	LVIOMSK	LVIF

LVISEN Note 3	Specification of whether to enable or disable rewriting the voltage detection level register (LVIS)
0	Disabling of rewriting the LVIS register (LVIOMSK = 0 (Mask of LVD output is invalid)
1	Enabling of rewriting the LVIS register Note 3 (LVIOMSK = 1 (Mask of LVD output is valid)

LVIOMSK	Mask status flag of LVD output
0	Mask of LVD output is invalid
1	Mask of LVD output is valid ^{Note 4}

LVIF	Voltage detection flag
0	Supply voltage (V_DD) \geq detection voltage (V_LVD), or when LVD is off
1	Supply voltage (V _{DD}) < detection voltage (V _{LVD})

Notes 1. The reset value changes depending on the reset source. If the LVIS register is reset by LVD, it is not reset but holds the current value. In other reset, LVISEN is cleared to 0.

- **2.** Bits 0 and 1 are read-only.
- **3.** LVISEN and LVIOMSK can only be set in the interrupt & reset mode (option byte LVIMDS1, LVIMDS0 = 1, 0). Do not change the initial value in other modes.
- **4.** LVIOMSK bit is only automatically set to "1" when the interrupt & reset mode is selected (option byte LVIMDS1, LVIMDS0 = 1, 0) and reset or interrupt by LVD is masked.
 - Period during LVISEN = 1
 - Waiting period from the time when LVD interrupt is generated until LVD detection voltage becomes stable
 - Waiting period from the time when the value of LVILV bit changes until LVD detection voltage becomes stable




19.3.2 Voltage detection level register (LVIS)

This register selects the voltage detection level.

This register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation input sets this register to 00H/01H/81H Note1.

Figure 19-3. Format of Voltage Detection Level Select Register (LVIS)



LVIMD ^{Note} 2	Operation mode of voltage detection
0	Interrupt mode
1	Reset mode

LVILV Note 2	LVD detection level
0	High-voltage detection level (VLVDH)
1	Low-voltage detection level (VLVDL or VLVDL)

Notes 1. The reset value changes depending on the reset source and the setting of the option byte. This register is not cleared (00H) by LVD reset.

The generation of reset signal other than an LVD reset sets as follows.

- When option byte LVIMDS1, LVIMDS0 = 1, 0: 00H
- When option byte LVIMDS1, LVIMDS0 = 1, 1: 81H
- When option byte LVIMDS1, LVIMDS0 = 0, 1: 01H
- 2. Writing "0" can only be allowed in the interrupt & reset mode (option byte LVIMDS1, LVIMDS0 = 1, 0). Do not set LVIMD and LVILV in other cases. The value is switched automatically when reset or interrupt is generated in the interrupt & reset mode.

Cautions 1. Rewrite the value of the LVIS register according to Figures 19-8 and 19-9.

 Specify the LVD operation mode and detection voltage (VLVDH, VLVDL, VLVD) of each mode by using the option byte 000C1H. Figure 19-4 shows the format of the user option byte (000C1H/010C1H). For details about the option byte, see CHAPTER 22 OPTION BYTE.



Figure 19-4. Format of User Option Byte (000C1H/010C1H) (1/2)

Address: 000C1H/010C1H Note

7	6	5	4	3	2	1	0
VPOC2	VPOC1	VPOC0	1	LVIS1	LVIS0	LVIMDS1	LVIMDS0

• LVD setting (interrupt & reset mode)

Detection voltage				Option byte setting value								
Vlvdh Vlvdl		VPOC2	VPOC1 VPOC0 LV		LVIS1	LVIS0 N		de setting				
Rising edge	Falling edge	Falling edge						LVIMDS1	LVIMDS0			
1.77 V	1.73 V	1.63 V	0	0	0	1	0	1	0			
1.88 V	1.84 V					0	1					
2.92 V	2.86 V					0	0					
1.98 V	1.94 V	1.84 V		0	1	1	0					
2.09 V	2.04 V					0	1					
3.13 V	3.06 V					0	0					
2.61 V	2.55 V	2.45 V		1	0	1	0					
2.71 V	2.65 V					0	1					
3.75 V	3.67 V					0	0					
2.92 V	2.86 V	2.75 V		1	1	1	0					
3.02 V	2.96 V					0	1					
4.06 V	3.98 V					0	0					
	_		Setting of val	ues other than	above is prohil	bited.						

• LVD setting (reset mode)

Detection voltage				Opt	ion byte settin	g value	-	
Vlvd		VPOC2	VPOC1	VPOC0	LVIS1	LVIS0	Mode	setting
Rising edge	Falling edge						LVIMDS1	LVIMDS0
1.67 V	1.63 V	0	0	0	1	1	1	1
1.77 V	1.73 V		0	0	1	0		
1.88 V	1.84 V		0	1	1	1		
1.98 V	1.94 V		0	1	1	0		
2.09 V	2.04 V		0	1	0	1		
2.50 V	2.45 V		1	0	1	1		
2.61 V	2.55 V		1	0	1	0		
2.71 V	2.65 V		1	0	0	1		
2.81 V	2.75 V		1	1	1	1		
2.92 V	2.86 V		1	1	1	0		
3.02 V	2.96 V		1	1	0	1		
3.13 V	3.06 V		0	1	0	0		
3.75 V	3.67 V		1	0	0	0		
4.06 V	3.98 V		1	1	0	0		
-	_	Setting of val	ues other than	above is prohil	bited.			

Note Set the same value as 000C1H to 010C1H when the boot swap operation is used because 000C1H is replaced by 010C1H.

Remarks 1. For details on the LVD circuit, see CHAPTER 19 VOLTAGE DETECTOR.

2. The detection voltage is a TYP. value. For details, see 27.6.4 LVD circuit characteristics.

(Cautions are listed on the next page.)

RENESAS

Figure 19-4. Format of User Option Byte (000C1H/010C1H) (2/2)

Address: 000C1H/010C1H Note

7	6	5	4	3	2	1	0
VPOC2	VPOC1	VPOC0	1	LVIS1	LVIS0	LVIMDS1	LVIMDS0

• LVD setting (interrupt mode)

Detection voltage			Option	n byte setting v	alue			
VLVD		VPOC2	VPOC1	VPOC0	LVIS1	LVIS0	Mode	setting
Rising edge	Falling edge						LVIMDS1	LVIMDS0
1.67 V	1.63 V	0	0	0	1	1	0	1
1.77 V	1.73 V		0	0	1	0		
1.88 V	1.84 V		0	1	1	1		
1.98 V	1.94 V		0	1	1	0		
2.09 V	2.04 V		0	1	0	1		
2.50 V	2.45 V		1	0	1	1		
2.61 V	2.55 V		1	0	1	0		
2.71 V	2.65 V		1	0	0	1		
2.81 V	2.75 V		1	1	1	1		
2.92 V	2.86 V		1	1	1	0		
3.02 V	2.96 V		1	1	0	1		
3.13 V	3.06 V		0	1	0	0		
3.75 V	3.67 V		1	0	0	0		
4.06 V	3.98 V		1	1	0	0		
=======================================	=	Setting of val	ues other than	above is prohi	bited.			

• LVD off (use of external reset input via RESET pin)

Detection	n voltage	Option byte setting value						
Vlvd		VPOC2	VPOC1	VPOC0	LVIS1	LVIS0	Mode setting	
Rising edge	Falling edge						LVIMDS1	LVIMDS0
-	_	1	×	×	×	×	×	1
-	_	Setting of val	ues other than	above is prohil	oited.			

Note Set the same value as 000C1H to 010C1H when the boot swap operation is used because 000C1H is replaced by 010C1H.

Cautions 1. Set bit 4 to 1.

2. After power is supplied, the reset state must be retained until the operating voltage becomes in the range defined in 27.4 AC Characteristics. This is done by utilizing the voltage detection circuit or controlling the externally input reset signal. After the power supply is turned off, this LSI should be placed in the STOP mode, or placed in the reset state by utilizing the voltage detection circuit or controlling the externally input reset signal, before the voltage falls below the operating range. The range of operating voltage varies with the setting of the user option byte (000C2H or 010C2H).

Remarks 1. ×: don't care

- 2. For details on the LVD circuit, see CHAPTER 19 VOLTAGE DETECTOR.
- 3. The detection voltage is a TYP. value. For details, see 27.6.4 LVD circuit characteristics.

19.4 Operation of Voltage Detector

19.4.1 When used as reset mode

Specify the operation mode (the reset mode (LVIMDS1, LVIMDS0 = 1, 1)) and the detection voltage (V_{LVD}) by using the option byte 000C1H.

The operation is started in the following initial setting state when the reset mode is set.

- Bit 7 (LVISEN) of the voltage detection register (LVIM) is set to 0 (disable rewriting of voltage detection level register (LVIS))
- The initial value of the voltage detection level select register (LVIS) is set to 81H.
 Bit 7 (LVIMD) is 1 (reset mode).
 Bit 0 (LVILV) is 1 (low-voltage detection level: VLVD).
- Operation in LVD reset mode

In the reset mode (option byte LVIMDS1, LVIMDS0 = 1, 1), the state of an internal reset by LVD is retained until the supply voltage (V_{DD}) exceeds the voltage detection level (V_{LVD}) after power is supplied. The internal reset is released when the supply voltage (V_{DD}) exceeds the voltage detection level (V_{LVD}).

At the fall of the power supply voltage, an internal reset by LVD is generated when the supply voltage (V_{DD}) falls below the voltage detection level (V_{LVD}).

Figure 19-5 shows the timing of the internal reset signal generated in the LVD reset mode.






Figure 19-5. Timing of Voltage Detector Internal Reset Signal Generation (Option Byte LVIMDS1, LVIMDS0 = 1, 1)

 Remark
 VPOR:
 POR power supply rise detection voltage

 VPDR:
 POR power supply fall detection voltage



19.4.2 When used as interrupt mode

Specify the operation mode (the interrupt mode (LVIMDS1, LVIMDS0 = 0, 1)) and the detection voltage (V_{LVD}) by using the option byte 000C1H.

The operation is started in the following initial setting state when the interrupt mode is set.

- Bit 7 (LVISEN) of the voltage detection register (LVIM) is set to 0 (disable rewriting of voltage detection level register (LVIS))
- The initial value of the voltage detection level select register (LVIS) is set to 01H.
 Bit 7 (LVIMD) is 0 (interrupt mode).
 Bit 0 (LVILV) is 1 (low-voltage detection level: VLVD).
- Operation in LVD interrupt mode

In the interrupt mode (option byte LVIMDS1, LVIMDS0 = 0, 1), the state of an internal reset by LVD is retained immediately after a reset until the supply voltage (V_{DD}) exceeds the voltage detection level (V_{LVD}). The internal reset is released when the supply voltage (V_{DD}) exceeds the voltage detection level (V_{LVD}).

After the LVD internal reset is released, an interrupt request signal (INTLVI) by the LVD is generated when the supply voltage (V_{DD}) exceeds the voltage detection level (V_{LVD}).

When the voltage falls, this LSI should be placed in the STOP mode, or placed in the reset state by controlling the externally input reset signal, before the power supply voltage falls below the operating voltage range defined in **27.4 AC Characteristics**. When restarting the operation, make sure that the operation voltage has returned within the range of operation.

Figure 19-6 shows the timing of the interrupt request signal generated in the LVD interrupt mode.






Figure 19-6. Timing of Voltage Detector Internal Interrupt Signal Generation (Option Byte LVIMDS1, LVIMDS0 = 0, 1)

- **Notes 1.** The LVIMK flag is set to "1" by reset signal generation.
 - 2. When the power supply voltage falls, this LSI should be placed in the STOP mode, or placed in the reset state by controlling the externally input reset signal, before the voltage falls below the operating voltage range defined in 27.4 AC characteristics. When restarting the operation, make sure that the operation voltage has returned within the range of operation.
- Remark
 VPOR:
 POR power supply rise detection voltage

 VPDR:
 POR power supply fall detection voltage



19.4.3 When used as interrupt & reset mode

Specify the operation mode (the interrupt & reset (LVIMDS1, LVIMDS0 = 1, 0)) and the detection voltage (VLVDH, VLVDL) by using the option byte 000C1H.

The operation is started in the following initial setting state when the interrupt & reset mode is set.

- Bit 7 (LVISEN) of the voltage detection register (LVIM) is set to 0 (disable rewriting of voltage detection level register (LVIS))
- The initial value of the voltage detection level select register (LVIS) is set to 00H. Bit 7 (LVIMD) is 0 (interrupt mode). Bit 0 (LVILV) is 0 (high-voltage detection level: VLVDH).
- Operation in LVD interrupt & reset mode

In the interrupt & reset mode (option byte LVIMDS1, LVIMDS0 = 1, 0), the state of an internal reset by LVD is retained until the supply voltage (V_{DD}) exceeds the high-voltage detection level (V_{LVDH}) after power is supplied. The internal reset is released when the supply voltage (V_{DD}) exceeds the high-voltage detection level (V_{LVDH}). An interrupt request signal by LVD (INTLVI) is generated and arbitrary save processing is performed when the supply voltage (V_{DD}) falls below the high-voltage detection level (V_{LVDH}). After that, an internal reset by LVD is generated when the supply voltage (V_{DD}) falls below the high-voltage detection level (V_{LVDH}). After INTLVD is generated when the supply voltage (V_{DD}) falls below the low-voltage detection level (V_{LVDL}). After INTLVD is generated, an interrupt request signal is not generated even if the supply voltage becomes equal to or higher than the high-voltage detection voltage (V_{LVDH}) without falling below the low-voltage detection voltage (V_{LVDL}). To use the LVD reset & interrupt mode, perform the processing according to **Figure 19-8 Setting Procedure for Operating Voltage Check and Reset** and **Figure 19-9 Initial Setting of Interrupt and Reset Mode**.

Figure 19-7 shows the timing of the internal reset signal and interrupt signal generated in the LVD interrupt & reset mode.






Figure 19-7. Timing of Voltage Detector Reset Signal and Interrupt Signal Generation (Option Byte LVIMDS1, LVIMDS0 = 1, 0) (1/2)


(Notes and Remark are listed on the next page.)


RENESAS

- **Notes 1.** The LVIMK flag is set to "1" by reset signal generation.
 - 2. After an interrupt is generated, perform the processing according to Figure 19-8 Setting Procedure for Operating Voltage Check and Reset.
 - 3. After a reset is released, perform the processing according to Figure 19-9 Initial Setting of Interrupt and Reset Mode.
- Remark
 VPOR:
 POR power supply rise detection voltage

 VPDR:
 POR power supply fall detection voltage









(Notes and Remark are listed on the next page.)



- **Notes 1.** The LVIMK flag is set to "1" by reset signal generation.
 - 2. After an interrupt is generated, perform the processing according to Figure 19-8 Setting Procedure for Operating Voltage Check and Reset.
 - 3. After a reset is released, perform the processing according to Figure 19-9 Initial Setting of Interrupt and Reset Mode.
- Remark
 VPOR:
 POR power supply rise detection voltage

 VPDR:
 POR power supply fall detection voltage









When setting an interrupt and reset mode (LVIMDS1, LVIMDS0 = 1, 0), voltage detection stabilization wait time for 400 μ s or 5 clocks of fill is necessary after LVD reset is released (LVIRF = 1). After waiting until voltage detection stabilization, (0) clear the LVIMD bit for initialization. While voltage detection stabilization wait time is being counted and when the LVIMD bit is rewritten, set LVISEN to 1 to mask a reset or interrupt generation by LVD.

Figure 19-9 shows the procedure for initial setting of interrupt and reset mode.





Remark fil: Low-speed on-chip oscillator clock frequency



19.5 Cautions for Voltage Detector


(1) Voltage fluctuation when power is supplied


In a system where the supply voltage (V_{DD}) fluctuates for a certain period in the vicinity of the LVD detection voltage, the system may be repeatedly reset and released from the reset status. In this case, the time from release of reset to the start of the operation of the microcontroller can be arbitrarily set by taking the following action.


<Action>

After releasing the reset signal, wait for the supply voltage fluctuation period of each system by means of a software counter that uses a timer, and then initialize the ports.

Figure 19-10. Example of Software Processing If Supply Voltage Fluctuation is 50 ms or Less in Vicinity of LVD Detection Voltage











(2) Delay from the time LVD reset source is generated until the time LVD reset has been generated or released There is some delay from the time supply voltage (VDD) < LVD detection voltage (VLVD) until the time LVD reset has been generated.

In the same way, there is also some delay from the time LVD detection voltage (V_{LVD}) \leq supply voltage (V_{DD}) until the time LVD reset has been released (see **Figure 19-11**).





<1>: Detection delay (300 µs (MAX.))

(3) Power on when LVD is off

Use the external rest input via the $\overline{\text{RESET}}$ pin when the LVD is off.

For an external reset, input a low level for 10 μ s or more to the RESET pin. To perform an external reset upon power application, input a low level to the RESET pin, turn power on, continue to input a low level to the pin for 10 μ s or more within the operating voltage range shown in **27.4 AC Characteristics**, and then input a high level to the pin.

(4) Power supply voltage fall when LVD is off or LVD interrupt mode is selected

When the power supply voltage falls with the LVD is off or with the LVD interrupt mode is selected, this LSI should be placed in the STOP mode, or placed in the reset state by controlling the externally input reset signal, before the voltage falls below the operating voltage range defined in **27.4 AC characteristics**. When restarting the operation, make sure that the operation voltage has returned within the range of operation.



CHAPTER 20 SAFETY FUNCTIONS

20.1 Overview of Safety Functions

The following safety functions are provided in these products to comply with the IEC60730 and IEC61508 safety standards.

These functions enable the microcontroller to self-diagnose abnormalities and stop operating if an abnormality is detected.

(1) Flash memory CRC operation function (high-speed CRC, general-purpose CRC)

This detects data errors in the flash memory by performing CRC operations.

- Two CRC functions are provided in these products that can be used according to the application or purpose of use.
 - High-speed CRC: The CPU can be stopped and a high-speed check executed on its entire code flash
 memory area during the initialization routine.
 - General CRC: This can be used for checking various data in addition to the code flash memory area while the CPU is running.

(2) RAM parity error detection function

This detects parity errors when reading RAM data.

(3) RAM guard function

This prevents RAM data from being rewritten when the CPU freezes.

(4) SFR guard function

This prevents SFRs from being rewritten when the CPU freezes.

(5) Invalid memory access detection function

This detects illegal accesses to invalid memory areas (such as areas where no memory is allocated and areas to which access is restricted).

(6) Frequency detection function

This function allows a self-check of the CPU/peripheral hardware clock frequencies using the timer array unit.

(7) A/D test function

This is used to perform a self-check of the A/D converter by performing A/D conversion of the A/D converter's positive and negative reference voltages, analog input channel (ANI), and internal reference voltage.

Remark For usage examples of the safety functions complying with the IEC60730 safety standards, refer to the RL78 Family IEC60730/60335 self test library application notes (R01AN1062, R01AN1296).



20.2 Registers Used by Safety Functions

The safety functions use the following registers for each function.

Register	Each Function of Safety Function		
Flash memory CRC control register (CRC0CTL)	Flash memory CRC operation function		
Flash memory CRC operation result register (PGCRCL)	(high-speed CRC)		
CRC input register (CRCIN)	CRC operation function		
CRC data register (CRCD)	(general-purpose CRC)		
RAM parity error control register (RPECTL)	RAM parity error detection function		
Invalid memory access detection control register (IAWCTL)	RAM guard function		
	SFR guard function		
	Invalid memory access detection function		
Timer input select register 0 (TIS0)	Frequency detection function		
A/D test register (ADTES)	A/D test function		

The content of each register is described in 20.3 Operation of Safety Functions.

20.3 Operation of Safety Functions

20.3.1 Flash memory CRC operation function (high-speed CRC)

The IEC60730 standard mandates the checking of data in the flash memory, and recommends using CRC to do it. The high-speed CRC provided in these products can be used to check the entire code flash memory area during the initialization routine. The high-speed CRC can be executed only when the program is allocated on the RAM and in the HALT mode of the main system clock.

The high-speed CRC performs an operation by reading 32-bit data per clock from the flash memory while stopping the CPU. This function therefore can finish a check in a shorter time.

The CRC generator polynomial used complies with " $X^{16} + X^{12} + X^5 + 1$ " of CRC-16-CCITT.

The high-speed CRC operates in MSB first order from bit 31 to bit 0.

- Caution The CRC operation result might differ during on-chip debugging because the monitor program is allocated.
- **Remark** The operation result is different between the high-speed CRC and the general CRC, because the general CRC operates in LSB first order.

20.3.1.1 Flash memory CRC control register (CRC0CTL)

This register is used to control the operation of the high-speed CRC ALU, as well as to specify the operation range. The CRC0CTL register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.



00000H to 0BFFBH (48 Kbytes - 4 bytes)

Setting prohibited

0

0

0

Other than the above

0

Address: F	02F0H Af	ter reset: 00	H R/W								
Symbol	<7>	6		5	4	3	2	1	0		
CRC0CTL	CRC0EN	I 0		FEA5	FEA4	FEA3	FEA2	FEA1	FEA0		
-											
	CRC0EN				Contro	of CRC AL	U operation				
0 Stop the operation.											
	1	Start th	Start the operation according to HALT instruction execution.								
-		-									
	FEA5	FEA4	FEA3	FEA2	FEA1	FEA0	High-speed	CRC operation	n range		
	0	0	0	0	0	0	00000H to 03FFBH (16 Kbytes - 4 bytes)				
	0	0	0	0	0	1	00000H to 07FFBH (32 Kbytes - 4 bytes)				

Figure 20-1. Format of Flash Memory CRC Control Register (CRC0CTL)

Remark Input the expected CRC operation result value to be used for comparison in the lowest 4 bytes of the flash memory. Note that the operation range will thereby be reduced by 4 bytes.

0

1



20.3.1.2 Flash memory CRC operation result register (PGCRCL)

This register is used to store the high-speed CRC operation results.

The PGCRCL register can be set by a 16-bit memory manipulation instruction.

Reset signal generation clears this register to 0000H.

Figure 20-2. Format of Flash Memory CRC Operation Result Register (PGCRCL)

Address: F02F2H After reset: 0000H R/W

Symbol	15	14	13	12	11	10	9	8
PGCRCL	PGCRC15	PGCRC14	PGCRC13	PGCRC12	PGCRC11	PGCRC10	PGCRC9	PGCRC8
	7	6	5	4	3	2	1	0
	PGCRC7	PGCRC6	PGCRC5	PGCRC4	PGCRC3	PGCRC2	PGCRC1	PGCRC0

PGCRC15 to 0	High-speed CRC operation results
0000H to FFFFH	Store the high-speed CRC operation results.


Caution The PGCRCL register can only be written if CRC0EN (bit 7 of the CRC0CTL register) = 1.

Figure 20-3 shows the flowchart of flash memory CRC operation function (high-speed CRC).



<Operation flow>

Figure 20-3. Flowchart of Flash Memory CRC Operation Function (High-speed CRC)



Cautions 1. The CRC operation is executed only on the code flash.

- 2. Store the expected CRC operation value in the area below the operation range in the code flash.
- The CRC operation is enabled by executing the HALT instruction in the RAM area.
 Be sure to execute the HALT instruction in RAM area.

The expected CRC value can be calculated by using the Integrated Development Environment CubeSuite+. See the Integrated Development Environment CubeSuite+ user's manual for details.




20.3.2 CRC operation function (general-purpose CRC)

In order to guarantee safety during operation, the IEC61508 standard mandates the checking of data even while the CPU is operating.

In these products, a general CRC operation can be executed as a peripheral function while the CPU is operating. The general CRC can be used for checking various data in addition to the code flash memory area. The data to be checked can be specified by using software (a user-created program). CRC calculation function in the HALT mode can be used only during the DMA transmission.

The general CRC operation can be executed in the main system clock operation mode.

The CRC generator polynomial used is " $X^{16} + X^{12} + X^5 + 1$ " of CRC-16-CCITT. The data to be input is inverted in bit order and then calculated to allow for LSB-first communication. For example, if the data 12345678H is sent from the LSB, values are written to the CRCIN register in the order of 78H, 56H, 34H, and 12H, enabling a value of 08F6H to be obtained from the CRCD register. This is the result obtained by executing a CRC operation on the bit rows shown below, which consist of the data 12345678H inverted in bit order.



Caution Because the debugger rewrites the software break setting line to a break instruction during program execution, the CRC operation result differs if a software break is set in the CRC operation target area.

<Control register>

20.3.2.1 CRC input register (CRCIN)

CRCIN register is an 8-bit register that is used to set the CRC operation data of general-purpose CRC.

The possible setting range is 00H to FFH.

The CRCIN register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 20-4. Format of CRC Input Register (CRCIN)

Address: Fl	FFACH Afte	r reset: 00H F	R/W					
Symbol	7	6	5	4	3	2	1	0
CRCIN								
	Bits	7 to 0			Fund	ction		
	00H t	o FFH	Data input.					



20.3.2.2 CRC data register (CRCD)

This register is used to store the CRC operation result of the general-purpose CRC.

The setting range is 0000H to FFFFH.

After 1 clock of CPU/peripheral hardware clock (fcLK) has elapsed from the time CRCIN register is written, the CRC operation result is stored to the CRCD register.

The CRCD register can be set by a 16-bit memory manipulation instruction.

Reset signal generation clears this register to 0000H.

Figure 20-5. Format of CRC Data Register (CRCD)

Address: F02FAH After reset: 0000H R/W


Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CRCD																

Cautions 1. Read the value written to CRCD register before writing to CRCIN register.

2. If conflict between writing and storing operation result to CRCD register occurs, the writing is ignored.

<Operation flow>







20.3.3 RAM parity error detection function

The IEC60730 standard mandates the checking of RAM data. A single-bit parity bit is therefore added to all 8-bit data in these products's RAM. By using this RAM parity error detection function, the parity bit is appended when data is written, and the parity is checked when the data is read. This function can also be used to trigger a reset when a parity error occurs.

<Control register>

20.3.3.1 RAM parity error control register (RPECTL)

This register is used to control parity error generation check bit and reset generation due to parity errors. The RPECTL register can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation clears this register to 00H.

Figure 20-7. Format of RAM Parity Error Control Register (RPECTL)

Address: Fo	00F5H After	reset: 00H R	/W							
Symbol	<7>	6	5	4	3	2	1	<0>		
RPECTL	RPERDIS	0	0	0	0	0	0	RPEF		
	RPERDIS		Parity error reset mask flag							
	0	Enable parity	Enable parity error resets.							
	1	Disable parity	visable parity error resets.							
	RPEF		Parity error status flag							

RPEF	Parity error status flag
0	No parity error has occurred.
1	A parity error has occurred.

Caution The parity bit is appended when data is written, and the parity is checked when the data is read. Therefore, while RAM parity error resets are enabled (RPERDIS = 0), be sure to initialize RAM areas where data access is to proceed before reading data.

The RL78's CPU executes look-ahead due to the pipeline operation, the CPU might read an uninitialized RAM area that is allocated beyond the RAM used, which causes a RAM parity error.

Therefore, while RAM parity error resets are enabled (RPERDIS = 0), be sure to initialize the RAM area + 10 bytes when instructions are fetched from RAM areas. When using the self-programming function while RAM parity error resets are enabled (RPERDIS = 0), be sure to initialize the RAM area to overwrite + 10 bytes before overwriting.

Remarks 1. The parity error reset is enabled by default (RPERDIS = 0).

- Even if the parity error reset is disabled (RPERDIS = 1), the RPEF flag will be set (1) if a parity error occurs. If parity error resets are enabled (RPERDIS = 0) with RPEF set to 1, a parity error reset is generated when the RPERDIS bit is cleared to 0.
- **3.** The RPEF flag in the RPECTL register is set (1) when the RAM parity error occurs and cleared (0) by writing 0 to it or by any reset source. When RPEF = 1, the value is retained even if RAM for which no parity error has occurred is read.
- **4.** The general registers are not included for RAM parity error detection.






Figure 20-8. Flowchart of RAM Parity Check

Note To check internal reset status using a RAM parity error, see CHAPTER 17 RESET FUNCTION.



20.3.4 RAM guard function

In order to guarantee safety during operation, the IEC61508 standard mandates that important data stored in the RAM be protected, even if the CPU freezes.

This RAM guard function is used to protect data in the specified memory space.

If the RAM guard function is specified, writing to the specified RAM space is disabled, but reading from the space can be carried out as usual.

20.3.4.1 Invalid memory access detection control register (IAWCTL)

This register is used to control the detection of invalid memory access and RAM/SFR guard function.

GRAM1 and GRAM0 bits are used in RAM guard function.

0

1

The IAWCTL register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 20-9. Format of Invalid Memory Access Detection Control Register (IAWCTL)

Address. F	JUTON AILEIT	esel UUH R	/ v v							
Symbol	7	6	5	4	3	2	1	0		
IAWCTL	IAWEN	0	GRAM1	GRAM0	0	GPORT	GINT	GCSC		
	GRAM1	GRAM0		RAM guard space ^{Note}						
	0	0	Disabled. RA	Disabled. RAM can be written to.						
	0	1	The 128 bytes	The 128 bytes of space starting at the start address in the RAM						

The 256 bytes of space starting at the start address in the RAM

The 512 bytes of space starting at the start address in the RAM

Address: F0078H After reset: 00H R/W

1

1

Note The RAM start address differs depending on the size of the RAM provided with the product.



20.3.5 SFR guard function

In order to guarantee safety during operation, the IEC61508 standard mandates that important SFRs be protected from being overwritten, even if the CPU freezes.

This SFR guard function is used to protect data in the control registers used by the port function, interrupt function, clock control function, voltage detection function, and RAM parity error detection function.

If the SFR guard function is specified, writing to the specified SFRs is disabled, but reading from the SFRs can be carried out as usual.

20.3.5.1 Invalid memory access detection control register (IAWCTL)

This register is used to control the detection of invalid memory access and RAM/SFR guard function.

GPORT, GINT and GCSC bits are used in SFR guard function.

The IAWCTL register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 20-10. Format of Invalid Memory Access Detection Control Register (IAWCTL)

Address: F0078H After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
IAWCTL	IAWEN	0	GRAM1	GRAM0	0	GPORT	GINT	GCSC

GPORT	Control registers of port function guard
0	Disabled. Control registers of port function can be read or written to.
1	Enabled. Writing to control registers of port function is disabled. Reading is enabled.
	[Guarded SFR] PMxx, PUxx, PIMxx, POMxx, PMCxx, ADPC, PIOR Note

GINT	Registers of interrupt function guard
0	Disabled. Registers of interrupt function can be read or written to.
1	Enabled. Writing to registers of interrupt function is disabled. Reading is enabled.
	[Guarded SFR] IFxx, MKxx, PRxx, EGPx, EGNx

GCSC	Control registers of clock control function, voltage detector and RAM parity error detection function guard
0	Disabled. Control registers of clock control function, voltage detector and RAM parity error detection function can be read or written to.
1	Enabled. Writing to control registers of clock control function, voltage detector and RAM parity error detection function is disabled. Reading is enabled.
	[Guarded SFR] CMC, CSC, OSTS, CKC, PERx, OSMC, LVIM, LVIS, RPECTL

Note Pxx (Port register) is not guarded.




20.3.6 Invalid memory access detection function

The IEC60730 standard mandates checking that the CPU and interrupts are operating correctly.

The illegal memory access detection function triggers a reset if a memory space specified as access-prohibited is accessed.

The illegal memory access detection function applies to the areas indicated by NG in Figure 20-11.

Figure 20-11. Invalid access detection area





Products	Code flash memory (00000H to xxxxxH)	RAM (zzzzH to FFEFFH)	Detected lowest address for read/instruction fetch (execution) (yyyyyH)
R7F0C906B2DFP-C	16384 × 8 bit	2048 × 8 bit	10000H
R7F0C903B2DFP-C	(00000H to 03FFFH)	(FF700H to FFEFFH)	
R7F0C907B2DFP-C	32768 × 8 bit	2048 × 8 bit	10000H
R7F0C904B2DFP-C	(00000H to 07FFFH)	(FF700H to FFEFFH)	
R7F0C908B2DFP-C	49152 × 8 bit	3072 × 8 bit	10000H
R7F0C905B2DFP-C	(00000H to 0BFFFH)	(FF300H to FFEFFH)	

Note The following table lists the code flash memory, RAM, and lowest detection address for each product:

20.3.6.1 Invalid memory access detection control register (IAWCTL)

This register is used to control the detection of invalid memory access and RAM/SFR guard function.

IAWEN bit is used in invalid memory access detection function.

The IAWCTL register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 20-12. Format of Invalid Memory Access Detection Control Register (IAWCTL)

Symbol 7 6 5 4 3 2 1 0 IAWCTL IAWEN 0 GRAM1 GRAM0 0 GPORT GINT GCSC	Address: F(0078H After i	reset: 00H R	/W					
IAWCTL IAWEN 0 GRAM1 GRAM0 0 GPORT GINT GCSC	Symbol	7	6	5	4	3	2	1	0
	IAWCTL	IAWEN	0	GRAM1	GRAM0	0	GPORT	GINT	GCSC

IAWEN Note	Control of invalid memory access detection					
0	Disable the detection of invalid memory access.					
1	Enable the detection of invalid memory access.					

Note Only writing 1 to the IAWEN bit is enabled, not writing 0 to it after setting it to 1.

Remark By specifying WDTON = 1 (watchdog timer operation enable) for the option byte (000C0H), the invalid memory access function is enabled even IAWEN = 0.



20.3.7 Frequency detection function

The IEC60730 standard mandates checking that the oscillation frequency is correct.


By using the CPU/peripheral hardware clock frequency (fcLK) and measuring the pulse width of the input signal to channel 5 of the timer array unit 0 (TAU0), whether the proportional relationship between the two clock frequencies is correct can be determined. Note that, however, if one or both clock operations are completely stopped, the proportional relationship between the clocks cannot be determined.

<Clocks to be compared>

<1> CPU/peripheral hardware clock frequency (fclk):

- High-speed on-chip oscillator clock (fiH)
- High-speed system clock (fmx)
- <2> Input to channel 5 of the timer array unit 0
 - Timer input to channel 5 (TI05)
 - Low-speed on-chip oscillator clock (fiL: 15 kHz (typ.))

Figure 20-13. Configuration of Frequency Detection Function



If input pulse interval measurement results in an abnormal value, it can be concluded that the clock frequency is abnormal.

For how to execute input pulse interval measurement, see 6.8.4 Operation as input pulse interval measurement.



20.3.7.1 Timer input select register 0 (TIS0)

The TIS0 register is used to select the timer input of channel 5 of the timer array unit 0 (TAU0).

The TIS0 register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 20-14. Format of Timer Input Select Register 0 (TIS0)

Address: F0074H After reset: 00H R/W 7

Symbol TIS0

7	6	5	4	3	2	1	0	
0	0	0	0	0	TIS02	TIS01	TIS00	
-			-					
TIS02	TIS01	TIS00	Selection of timer input used with channel 5					
0	×	× Input signal of timer input pin (TI05)						
1 0 0			Low-speed o	n-chip oscillato	r clock (f⊫)			
Other than above			Setting prohil	pited				

×: don't care



20.3.8 A/D test function

The IEC60730 standard mandates testing the A/D converter. The A/D test function checks whether or not the A/D converter is operating normally by executing A/D conversions of the A/D converter's positive and negative reference voltages, analog input channel (ANI), and the internal reference voltage. For details of the check method, see the safety function (A/D test) application note (R01AN0955).

The analog multiplexer can be checked using the following procedure.

- <1> Select the ANIx pin for A/D conversion using the ADTES register (ADTES1 = 0, ADTES0 = 0).
- <2> Perform A/D conversion for the ANIx pin (conversion result 1-1).
- <3> Select the A/D converter's negative reference voltage for A/D conversion using the ADTES register (ADTES1 = 1, ADTES0 = 0)
- <4> Perform A/D conversion of the negative reference voltage of the A/D converter (conversion result 2-1).
- <5> Select the ANIx pin for A/D conversion using the ADTES register (ADTES1 = 0, ADTES0 = 0).
- <6> Perform A/D conversion for the ANIx pin (conversion result 1-2).
- <7> Select the A/D converter's positive reference voltage for A/D conversion using the ADTES register (ADTES1 = 1, ADTES0 = 1)
- <8> Perform A/D conversion of the positive reference voltage of the A/D converter (conversion result 2-2).
- <9> Select the ANIx pin for A/D conversion using the ADTES register (ADTES1 = 0, ADTES0 = 0).
- <10> Perform A/D conversion for the ANIx pin (conversion result 1-3).
- <11> Check that the conversion results 1-1, 1-2, and 1-3 are equal.
- <12> Check that the A/D conversion result 2-1 is all zero and conversion result 2-2 is all one.

Using the procedure above can confirm that the analog multiplexer is selected and all wiring is connected.

- **Remarks 1.** If the analog input voltage is variable during A/D conversion in steps <1> to <10> above, use another method to check the analog multiplexer.
 - **2.** The conversion results might contain an error. Consider an appropriate level of error when comparing the conversion results.






Figure 20-15. Configuration of A/D Test Function

Note This setting can be used only in HS (high-speed main) mode.



20.3.8.1 A/D test register (ADTES)

This register is used to select the A/D converter's positive reference voltage, A/D converter's negative reference voltage, analog input channel (ANIxx), or internal reference voltage (1.45 V) as the target of A/D conversion.

When using the A/D test function, specify the following settings:

- Select negative reference voltage as the target of A/D conversion for zero-scale measurement.
- Select positive reference voltage as the target of A/D conversion for full-scale measurement.

The ADTES register can be set by an 8-bit memory manipulation instruction. Reset signal generation clears this register to 00H.

Figure 20-16. Format of A/D Test Register (ADTES)

Address	Address: F0013H After reset: 00H		R/W						
Symbol	7	6	5	4	3	2	1	0	
ADTES	0	0	0	0	0	0	ADTES1	ADTES0	

ADTES1 ADTES0 A/D conversion target				
0	0	ANIxx/internal reference voltage (1.45 V) ^{Note} (This is specified using the analog input channel specification register (ADS).)		
1 0 Negative reference voltage (selected with the ADREFM bit in ADM2)		Negative reference voltage (selected with the ADREFM bit in ADM2)		
1 1 Positive reference voltage (selected with the ADREFP1 or ADREFP0 bit in ADM2)				
Other than the above		Setting prohibited		

Note Internal reference voltage (1.45 V) can be used only in HS (high-speed main) mode.



20.3.8.2 Analog input channel specification register (ADS)

This register specifies the input channel of the analog voltage to be A/D converted.

Set A/D test register (ADTES) to 00H when measuring the ANIxx/internal reference voltage (1.45 V).

The ADS register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 20-17. Format of Analog Input Channel Specification Register (ADS) (1/2)

Address: FFF31H After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
ADS	ADISS	0	0	ADS4	ADS3	ADS2	ADS1	ADS0

O Select mode (ADMD = 0)

ADISS	ADS4	ADS3	ADS2	ADS1	ADS0	Analog input channel	Input source
0	0	0	0	0	0	ANI0	P20/ANI0/AVREFP pin
0	0	0	0	0	1	ANI1	P21/ANI1/AVREFM pin
0	0	0	0	1	0	ANI2	P22/ANI2 pin
0	0	0	0	1	1	ANI3	P23/ANI3 pin
0	1	0	0	0	0	ANI16	P01/ANI16 pin
0	1	0	0	0	1	ANI17	P00/ANI17 pin
0	1	0	0	1	0	ANI18	P147/ANI18 pin
0	1	0	0	1	1	ANI19	P120/ANI19 pin
1	0	0	0	0	1	_	Internal reference voltage output (1.45 V) ^{Note}
		Other than	Setting prohib	ited			

(Note and cautions are listed on the next page.)



Note This setting can be used only in HS (high-speed main) mode.

Cautions 1. Be sure to clear bits 5 and 6 to 0.


- 2. Select input mode for the ports which are set to analog input with the ADPC and PMC registers, using the port mode registers 0, 2, 12, and 14 (PM0, PM2, PM12, and PM14).
- 3. Do not use the ADS register to set the pins which should be set as digital I/O with the A/D port configuration register (ADPC).
- 4. Do not use the ADS register to set the pins which should be set as digital I/O with the port mode control registers 0, 12, and 14 (PMC0, PMC12, and PMC14).
- 5. Only rewrite the value of the ADISS bit while conversion operation is stopped (ADCS = 0, ADCE = 0).
- 6. If using AVREFP as the positive reference voltage source of the A/D converter, do not select ANI0 as an A/D conversion channel.
- 7. If using AVREFM as the negative reference voltage source of the A/D converter, do not select ANI1 as an A/D conversion channel.
- 8. When ADISS is 1, the internal reference voltage (1.45 V) cannot be used for the positive reference voltage. In addition, the first conversion result obtained after setting ADISS to 1 is not available. For detailed setting flow, see 10.7.4 Setup when internal reference voltage is selected (example for software trigger mode and one-shot conversion mode).
- 9. If a transition is made to STOP mode or a transition is made to HALT mode during CPU operation with subsystem clock, do not set ADISS to 1. When ADISS is 1, the A/D converter reference voltage current (IADREF) shown in 27.3.2 Supply current characteristics is added.



CHAPTER 21 REGULATOR

21.1 Regulator Overview

These products contain a circuit for operating the device with a constant voltage. At this time, in order to stabilize the regulator output voltage, connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F). Also, use a capacitor with good characteristics, since it is used to stabilize internal voltage.



Caution Keep the wiring length as short as possible for the broken-line part in the above figure.

The regulator output voltage, see table 21-1.

Mode	Output Voltage	Condition
LV (low voltage main) mode	1.8 V	
LS (low-speed main) mode		
HS (high-speed main) mode	1.8 V	In STOP mode
	2.1 V	Other than above (include during OCD mode) Note

Table 21-1. Regulator Output Voltage Conditions

Note When it shifts to the STOP mode during the on-chip debugging, the regulator output voltage is kept at 2.1 V (not decline to 1.8 V).



CHAPTER 22 OPTION BYTE

22.1 Functions of Option Bytes

Addresses 000C0H to 000C3H of the flash memory of these products form an option byte area.

Option bytes consist of user option byte (000C0H to 000C2H) and on-chip debug option byte (000C3H).

Upon power application or resetting and starting, an option byte is automatically referenced and a specified function is set. When using the product, be sure to set the following functions by using the option bytes.

For the bits to which no function is allocated, do not change their initial values.

To use the boot swap operation during self programming, 000C0H to 000C3H are replaced by 010C0H to 010C3H. Therefore, set the same values as 000C0H to 000C3H to 010C0H to 010C3H.

Remark The option bytes should always be set regardless of whether each function is used.

22.1.1 User option byte (000C0H to 000C2H/010C0H to 010C2H)

(1) 000C0H/010C0H

- O Setting of watchdog timer operation
 - Enabling or disabling of counter operation
 - Enabling or disabling of counter operation in the HALT or STOP mode
- O Setting of interval time of watchdog timer
- O Setting of window open period of watchdog timer
- O Setting of interval interrupt of watchdog timer
 - Whether or not to use the interval interrupt is selectable.

Caution Set the same value as 000C0H to 010C0H when the boot swap operation is used because 000C0H is replaced by 010C0H.

(2) 000C1H/010C1H

- O Setting of LVD operation mode
 - Interrupt & reset mode.
 - Reset mode.
 - Interrupt mode.
 - LVD off (by controlling the externally input reset signal on the RESET pin)
- O Setting of LVD detection level (VLVDH, VLVDL, VLVD)
- Cautions 1. After power is supplied, the reset state must be retained until the operating voltage becomes in the range defined in 27.4 AC Characteristics. This is done by utilizing the voltage detection circuit or controlling the externally input reset signal. After the power supply is turned off, this LSI should be placed in the STOP mode, or placed in the reset state by utilizing the voltage detection circuit or controlling the externally input reset signal, before the voltage falls below the operating range. The range of operating voltage varies with the setting of the user option byte (000C2H or 010C2H).
 - 2. Set the same value as 000C1H to 010C1H when the boot swap operation is used because 000C1H is replaced by 010C1H.



(3) 000C2H/010C2H

O Setting of flash operation mode

Make the setting depending on the main system clock frequency (fmain) and power supply voltage (VDD) to be used.

- LV (low voltage main) mode
- LS (low speed main) mode
- HS (high speed main) mode
- O Setting of the frequency of the high-speed on-chip oscillator
 - Select from 24 MHz/16 MHz/12 MHz/8 MHz/6 MHz/4 MHz /3 MHz/2 MHz/1 MHz (TYP.).

Caution Set the same value as 000C2H to 010C2H when the boot swap operation is used because 000C2H is replaced by 010C2H.

22.1.2 On-chip debug option byte (000C3H/010C3H)

- O Control of on-chip debug operation
 - On-chip debug operation is disabled or enabled.
- O Handling of data of flash memory in case of failure in on-chip debug security ID authentication
 - Data of flash memory is erased or not erased in case of failure in on-chip debug security ID authentication.

Caution Set the same value as 000C3H to 010C3H when the boot swap operation is used because 000C3H is replaced by 010C3H.



22.2 Format of User Option Byte

The format of user option byte is shown below.

Figure 22-1. Format of User Option Byte (000C0H/010C0H)

Address: 000C0H/010C0HNote1

7	6	5	4	3	2	1	0					
WDTINIT	WINDOW1	WINDOW0	WDTON	WDCS2	WDCS1	WDCS0	WDSTBYON					
	T											
WDTINIT		Use of interval interrupt of watchdog timer										
0	Interval interr	upt is not used										
1	Interval interr	upt is generate	d when 75% +	1/2f⊫ of the o	verflow time is i	reached.						
WINDOW1	WINDOW0		Watcl	hdog timer win	dow open perio	d ^{Note 2}						
0	0	Setting prohil	pited									
0	1	50%										
1	0	75% ^{Note 3}										
1	1	100%										
	-											
WDTON		Operation control of watchdog timer counter										
0	Counter oper	Counter operation disabled (counting stopped after reset)										
1	Counter oper	Counter operation enabled (counting started after reset)										

WDCS2	WDCS1	WDCS0	Watchdog timer overflow time
			(fi∟ = 17.25 kHz (MAX.))
0	0	0	2 ⁶ /f⊩ (3.71 ms)
0	0	1	2 ⁷ /f⊩ (7.42 ms)
0	1	0	2 ⁸ /f⊩ (14.84 ms)
0	1	1	2 ⁹ /f⊩ (29.68 ms)
1	0	0	2 ¹¹ /f⊫ (118.72 ms)
1	0	1	2 ¹³ /f⊫ (474.89 ms)
1	1	0	2 ¹⁴ /f _{IL} (949.79 ms)
1	1	1	2 ¹⁶ /f _{IL} (3799.18 ms)

WDSTBYON	Operation control of watchdog timer counter (HALT/STOP mode)
0	Counter operation stopped in HALT/STOP mode Note 2
1	Counter operation enabled in HALT/STOP mode

- **Notes 1.** Set the same value as 000C0H to 010C0H when the boot swap operation is used because 000C0H is replaced by 010C0H.
 - **2.** The window open period is 100% when WDSTBYON = 0, regardless the value of the WINDOW1 and WINDOW0 bits.

Notes 3. When the window open period is set to 75%, clearing the counter of the watchdog timer (writing ACH to WDTE) must proceed outside the corresponding period from among those listed below, over which clearing of the counter is prohibited (for example, confirming that the interval timer interrupt request flag (WDTIIF) of the watchdog timer is set).

WDCS2	WDCS1	WDCS0	Watchdog timer overflow time (f _{IL} = 17.25 kHz (MAX.))	Period over which clearing the counter is prohibited when the window open period is set to 75%
0	0	0	2 ⁶ /f _{IL} (3.71 ms)	1.85 to 2.51 ms
0	0	1	2 ⁷ /f _{IL} (7.42 ms)	3.71 to 5.02 ms
0	1	0	2 ⁸ /f _{IL} (14.84 ms)	7.42 to 10.04 ms
0	1	1	2 ⁹ /f _{IL} (29.68 ms)	14.84 to 20.08 ms
1	0	0	2 ¹¹ /f _{IL} (118.72 ms)	56.36 to 80.32 ms
1	0	1	2 ¹³ /f _{IL} (474.90 ms)	237.44 to 321.26 ms
1	1	0	2 ¹⁴ /f _{IL} (949.80 ms)	474.89 to 642.51 ms
1	1	1	2 ¹⁶ /f _{IL} (3799.19 ms)	1899.59 to 2570.04 ms

Remark fill: Low-speed on-chip oscillator clock frequency



Figure 22-2. Format of User Option Byte (000C1H/010C1H) (1/2)

Address: 000C1H/010C1H Note

7	6	5	4	3	2	1	0
VPOC2	VPOC1	VPOC0	1	LVIS1	LVIS0	LVIMDS1	LVIMDS0

• LVD setting (interrupt & reset mode)

Det	ection vol	age			Optio	n byte setting v	value		
VL	VDH	VLVDL	VPOC2	VPOC1 VPOC0		LVIS1	LVIS0	Mode	setting
Rising edge	Falling edge	Falling edge						LVIMDS1	LVIMDS0
1.77 V	1.73 V	1.63 V	0	0	0	1	0	1	0
1.88 V	1.84 V					0	1		
2.92 V	2.86 V					0	0		
1.98 V	1.94 V	1.84 V		0	1	1	0		
2.09 V	2.04 V					0	1		
3.13 V	3.06 V					0	0		
2.61 V	2.55 V	2.45 V		1	0	1	0		
2.71 V	2.65 V					0	1		
3.75 V	3.67 V					0	0		
2.92 V	2.86 V	2.75 V		1	1	1	0		
3.02 V	2.96 V					0	1		
4.06 V	3.98 V					0	0		
	_		Setting of val	ues other than	above is prohi	bited.			

• LVD setting (reset mode)

Detection	n voltage			Option	n byte setting \	/alue		
Vı	.VD	VPOC2	VPOC1	VPOC0	LVIS1	LVIS0	Mode	setting
Rising edge	Falling edge						LVIMDS1	LVIMDS0
1.67 V	1.63 V	0	0	0	1	1	1	1
1.77 V	1.73 V		0	0	1	0		
1.88 V	1.84 V		0	1	1	1		
1.98 V	1.94 V		0	1	1	0		
2.09 V	2.04 V		0	1	0	1		
2.50 V	2.45 V		1	0	1	1		
2.61 V	2.55 V		1	0	1	0		
2.71 V	2.65 V		1	0	0	1		
2.81 V	2.75 V		1	1	1	1		
2.92 V	2.86 V		1	1	1	0		
3.02 V	2.96 V		1	1	0	1		
3.13 V	3.06 V		0	1	0	0		
3.75 V	3.67 V		1	0	0	0		
4.06 V	3.98 V		1	1	0	0		
-	-	Setting of val	ues other than	above is prohi	bited.			

Note Set the same value as 000C1H to 010C1H when the boot swap operation is used because 000C1H is replaced by 010C1H.

Remarks 1. For details on the LVD circuit, see CHAPTER 19 VOLTAGE DETECTOR.

2. The detection voltage is a typical value. For details, see 27.6.4 LVD circuit characteristics. (Cautions are listed on the next page.)

RENESAS

Figure 22-2. Format of User Option Byte (000C1H/010C1H) (2/2)

Address: 000C1H/010C1H^{Note}

7	6	5	4	3	2	1	0
VPOC2	VPOC1	VPOC0	1	LVIS1	LVIS0	LVIMDS1	LVIMDS0

• LVD setting (interrupt mode)

Detectio	n voltage			Optio	n byte setting v	/alue		
Vi	VD	VPOC2	VPOC1	VPOC0	LVIS1	LVIS0	Mode	setting
Rising edge	Falling edge						LVIMDS1	LVIMDS0
1.67 V	1.63 V	0	0	0	1	1	0	1
1.77 V	1.73 V		0	0	1	0		
1.88 V	1.84 V		0	1	1	1		
1.98 V	1.94 V		0	1	1	0		
2.09 V	2.04 V		0	1	0	1		
2.50 V	2.45 V		1	0	1	1		
2.61 V	2.55 V		1	0	1	0		
2.71 V	2.65 V		1	0	0	1		
2.81 V	2.75 V		1	1	1	1		
2.92 V	2.86 V		1	1	1	0		
3.02 V	2.96 V		1	1	0	1		
3.13 V	3.06 V		0	1	0	0		
3.75 V	3.67 V		1	0	0	0]	
4.06 V	3.98 V		1	1	0	0		
-	· 	Setting of val	ues other than	above is prohi	bited.	•	•	•

• LVD off (by controlling the externally input reset signal on the RESET pin)

Detection voltage		Option byte setting value									
Vlvd		VPOC2	VPOC1	VPOC0	LVIS1	LVIS0	Mode setting				
Rising edge Falling edge							LVIMDS1	LVIMDS0			
		1	×	×	×	×	×	1			
_		Setting of val	ues other than	above is prohil	oited.						

Note Set the same value as 000C1H to 010C1H when the boot swap operation is used because 000C1H is replaced by 010C1H.

Cautions 1. Be sure to set bit 4 to "1".

2. After power is supplied, the reset state must be retained until the operating voltage becomes in the range defined in 27.4 AC Characteristics. This is done by utilizing the voltage detection circuit or controlling the externally input reset signal. After the power supply is turned off, this LSI should be placed in the STOP mode, or placed in the reset state by utilizing the voltage detection circuit or controlling the externally input reset signal, before the voltage falls below the operating range. The range of operating voltage varies with the setting of the user option byte (000C2H or 010C2H).

Remarks 1. ×: don't care

- 2. For details on the LVD circuit, see CHAPTER 19 VOLTAGE DETECTOR.
- 3. The detection voltage is a typical value. For details, see 27.6.4 LVD circuit characteristics.

3 2 1 0

CMODE1	CMODE0	1	0	FRQSEL3	FRQSEL2	FRQSEL1	FRQSEL0					
CMODE1	CMODE0		S	Setting of flash	operation mod	e						
				O	perating	Operati	ng Voltage					
				Frequenc	y Range (fmain) Rang	je (Vdd)					
0	0	LV (low voltag	ge main) mode	1 to	o 4 MHz	1.6 to	o 5.5 V					
1	0	LS (low spee	d main) mode	1 to	o 8 MHz	1.8 to	o 5.5 V					
1	1	HS (high spe	ed main) mode	1 to	16 MHz	2.4 to	o 5.5 V					
			1 to 24 MHz 2.7 to 5.5 V									
Other that	an above	Setting prohil	Setting prohibited									
FRQSEL3	FRQSEL2	FRQSEL1	FRQSEL0	Frequen	cy of the high-s	speed on-chip	oscillator					
0	0	0	0	24 MHz								
1	0	0	1	16 MHz								
0	0	0	1	12 MHz								
1	0	1	0	8 MHz								
0	0	1	0	6 MHz								
1	0	1	1	4 MHz								
0	0	1	1	3 MHz								
1	1	0	0 0 2 MHz									
1	1	0	1	1 MHz								
	Other that	an above		Setting prohibited								

Figure 22-3. Format of Option Byte (000C2H/010C2H)

4

5

Address: 000C2H/010C2H^{Note}

7

6

Note Set the same value as 000C2H to 010C2H when the boot swap operation is used because 000C2H is replaced by 010C2H.

Cautions 1. Be sure to set bit 5 to "1" and bit 4 to "0"

2. The ranges of operation frequency and operation voltage vary depending on the flash operation mode. For details, see 27.4 AC Characteristics.



22.3 Format of On-chip Debug Option Byte

The format of on-chip debug option byte is shown below.

Figure 22-4. Format of On-chip Debug Option Byte (000C3H/010C3H)

Address: 000C3H/010C3H^{Note}

7	6	5	4	3	2	1	0					
OCDENSET	0	0	0	0	1	0	OCDERSD					
OCDENSET	OCDERSD Control of on-chip debug operation											
0	0	Disables on-	chip debug op	eration.								
0	1	Setting proh	Setting prohibited									
1	0	Enables on-	chip debugging] .								
		Erases data	of flash memo	ry in case of fa	ilures in auther	nticating on-o	chip debug					
		security ID.										
1	1	Enables on-	chip debugging] .								
		Does not era	Does not erases data of flash memory in case of failures in authenticating on-chip									
		debug secur	ity ID.									

Note Set the same value as 000C3H to 010C3H when the boot swap operation is used because 000C3H is replaced by 010C3H.

Caution Bits 7 and 0 (OCDENSET and OCDERSD) can only be specified a value. Be sure to set 000010B to bits 6 to 1.

Remark The value on bits 3 to 1 will be written over when the on-chip debug function is in use and thus it will become unstable after the setting.

However, be sure to set the default values (0, 1, and 0) to bits 3 to 1 at setting.



22.4 Setting of Option Byte

The user option byte and on-chip debug option byte can be set using the link option, in addition to describing to the source. When doing so, the contents set by using the link option take precedence, even if descriptions exist in the source, as mentioned below.

A software description example of the option byte setting is shown below.

OPT	CSEG	OPT_BY	ΤE	
	DB	36H	;	Does not use interval interrupt of watchdog timer,
			;	Enables watchdog timer operation,
			;	Window open period of watchdog timer is 50%,
			;	Overflow time of watchdog timer is 2 ⁹ /fiL,
			;	Stops watchdog timer operation during HALT/STOP mode
	DB	1AH	;	Select 1.63 V for VLVDL
			;	Select rising edge 1.77 V, falling edge 1.73 V for VLVDH
			;	Select the interrupt & reset mode as the LVD operation mode
	DB	2DH	;	Select the LV (low voltage main) mode as the flash operation mode
				and 1 MHz as the frequency of the high-speed on-chip oscillator
	DB	85H	;	Enables on-chip debug operation, does not erase flash memory
				data when security ID authorization fails

When the boot swap function is used during self programming, 000C0H to 000C3H is switched to 010C0H to 010C3H. Describe to 010C0H to 010C3H, therefore, the same values as 000C0H to 000C3H as follows.


OPT2	CSEG	AT	010C0H		
	DB		36H	;	Does not use interval interrupt of watchdog timer,
				;	Enables watchdog timer operation,
				;	Window open period of watchdog timer is 50%,
				;	Overflow time of watchdog timer is 2 ¹⁰ /f⊾,
				;	Stops watchdog timer operation during HALT/STOP mode
	DB		1AH	;	Select 1.63 V for VLVDL
				;	Select rising edge 1.77 V, falling edge 1.73 V for VLVDH
				;	Select the interrupt & reset mode as the LVD operation mode
	DB		2DH	;	Select the LV (low main voltage) mode as the flash operation mode
					and 1 MHz as the frequency of the high-speed on-chip oscillator
	DB		85H	;	Enables on-chip debug operation, does not erase flash memory
					data when security ID authorization fails

Caution To specify the option byte by using assembly language, use OPT_BYTE as the relocation attribute name of the CSEG pseudo instruction. To specify the option byte to 010C0H to 010C3H in order to use the boot swap function, use the relocation attribute AT to specify an absolute address.



CHAPTER 23 FLASH MEMORY

The RL78 microcontroller incorporates the flash memory to which a program can be written, erased, and overwritten while mounted on the board. The flash memory includes the "code flash memory", in which programs can be executed, and the "data flash memory", an area for storing data.



Note This area is reserved in the R7F0C903B2, R7F0C904B2, and R7F0C905B2 products.



The following methods for programming the flash memory are available.

The code flash memory can be rewritten to through serial programming using a flash memory programmer or an external device (UART communication), or through self-programming.

- Serial programming using flash memory programmer (see **23.1**) Data can be written to the flash memory on-board or off-board by using a dedicated flash memory programmer.
- Serial programming using external device (UART communication) (see **23.2**) Data can be written to the flash memory on-board through UART communication with an external device (microcontroller or ASIC).
- Self-programming (see 23.6)
 The user application can execute self-programming of the code flash memory by using the flash self-programming library.

The data flash memory can be rewritten to by using the data flash library during user program execution (background operation). For access and writing to the data flash memory, see **23.8 Data Flash**.



23.1 Serial Programming Using Flash Memory Programmer

The following dedicated flash memory programmer can be used to write data to the internal flash memory of the RL78 microcontroller.

- PG-FP5, FL-PR5
- E1 on-chip debugging emulator

Data can be written to the flash memory on-board or off-board, by using a dedicated flash memory programmer.

(1) On-board programming

The contents of the flash memory can be rewritten after the RL78 microcontroller has been mounted on the target system. The connectors that connect the dedicated flash memory programmer must be mounted on the target system.

(2) Off-board programming

Data can be written to the flash memory with a dedicated program adapter (FA series) before the RL78 microcontroller is mounted on the target system.

Remark FL-PR5 and FA series are products of Naito Densei Machida Mfg. Co., Ltd.

F	Pin Configuration of Ded	ory Programmer	Pin Name	Pin No.		
Signa	Name	I/O	Pin Function		32-pin LQFP (7x7)	
PG-FP5, FL-PR5						
_	- TOOL0 SI/RxD -		Transmit/ receive signal	TOOL0/	1	
SI/RxD			Transmit/ receive signal	P40	ľ	
_	RESET	Output	Depet eignel	RESET	2	
/RESET	-	Output	Reset signal		2	
V	DD	I/O	VDD voltage generation/ power monitoring	Vdd	8	
	GND		Crowned	Vss	7	
G	U	-	Ground	REGC Note	6	
FLMD1	EMVDD	_	Driving power for TOOL0 pin	Vdd	8	

Table 23-1. Wiring between these products and Dedicated Flash Memory Programmer

Note Connect REGC pin to ground via a capacitor (0.47 to 1 μ F).


Remark Pins that are not indicated in the above table can be left open when using the flash memory programmer for flash programming.



23.1.1 Programming environment

The environment required for writing a program to the flash memory of the RL78 microcontroller is illustrated below.





A host machine that controls the dedicated flash memory programmer is necessary.


To interface between the dedicated flash memory programmer and the RL78 microcontroller, the TOOL0 pin is used for manipulation such as writing and erasing via a dedicated single-line UART.

23.1.2 Communication mode

Communication between the dedicated flash memory programmer and the RL78 microcontroller is established by serial communication using the TOOL0 pin via a dedicated single-line UART of the RL78 microcontroller.

Transfer rate: 1 M, 500 k, 250 k, 115.2 kbps





Notes 1. When using E1 on-chip debugging emulator.

- 2. When using PG-FP5 or FL-PR5.
- **3.** Connect REGC pin to ground via a capacitor (0.47 to 1 μ F).



The dedicated flash memory programmer generates the following signals for the RL78 microcontroller. See each manual of PG-FP5, FL-PR5, or E1 on-chip debugging emulator for details.

	RL78 Microcontroller				
Signal Name I/O		I/O	Pin Function	Pin Name	
PG-FP5, FL-PR5	E1 on-chip debugging emulator				
V _{DD} I/O		I/O	V_DD voltage generation/power monitoring	Vdd	
GND		-	Ground	Vss, REGC Note	
FLMD1	EMVDD	-	Driving power for TOOL0 pin	Vdd	
/RESET	-	Output	Reset signal	RESET	
– RESET Output		Output			
-	TOOL0	I/O	Transmit/receive signal	TOOL0	
SI/RxD	-	I/O	Transmit/receive signal		

Note Connect REGC pin to ground via a capacitor (0.47 to 1 μ F).

23.2 Serial Programming Using External Device (that Incorporates UART)


On-board data writing to the internal flash memory is possible by using the RL78 microcontroller and an external device (a microcontroller or ASIC) connected to a UART.

For the development of flash memory programmer by user, refer to the RL78 Microcontrollers (RL78 Protocol A) Programmer Edition Application Note (R01AN0815).

23.2.1 Programming environment

The environment required for writing a program to the flash memory of the RL78 microcontroller is illustrated below.

Figure 23-3. Environment for Writing Program to Flash Memory



Processing to write data to or erase data from the RL78 microcontroller by using an external device is performed onboard. Off-board writing is not possible.



23.2.2 Communication mode

Communication between the external device and the RL78 microcontroller is established by serial communication using the TOOLTxD and TOOLRxD pins via the dedicated UART of the RL78 microcontroller.

Transfer rate: 1 M, 500 k, 250 k, 115.2kbps




Figure 23-4. Communication with External Device

Note Connect REGC pin to ground via a capacitor (0.47 to 1 μ F).

The external device generates the following signals for the RL78 microcontroller.

		RL78 Microcontroller		
Signal Name	I/O	Pin Function	Pin Name	
Vdd	I/O	V_DD voltage generation/power monitoring	VDD	
GND	-	Ground	Vss, REGC Note	
RESETOUT	Output	Reset signal output	RESET	
RxD	Input	Receive signal	TOOLTxD	
TxD	Output	Transmit signal	TOOLRxD	
PORT	Output	Mode signal	TOOL0	

Table 23-3. Pin Connection

Note Connect REGC pin to ground via a capacitor (0.47 to 1 μ F).



23.3 Connection of Pins on Board

To write the flash memory on-board by using the flash memory programmer, connectors that connect the dedicated flash memory programmer must be provided on the target system. First provide a function that selects the normal operation mode or flash memory programming mode on the board.

When the flash memory programming mode is set, all the pins not used for programming the flash memory are in the same status as immediately after reset. Therefore, if the external device does not recognize the state immediately after reset, the pins must be handled as described below.

Remark For the flash memory programming mode, see 23.4.2 Flash memory programming mode.

23.3.1 P40/TOOL0 pin

In the flash memory programming mode, connect this pin to the dedicated flash memory programmer via an external 1 $k\Omega$ pull-up resistor.

When this pin is used as the port pin, use that by the following method.

When used as an input pin: Input of low-level is prohibited for t_{HD} period after external pin reset release. However, when this pin is used via pull-down resistors, use the 500 kΩ or more resistors.

When used as an output pin: When this pin is used via pull-down resistors, use the 500 k Ω or more resistors.


- Remarks 1. tHD: How long to keep the TOOL0 pin at the low level from when the external and internal resets end for setting of the flash memory programming mode (see 27.10 Timing Specs for Switching Flash Memory Programming Modes)
 - **2.** The SAU and IICA pins are not used for communication between the RL78 microcontroller and dedicated flash memory programmer, because single-line UART (TOOL0 pin) is used.

23.3.2 RESET pin

Signal conflict will occur if the reset signal of the dedicated flash memory programmer and external device are connected to the RESET pin that is connected to the reset signal generator on the board. To prevent this conflict, isolate the connection with the reset signal generator.

The flash memory will not be correctly programmed if the reset signal is input from the user system while the flash memory programming mode is set. Do not input any signal other than the reset signal of the dedicated flash memory programmer and external device.





In the flash memory programming mode, a signal output by another device will conflict with the signal output by the dedicated flash memory programmer. Therefore, isolate the signal of another device.



23.3.3 Port pins

When the flash memory programming mode is set, all the pins not used for flash memory programming enter the same status as that immediately after reset. If external devices connected to the ports do not recognize the port status immediately after reset, the port pin must be connected to either VDD or VSS, via a resistor.

23.3.4 REGC pin

Connect the REGC pin to GND via a capacitor having excellent characteristics (0.47 to 1 μ F) in the same manner as during normal operation. Also, use a capacitor with good characteristics, since it is used to stabilize internal voltage.

23.3.5 X1 and X2 pins

Connect X1 and X2 in the same status as in the normal operation mode.

Remark In the flash memory programming mode, the high-speed on-chip oscillator clock (fih) is used.

23.3.6 Power supply

To use the supply voltage output of the flash memory programmer, connect the V_{DD} pin to V_{DD} of the flash memory programmer, and the V_{SS} pin to GND of the flash memory programmer.

To use the on-board supply voltage, connect in compliance with the normal operation mode.

However, when writing to the flash memory by using the flash memory programmer and using the on-board supply voltage, be sure to connect the V_{DD} and V_{SS} pins to V_{DD} and GND of the flash memory programmer to use the power monitor function with the flash memory programmer.




23.4 Serial Programming Method

23.4.1 Serial programming procedure

The following figure illustrates a flow for rewriting the code flash memory through serial programming.







23.4.2 Flash memory programming mode

To rewrite the contents of the code flash memory through serial programming, specify the flash memory programming mode. To enter the mode, set as follows.

<Serial programming using the dedicated flash memory programmer>

Connect the RL78 microcontroller to a dedicated flash memory programmer. Communication from the dedicated flash memory programmer is performed to automatically switch to the flash memory programming mode.


<Serial programming using an external device (UART communication)>

Set the TOOL0 pin to the low level, and then cancel the reset (see **Table 23-4**). After that, enter flash memory programming mode according to the procedures <1> to <4> shown in **Figure 23-7**. For details, refer to the **RL78 Microcontrollers (RL78 Protocol A) Programmer Edition Application Note (R01AN0815)**.

Table 23-4. Relationship between TOOL0 Pin and Operation Mode after Reset Release

TOOL0	Operation Mode			
Vdd	Normal operation mode			
0 V	Flash memory programming mode			





- <1> The low level is input to the TOOL0 pin.
- <2> The external reset ends (POR and LVD reset must end before the external reset ends.).
- <3> The TOOL0 pin is set to the high level.
- <4> Baud rate setting by UART reception is completed.
- **Remark** tsuinit: The segment shows that it is necessary to finish specifying the initial communication settings within 100 ms from when the resets end.
 - $t_{\text{SU:}}$ How long from when the TOOL0 pin is placed at the low level until an external reset ends
 - the: How long to keep the TOOL0 pin at the low level from when the external and internal resets end (the flash firmware processing time is excluded)

For details, see 27.10 Timing Specs for Switching Flash Memory Programming Modes.



There are two flash memory programming modes: wide voltage mode and full speed mode. The supply voltage value applied to the microcontroller during write operations and the setting information of the user option byte for setting of the flash memory programming mode determine which mode is selected.

When a dedicated flash memory programmer is used for serial programming, setting the voltage on GUI selects the mode automatically.

			1
Power Supply Voltage (V _{DD})	User Option Byte Setting for S	Flash Programming Mode	
	Flash Operation Mode	Operating Frequency	
$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	Blank state		Full speed mode
	HS (high speed main) mode	1 MHz to 24 MHz	Full speed mode
	LS (low speed main) mode	1 MHz to 8 MHz	Wide voltage mode
	LV (low voltage main) mode	Wide voltage mode	
$2.4~V \leq V_{\text{DD}} < 2.7~V$	Blank state	Full speed mode	
	HS (high speed main) mode	1 MHz to 16 MHz	Full speed mode
	LS (low speed main) mode	1 MHz to 8 MHz	Wide voltage mode
	LV (low voltage main) mode	1 MHz to 4 MHz	Wide voltage mode
$1.8~V \leq V_{\text{DD}} < 2.4~V$	Blank state		Wide voltage mode
	LS (low speed main) mode	1 MHz to 8 MHz	Wide voltage mode
	LV (low voltage main) mode	1 MHz to 4 MHz	Wide voltage mode

 Table 23-5.
 Programming Modes and Voltages at Which Data Can Be Written, Erased, or Verified

- **Remarks 1.** Using both the wide voltage mode and full speed mode imposes no restrictions on writing, erasing, or verification.
 - 2. For details about communication commands, see 23.4.4 Communication commands.



23.4.3 Selecting communication mode

Communication modes of the RL78 microcontroller are as follows.

Communication		Pins Used			
Mode	Port	Speed Note 2	Frequency	Multiply Rate	
1-line UART (when flash memory programmer is used, or when external device is used)	UART	115200 bps, 250000 bps, 500000 bps, 1 Mbps	-	_	TOOLO
Dedicated UART (when external device is used)	UART	115200 bps, 250000 bps, 500000 bps, 1 Mbps	_	_	TOOLTxD, TOOLRxD

Table 23-6.	Communication	Modes

Notes 1. Selection items for Standard settings on GUI of the flash memory programmer.

2. Because factors other than the baud rate error, such as the signal waveform slew, also affect UART communication, thoroughly evaluate the slew as well as the baud rate error.

23.4.4 Communication commands

The RL78 microcontroller executes serial programming through the commands listed in Table 23-7.

The signals sent from the dedicated flash memory programmer or external device to the RL78 microcontroller are called commands, and programming functions corresponding to the commands are executed. For details, refer to the RL78 Microcontrollers (RL78 Protocol A) Programmer Edition Application Note (R01AN0815).

Classification	Command Name	Function				
Verify	Verify	Compares the contents of a specified area of the flash memory with data transmitted from the programmer.				
Erase	Block Erase	Erases a specified area in the flash memory.				
Blank check	Block Blank Check	Checks if a specified block in the flash memory has been correctly erased.				
Write	Programming	Writes data to a specified area in the flash memory. Note				
Getting information	Silicon Signature	Gets the RL78 microcontroller information (such as the part number, flash memory configuration, and programming firmware version).				
	Checksum	Gets the checksum data for a specified area.				
Security	Security Set	Sets security information.				
	Security Get	Gets security information.				
	Security Release	Release setting of prohibition of writing.				
Others	Reset	Used to detect synchronization status of communication.				
	Baud Rate Set	Sets baud rate when UART communication mode is selected.				

Table 23-7.	Flash Memory	Control	Commands
-------------	--------------	---------	----------

Note Confirm that no data has been written to the write area. Because data cannot be erased after block erase is prohibited, do not write data if the data has not been erased.

RENESAS

Product information (such as product name and firmware version) can be obtained by executing the "Silicon Signature" command.

Table 23-8 is a list of signature data and Table 23-9 shows an example of signature data.

Field name	Description	Number of transmit data
Device code	The serial number assigned to the device	3 bytes
Device name	Device name (ASCII code)	10 bytes
Code flash memory area last address	Last address of code flash memory area	3 bytes
	(Sent from lower address.	
	Example: 00000H to 0BFFFH (48 KB) \rightarrow FFH, BFH, 00H)	
Data flash memory area last address	Last address of data flash memory area	3 bytes
	(Sent from lower address.	
	Example: F1000H to F17FFH (2 KB) \rightarrow FFH, 17H, 0FH)	
Firmware version	Version information of firmware for programming	3 bytes
	(Sent from upper address.	
	Example: From Ver. 1.23 \rightarrow 01H, 02H, 03H)	

Table 23-8. Signature Data List

Table 23-9. Example of Signature Data

Field name	Description	Number of transmit data	Data (hexadecimal)
Device code	RL78 protocol A	3 bytes	10
			00
			06
Device name	R7F0C908	10 bytes	52 = "R"
			37 = "7"
			46 = "F"
			30 = "0"
			43 = "C"
			39 = "9"
			30 = "0"
			38 = "8"
			20 = " "
			20 = " "
Code flash memory area last address	Code flash memory area	3 bytes	FF
	00000H to 0BFFFH (48 KB)		BF
			00
Data flash memory area last address	Data flash memory area	3 bytes	FF
	F1000H to F17FFH (2 KB)		17
			0F
Firmware version	Ver.1.23	3 bytes	01
			02
			03



23.5 Processing Time for Each Command When PG-FP5 Is in Use (Reference Value)

The following shows the processing time for each command (reference value) when PG-FP5 is used as a dedicated flash memory programmer.

PG-FP5		Code Flash									
Command	16 Kbytes	32 Kbytes	48 Kbytes	64 Kbytes	96 Kbytes	128 Kbytes	192 Kbytes	256 Kbytes	384 Kbytes	512 Kbytes	
Erasing	1 s	1 s	1 s	1.5 s	1.5 s	2 s	2 s	2.5 s	3 s	4 s	
Writing	1.5 s	1.5 s	2 s	2.5 s	3 s	3.5 s	5 s	6 s	8.5 s	11 s	
Verification	1.5 s	1.5 s	2 s	2 s	3 s	3.5 s	4.5 s	5.5 s	8 s	10.5 s	
Writing after erasing	1.5 s	2 s	2.5 s	3 s	4 s	4.5 s	6.5 s	8 s	11 s	14.5 s	

Table 23-10	Processing T	ime for Each	Command When	PG-FP5 Is in LISA	(Reference Value)
	FIOCESSING I		Command when	F 0-1 F 3 13 111 036	(Itelefence value)

Remark The command processing times (reference values) shown in the table are typical values under the following conditions. Port: TOOL0 (single-line UART)

Speed: 1 000 000 bps

Speed: 1,000,000 bps

Mode: Full speed mode (flash operation mode: HS (high speed main) mode)



23.6 Self-Programming

The RL78 microcontroller supports a self-programming function that can be used to rewrite the code flash memory via a user program. Because this function allows a user application to rewrite the code flash memory by using the flash self-programming library, it can be used to upgrade the program in the field.

- Cautions 1. To prohibit an interrupt during self-programming, in the same way as in the normal operation mode, execute the flash self-programming library in the state where the IE flag is cleared (0) by the DI instruction. To enable an interrupt, clear (0) the interrupt mask flag to accept in the state where the IE flag is set (1) by the EI instruction, and then execute the flash self-programming library.
 - 2. The high-speed on-chip oscillator should be kept operating during self-programming. If it is kept stopping, the high-speed on-chip oscillator clock should be operated (HIOSTOP = 0). The flash self-programming library should be executed after 30 μ s have elapsed.
- Remarks 1. For details of the self-programming function, refer to RL78 Microcontroller Flash Self Programming Library Type01 User's Manual (R01US0050).
 - **2.** For details of the time required to execute self-programming, see the notes on use that accompany the flash self-programming library tool.

The self-programming function has two flash memory programming modes; wide voltage mode and full speed mode.

Specify the mode that corresponds to the flash operation mode specified in bits CMODE1 and CMODE0 in option byte 000C2H.

Specify the full speed mode when the HS (high speed main) mode is specified. Specify the wide voltage mode when the LS (low speed main) mode or LV (low voltage main) mode is specified.

If the argument fsl_flash_voltage_u08 is 00H when the FSL_Init function of the flash self-programming library provided by Renesas Electronics is executed, full speed mode is specified. If the argument is other than 00H, the wide voltage mode is specified.

Remark Using both the wide voltage mode and full speed mode imposes no restrictions on writing, erasing, or verification.



23.6.1 Self-programming procedure

The following figure illustrates a flow for rewriting the code flash memory by using a flash self-programming library.




Figure 23-8. Flow of Self Programming (Rewriting Flash Memory)



23.6.2 Boot swap function

If rewriting the boot area failed by temporary power failure or other reasons, restarting a program by resetting or overwriting is disabled due to data destruction in the boot area.

The boot swap function is used to avoid this problem.

Before erasing boot cluster 0^{Note}, which is a boot area, by self-programming, write a new boot program to boot cluster 1 in advance. When the program has been correctly written to boot cluster 1, swap this boot cluster 1 and boot cluster 0 by using the set information function of the firmware of the RL78 microcontroller, so that boot cluster 1 is used as a boot area. After that, erase or write the original area, boot cluster 0.

As a result, even if a power failure occurs while the area is being rewritten, the program is executed correctly because it is booted from boot cluster 1 to be swapped when the program is reset and started next.

Note A boot cluster is a 4 KB area and boot clusters 0 and 1 are swapped by the boot swap function.




Figure 23-9. Boot Swap Function

In an example of above figure, it is as follows.

Boot cluster 0: Boot area before boot swap

Boot cluster 1: Boot area after boot swap






Figure 23-10. Example of Executing Boot Swapping



23.6.3 Flash shield window function

The flash shield window function is provided as one of the security functions for self-programming. It disables writing to and erasing areas outside the range specified as a window only during self-programming.

The window range can be set by specifying the start and end blocks. The window range can be set or changed during both serial programming and self-programming.

Writing to and erasing areas outside the window range are disabled during self-programming. During serial programming, however, areas outside the range specified as a window can be written and erased.




Figure 23-11. Flash Shield Window Setting Example (Target Devices: R7F0C908, Start Block: 04H, End Block: 06H)

- Cautions 1. If the rewrite-prohibited area of the boot cluster 0 overlaps with the flash shield window range, prohibition to rewrite the boot cluster 0 takes priority.
 - 2. The flash shield window can only be used for the code flash memory (and is not supported for the data flash memory).

Table 23-11. Relationship between Flash Shield Window Function Setting/Change Methods and Commands

Programming conditions	Window Range	Execution Commands			
	Setting/Change Methods		Write		
Self-programming	Specify the starting and ending blocks by the flash self-programming library.	Block erasing is enabled only within the window range.	Writing is enabled only within the range of window range.		
Serial programming Specify the starting and ending blocks on GUI of dedicated flash memory programmer, etc.		Block erasing is enabled also outside the window range.	Writing is enabled also outside the window range.		

Remark See 23.7 Security Settings to prohibit writing/erasing during serial programming.



23.7 Security Settings

The RL78 microcontroller supports a security function that prohibits rewriting the user program written to the code flash memory, so that the program cannot be changed by an unauthorized person.

The operations shown below can be performed using the Security Set command.

Disabling block erase

Execution of the block erase command for a specific block in the code flash memory is prohibited during serial programming. However, blocks can be erased by means of self-programming.

• Disabling write

Execution of the write command for entire blocks in the code flash memory is prohibited during serial programming. However, blocks can be written by means of self-programming.

After the setting of prohibition of writing is specified, releasing the setting by the Security Release command is enabled by a reset.

• Disabling rewriting boot cluster 0

Execution of the block erase command and write command on boot cluster 0 (00000H to 00FFFH) in the code flash memory is prohibited by this setting.

The block erase, write commands and rewriting boot cluster 0 are enabled by the default setting when the flash memory is shipped. Security can be set by serial programming and self-programming. Each security setting can be used in combination.

Table 23-12 shows the relationship between the erase and write commands when the RL78 microcontroller security function is enabled.

Caution The security function of the dedicated flash programmer does not support self-programming.

Remark To prohibit writing and erasing during self-programming, use the flash shield window function (see **23.6.3** for detail).



Table 23-12. Relationship between Enabling Security Function and Command

(1) During serial programming

Valid Security	Executed Command			
	Block Erase Write			
Prohibition of block erase	Blocks cannot be erased.	Can be performed. ^{Note}		
Prohibition of writing	Blocks can be erased.	Cannot be performed.		
Prohibition of rewriting boot cluster 0	Boot cluster 0 cannot be erased.	Boot cluster 0 cannot be written.		

Note Confirm that no data has been written to the write area. Because data cannot be erased after block erase is prohibited, do not write data if the data has not been erased.

(2) During self-programming

Valid Security	Executed Command		
	Block Erase Write		
Prohibition of block erase	Blocks can be erased.	Can be performed.	
Prohibition of writing			
Prohibition of rewriting boot cluster 0	Boot cluster 0 cannot be erased.	Boot cluster 0 cannot be written.	

Remark To prohibit writing and erasing during self-programming, use the flash shield window function (see **23.6.3** for detail).

Table 23-13. Setting Security in Each Programming Mode

(1) During serial programming

Security	Security Setting	How to Disable Security Setting
Prohibition of block erase	Set via GUI of dedicated flash memory	Cannot be disabled after set.
Prohibition of writing	programmer, etc.	Set via GUI of dedicated flash memory programmer, etc.
Prohibition of rewriting boot cluster 0		Cannot be disabled after set.

Caution Releasing the setting of prohibition of writing is enabled only when the security is not set as the block erase prohibition and the boot cluster 0 rewrite prohibition with code flash memory area and data flash memory area being blanks.

(2) During self-programming

Security	Security Setting	How to Disable Security Setting
Prohibition of block erase	Set by using flash self-programming	Cannot be disabled after set.
Prohibition of writing	library.	Cannot be disabled during self- programming (set via GUI of dedicated flash memory programmer, etc. during serial programming).
Prohibition of rewriting boot cluster 0		Cannot be disabled after set.



23.8 Data Flash

23.8.1 Data flash overview

An overview of the data flash memory is provided below.

- The user program can rewrite the data flash memory by using the data flash library. For details, refer to **RL78 Family Data Flash Library User's Manual**.
- The data flash memory can also be rewritten to through serial programming using the dedicated flash memory programmer or an external device.
- The data flash can be erased in 1-block (1-Kbyte) units.
- The data flash can be accessed only in 8-bit units.
- The data flash can be directly read by CPU instructions.
- Instructions can be executed from the code flash memory while rewriting the data flash memory (that is, background operation (BGO) is supported).
- Because the data flash memory is an area exclusively used for data, it cannot be used to execute instructions.
- Accessing the data flash memory is not possible while rewriting the code flash memory (during self-programming).
- Manipulating the DFLCTL register is not possible while rewriting the data flash memory.
- Transition to the STOP mode is not possible while rewriting the data flash memory.
- Cautions 1. The data flash memory is stopped after a reset is canceled. The data flash control register (DFLCTL) must be set up in order to use the data flash memory.
 - 2. The high-speed on-chip oscillator should be kept operating during data flash rewrite. If it is kept stopping, the high-speed on-chip oscillator clock should be operated (HIOSTOP = 0). The data flash library should be executed after 30 μ s have elapsed.

Remark For rewriting the code flash memory via a user program, see 23.6 Self-Programming.

23.8.2 Register controlling data flash memory

23.8.2.1 Data flash control register (DFLCTL)

This register is used to enable or disable accessing to the data flash. The DFLCTL register is set by a 1-bit or 8-bit memory manipulation instruction.

Reset input sets this register to 00H.

Figure 23-12. Format of Data Flash Control Register (DFLCTL)

Address: F009	OH After re	set: 00H R/\	V					
Symbol	7	6	5	4	3	2	1	<0>
DFLCTL	0	0	0	0	0	0	0	DFLEN

DFLEN	Data flash access control
0	Disables data flash access
1	Enables data flash access

Caution Manipulating the DFLCTL register is not possible while rewriting the data flash memory.



23.8.3 Procedure for accessing data flash memory

The data flash memory is stopped after a reset ends. To access the data flash, make initial settings according to the following procedure.

- <1> Set bit 0 (DFLEN) of the data flash control register (DFLCTL) to 1.
- <2> Wait for the setup to finish for software timer, etc.

The time setup takes differs for each flash operation mode for the main clock.

<Setup time for each flash operation mode>

- HS (High speed main): $5 \mu s$
- LS (Low speed main): 720 ns
- LV (Low voltage main): 10 μ s

<3> After the wait, the data flash memory can be accessed.

Cautions 1. Accessing the data flash memory is not possible during the setup time.

- 2. Transition to the STOP mode is not possible during the setup time. To enter the STOP mode during the setup time, clear DFLEN to 0 and then execute the STOP instruction.
- 3. The high-speed on-chip oscillator should be kept operating during data flash rewrite. If it is kept stopping, the high-speed on-chip oscillator clock should be operated (HIOSTOP = 0). The flash data library should be executed after 30 μ s have elapsed.

After initialized, the data flash memory can be read by using a CPU instruction or can be read/written by using a data flash library.

If the DMA controller operates when the data flash memory is accessed, however, follow one of these procedures:

(A) Suspending/forcibly terminating DMA transfer

Before reading the data flash memory, suspend DMA transfer of all the channels used.

After setting the DWAITn bit to 1, however, wait at least for the duration of three clocks (fcLK) before reading the data flash memory. After reading the data flash memory, lift the suspension of transfer by clearing the DWAITn bit to 0. Or, forcibly terminate DMA transfer in accordance with the procedure in **14.5.5** Forced termination by software before reading the data flash memory. Resume DMA transfer after the data flash memory has been read.

(B) Access the data flash memory

Access the data flash memory by using the newest data flash library.

(C) Insertion of NOP

Insert an NOP instruction immediately before the instruction that reads the data flash memory. <Example>

MOVW	HL,!addr16	; Reads RAM.
NOP		; Insert NOP instruction before reading data flash memory.
MOV	A,[DE]	; Read data flash memory.

If a high-level language such as C is used, however, the compiler may generate two instructions for one code. In this case, the NOP instruction is not inserted immediately before the data flash memory read instruction. Therefore, read the data flash memory by (A) or (B) above.

Remarks 1. n: DMA channel number (n = 0, 1)

2. fclk: CPU/peripheral hardware clock frequency



CHAPTER 24 ON-CHIP DEBUG FUNCTION

24.1 Connecting E1 On-chip Debugging Emulator

The RL78 microcontroller uses the V_{DD}, RESET, TOOL0, and V_{ss} pins to communicate with the host machine via an E1 on-chip debugging emulator. Serial communication is performed by using a single-line UART that uses the TOOL0 pin.

Caution The RL78 microcontroller has an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.




Figure 24-1. Connection Example of E1 On-chip Debugging Emulator

Notes 1. Connecting the dotted line is not necessary during serial programming.

- **2.** If the reset circuit on the target system does not have a buffer and generates a reset signal only with resistors and capacitors, this pull-up resistor is not necessary.
- Caution This circuit diagram is assumed that the reset signal outputs from an N-ch open-drain buffer (output resistor: 100 Ω or less)



24.2 On-Chip Debug Security ID

The RL78 microcontroller has an on-chip debug operation control bit in the flash memory at 000C3H (see **CHAPTER 22 OPTION BYTE**) and an on-chip debug security ID setting area at 000C4H to 000CDH, to prevent third parties from reading memory content.

When the boot swap function is used, also set a value that is the same as that of 010C3H and 010C4H to 010CDH in advance, because 000C3H, 000C4H to 000CDH and 010C3H, and 010C4H to 010CDH are switched.

Address	On-Chip Debug Security ID
000C4H to 000CDH	Any ID code of 10 bytes ^{Note}
010C4H to 010CDH	

Table 24-1. On-Chip Debug Security ID

24.3 Securing of User Resources

To perform communication between the RL78 microcontroller and E1 on-chip debugging emulator, as well as each debug function, the securing of memory space must be done beforehand.

If Renesas Electronics assembler or compiler is used, the items can be set by using link options.

(1) Securement of memory space

The shaded portions in Figure 24-2 are the areas reserved for placing the debug monitor program, so user programs or data cannot be allocated in these spaces. When using the on-chip debug function, these spaces must be secured so as not to be used by the user program. Moreover, this area must not be rewritten by the user program.






Figure 24-2. Memory Spaces Where Debug Monitor Programs Are Allocated

Notes 1. Address differs depending on products as follows.

Products (code flash memory capacity)	Address of Note 1					
R7F0C903, R7F0C906	03FFFH					
R7F0C904, R7F0C907	07FFFH					
R7F0C905, R7F0C908	0BFFFH					

- 2. When real-time RAM monitor (RRM) function and dynamic memory modification (DMM) function are not used, it is 256 bytes.
- 3. In debugging, reset vector is rewritten to address allocated to a monitor program.
- 4. Since this area is allocated immediately before the stack area, the address of this area varies depending on the stack increase and decrease. That is, 4 extra bytes are consumed for the stack area used. When using self-programming, 12 extra bytes are consumed for the stack area used.

CHAPTER 25 BCD CORRECTION CIRCUIT

25.1 BCD Correction Circuit Function

The result of addition/subtraction of the BCD (binary-coded decimal) code and BCD code can be obtained as BCD code with this circuit.

The decimal correction operation result is obtained by performing addition/subtraction having the A register as the operand and then adding/ subtracting the BCD correction result register (BCDADJ).

25.2 Registers Used by BCD Correction Circuit

The BCD correction circuit uses the following registers.

• BCD correction result register (BCDADJ)

25.2.1 BCD correction result register (BCDADJ)

The BCDADJ register stores correction values for obtaining the add/subtract result as BCD code through add/subtract instructions using the A register as the operand.

The value read from the BCDADJ register varies depending on the value of the A register when it is read and those of the CY and AC flags.

The BCDADJ register is read by an 8-bit memory manipulation instruction.

Reset input sets this register to undefined.

Figure 25-1. Format of BCD Correction Result Register (BCDADJ)

Address: F00	FEH After I	eset: undefined	R					
Symbol	7	6	5	4	3	2	1	0
BCDADJ								



25.3 BCD Correction Circuit Operation

The basic operation of the BCD correction circuit is as follows.

- (1) Addition: Calculating the result of adding a BCD code value and another BCD code value by using a BCD code value
 - <1> The BCD code value to which addition is performed is stored in the A register.
 - <2> By adding the value of the A register and the second operand (value of one more BCD code to be added) as are in binary, the binary operation result is stored in the A register and the correction value is stored in the BCD correction result register (BCDADJ).
 - <3> Decimal correction is performed by adding in binary the value of the A register (addition result in binary) and the BCDADJ register (correction value), and the correction result is stored in the A register and CY flag.
 - Caution The value read from the BCDADJ register varies depending on the value of the A register when it is read and those of the CY and AC flags. Therefore, execute the instruction <3> after the instruction <2> instead of executing any other instructions. To perform BCD correction in the interrupt enabled state, saving and restoring the A register is required within the interrupt function. PSW (CY flag and AC flag) is restored by the RETI instruction.

An example is shown below.

Examples 1: 99 + 89 = 188

Instruction		A Register	CY Flag	AC Flag	BCDADJ Register
MOV A, #99H	; <1>	99H	-	-	-
ADD A, #89H	; <2>	22H	1	1	66H
ADD A, !BCDADJ	; <3>	88H	1	0	-

Examples 2: 85 + 15 = 100

Instruction	A Register	CY Flag	AC Flag	BCDADJ Register	
MOV A, #85H	; <1>	85H	-	-	-
ADD A, #15H	; <2>	9AH	0	0	66H
ADD A, !BCDADJ	; <3>	00H	1	1	-

Examples 3: 80 + 80 = 160

Instruction		A Register	CY Flag	AC Flag	BCDADJ Register
MOV A, #80H	; <1>	80H	-	-	—
ADD A, #80H	; <2>	00H	1	0	60H
ADD A, !BCDADJ	; <3>	60H	1	0	-



(2) Subtraction: Calculating the result of subtracting a BCD code value from another BCD code value by using a BCD code value

- <1> The BCD code value from which subtraction is performed is stored in the A register.
- <2> By subtracting the value of the second operand (value of BCD code to be subtracted) from the A register as is in binary, the calculation result in binary is stored in the A register, and the correction value is stored in the BCD correction result register (BCDADJ).
- <3> Decimal correction is performed by subtracting the value of the BCDADJ register (correction value) from the A register (subtraction result in binary) in binary, and the correction result is stored in the A register and CY flag.
 - Caution The value read from the BCDADJ register varies depending on the value of the A register when it is read and those of the CY and AC flags. Therefore, execute the instruction <3> after the instruction <2> instead of executing any other instructions. To perform BCD correction in the interrupt enabled state, saving and restoring the A register is required within the interrupt function. PSW (CY flag and AC flag) is restored by the RETI instruction.

An example is shown below.

Example: 91 - 52 = 39

Instruction	A Register	CY Flag	AC Flag	BCDADJ Register	
MOV A, #91H	; <1>	91H	-	-	-
SUB A, #52H	; <2>	3FH	0	1	06H
SUB A, IBCDADJ	; <3>	39H	0	0	_



CHAPTER 26 INSTRUCTION SET

This chapter lists the instructions in the RL78 microcontroller instruction set. For details of each operation and operation code, refer to the separate document RL78 Family User's Manual: Software (R01US0015E).

26.1 Conventions Used in Operation List

26.1.1 Operand identifiers and specification methods

Operands are described in the "Operand" column of each instruction in accordance with the description method of the instruction operand identifier (refer to the assembler specifications for details). When there are two or more description methods, select one of them. Alphabetic letters in capitals and the symbols, #, !, !!, \$, \$!, [], and ES: are keywords and are described as they are. Each symbol has the following meaning.

- #: Immediate data specification
- !: 16-bit absolute address specification
- !!: 20-bit absolute address specification
- \$: 8-bit relative address specification
- \$1: 16-bit relative address specification
- []: Indirect address specification
- ES:: Extension address specification

In the case of immediate data, describe an appropriate numeric value or a label. When using a label, be sure to describe the #, !, !!, \$, \$!, [], and ES: symbols.

For operand register identifiers, r and rp, either function names (X, A, C, etc.) or absolute names (names in parentheses in the table below, R0, R1, R2, etc.) can be used for description.

Identifier	Description Method
r	X (R0), A (R1), C (R2), B (R3), E (R4), D (R5), L (R6), H (R7)
rp	AX (RP0), BC (RP1), DE (RP2), HL (RP3)
sfr	Special-function register symbol (SFR symbol) FFF00H to FFFFFH
sfrp	Special-function register symbols (16-bit manipulatable SFR symbol. Even addresses only ^{Note}) FFF00H to
saddr saddrp	FFFFH FFE20H to FFF1FH Immediate data or labels FFE20H to FF1FH Immediate data or labels (even addresses only ^{Note})
addr20	00000H to FFFFH Immediate data or labels
addr16	0000H to FFFFH Immediate data or labels (only even addresses for 16-bit data transfer instructions ^{Note})
addr5	0080H to 00BFH Immediate data or labels (even addresses only ^{Note})
word	16-bit immediate data or label
byte	8-bit immediate data or label
bit	3-bit immediate data or label
RBn	RB0 to RB3

Table 26-1. Operand Identifiers and Specification Methods

Note Bit 0 = 0 when an odd address is specified.

Remark The special function registers can be described to operand sfr as symbols. See **Table 3-5 SFR List** for the symbols of the special function registers. The extended special function registers can be described to operand !addr16 as symbols. See **Table 3-6 Extended SFR (2nd SFR) List** for the symbols of the extended special function registers.

RENESAS

26.1.2 Description of operation column

The operation when the instruction is executed is shown in the "Operation" column using the following symbols.

Symbol	Function
А	A register; 8-bit accumulator
х	X register
В	B register
С	C register
D	D register
E	E register
н	H register
L	L register
ES	ES register
CS	CS register
AX	AX register pair; 16-bit accumulator
BC	BC register pair
DE	DE register pair
HL	HL register pair
PC	Program counter
SP	Stack pointer
PSW	Program status word
CY	Carry flag
AC	Auxiliary carry flag
Z	Zero flag
RBS	Register bank select flag
IE	Interrupt request enable flag
()	Memory contents indicated by address or register contents in parentheses
XH, XL	16-bit registers: X_H = higher 8 bits, X_L = lower 8 bits
Xs, XH, XL	20-bit registers: X_s = (bits 19 to 16), X_H = (bits 15 to 8), X_L = (bits 7 to 0)
^	Logical product (AND)
V	Logical sum (OR)
¥	Exclusive logical sum (exclusive OR)
_	Inverted data
addr5	16-bit immediate data (even addresses only in 0080H to 00BFH)
addr16	16-bit immediate data
addr20	20-bit immediate data
jdisp8	Signed 8-bit data (displacement value)
jdisp16	Signed 16-bit data (displacement value)

Table 26-2. Symbols in "Operation" Co



26.1.3 Description of flag operation column

The change of the flag value when the instruction is executed is shown in the "Flag" column using the following symbols.

Symbol	Change of Flag Value
(Blank)	Unchanged
0	Cleared to 0
1	Set to 1
×	Set/cleared according to the result
R	Previously saved value is restored

Table 26-3. Symbols in "Flag" Column

26.1.4 PREFIX instruction

Instructions with "ES:" have a PREFIX operation code as a prefix to extend the accessible data area to the 1 MB space (00000H to FFFFFH), by adding the ES register value to the 64 KB space from F0000H to FFFFFH. When a PREFIX operation code is attached as a prefix to the target instruction, only one instruction immediately after the PREFIX operation code is executed as the addresses with the ES register value added.

A interrupt and DMA transfer are not acknowledged between a PREFIX instruction code and the instruction immediately after.

Instruction	Opcode							
	1	2	4	5				
MOV !addr16, #byte	CFH	!ado	dr16	r16 #byte				
MOV ES:laddr16, #byte	11H	CFH	!ado	!addr16				
MOV A, [HL]	8BH	_			-			
MOV A, ES:[HL]	11H	8BH	_	_	_			

Table 26-4. Use Example of PREFIX Operation Code

Caution Set the ES register value with MOV ES, A, etc., before executing the PREFIX instruction.



26.2 Operation List

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks		Flag	J
Group				Note 1	Note 2		Ζ	AC	CY
8-bit data	MOV	r, #byte	2	1	-	r ← byte			
transfer		PSW, #byte	3	3	-	PSW ← byte	×	×	×
		CS, #byte	3	1	-	$CS \leftarrow byte$			
		ES, #byte	2	1	-	ES ← byte			
		!addr16, #byte	4	1	-	$(addr16) \leftarrow byte$			
		ES:laddr16, #byte	5	2	-	(ES, addr16) \leftarrow byte			
		saddr, #byte	3	1	-	$(saddr) \leftarrow byte$			
		sfr, #byte	3	1	-	sfr ← byte			
		[DE+byte], #byte	3	1	-	(DE+byte) ← byte			
		ES:[DE+byte],#byte	4	2	-	((ES, DE)+byte) ← byte			
		[HL+byte], #byte	3	1	-	(HL+byte) ← byte			
		ES:[HL+byte],#byte	4	2	-	((ES, HL)+byte) ← byte			
		[SP+byte], #byte	3	1	-	(SP+byte) ← byte			
		word[B], #byte	4	1	-	(B+word) ← byte			
		ES:word[B], #byte	5	2	-	$((ES, B)+word) \leftarrow byte$			
		word[C], #byte	4	1	-	$(C+word) \leftarrow byte$			
		ES:word[C], #byte	5	2	-	$((ES, C)+word) \leftarrow byte$			
		word[BC], #byte	4	1	-	$(BC+word) \leftarrow byte$			
		ES:word[BC], #byte	5	2	-	$((ES, BC)+word) \leftarrow byte$			
		A, r ^{Note 3}	1	1	-	A ← r			
		r, A Note 3	1	1	-	r ← A			
		A, PSW	2	1	-	$A \leftarrow PSW$			
		PSW, A	2	3	-	$PSW \gets A$	×	×	×
		A, CS	2	1	-	$A \leftarrow CS$			
		CS, A	2	1	-	$CS \leftarrow A$			
		A, ES	2	1	-	$A \leftarrow ES$			
		ES, A	2	1	-	ES ← A			
		A, !addr16	3	1	4	$A \leftarrow (addr16)$			
		A, ES:laddr16	4	2	5	$A \leftarrow (ES, addr16)$			
		!addr16, A	3	1	-	$(addr16) \leftarrow A$			
		ES:laddr16, A	4	2	-	(ES, addr16) ← A			
		A, saddr	2	1		$A \leftarrow (saddr)$			
		saddr, A	2	1	-	$(saddr) \leftarrow A$			

 Table 26-5.
 Operation List (1/17)

Notes 1. Number of CPU clocks (fcLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

- 2. Number of CPU clocks (fclk) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.
- 3. Except r = A
- **Remark** Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks	Flag
Group				Note 1	Note 2		Z AC CY
8-bit data	MOV	A, sfr	2	1	_	A ← sfr	
transfer		sfr, A	2	1	_	$sfr \leftarrow A$	
		A, [DE]	1	1	4	A ← (DE)	
		[DE], A	1	1	-	$(DE) \leftarrow A$	
		A, ES:[DE]	2	2	5	A ← (ES, DE)	
		ES:[DE], A	2	2	_	$(ES, DE) \leftarrow A$	
		A, [HL]	1	1	4	A ← (HL)	
		[HL], A	1	1	_	$(HL) \leftarrow A$	
		A, ES:[HL]	2	2	5	A ← (ES, HL)	
		ES:[HL], A	2	2	-	(ES, HL) ← A	
		A, [DE+byte]	2	1	4	A ← (DE + byte)	
	[DE+byte], A	2	1	_	(DE + byte) ← A		
	A, ES:[DE+byte]	3	2	5	$A \leftarrow ((ES, DE) + byte)$		
		ES:[DE+byte], A	3	2	_	((ES, DE) + byte) ← A	
	A, [HL+byte]	2	1	4	$A \leftarrow (HL + byte)$		
		[HL+byte], A	2	1	-	(HL + byte) ← A	
		A, ES:[HL+byte]	3	2	5	$A \leftarrow ((ES, HL) + byte)$	
		ES:[HL+byte], A	3	2	-	$((ES, HL) + byte) \leftarrow A$	
		A, [SP+byte]	2	1	-	$A \leftarrow (SP + byte)$	
		[SP+byte], A	2	1	-	(SP + byte) ← A	
		A, word[B]	3	1	4	$A \leftarrow (B + word)$	
		word[B], A	3	1	-	$(B + word) \leftarrow A$	
		A, ES:word[B]	4	2	5	$A \leftarrow ((ES, B) + word)$	
		ES:word[B], A	4	2	-	$((ES, B) + word) \leftarrow A$	
		A, word[C]	3	1	4	$A \leftarrow (C + word)$	
		word[C], A	3	1	-	$(C + word) \leftarrow A$	
		A, ES:word[C]	4	2	5	$A \leftarrow ((ES, C) + word)$	
		ES:word[C], A	4	2	_	$((ES, C) + word) \leftarrow A$	
		A, word[BC]	3	1	4	$A \leftarrow (BC + word)$	
		word[BC], A	3	1	_	$(BC + word) \leftarrow A$	
		A, ES:word[BC]	4	2	5	$A \leftarrow ((ES, BC) + word)$	
		ES:word[BC], A	4	2	-	$((ES, BC) + word) \leftarrow A$	

Table 26-5. Operation List (2/17)

- **Notes 1.** Number of CPU clocks (fcLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.
 - 2. Number of CPU clocks (fcLK) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.
- **Remark** Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks	F	-lag
Group				Note 1	Note 2		Z	AC CY
8-bit data	MOV	A, [HL+B]	2	1	4	A ← (HL + B)		
transfer		[HL+B], A	2	1	-	(HL + B) ← A		
		A, ES:[HL+B]	3	2	5	A ← ((ES, HL) + B)		
		ES:[HL+B], A	3	2	-	((ES, HL) + B) ← A		
		A, [HL+C]	2	1	4	A ← (HL + C)		
		[HL+C], A	2	1	_	$(HL + C) \leftarrow A$		
		A, ES:[HL+C]	3	2	5	A ← ((ES, HL) + C)		
		ES:[HL+C], A	3	2	_	$((ES, HL) + C) \leftarrow A$		
		X, !addr16	3	1	4	X ← (addr16)		
		X, ES:!addr16	4	2	5	X ← (ES, addr16)		
		X, saddr	2	1	-	$X \leftarrow (saddr)$		
		B, !addr16	3	1	4	B ← (addr16)		
		B, ES:!addr16	4	2	5	$B \leftarrow (ES, addr16)$		
		B, saddr	2	1	-	$B \leftarrow (saddr)$		
	C, !addr16	3	1	4	$C \leftarrow (addr16)$			
		C, ES:laddr16	4	2	5	$C \leftarrow (ES, addr16)$		
		C, saddr	2	1	-	$C \leftarrow (saddr)$		
		ES, saddr	3	1	-	$ES \gets (saddr)$		
	ХСН	A, r ^{Note 3}	1 (r = X) 2 (other than r = X)	1	-	$A \leftarrow \rightarrow r$		
		A, !addr16	4	2	-	$A \leftrightarrow (addr16)$		
		A, ES:!addr16	5	3	-	$A \leftrightarrow (ES, addr16)$		
		A, saddr	3	2	-	$A \leftarrow \rightarrow (saddr)$		
		A, sfr	3	2	-	$A \leftrightarrow sfr$		
		A, [DE]	2	2	-	$A \longleftrightarrow (DE)$		
		A, ES:[DE]	3	3	-	$A \leftrightarrow (ES, DE)$		
		A, [HL]	2	2	-	$A \longleftrightarrow (HL)$		
		A, ES:[HL]	3	3	-	$A \leftarrow \rightarrow (ES, HL)$		
		A, [DE+byte]	3	2	-	$A \leftarrow \rightarrow (DE + byte)$		
		A, ES:[DE+byte]	4	3	-	$A \leftarrow \rightarrow ((ES, DE) + byte)$		
		A, [HL+byte]	3	2	-	$A \leftrightarrow HL + byte$		
		A, ES:[HL+byte]	4	3	-	$A \leftarrow \rightarrow ((ES, HL) + byte)$		

- 2. Number of CPU clocks (fcLK) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.
- 3. Except r = A
- **Remark** Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks	Flag
Group				Note 1	Note 2		Z AC CY
8-bit data	ХСН	A, [HL+B]	2	2	_	$A \leftarrow \rightarrow (HL+B)$	
transfer		A, ES:[HL+B]	3	3	-	$A \leftarrow \rightarrow ((ES, HL)+B)$	
		A, [HL+C]	2	2	_	$A \leftarrow \rightarrow (HL+C)$	
		A, ES:[HL+C]	3	3	-	$A \leftarrow \rightarrow ((ES, HL)+C)$	
	ONEB	А	1	1	_	A ← 01H	
		х	1	1	_	X ← 01H	
		В	1	1	_	B ← 01H	
		С	1	1	_	C ← 01H	
		!addr16	3	1	_	(addr16) ← 01H	
		ES:laddr16	4	2	_	(ES, addr16) ← 01H	
		saddr	2	1	_	$(saddr) \leftarrow 01H$	
	CLRB	А	1	1	_	A ← 00H	
		х	1	1	_	X ← 00H	
		В	1	1	_	B ← 00H	
		С	1	1	_	C ← 00H	
		!addr16	3	1	_	(addr16) ← 00H	
		ES:laddr16	4	2	_	(ES,addr16) ← 00H	
		saddr	2	1	-	$(saddr) \leftarrow 00H$	
	MOVS	[HL+byte], X	3	1	_	(HL+byte) ← X	× ×
		ES:[HL+byte], X	4	2	_	(ES, HL+byte) \leftarrow X	× ×
16-bit	MOVW	rp, #word	3	1	-	$rp \leftarrow word$	
data		saddrp, #word	4	1	-	$(saddrp) \leftarrow word$	
transfer		sfrp, #word	4	1	-	$sfrp \leftarrow word$	
		AX, rp Note 3	1	1	-	AX ← rp	
		rp, AX Note 3	1	1	-	$rp \leftarrow AX$	
		AX, !addr16	3	1	4	$AX \leftarrow (addr16)$	
		!addr16, AX	3	1	-	$(addr16) \leftarrow AX$	
		AX, ES:!addr16	4	2	5	$AX \leftarrow (ES, addr16)$	
		ES:!addr16, AX	4	2	-	(ES, addr16) \leftarrow AX	
		AX, saddrp	2	1	-	$AX \leftarrow (saddrp)$	
		saddrp, AX	2	1	-	$(saddrp) \leftarrow AX$	
		AX, sfrp	2	1	-	$AX \leftarrow sfrp$	
		sfrp, AX	2	1	_	$sfrp \leftarrow AX$	

Table 26-5. Operation List (4/17)

Notes 1. Number of CPU clocks (fcLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

2. Number of CPU clocks (fcLK) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.

3. Except rp = AX

Remark Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks		Flag	J
Group				Note 1	Note 2		Z	AC	CY
16-bit	MOVW	AX, [DE]	1	1	4	$AX \leftarrow (DE)$			
data		[DE], AX	1	1	_	$(DE) \leftarrow AX$			
transfer		AX, ES:[DE]	2	2	5	$AX \leftarrow (ES, DE)$			
		ES:[DE], AX	2	2	-	$(ES, DE) \leftarrow AX$			
		AX, [HL]	1	1	4	$AX \leftarrow (HL)$			
		[HL], AX	1	1	-	$(HL) \leftarrow AX$			
		AX, ES:[HL]	2	2	5	$AX \leftarrow (ES, HL)$			
		ES:[HL], AX	2	2	-	$(ES, HL) \leftarrow AX$			
		AX, [DE+byte]	2	1	4	$AX \leftarrow (DE+byte)$			
		[DE+byte], AX	2	1	-	(DE+byte) ← AX			
		AX, ES:[DE+byte]	3	2	5	$AX \leftarrow ((ES, DE) + byte)$			
		ES:[DE+byte], AX	3	2	-	((ES, DE) + byte) ← AX			
		AX, [HL+byte]	2	1	4	$AX \leftarrow (HL + byte)$			
		[HL+byte], AX	2	1	-	(HL + byte) ← AX			
		AX, ES:[HL+byte]	3	2	5	$AX \leftarrow ((ES, HL) + byte)$			
		ES:[HL+byte], AX	3	2	-	$((ES,HL) + byte) \leftarrow AX$			
		AX, [SP+byte]	2	1	-	$AX \leftarrow (SP + byte)$			
		[SP+byte], AX	2	1	-	(SP + byte) ← AX			
		AX, word[B]	3	1	4	$AX \leftarrow (B + word)$			
		word[B], AX	3	1	-	$(B+ word) \leftarrow AX$			
		AX, ES:word[B]	4	2	5	$AX \leftarrow ((ES,B) + word)$			
		ES:word[B], AX	4	2	-	$((ES, B) + word) \leftarrow AX$			
		AX, word[C]	3	1	4	$AX \leftarrow (C + word)$			
		word[C], AX	3	1	-	$(C + word) \leftarrow AX$			
		AX, ES:word[C]	4	2	5	$AX \leftarrow ((ES,C) + word)$			
		ES:word[C], AX	4	2	-	$((ES, C) + word) \leftarrow AX$			
		AX, word[BC]	3	1	4	$AX \leftarrow (BC + word)$			
		word[BC], AX	3	1	-	$(BC + word) \leftarrow AX$			
		AX, ES:word[BC]	4	2	5	$AX \leftarrow ((ES, BC) + word)$			
1		ES:word[BC], AX	4	2	-	$((ES, BC) + word) \leftarrow AX$			

- 2. Number of CPU clocks (fcLK) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.
- **Remark** Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.



Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks		Flag	3
Group				Note 1	Note 2		Z	AC	CY
16-bit	MOVW	BC, laddr16	3	1	4	$BC \leftarrow (addr16)$			
data		BC, ES:!addr16	4	2	5	BC ← (ES, addr16)			
transfer		DE, laddr16	3	1	4	DE ← (addr16)			
		DE, ES:!addr16	4	2	5	DE ← (ES, addr16)			
		HL, !addr16	3	1	4	$HL \leftarrow (addr16)$			
		HL, ES:!addr16	4	2	5	$HL \leftarrow (ES, addr16)$			
		BC, saddrp	2	1	_	$BC \leftarrow (saddrp)$			
		DE, saddrp	2	1	-	$DE \leftarrow (saddrp)$			
		HL, saddrp	2	1	_	$HL \leftarrow (saddrp)$			
	XCHW	AX, rp Note 3	1	1	_	$AX \leftarrow \rightarrow rp$			
	ONEW	AX	1	1	-	AX ← 0001H			
		BC	1	1	-	BC ← 0001H			
	CLRW	AX	1	1	-	AX ← 0000H			
		BC	1	1	-	BC ← 0000H			
8-bit	ADD	A, #byte	2	1	-	A, CY \leftarrow A + byte	×	×	×
operation		saddr, #byte	3	2	-	(saddr), CY \leftarrow (saddr)+byte	×	×	×
		A, r ^{Note 4}	2	1	_	A, CY \leftarrow A + r	×	×	×
		r, A	2	1	-	r, CY ← r + A	×	×	×
		A, !addr16	3	1	4	A, CY \leftarrow A + (addr16)	×	×	×
		A, ES:!addr16	4	2	5	A, CY \leftarrow A + (ES, addr16)	×	×	×
		A, saddr	2	1	_	A, CY \leftarrow A + (saddr)	×	×	×
		A, [HL]	1	1	4	A, CY ← A+ (HL)	×	×	×
		A, ES:[HL]	2	2	5	$A,CY \leftarrow A + (ES, HL)$	×	×	×
		A, [HL+byte]	2	1	4	A, CY \leftarrow A + (HL+byte)	×	×	×
		A, ES:[HL+byte]	3	2	5	$A,CY \leftarrow A + ((ES, HL)+byte)$	×	×	×
		A, [HL+B]	2	1	4	A, CY \leftarrow A + (HL+B)	×	×	×
		A, ES:[HL+B]	3	2	5	$A,CY \leftarrow A+((ES, HL)+B)$	×	×	×
		A, [HL+C]	2	1	4	A, CY \leftarrow A + (HL+C)	×	×	×
		A, ES:[HL+C]	3	2	5	A,CY ← A + ((ES, HL) + C)	×	×	×

2. Number of CPU clocks (fcLK) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.

- **3.** Except rp = AX
- 4. Except r = A

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks		Fla	g
Group				Note 1	Note 2		Z	AC	CY
8-bit	ADDC	A, #byte	2	1	-	A, CY \leftarrow A+byte+CY	×	×	×
operation		saddr, #byte	3	2	-	(saddr), CY \leftarrow (saddr) +byte+CY	×	×	×
		A, rv Note 3	2	1	-	A, CY \leftarrow A + r + CY	×	×	×
		r, A	2	1	-	r, CY ← r + A + CY	×	×	×
		A, !addr16	3	1	4	A, CY \leftarrow A + (addr16)+CY	×	×	×
		A, ES:!addr16	4	2	5	A, CY \leftarrow A + (ES, addr16)+CY	×	×	×
		A, saddr	2	1	_	A, CY \leftarrow A + (saddr)+CY	×	×	×
		A, [HL]	1	1	4	A, CY ← A+ (HL) + CY	×	×	×
		A, ES:[HL]	2	2	5	$A,CY \leftarrow A\text{+} (ES,HL) + CY$	×	×	×
		A, [HL+byte]	2	1	4	A, CY \leftarrow A+ (HL+byte) + CY	×	×	×
		A, ES:[HL+byte]	3	2	5	$A,CY \leftarrow A+ ((ES, HL)+byte) + CY$	×	×	×
		A, [HL+B]	2	1	4	A, CY \leftarrow A+ (HL+B) +CY	×	×	×
		A, ES:[HL+B]	3	2	5	$A,CY \leftarrow A+((ES, HL)+B)+CY$	×	×	×
		A, [HL+C]	2	1	4	A, CY \leftarrow A+ (HL+C)+CY	×	×	×
		A, ES:[HL+C]	3	2	5	$A,CY \leftarrow A+ ((ES, HL)+C)+CY$	×	×	×
	SUB	A, #byte	2	1	_	A, CY \leftarrow A – byte	×	×	×
		saddr, #byte	3	2	-	(saddr), CY \leftarrow (saddr) – byte	×	×	×
		A, r ^{Note 3}	2	1	_	A, CY \leftarrow A – r	×	×	×
		r, A	2	1	_	r, CY ← r – A	×	×	×
		A, !addr16	3	1	4	A, CY \leftarrow A – (addr16)	×	×	×
		A, ES:!addr16	4	2	5	A, CY \leftarrow A – (ES, addr16)	×	×	×
		A, saddr	2	1	_	A, CY \leftarrow A – (saddr)	×	×	×
		A, [HL]	1	1	4	A, CY \leftarrow A – (HL)	×	×	×
		A, ES:[HL]	2	2	5	$A,CY \leftarrow A - (ES,HL)$	×	×	×
		A, [HL+byte]	2	1	4	A, CY \leftarrow A – (HL+byte)	×	×	×
		A, ES:[HL+byte]	3	2	5	$A,CY \leftarrow A - ((ES, HL)+byte)$	×	×	×
		A, [HL+B]	2	1	4	A, CY \leftarrow A – (HL+B)	×	×	×
		A, ES:[HL+B]	3	2	5	A,CY ← A – ((ES, HL)+B)	×	×	×
		A, [HL+C]	2	1	4	A, CY \leftarrow A – (HL+C)	×	×	×
		A, ES:[HL+C]	3	2	5	$A,CY \leftarrow A - ((ES, HL)+C)$	×	×	×

2. Number of CPU clocks (fcLK) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.

3. Except r = A

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks		Flag	
Group				Note 1	Note 2		Z	AC	CY
8-bit	SUBC	A, #byte	2	1	-	A, CY \leftarrow A – byte – CY	×	×	×
operation		saddr, #byte	3	2	-	(saddr), CY \leftarrow (saddr) – byte – CY	×	×	×
		A, r Note 3	2	1	-	A, CY \leftarrow A – r – CY	×	×	×
		r, A	2	1	-	$r, CY \leftarrow r - A - CY$	×	×	×
		A, !addr16	3	1	4	A, CY \leftarrow A – (addr16) – CY	×	×	×
		A, ES:!addr16	4	2	5	A, CY \leftarrow A – (ES, addr16) – CY	×	×	×
		A, saddr	2	1	-	A, CY \leftarrow A – (saddr) – CY	×	×	×
		A, [HL]	1	1	4	A, CY \leftarrow A – (HL) – CY	×	×	×
		A, ES:[HL]	2	2	5	$A,CY \leftarrow A - (ES, HL) - CY$	×	×	×
		A, [HL+byte]	2	1	4	A, CY \leftarrow A – (HL+byte) – CY	×	×	×
		A, ES:[HL+byte]	3	2	5	$A,CY \leftarrow A - ((ES, HL)+byte) - CY$	×	×	×
		A, [HL+B]	2	1	4	A, CY \leftarrow A – (HL+B) – CY	×	×	×
		A, ES:[HL+B]	3	2	5	$A,CY \leftarrow A - ((ES,HL)\text{+}B) - CY$	×	×	×
		A, [HL+C]	2	1	4	A, CY \leftarrow A – (HL+C) – CY	×	×	×
		A, ES:[HL+C]	3	2	5	A, CY \leftarrow A – ((ES:HL)+C) – CY	×	×	×
	AND	A, #byte	2	1	-	$A \leftarrow A \land byte$	×		
		saddr, #byte	3	2	-	$(saddr) \leftarrow (saddr) \land byte$	×		
		A, r ^{Note 3}	2	1	-	$A \leftarrow A \wedge r$	×		
		r, A	2	1	-	$R \leftarrow r \land A$	×		
		A, !addr16	3	1	4	$A \leftarrow A \land (addr16)$	×		
		A, ES:!addr16	4	2	5	$A \leftarrow A \land (ES:addr16)$	×		
		A, saddr	2	1	-	$A \leftarrow A \land (saddr)$	×		
		A, [HL]	1	1	4	$A \leftarrow A \land (HL)$	×		
		A, ES:[HL]	2	2	5	$A \leftarrow A \land (ES:HL)$	×		
		A, [HL+byte]	2	1	4	$A \leftarrow A \land (HL+byte)$	×		
		A, ES:[HL+byte]	3	2	5	$A \leftarrow A \land ((ES:HL)\text{+byte})$	×		
		A, [HL+B]	2	1	4	$A \leftarrow A \land (HL+B)$	×		
		A, ES:[HL+B]	3	2	5	$A \leftarrow A \land ((ES:HL)+B)$	×		
		A, [HL+C]	2	1	4	$A \leftarrow A \land (HL+C)$	×		
		A, ES:[HL+C]	3	2	5	$A \leftarrow A \land ((ES:HL)+C)$	×		

2. Number of CPU clocks (fcLK) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.

3. Except r = A

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks	Flag
Group				Note 1	Note 2		Z AC CY
8-bit	OR	A, #byte	2	1	_	A ← A∨byte	×
operation		saddr, #byte	3	2	_	$(saddr) \leftarrow (saddr) \lor byte$	×
		A, r Note 3	2	1	-	A ← A∨r	×
		r, A	2	1	-	r ← r∨A	×
		A, !addr16	3	1	4	$A \leftarrow A \lor (addr16)$	×
		A, ES:!addr16	4	2	5	$A \leftarrow A \lor (ES:addr16)$	×
		A, saddr	2	1	_	$A \leftarrow A \lor (saddr)$	×
		A, [HL]	1	1	4	$A \leftarrow A \lor (H)$	×
		A, ES:[HL]	2	2	5	$A \leftarrow A {\scriptstyle \lor}(ES{:}HL)$	×
		A, [HL+byte]	2	1	4	A ← A∨(HL+byte)	×
		A, ES:[HL+byte]	3	2	5	$A \leftarrow A \lor ((ES:HL)+byte)$	×
		A, [HL+B]	2	1	4	$A \leftarrow A {\scriptstyle \lor} (HL{\texttt{+}}B)$	×
		A, ES:[HL+B]	3	2	5	$A \leftarrow A {\scriptstyle\lor} ((ES{:}HL){+}B)$	×
		A, [HL+C]	2	1	4	$A \leftarrow A {\scriptstyle \lor}(HL{+}C)$	×
		A, ES:[HL+C]	3	2	5	$A \leftarrow A {\scriptstyle\lor} ((ES{:}HL){+}C)$	×
	XOR	A, #byte	2	1	_	$A \leftarrow A + byte$	×
		saddr, #byte	3	2	-	$(saddr) \leftarrow (saddr) + byte$	×
		A, r Note 3	2	1	-	A ← A ∨ r	×
		r, A	2	1	-	r ← r √ A	×
		A, !addr16	3	1	4	$A \leftarrow A \not\leftarrow (addr16)$	×
		A, ES:!addr16	4	2	5	$A \leftarrow A_{\forall}(ES:addr16)$	×
		A, saddr	2	1	-	$A \leftarrow A \forall$ (saddr)	×
		A, [HL]	1	1	4	$A \leftarrow A_{\forall}(HL)$	×
		A, ES:[HL]	2	2	5	$A \leftarrow A_{\forall}(ES:HL)$	×
		A, [HL+byte]	2	1	4	$A \leftarrow A \leftarrow (HL+byte)$	×
		A, ES:[HL+byte]	3	2	5	$A \leftarrow A_{\forall}((ES:HL)+byte)$	×
		A, [HL+B]	2	1	4	$A \leftarrow A_{\forall}(HL+B)$	×
		A, ES:[HL+B]	3	2	5	$A \leftarrow A_{}((ES:HL)+B)$	×
		A, [HL+C]	2	1	4	$A \leftarrow A_{\forall}(HL+C)$	×
		A, ES:[HL+C]	3	2	5	$A \leftarrow A_{\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!$	×

Table 26-5. Operation List (9/17)	Table 26-5.	Operation List (9/17)
-----------------------------------	-------------	-----------------------

- 2. Number of CPU clocks (fcLK) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.
- 3. Except r = A

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks		Flag	J
Group				Note 1	Note 2		Z	AC	CY
8-bit	CMP	A, #byte	2	1	-	A – byte	×	×	×
operation		!addr16, #byte	4	1	4	(addr16) – byte	×	×	×
		ES:!addr16, #byte	5	2	5	(ES:addr16) – byte	×	×	×
		saddr, #byte	3	1	-	(saddr) – byte	×	×	×
		A, r ^{Note3}	2	1	-	A – r	×	×	×
		r, A	2	1	-	r – A	×	×	×
		A, !addr16	3	1	4	A – (addr16)	×	×	×
		A, ES:!addr16	4	2	5	A – (ES:addr16)	×	×	×
		A, saddr	2	1	-	A – (saddr)	×	×	×
		A, [HL]	1	1	4	A – (HL)	×	×	×
		A, ES:[HL]	2	2	5	A – (ES:HL)	×	×	×
		A, [HL+byte]	2	1	4	A – (HL+byte)	×	×	×
		A, ES:[HL+byte]	3	2	5	A – ((ES:HL)+byte)	×	×	×
		A, [HL+B]	2	1	4	A – (HL+B)	×	×	×
		A, ES:[HL+B]	3	2	5	A – ((ES:HL)+B)	×	×	×
		A, [HL+C]	2	1	4	A – (HL+C)	×	×	×
		A, ES:[HL+C]	3	2	5	A – ((ES:HL)+C)	×	×	×
	CMP0	А	1	1	-	A – 00H	×	0	0
		Х	1	1	-	X – 00H	×	0	0
		В	1	1	-	В – 00Н	×	0	0
		С	1	1	-	C – 00H	×	0	0
		!addr16	3	1	4	(addr16) – 00H	×	0	0
		ES:!addr16	4	2	5	(ES:addr16) – 00H	×	0	0
		saddr	2	1	-	(saddr) – 00H	×	0	0
	CMPS	X, [HL+byte]	3	1	4	X – (HL+byte)	×	×	×
		X, ES:[HL+byte]	4	2	5	X – ((ES:HL)+byte)	×	×	×

Table 26-5. Operation List (10/17)

2. Number of CPU clocks (fcLK) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.

3. Except r = A

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks		Fla	g
Group				Note 1	Note 2		Z	AC	CY CY
16-bit	ADDW	AX, #word	3	1	-	AX, CY \leftarrow AX+word	×	×	×
operation		AX, AX	1	1	-	AX, CY \leftarrow AX+AX	×	×	×
		AX, BC	1	1	_	AX, CY \leftarrow AX+BC	×	×	×
		AX, DE	1	1	_	AX, CY \leftarrow AX+DE	×	×	×
		AX, HL	1	1	-	AX, CY \leftarrow AX+HL	×	×	×
		AX, !addr16	3	1	4	AX, CY \leftarrow AX+(addr16)	×	×	×
		AX, ES:!addr16	4	2	5	AX, CY \leftarrow AX+(ES:addr16)	×	×	×
		AX, saddrp	2	1	-	AX, CY \leftarrow AX+(saddrp)	×	×	×
		AX, [HL+byte]	3	1	4	AX, CY \leftarrow AX+(HL+byte)	×	×	×
		AX, ES: [HL+byte]	4	2	5	AX, CY \leftarrow AX+((ES:HL)+byte)	×	×	×
	SUBW	AX, #word	3	1	-	AX, CY \leftarrow AX – word	×	×	×
		AX, BC	1	1	-	AX, CY \leftarrow AX – BC	×	×	×
		AX, DE	1	1	-	AX, CY \leftarrow AX – DE	×	×	×
		AX, HL	1	1	-	AX, CY \leftarrow AX – HL	×	×	×
		AX, !addr16	3	1	4	AX, CY \leftarrow AX – (addr16)	×	×	×
		AX, ES:!addr16	4	2	5	AX, CY \leftarrow AX – (ES:addr16)	×	×	×
		AX, saddrp	2	1	-	AX, CY \leftarrow AX – (saddrp)	×	×	×
		AX, [HL+byte]	3	1	4	AX, CY \leftarrow AX – (HL+byte)	×	×	×
		AX, ES: [HL+byte]	4	2	5	AX, CY \leftarrow AX – ((ES:HL)+byte)	×	×	×
	CMPW	AX, #word	3	1	-	AX – word	×	×	×
		AX, BC	1	1	_	AX – BC	×	×	×
		AX, DE	1	1	-	AX – DE	×	×	×
		AX, HL	1	1	-	AX – HL	×	×	×
		AX, !addr16	3	1	4	AX – (addr16)	×	×	×
		AX, ES:!addr16	4	2	5	AX – (ES:addr16)	×	×	×
		AX, saddrp	2	1	-	AX – (saddrp)	×	×	×
		AX, [HL+byte]	3	1	4	AX – (HL+byte)	×	×	×
		AX, ES: [HL+byte]	4	2	5	AX – ((ES:HL)+byte)	×	×	×
Multiply	MULU	Х	1	1	-	$AX \leftarrow A{\times}X$			

Table 26-5.	Operation List (11/17)

2. Number of CPU clocks (fcLK) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.



Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks		Flag	
Group				Note 1	Note 2		Z	AC	CY
Increment/	INC	r	1	1	-	r ← r+1	×	×	
decrement		!addr16	3	2	-	(addr16) ← (addr16)+1	×	×	
		ES:laddr16	4	3	-	(ES, addr16) \leftarrow (ES, addr16)+1	×	×	
		saddr	2	2	-	$(saddr) \leftarrow (saddr)+1$	×	×	
		[HL+byte]	3	2	-	$(HL+byte) \leftarrow (HL+byte)+1$	×	×	
		ES: [HL+byte]	4	3	-	$((ES:HL)+byte) \leftarrow ((ES:HL)+byte)+1$	×	×	
	DEC	r	1	1	-	r ← r − 1	×	×	
		!addr16	3	2	-	$(addr16) \leftarrow (addr16) - 1$	×	×	
		ES:laddr16	4	3	-	(ES, addr16) \leftarrow (ES, addr16) -1	×	×	
		saddr	2	2	-	$(saddr) \leftarrow (saddr) - 1$	×	×	
		[HL+byte]	3	2	-	(HL+byte) ← (HL+byte) – 1	×	×	
		ES: [HL+byte]	4	3	-	$((ES:HL)+byte) \leftarrow ((ES:HL)+byte) - 1$	×	×	
	INCW	rp	1	1	-	$rp \leftarrow rp+1$			
		!addr16	3	2	-	$(addr16) \leftarrow (addr16)+1$			
		ES:laddr16	4	3	-	(ES, addr16) \leftarrow (ES, addr16)+1			
		saddrp	2	2	-	$(saddrp) \leftarrow (saddrp)+1$			
		[HL+byte]	3	2	-	$(HL+byte) \leftarrow (HL+byte)+1$			
		ES: [HL+byte]	4	3	-	$((ES:HL)+byte) \leftarrow ((ES:HL)+byte)+1$			
	DECW	rp	1	1	-	$rp \leftarrow rp - 1$			
		!addr16	3	2	-	$(addr16) \leftarrow (addr16) - 1$			
		ES:laddr16	4	3	-	(ES, addr16) \leftarrow (ES, addr16) – 1			
		saddrp	2	2	-	$(saddrp) \leftarrow (saddrp) - 1$			
		[HL+byte]	3	2	-	$(HL+byte) \leftarrow (HL+byte) - 1$			
		ES: [HL+byte]	4	3	-	$((ES:HL)+byte) \leftarrow ((ES:HL)+byte) - 1$			
Shift	SHR	A, cnt	2	1	-	$(CY \leftarrow A_0, A_{m-1} \leftarrow A_m, A_7 \leftarrow 0) \times cnt$			×
	SHRW	AX, cnt	2	1	-	$(CY \leftarrow AX_0, AX_{m\text{-}1} \leftarrow AX_m, AX_{15} \leftarrow 0) \times cnt$			×
	SHL	A, cnt	2	1	_	$(CY \leftarrow A_7, A_m \leftarrow A_{m-1}, A_0 \leftarrow 0) \times cnt$			×
		B, cnt	2	1	-	$(CY \leftarrow B_7, B_m \leftarrow B_{m1}, B_0 \leftarrow 0) \times cnt$			×
		C, cnt	2	1	-	$(CY \leftarrow C_7, C_m \leftarrow C_{m-1}, C_0 \leftarrow 0) \times cnt$			×
	SHLW	AX, cnt	2	1	-	$(CY \leftarrow AX_{15}, AX_m \leftarrow AX_{m\text{-}1}, AX_0 \leftarrow 0) \times cnt$			×
		BC, cnt	2	1	_	$(CY \leftarrow BC_{15}, BC_m \leftarrow BC_{m-1}, BC_0 \leftarrow 0) \times cnt$			×
	SAR	A, cnt	2	1	-	$(CY \leftarrow A_0, A_{m-1} \leftarrow A_m, A_7 \leftarrow A_7) \times cnt$			×
	SARW	AX, cnt	2	1	-	$(CY \leftarrow AX_0, AX_{m-1} \leftarrow AX_m, AX_{15} \leftarrow AX_{15}) \times cnt$			×

2. Number of CPU clocks (fcLK) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.

Remarks 1. Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.

2. cnt indicates the bit shift count.

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks	Flag
Group				Note 1	Note 2		Z AC CY
Rotate	ROR	A, 1	2	1	-	(CY, A7 ← A0, Am-1 ← Am)×1	×
	ROL	A, 1	2	1	-	(CY, A₀ ← A⁊, Am+1 ← Am)×1	×
	RORC	A, 1	2	1	-	$(CY \leftarrow A_0, A_7 \leftarrow CY, A_{m-1} \leftarrow A_m) \times 1$	×
	ROLC	A, 1	2	1	-	$(CY \leftarrow A_7, A_0 \leftarrow CY, A_{m+1} \leftarrow A_m) \times 1$	×
	ROLWC	AX,1	2	1	_	$(CY \leftarrow AX_{15}, AX_0 \leftarrow CY, AX_{m+1} \leftarrow AX_m) \times 1$	×
		BC,1	2	1	-	$(CY \leftarrow BC_{15}, BC_0 \leftarrow CY, BC_{m+1} \leftarrow BC_m) \times 1$	×
Bit	MOV1	CY, A.bit	2	1	-	CY ← A.bit	×
manipulate		A.bit, CY	2	1	-	A.bit ← CY	
		CY, PSW.bit	3	1	-	$CY \leftarrow PSW.bit$	×
		PSW.bit, CY	3	4	_	PSW.bit ← CY	x x
		CY, saddr.bit	3	1	-	CY ← (saddr).bit	×
		saddr.bit, CY	3	2	_	(saddr).bit ← CY	
		CY, sfr.bit	3	1	_	CY ← sfr.bit	×
		sfr.bit, CY	3	2	-	sfr.bit ← CY	
		CY,[HL].bit	2	1	4	CY ← (HL).bit	×
		[HL].bit, CY	2	2	_	(HL).bit ← CY	
		CY, ES:[HL].bit	3	2	5	$CY \leftarrow (ES, HL).bit$	×
		ES:[HL].bit, CY	3	3	-	(ES, HL).bit \leftarrow CY	
	AND1	CY, A.bit	2	1	_	$CY \leftarrow CY \land A.bit$	×
		CY, PSW.bit	3	1	-	$CY \leftarrow CY \land PSW.bit$	×
		CY, saddr.bit	3	1	-	$CY \leftarrow CY \land (saddr).bit$	×
		CY, sfr.bit	3	1	-	$CY \leftarrow CY \land sfr.bit$	×
		CY,[HL].bit	2	1	4	$CY \leftarrow CY \land (HL).bit$	×
		CY, ES:[HL].bit	3	2	5	$CY \leftarrow CY \land (ES, HL).bit$	×
	OR1	CY, A.bit	2	1	-	$CY \leftarrow CY \lor A.bit$	×
		CY, PSW.bit	3	1	-	$CYX \leftarrow CY \lor \lor PSW.bit$	×
		CY, saddr.bit	3	1	-	$CY \leftarrow CY \lor (saddr).bit$	×
		CY, sfr.bit	3	1	-	$CY \leftarrow CY \lor sfr.bit$	×
		CY, [HL].bit	2	1	4	$CY \leftarrow CY \lor (HL).bit$	×
		CY, ES:[HL].bit	3	2	5	$CY \leftarrow CY \lor (ES, HL).bit$	×

- 2. Number of CPU clocks (fcLK) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.
- **Remark** Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks	F	=lag	
Group				Note 1	Note 2		Z	AC	CY
Bit	XOR1	CY, A.bit	2	1	-	$CY \leftarrow CY \neq A.bit$			×
manipulate		CY, PSW.bit	3	1	-	$CY \leftarrow CY \neq PSW.bit$			×
		CY, saddr.bit	3	1	-	$CY \leftarrow CY \neq (saddr).bit$			×
		CY, sfr.bit	3	1	-	$CY \leftarrow CY \neq sfr.bit$			×
		CY, [HL].bit	2	1	4	$CY \leftarrow CY \neq (HL).bit$			×
		CY, ES:[HL].bit	3	2	5	$CY \leftarrow CY \neq (ES, HL).bit$			×
	SET1	A.bit	2	1	-	A.bit ← 1			
		PSW.bit	3	4	-	PSW.bit ← 1	×	×	×
		!addr16.bit	4	2	-	(addr16).bit ← 1			
		ES:laddr16.bit	5	3	-	(ES, addr16).bit ← 1			
		saddr.bit	3	2	-	(saddr).bit ← 1			
		sfr.bit	3	2	-	sfr.bit ← 1			
		[HL].bit	2	2	-	(HL).bit ← 1			
		ES:[HL].bit	3	3	-	(ES, HL).bit ← 1			
	CLR1	A.bit	2	1	-	A.bit ← 0			
		PSW.bit	3	4	-	$PSW.bit \leftarrow 0$	×	×	×
		!addr16.bit	4	2	-	(addr16).bit $\leftarrow 0$			
		ES:!addr16.bit	5	3	-	(ES, addr16).bit ← 0			
		saddr.bit	3	2	-	$(saddr.bit) \leftarrow 0$			
		sfr.bit	3	2	-	sfr.bit ← 0			
		[HL].bit	2	2	-	(HL).bit $\leftarrow 0$			
		ES:[HL].bit	3	3	-	(ES, HL).bit $\leftarrow 0$			
	SET1	CY	2	1	-	CY ← 1			1
	CLR1	CY	2	1	-	CY ← 0			0
	NOT1	CY	2	1	-	$CY \leftarrow \overline{CY}$			×

Table 26-5.	Operation List (14/17)

- **Notes 1.** Number of CPU clocks (fcLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed
 - 2. Number of CPU clocks (fcLK) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.
- **Remark** Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.



Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks		Flag	
Group				Note 1	Note 2		Z	AC	CY
Call/ return	CALL	rp	2	3	_	$(SP - 2) \leftarrow (PC+2)s, (SP - 3) \leftarrow (PC+2)H,$ $(SP - 4) \leftarrow (PC+2)L, PC \leftarrow CS, rp,$			
						$SP \leftarrow SP - 4$			
		\$!addr20	3	3	-	$(SP - 2) \leftarrow (PC+3)s$, $(SP - 3) \leftarrow (PC+3)H$, $(SP - 4) \leftarrow (PC+3)L$, $PC \leftarrow PC+3+jdisp16$,			
						$SP \leftarrow SP - 4$			
		!addr16	3	3	-	$(SP - 2) \leftarrow (PC+3)_S, (SP - 3) \leftarrow (PC+3)_H,$ $(SP - 4) \leftarrow (PC+3)_L, PC \leftarrow 0000, addr16,$			
						$SP \leftarrow SP - 4$			
		‼addr20	4	3	-	$(SP - 2) \leftarrow (PC+4)_{S}, (SP - 3) \leftarrow (PC+4)_{H},$ $(SP - 4) \leftarrow (PC+4)_{L}, PC \leftarrow addr20,$			
						$SP \leftarrow SP - 4$			
	CALLT	[addr5]	2	5	-	$(SP-2) \leftarrow (PC+2)s$, $(SP-3) \leftarrow (PC+2)H$,			
						$(SP - 4) \leftarrow (PC+2)_L$, $PC_S \leftarrow 0000$,			
						PC⊢← (0000, addr5+1),			
						PC∟← (0000, addr5),			
						$SP \leftarrow SP - 4$			
	BRK	-	2	5	-	$(SP - 1) \leftarrow PSW$, $(SP - 2) \leftarrow (PC+2)s$,			
						$(SP-3) \leftarrow (PC+2)_{H}, (SP-4) \leftarrow (PC+2)_{L},$			
						PCs ← 0000,			
						PCн ← (0007FH), PCL ← (0007EH),			
						$SP \leftarrow SP - 4$, $IE \leftarrow 0$			
	RET	_	1	6	-	$PC_{L} \leftarrow (SP), PC_{H} \leftarrow (SP+1),$			
						$PC_{S} \leftarrow (SP+2), SP \leftarrow SP+4$			
	RETI	-	2	6	-	$PC_{L} \leftarrow (SP), PC_{H} \leftarrow (SP+1),$	R	R	R
						$PC_{S} \leftarrow (SP+2), PSW \leftarrow (SP+3),$			
						$SP \leftarrow SP+4$			
	RETB	_	2	6	-	$PC_{L} \leftarrow (SP), PC_{H} \leftarrow (SP+1),$	R	R	R
						$PC_{S} \leftarrow (SP+2), PSW \leftarrow (SP+3),$			
						$SP \leftarrow SP+4$			

Table 26-5.	Operation	List (15/17)
	• • • • • • • • •	

- 2. Number of CPU clocks (fcLk) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.
- **Remark** Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.



Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks		Flag	1
Group				Note 1	Note 2		Z	AC	CY
Stack	PUSH	PSW	2	1	-	$(SP - 1) \leftarrow PSW$, $(SP - 2) \leftarrow 00H$,			
manipulate						$SP \leftarrow SP-2$			
		rp	1	1	-	$(SP - 1) \leftarrow rp_{H}, (SP - 2) \leftarrow rp_{L},$			
						$SP \leftarrow SP - 2$			
	POP	PSW	2	3	-	$PSW \leftarrow (SP+1), SP \leftarrow SP+2$	R	R	R
		rp	1	1	-	rp∟←(SP), rp⊢← (SP+1), SP ← SP + 2			
	MOVW	SP, #word	4	1	-	$SP \leftarrow word$			
		SP, AX	2	1	-	$SP \leftarrow AX$			
		AX, SP	2	1	-	$AX \leftarrow SP$			
		HL, SP	3	1	_	$HL \leftarrow SP$			
		BC, SP	3	1	_	$BC \leftarrow SP$			
		DE, SP	3	1	-	$DE \leftarrow SP$			
	ADDW	SP, #byte	2	1	_	$SP \leftarrow SP + byte$			
	SUBW	SP, #byte	2	1	-	$SP \leftarrow SP$ – byte			
Unconditional	BR	AX	2	3	-	$PC \leftarrow CS, AX$			
branch		\$addr20	2	3	-	$PC \leftarrow PC + 2 + jdisp8$			
		\$!addr20	3	3	-	$PC \leftarrow PC + 3 + jdisp16$			
		!addr16	3	3	_	PC ← 0000, addr16			
		‼addr20	4	3	_	PC ← addr20			
Conditional	BC	\$addr20	2	2/4 Note3	-	$PC \leftarrow PC + 2 + jdisp8$ if $CY = 1$			
branch	BNC	\$addr20	2	2/4 Note3	_	$PC \leftarrow PC + 2 + jdisp8$ if $CY = 0$			
	BZ	\$addr20	2	2/4 Note3	-	$PC \leftarrow PC + 2 + jdisp8$ if Z = 1			
	BNZ	\$addr20	2	2/4 Note3	-	$PC \leftarrow PC + 2 + jdisp8$ if Z = 0			
	вн	\$addr20	3	2/4 Note3	_	$PC \leftarrow PC + 3 + jdisp8 \text{ if } (Z{\scriptstyle\lor}CY) \text{=} 0$			
	BNH	\$addr20	3	2/4 Note3	_	$PC \leftarrow PC + 3 + jdisp8 \text{ if } (Z{\scriptstyle\lor}CY) \text{=} 1$			
	BT	saddr.bit, \$addr20	4	3/5 Note3	-	$PC \leftarrow PC + 4 + jdisp8$ if (saddr).bit = 1			
		sfr.bit, \$addr20	4	3/5 Note3	_	$PC \leftarrow PC + 4 + jdisp8$ if sfr.bit = 1			
		A.bit, \$addr20	3	3/5 Note3	_	$PC \leftarrow PC + 3 + jdisp8$ if A.bit = 1			
		PSW.bit, \$addr20	4	3/5 Note3	-	$PC \leftarrow PC + 4 + jdisp8$ if PSW.bit = 1			
		[HL].bit, \$addr20	3	3/5 Note3	6/7	PC ← PC + 3 + jdisp8 if (HL).bit = 1			
		ES:[HL].bit, \$addr20	4	4/6 Note3	7/8	$PC \leftarrow PC + 4 + jdisp8$ if (ES, HL).bit = 1			

Table 26-5. Operation List (16/17)

- **Notes 1.** Number of CPU clocks (fcLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.
 - 2. Number of CPU clocks (fcLK) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.
 - 3. This indicates the number of clocks "when condition is not met/when condition is met".
- **Remark** Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks		Flag	J
Group				Note 1	Note 2			AC	CY
Condition	BF	saddr.bit, \$addr20	4	3/5 Note3	_	$PC \leftarrow PC + 4 + jdisp8$ if (saddr).bit = 0			
al branch		sfr.bit, \$addr20	4	3/5 Note3	-	$PC \leftarrow PC + 4 + jdisp8$ if sfr.bit = 0			
		A.bit, \$addr20	3	3/5 Note3	_	$PC \leftarrow PC + 3 + jdisp8$ if A.bit = 0			
		PSW.bit, \$addr20	4	3/5 Note3	-	$PC \leftarrow PC + 4 + jdisp8$ if PSW.bit = 0			
		[HL].bit, \$addr20	3	3/5 Note3	6/7	$PC \leftarrow PC + 3 + jdisp8$ if (HL).bit = 0			
		ES:[HL].bit, \$addr20	4	4/6 Note3	7/8	$PC \leftarrow PC + 4 + jdisp8 \text{ if } (ES, HL).bit = 0$			
	BTCLR	saddr.bit, \$addr20	4	3/5 Note3	-	$PC \leftarrow PC + 4 + jdisp8$ if (saddr).bit = 1			
						then reset (saddr).bit			
		sfr.bit, \$addr20	4	3/5 Note3	-	$PC \leftarrow PC + 4 + jdisp8$ if sfr.bit = 1			
						then reset sfr.bit			
		A.bit, \$addr20	3	3/5 Note3	-	$PC \leftarrow PC + 3 + jdisp8$ if A.bit = 1			
						then reset A.bit			
		PSW.bit, \$addr20	4	3/5 Note3	-	$PC \leftarrow PC + 4 + jdisp8$ if PSW.bit = 1	×	×	×
						then reset PSW.bit			
		[HL].bit, \$addr20	3	3/5 Note3	-	$PC \leftarrow PC + 3 + jdisp8$ if (HL).bit = 1			
						then reset (HL).bit			
		ES:[HL].bit,	4	4/6 Note3	-	$PC \leftarrow PC + 4 + jdisp8$ if (ES, HL).bit = 1			
		\$addr20				then reset (ES, HL).bit			
Conditional	SKC	-	2	1	-	Next instruction skip if CY = 1			
skip	SKNC	_	2	1	-	Next instruction skip if CY = 0			
	SKZ	_	2	1	-	Next instruction skip if Z = 1			
	SKNZ	-	2	1	-	Next instruction skip if Z = 0			
	SKH	-	2	1	-	Next instruction skip if (ZvCY)=0			
	SKNH	-	2	1	-	Next instruction skip if (Z _V CY)=1			
CPU	SEL Note4	RBn	2	1	-	RBS[1:0] ← n			
control	NOP	_	1	1	-	No Operation			
	EI	_	3	4	_	IE ← 1 (Enable Interrupt)			
	DI	_	3	4	_	$IE \leftarrow 0$ (Disable Interrupt)			
	HALT	_	2	3	-	Set HALT Mode			
	STOP	_	2	3	-	Set STOP Mode			_

- 2. Number of CPU clocks (fclk) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.
- 3. This indicates the number of clocks "when condition is not met/when condition is met".
- **4.** n indicates the number of register banks (n = 0 to 3).
- **Remark** Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.

CHAPTER 27 ELECTRICAL SPECIFICATIONS (T_A = -40 to +85°C)

- Cautions 1. The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
 - 2. The pins mounted depend on the product. Refer to 2.1 Port Function to 2.2.1 Functions for each product.

27.1 Absolute Maximum Ratings

Parameter	Symbols	Conditions	Ratings	Unit
Supply voltage	Vdd		–0.5 to +6.5	V
REGC pin input voltage	VIREGC	REGC	-0.3 to +2.8 and -0.3 to V _{DD} +0.3 ^{Note 1}	V
Input voltage	VI1	P00, P01, P10 to P17, P30, P31, P40, P50, P51, P70, P120, P147	-0.3 to V _{DD} +0.3 ^{Note 2}	V
	V _{I2}	P60 to P62 (N-ch open-drain)	-0.3 to +6.5	V
	VI3	P20 to P23, P121, P122, P137, EXCLK, RESET	-0.3 to V _{DD} +0.3 ^{Note 2}	V
Output voltage	V ₀₁	P00, P01, P10 to P17, P30, P31, P40, P50, P51, P60 to P62, P70, P120, P147	–0.3 to V _{DD} +0.3 ^{Note 2}	V
	V _{O2}	P20 to P23	-0.3 to V _{DD} +0.3 ^{Note 2}	V
Analog input voltage	VAI1	ANI16 to ANI19	-0.3 to V_DD +0.3 and -0.3 to AV_{REF}(+) +0.3^{Notes 2,3}	V
	Vai2	ANI0 to ANI3	-0.3 to V_DD +0.3 and -0.3 to AV_{REF}(+) +0.3^{Notes 2, 3}	V

Absolute Maximum Ratings (T_A = 25°C) (1/2)

- **Notes 1.** Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.
 - 2. Must be 6.5 V or lower.
 - 3. Do not exceed AVREF(+) + 0.3 V in case of A/D conversion target pin.
- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
- **Remarks 1.** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
 - 2. AV_{REF} (+): + side reference voltage of the A/D converter.
 - 3. Vss: Reference voltage



Parameter	Symbols		Ratings	Unit	
Output current, high	Іон1	Per pin	P00, P01, P10 to P17, P30, P31, P40, P50, P51, P62, P70, P120, P147	-40	mA
		Total of all pins	P00, P01, P40, P120	-70	mA
		–170 mA	P10 to P17, P30, P31,P50, P51, P70, P147	-100	mA
	Іон2	Per pin	P20 to P23	-0.5	mA
		Total of all pins		-2	mA
Output current, low	Iol1	Per pin	P00, P01, P10 to P17, P30, P31, P40, P50, P51, P60 to P62, P70, P120, P147	40	mA
		Total of all pins 170 mA	P00, P01, P40, P120	70	mA
			P10 to P17, P30, P31, P50, P51, P60 to P62, P70, P147	100	mA
		Per pin	P20 to P23	1	mA
		Total of all pins		5	mA
Operating ambient	TA	In normal operation mode		-40 to +85	°C
temperature		In flash memory p			
Storage temperature	Tstg			-65 to +150	°C

Absolute Maximum Ratings (TA = 25°C) (2/2)

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



27.2 Oscillator Characteristics

27.2.1 X1 oscillator characteristics

 $(T_A = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

Parameter	Resonator	Conditions	MIN.	TYP.	MAX.	Unit
X1 clock oscillation	Ceramic resonator/	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	1.0		20.0	MHz
frequency (fx) ^{Note}	crystal resonator	$2.4~V \leq V_{\text{DD}} < 2.7~V$	1.0		16.0	MHz
		$1.8~V \leq V_{\text{DD}} < 2.4~V$	1.0		8.0	MHz
		$1.6~V \leq V_{\text{DD}} < 1.8~V$	1.0		4.0	MHz

- **Note** Indicates only permissible oscillator frequency ranges. Refer to AC Characteristics for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.
- Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.
- Remark When using the X1 oscillator, refer to 5.4 System Clock Oscillator.

27.2.2 On-chip oscillator characteristics

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

Oscillators	Parameters	Conditions		MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency ^{Notes 1, 2}	fін			1		24	MHz
High-speed on-chip oscillator		–20 to +85 °C	$1.8~V \leq V_{\text{DD}} \leq 5.5~V$	-1.0		+1.0	%
clock frequency accuracy			$1.6~V \leq V_{\text{DD}} < 1.8~V$	-5.0		+5.0	%
		–40 to –20 °C	$1.8~V \leq V_{\text{DD}} \leq 5.5~V$	-1.5		+1.5	%
			$1.6~V \leq V_{\text{DD}} < 1.8~V$	-5.5		+5.5	%
Low-speed on-chip oscillator clock frequency	fı∟				15		kHz
Low-speed on-chip oscillator clock frequency accuracy				-15		+15	%

- **Notes 1.** High-speed on-chip oscillator frequency is selected by bits 0 to 3 of option byte (000C2H/010C2H) and bits 0 to 2 of HOCODIV register.
 - 2. This indicates the oscillator characteristics only. Refer to AC Characteristics for instruction execution time.



27.3 DC Characteristics

27.3.1 Pin characteristics

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V}) (1/5)$

Items	Symbol	Conditions			TYP.	MAX.	Unit
Output current, high ^{Note 1}	Іон1	Per pin for P00, 01 P10 to P17, P30, P31, P40, P50, P51, P70, P120, P147	$1.6~V \leq V_{\text{DD}} \leq 5.5~V$			-10.0 Note 2	mA
		Total of P00, P01, P40, P120 (When duty \leq 70% ^{Note 3}) Total of P10 to P17, P30, P31, P50, P51, P70, P147 (When duty \leq 70% ^{Note 3})	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			-28.0	mA
			$2.7~V \leq V_{\text{DD}} < 4.0~V$			-10.0	mA
			$1.8~V \leq V_{\text{DD}} < 2.7~V$			-5.0	mA
			$1.6~V \leq V_{\text{DD}} < 1.8~V$			-2.5	mA
			$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			-80.0	mA
			$2.7~V \leq V_{\text{DD}} < 4.0~V$			-19.0	mA
			$1.8~V \leq V_{\text{DD}} < 2.7~V$			-10.0	mA
			$1.6~V \leq V_{\text{DD}} < 1.8~V$			-5.0	mA
ю	Total of all pins (When duty ≤ 70% ^{Note 3})	$1.6~V \leq V_{\text{DD}} \leq 5.5~V$			-108.0	mA	
	Iон2 Per pin for P20 to P23	$1.6~V \leq V_{\text{DD}} \leq 5.5~V$			-0.1 ^{Note 2}	mA	
		Total of all pins (When duty ≤ 70% ^{Note 3})	$1.6~V \leq V_{\text{DD}} \leq 5.5~V$			-0.3	mA

- **Notes 1**. Value of current at which the device operation is guaranteed even if the current flows from the V_{DD} pin to an output pin.
 - 2. However, do not exceed the total current value.
 - **3.** Specification under conditions where the duty factor \leq 70%.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

• Total output current of pins = $(I_{OH} \times 0.7)/(n \times 0.01)$

<Example> Where n = 80% and Iон = -10.0 mA

Total output current of pins = $(-10.0 \times 0.7)/(80 \times 0.01) \approx -8.7$ mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Caution P00, P10 to P15, P17 and, P50 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, low ^{Note 1}	Iol1	Per pin for P00, P01, P10 to P17, P30, P31, P40, P50, P51, P70, P120, P147				20.0 Note 2	mA
		Per pin for P60 to P62				15.0 Note 2	mA
		Total of P00, P01, P40, P120	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			56.0	mA
		(When duty $\leq 70\%$ ^{Note 3})	$2.7~V \leq V_{\text{DD}} < 4.0~V$			15.0	mA
			$1.8~V \leq V_{\text{DD}} < 2.7~V$			9.0	mA
			$1.6~V \leq V_{\text{DD}} < 1.8~V$			4.5	mA
		Total of P10 to P17, P30, P31, P50, P51, P60 to P62, P70, P147 (When duty $\leq 70\%$ Note ³)	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			80.0	mA
			$2.7~V \leq V_{DD} < 4.0~V$			35.0	mA
			$1.8~V \leq V_{\text{DD}} < 2.7~V$			20.0	mA
			$1.6~V \leq V_{\text{DD}} < 1.8~V$			10.0	mA
lol2	Total of all pins (When duty $\leq 70\%$ ^{Note 3})					136.0	mA
	IOL2	Per pin for P20 to P23				0.4 Note 2	mA
		Total of all pins (When duty ≤ 70% ^{Note 3})	$1.6~V \leq V_{\text{DD}} \leq 5.5~V$			1.2	mA

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$ (2/5)

Notes 1. Value of current at which the device operation is guaranteed even if the current flows from an output pin to the Vss pin.

- 2. However, do not exceed the total current value.
- **3.** Specification under conditions where the duty factor \leq 70%.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins = $(I_{OL} \times 0.7)/(n \times 0.01)$
- <Example> Where n = 80% and IoL = 10.0 mA

Total output current of pins = $(10.0 \times 0.7)/(80 \times 0.01) \approx 8.7$ mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input voltage, high	VIH1	P00, P01, P10 to P17, P30, P31, P40, P50, P51, P70, P120, P147	Normal input buffer	0.8Vdd		YP. MAX. VDD VDD VDD VDD VDD VDD VDD VDD VDD 0.000 0.32 0.32	V
	VIH2	P01, P10, P11, P13 to P17	TTL input buffer $4.0 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$	2.2		Vdd	V
			TTL input buffer $3.3 \text{ V} \leq V_{\text{DD}} < 4.0 \text{ V}$	2.0		Vdd	V
			TTL input buffer 1.6 V \leq V d < 3.3 V	1.5		Vdd	V
	VIH3	P20 to P23		0.7V _{DD}		Vdd	V
	VIH4	P60 to P62		0.7Vdd		6.0	V
	VIH5	P137, EXCLK, RESET		0.8Vdd		VDD	V
Input voltage, low	VIL1	P00, P01, P10 to P17, P30, P31, P40, P50, P51, P70, P120, P147	Normal input buffer	0		0.2Vdd	V
	VIL2	P01, P10, P11, P13 to P17	TTL input buffer $4.0 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	0		0.8	V
			TTL input buffer $3.3 \text{ V} \leq \text{V}_{\text{DD}} < 4.0 \text{ V}$	0		0.5	V
			TTL input buffer $1.6 \text{ V} \leq \text{V}_{\text{DD}} < 3.3 \text{ V}$	0		0.32	V
	VIL3	P20 to P23	•	0		0.3Vdd	V
	VIL4	P60 to P62		0		0.3Vdd	V
	VIL5	P137, EXCLK, RESET		0		0.2VDD	V

$(T_A = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$ (3/5)

Caution The maximum value of VIH of pins P00, P10 to P15 and P17 is VDD, even in the N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output voltage, high	Vон1	P00, P01, P10 to P17, P30, P31, P40, P50, P51, P120, P147	$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OH1}} = -10.0 \ mA \end{array} \end{array} \label{eq:VDD}$	Vdd - 1.5			V
			$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OH1}} = -3.0 \ \text{mA} \end{array}$	Vdd - 0.7			V
			$2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V},$ Ioh1 = -2.0 mA	Vdd - 0.6			V
			1.8 V \leq Vdd \leq 5.5 V, Іон1 = -1.5 mA	Vdd - 0.5			V
			1.6 V ≤ V _{DD} < 5.5 V, Іон1 = −1.0 mA	Vdd - 0.5			V
	V _{OH2}	P20 to P23	1.6 V \leq V _{DD} \leq 5.5 V, Іон2 = -100 μ А	Vdd - 0.5			V
Output voltage, low	V _{OL1}	P00, P01, P10 to P17, P30, P31, P40, P50, P51, P70, P120, P147	$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 20 \ mA \end{array} \end{array} \label{eq:DD}$			1.3	V
			$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 8.5 \ mA \end{array} \end{array} \label{eq:DD}$			0.7	V
			$\begin{array}{l} 2.7 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 3.0 \ \text{mA} \end{array} \end{array} \label{eq:eq:electropy}$			0.6	V
			$\begin{array}{l} 2.7 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 1.5 \ mA \end{array} \end{array} \label{eq:DD}$			0.4	V
			$\begin{array}{l} 1.8 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 0.6 \ mA \end{array} \end{array} \label{eq:DD}$			0.4	V
			$1.6 \text{ V} \le \text{V}_{\text{DD}} < 5.5 \text{ V},$ $I_{\text{OL1}} = 0.3 \text{ mA}$			0.4	V
	Vol2	P20 to P23,	$1.6 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V},$ IOL2 = 400 μ A			0.4	V
	Vol3	P60 to P62	$4.0 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V},$ Iol3 = 15.0 mA			2.0	V
			$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL3}} = 5.0 \ \text{mA} \end{array} \end{array} \label{eq:VDD}$			0.4	V
			$\begin{array}{l} 2.7 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL3}} = 3.0 \ mA \end{array} \end{array} \label{eq:DD}$			0.4	V
			$\begin{array}{l} 1.8 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL3}} = 2.0 \ mA \end{array} \label{eq:DD}$			0.4	V
			$1.6 \text{ V} \le \text{V}_{\text{DD}} < 5.5 \text{ V},$ Iol3 = 1.0 mA			0.4	V

Caution P00, P10 to P15, P17 and P50 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



Items	Symbol	Condition	ns		MIN.	TYP.	MAX.	Unit
Input leakage current, high	Ilih1	P00, P01, P10 to P17, P30, P31, P40, P50, P51, P60 to P62, P70, P120, P147	VI = VDD				1	μA
	ILIH2	P20 to P23, P137, RESET	$V_{I} = V_{DD}$				1	μA
	Іцнз	X1, X2, EXCLK	VI = VDD	In input port or external clock input			1	μA
				In resonator connection			10	μA
Input leakage current, low						-1	μA	
	ILIL2	P20 to P23, P137, RESET	VI = Vss				-1	μA
	Ilil3	X1, X2, EXCLK	VI = Vss	In input port or external clock input			-1	μA
				In resonator connection			-10	μA
On-chip pll-up resistance	Ru	P00, P01, P10 to P17, P30, P31, P40, P50, P51, P70, P120, P147	Vı = Vss, In	input port	10	20	100	kΩ

(TA = -40 to +85°C, 1.6 V \leq VDD \leq 5.5 V, Vss = 0 V) (5/5)

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



27.3.2 Supply current characteristics

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit
Supply	IDD1	Operating	HS (high-	f⊪ = 24 MHz ^{Note 3}	Normal	V _{DD} = 5.0 V		3.7	5.5	mA
current Note 1		mode	speed main) mode ^{Note 4}		operation	V _{DD} = 3.0 V		3.7	5.5	mA
			mode	f _{IH} = 16 MHz ^{Note 3}	Normal	V _{DD} = 5.0 V		2.7	4.0	mA
					operation	V _{DD} = 3.0 V		2.7	4.0	mA
			LS (low-	f⊪ = 8 MHz ^{Note 3}	Normal	V _{DD} = 3.0 V		1.2	1.8	mA
			speed main) mode ^{Note 4}		operation	V _{DD} = 2.0 V		1.2	1.8	mA
			LV (low-	f⊪ = 4 MHz ^{Note 3}	Normal	V _{DD} = 3.0 V		1.2	1.7	mA
			voltage main) mode Note 4		operation	V _{DD} = 2.0 V		1.2	1.7	mA
			HS (high-	f _{MX} = 20 MHz ^{Note 2} ,	Normal	Square wave input		3.0	4.6	mA
			speed main) mode ^{Note 4}	V _{DD} = 5.0 V		Resonator connection		3.2	4.8	mA
				f _{MX} = 20 MHz ^{Note 2} ,	Normal	Square wave input		3.0	4.6	mA
				V _{DD} = 3.0 V	operation	Resonator connection		3.2	4.8	mA
				f _{MX} = 10 MHz ^{Note 2} ,	Normal	Square wave input		1.9	2.7	mA
				V _{DD} = 5.0 V	operation	Resonator connection		1.9	2.7	mA
				f _{MX} = 10 MHz ^{Note 2} ,	Normal	Square wave input		1.9	2.7	mA
				V _{DD} = 3.0 V	operation	Resonator connection		1.9	2.7	mA
			LS (low-	f _{MX} = 8 MHz ^{Note 2} ,	Normal	Square wave input		1.1	1.7	mA
			speed main) mode ^{Note 4}	V _{DD} = 3.0 V	operation	Resonator connection		1.1	1.7	mA
				f _{MX} = 8 MHz ^{Note 2} ,	Normal	Square wave input		1.1	1.7	mA
				V _{DD} = 2.0 V	operation	Resonator connection		1.1	1.7	mA

(TA = -40 to +85°C, 1.6 V \leq VDD \leq 5.5 V, Vss = 0 V) (1/2)

- **Notes 1.** Total current flowing into V_{DD}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD} or V_{SS}. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. When high-speed on-chip oscillator is stopped.
 - **3.** When high-speed system clock is stopped.
 - 4. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below. HS (high-speed main) mode: $2.7 \text{ V} \le V_{DD} \le 5.5 \text{ V}@1 \text{ MHz}$ to 24 MHz

```
2.4 V \leq Vdd \leq 5.5 V@1 MHz to 16 MHz
```

- LS (low-speed main) mode: $1.8~V \le V_{\text{DD}} \le 5.5~V @1~\text{MHz}$ to 8 MHz
- LV (low-voltage main) mode: 1.6 V \leq V_DD \leq 5.5 V@1 MHz to 4 MHz
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: High-speed on-chip oscillator clock frequency
 - 3. Temperature condition of the TYP. value is $T_A = 25^{\circ}C$

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply	IDD2	HALT	HS (high-	f _{IH} = 24 MHz ^{Note 4}	V _{DD} = 5.0 V		0.44	1.28	mA
current Note 1	Note 2	mode	mode Note 6		V _{DD} = 3.0 V		0.44	1.28	mA
				fill = 16 MHz Note 4	V _{DD} = 5.0 V		0.40	1.00	mA
	IDD2 Note 2 HALT mode HS (high- speed main) mode Note 6 LS (low- speed main) mode Note 6 LV (low- voltage main mode Note 6 HS (high- speed main)) mode Note 6		V _{DD} = 3.0 V		0.40	1.00	mA		
			`	f _{IH} = 8 MHz ^{Note 4}	V _{DD} = 3.0 V		260	530	μA
			mode Note 6		V _{DD} = 2.0 V		260	530	μA
			•	fiH = 4 MHz ^{Note 4}	V _{DD} = 3.0 V		420	640	μA
			voltage main) mode ^{Note 6}		V _{DD} = 2.0 V		420	640	μA
				f _{MX} = 20 MHz ^{Note 3} ,	Square wave input		0.28	1.00	mA
			speed main) mode ^{Note 6}	V _{DD} = 5.0 V	Resonator connection		0.45	1.17	mA
				f _{MX} = 20 MHz ^{Note 3} ,	Square wave input		0.28	1.00	mA
			Ň	V _{DD} = 3.0 V	Resonator connection		0.45	1.17	mA
				f _{MX} = 10 MHz ^{Note 3} ,	Square wave input		0.19	0.60	mA
				V _{DD} = 5.0 V	Resonator connection		0.26	0.67	mA
				f _{MX} = 10 MHz ^{Note 3} ,	Square wave input		0.19	0.60	mA
				V _{DD} = 3.0 V	Resonator connection		0.26	0.67	mA
			LS (low-speed	f _{MX} = 8 MHz ^{Note 3} ,	Square wave input		95	330	μA
			'	V _{DD} = 3.0 V	Resonator connection		145	380	μA
				f _{MX} = 8 MHz ^{Note 3} ,	Square wave input		95	330	μA
				V _{DD} = 2.0 V	Resonator connection		145	380	μA
	IDD3 ^{Note 5}	STOP	T _A = -40°C				0.18	0.50	μA
		mode	T _A = +25°C				0.23	0.50	μA
			T _A = +50°C				0.30	1.10	μA
			T _A = +70°C				0.46	1.90	μA
			T _A = +85°C				0.75	3.30	μA

 $(T_A = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$ (2/2)

- **Notes 1.** Total current flowing into V_{DD}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD} or V_{SS}. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. During HALT instruction execution by flash memory.
 - 3. When high-speed on-chip oscillator is stopped.
 - 4. When high-speed system clock is stopped.
 - 5. Not including the current flowing into 12-bit interval timer, and watchdog timer.
 - 6. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: 2.7 V \leq V_DD \leq 5.5 V@1 MHz to 24 MHz

2.4 V
$$\leq$$
 VDD \leq 5.5 V@1 MHz to 16 MHz

LS (low-speed main) mode: $~~1.8~V \leq V_{\text{DD}} \leq 5.5~V@1~\text{MHz}$ to 8 MHz

LV (low-voltage main) mode: 1.6 V \leq V_DD \leq 5.5 V@1 MHz to 4 MHz

(Remarks are listed on the next page.)



- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: High-speed on-chip oscillator clock frequency
 - 3. Except STOP mode, temperature condition of the TYP. value is $T_A = 25^{\circ}C$



(1) Peripheral Functions

$(T_A = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Low-speed on- chip oscillator operating current	_{FIL} Note 1				0.20		μA
12-bit interval timer operating current	_T Notes 1, 2, 3				0.02		μA
Watchdog timer operating current	_{WDT} Notes 1, 2, 4	fı∟ = 15 kHz			0.22		μA
A/D converter	ADC Notes 1, 5	When	Normal mode, AV _{REFP} = V _{DD} = 5.0 V		1.3	1.7	mA
operating current		conversion at maximum speed	Low voltage mode, $AV_{REFP} = V_{DD} = 3.0 V$		0.5	0.7	mA
A/D converter reference voltage current	ADREF Note 1				75.0		μA
LVD operating current	I _{LVD} Notes 1, 6				0.08		μA
Self- programming operating current	_{FSP} Notes 1, 8				2.50	12.20	mA
BGO operating current	BGO Notes 1, 7				2.50	12.20	mA
SNOOZE	ISNOZ Note 1	ADC operation	The mode is performed Note 9		0.50	0.60	mA
operating current			The A/D conversion operations are performed, Low voltage mode, $AV_{REFP} = V_{DD} = 3.0 V$		1.20	1.44	mA
		CSI/UART operation	ation		0.70	0.84	mA

Notes 1. Current flowing to VDD.

- 2. When high speed on-chip oscillator and high-speed system clock are stopped.
- 3. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IIT, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added.
- 4. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer is in operation.
- 5. Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in an operation mode or the HALT mode.
- **6.** Current flowing only to the LVD circuit. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVD when the LVD circuit is in operation.
- 7. Current flowing only during data flash rewrite.
- **8.** Current flowing only during self programming.
- 9. For shift time to the SNOOZE mode, see 16.3.3 SNOOZE mode.

Remarks 1. fil: Low-speed on-chip oscillator clock frequency

- 2. fclk: CPU/peripheral hardware clock frequency
- 3. Temperature condition of the TYP. value is $T_A = 25^{\circ}C$



27.4 AC Characteristics

(TA = -40 to +85°C, 1.6 V \leq VDD \leq 5.5 V, Vss = 0 V)

Items	Symbol		Conditions		MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum	Тсү	Main system		$2.7V\!\leq\!V_{DD}\!\leq\!5.5V$	0.03125		1	μS
instruction execution time)		clock (fmain) operation	main) mode	$2.4 V \le V_{DD} \le 2.7 V$	0.0625		1	μS
		operation	LS (low-speed main) mode	$1.8V \leq V_{DD} \leq 5.5V$	0.125		1	μs
			LV (low-voltage main) mode	$1.6 V \le V_{DD} \le 5.5 V$	0.25		1	μs
		In the self	HS (high-speed	$2.7 V \le V_{DD} \le 5.5 V$	0.03125		1	μs
		programming	main) mode	$2.4 \text{ V} \le \text{V}_{\text{DD}} < 2.7 \text{ V}$	0.0625		1	μs
		mode	LS (low-speed main) mode	$1.8V\!\le\!V_{DD}\!\le\!5.5V$	0.125		1	μS
			LV (low-voltage main) mode	$1.8V\!\le\!V_{DD}\!\le\!5.5V$	0.25		1	μS
External system clock frequency	fex	$2.7 \text{ V} \leq V_{\text{DD}} \leq$	5.5 V		1.0		20.0	MHz
		$2.4 V \le V_{DD} <$	2.7 V		1.0		16.0	MHz
		$1.8 \text{ V} \leq V_{\text{DD}} <$	2.4 V		1.0		8.0	MHz
		$1.6 V \le V_{DD} <$	1.8 V		1.0		4.0	MHz
External system clock input high-	texh, texl	$2.7~V \leq V_{\text{DD}} \leq$	5.5 V		24			ns
level width, low-level width		$2.4 \text{ V} \leq V_{\text{DD}} <$	2.7 V		30			ns
		$1.8 \text{ V} \le \text{V}_{\text{DD}}$ <	2.4 V		60			ns
		$1.6 \text{ V} \leq \text{V}_{\text{DD}}$ <	1.8 V		120			ns
TI00 to TI07 input high-level width, low-level width	tтıн, tтı∟				1/fмск+10			ns
TO00 to TO07 output frequency	fто	HS (high-spe	ed 4.0 V 🔄	$\leq V_{\text{DD}} \leq 5.5 \text{ V}$			12	MHz
		main) mode	2.7 V s	≤ V _{DD} < 4.0 V			8	MHz
			1.8 V <	≤ V _{DD} < 2.7 V			4	MHz
			1.6 V ≤	≤ V _{DD} < 1.8 V			2	MHz
		LS (low-spee	d 1.8 V 🕯	$\leq V_{\text{DD}} \leq 5.5 \text{ V}$			4	MHz
		main) mode	1.6 V <	≤ V _{DD} < 1.8 V			2	MHz
		LV (low-volta main) mode	ge 1.6 V ⊴	$\leq V_{\text{DD}} \leq 5.5 \text{ V}$			2	MHz
PCLBUZ0, PCLBUZ1 output	f PCL	HS (high-spe	ed 4.0 V 🗠	$\leq V_{\text{DD}} \leq 5.5 \text{ V}$			16	MHz
frequency		main) mode	2.7 V s	≤ V _{DD} < 4.0 V			8	MHz
			1.8 V ≤	≤ V _{DD} < 2.7 V			4	MHz
			1.6 V ≤	≤ V _{DD} < 1.8 V			2	MHz
		LS (low-spee	d 1.8 V 🕯	$\leq V_{\text{DD}} \leq 5.5 \text{ V}$			4	MHz
		main) mode	1.6 V <	≤ V _{DD} < 1.8 V			2	MHz
		LV (low-volta	ge 1.8 V 🔄	$\leq V_{DD} \leq 5.5 \text{ V}$			4	MHz
		main) mode	1.6 V s	≤ V _{DD} < 1.8 V			2	MHz
Interrupt input high-level width,	tinth,	INTP0	1.6 V s	$\leq V_{DD} \leq 5.5 \text{ V}$	1			μs
low-level width	t intl	INTP1 to INT	P5 1.6 V 🕯	$\leq V_{DD} \leq 5.5 \text{ V}$	1			μs
RESET low-level width	t _{RSL}		•		10			μs


Remark fmck: Timer array unit operation clock frequency


(Operation clock to be set by the CKSmn0, CKSmn1 bits of timer mode register mn (TMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7))




Minimum Instruction Execution Time during Main System Clock Operation

TCY vs VDD (HS (high-speed main) mode)








----- When the high-speed on-chip oscillator clock is selected

--- During self programming When high-speed system clock is selected




TCY VS VDD (LV (low-voltage main) mode)




- When the high-speed on-chip oscillator clock is selected
 During self programming
- ---- When high-speed system clock is selected




AC Timing Test Points




External System Clock Timing




TI/TO Timing






Interrupt Request Input Timing




RESET Input Timing





27.5 Peripheral Functions Characteristics

AC Timing Test Points



27.5.1 Serial array unit

(1) During communication at same potential (UART mode) ($T_A = -40$ to +85°C, 1.6 V \leq V_{DD} \leq 5.5 V, V_{SS} = 0 V)


Parameter	Symbol		Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate ^{Note 1}		$2.4 \text{ V} \leq \text{V}_{\text{DD}}$	≤ 5.5 V		fмск/6		fмск/6		fмск/6	bps
			Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK} Note 2$		5.3		1.3		0.6	Mbps
		$1.8 \text{ V} \leq \text{V}_{\text{DD}}$	≤ 5.5 V		fмск/6		fмск/6		fмск/6	bps
			Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK} Note 2$		5.3		1.3		0.6	Mbps
		$1.7 \text{ V} \leq \text{V}_{\text{DD}}$	≤ 5.5 V		fмск/6		fмск/6		fмск/6	bps
			Theoretical value of the maximum transfer rate f _{MCK} = f _{CLK} ^{Note 2}		5.3		1.3		0.6	Mbps
		$1.6 \text{ V} \leq \text{V}_{\text{DD}}$	≤ 5.5 V		_		fмск/6		fмск/6	bps
			Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK} Note 2$		_		1.3		0.6	Mbps

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.


2.	The maximum operating frequence	ties of the CPU/peripheral hardware clock (fcLK) are:
	HS (high-speed main) mode:	24 MHz (2.7 V \leq VDD \leq 5.5 V)
		16 MHz (2.4 V \leq Vdd \leq 5.5 V)
	LS (low-speed main) mode:	8 MHz (1.8 V \leq VDD \leq 5.5 V)
	LV (low-voltage main) mode:	4 MHz (1.6 V \leq VDD \leq 5.5 V)

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

UART mode connection diagram (during communication at same potential)



UART mode bit width (during communication at same potential) (reference)



- **Remarks 1.** q: UART number (q = 0 to 2), g: PIM and POM number (g = 0, 1)
 - fMCK: Serial array unit operation clock frequency
 (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))



(2) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)

Parameter	Symbol		Conditions		h-speed Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode	
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tkCY1	$t_{\text{KCY1}} \ge 2/f_{\text{CLK}}$	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	62.5		250		500		ns
			$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	83.3		250		500		ns
SCKp high-/low-level width	tкнı, tĸ∟ı	$4.0~V \leq V_{\text{DD}} \leq$	5.5 V	tксү1/2 – 7		tксү1/2 – 50		tксү1/2 – 50		ns
		$2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq$	5.5 V	tксү1/2 – 10		tксү1/2 – 50		tксү1/2 – 50		ns
SIp setup time (to SCKp↑)	tsiĸ1	$4.0 V \le V_{DD} \le$	5.5 V	23		110		110		ns
Note 1		$2.7 \text{ V} \leq V_{\text{DD}} \leq$	5.5 V	33		110		110		ns
SIp hold time (from SCKp↑) Note 2	tksi1	$2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq$	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$			10		10		ns
Delay time from SCKp↓ to SOp output ^{Note 3}	tkso1	C = 20 pF ^{Not}	e 4		10		10		10	ns

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp[↑]" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 4. C is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remarks 1. This value is valid only when CSI00's peripheral I/O redirect function is not used.

p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0),
g: PIM and POM numbers (g = 1)

 fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00))



(3) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output)

Parameter	Symbol	c	Conditions	HS (high main)	•	LS (low main)	/-speed Mode	LV (low- main)	-voltage Mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tkcy1	$t_{\text{KCY1}} \geq 4/f_{\text{CLK}}$	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	125		500		1000		ns
			$2.4~V \leq V_{\text{DD}} \leq 5.5~V$	250		500		1000		ns
			$1.8~V \leq V_{\text{DD}} \leq 5.5~V$	500		500		1000		ns
			$1.7~V \leq V_{\text{DD}} \leq 5.5~V$	1000		1000		1000		ns
			$1.6~V \leq V_{\text{DD}} \leq 5.5~V$	-		1000		1000		ns
SCKp high-/low-level width	tкн1, tк∟1	$4.0 V \le V_{DD} \le$	5.5 V	tксү1/2 – 12		tксү1/2 – 50		tксү1/2 – 50		ns
		$2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq$	5.5 V	tксү1/2 – 18		tксү1/2 – 50		tксү1/2 – 50		ns
		$2.4~V \leq V_{\text{DD}} \leq$	5.5 V	tксү1/2 – 38		tксү1/2 – 50		tксү1/2 – 50		ns
		$1.8 \text{ V} \leq \text{V}_{\text{DD}} \leq$	5.5 V	tксү1/2 – 50		tксү1/2 – 50		tксү1/2 – 50		ns
		$1.7 \text{ V} \leq \text{V}_{\text{DD}} \leq$	5.5 V	tксү1/2 – 100		tксү1/2 – 100		tксү1/2 – 100		ns
		$1.6 V \le V_{DD} \le$	5.5 V	_		tксү1/2 – 100		tксү1/2 – 100		ns
SIp setup time	tsiĸ1	$4.0 V \le V_{DD} \le$	5.5 V	44		110		110		ns
(to SCKp↑) Note 1		$2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq$	5.5 V	44		110		110		ns
		$2.4~V \leq V_{\text{DD}} \leq$	5.5 V	75		110		110		ns
		$1.8 \text{ V} \leq \text{V}_{\text{DD}} \leq$	5.5 V	110		110		110		ns
		$1.7 \text{ V} \leq \text{V}_{\text{DD}} \leq$	5.5 V	220		220		220		ns
		$1.6 \text{ V} \leq \text{V}_{\text{DD}} \leq$	5.5 V	-		220		220		ns
SIp hold time	tksi1	$1.7 \text{ V} \leq \text{V}_{\text{DD}} \leq$	5.5 V	19		19		19		ns
(from SCKp↑) ^{Note 2}		$1.6 V \le V_{DD} \le$	5.5 V	-		19		19		ns
Delay time from SCKp↓ to SOp	tkso1	$1.7 \text{ V} \le \text{V}_{\text{DD}} \le$ C = 30 pF ^{Note}			25		25		25	ns
output ^{Note 3}		$\begin{array}{l} 1.6 \ V \leq V_{\text{DD}} \leq \\ C = 30 \ pF^{\text{Note}} \end{array}$			-		25		25	ns

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} < \text{V}_{DD} < 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

- Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - **2.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - **4.** C is the load capacitance of the SCKp and SOp output lines.
- Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

(**Remarks** are listed on the next page.)

Remarks 1. p: CSI number (p = 00, 11, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM numbers (g = 0, 1, 5)

 fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))

(4) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (1/2) $(T_A = -40 \text{ to } +85^\circ\text{C}, 1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

Parameter	Symbol	Condi	itions		peed main) ode	•	/-speed Mode	LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	t ксү2	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	20 MHz < f _{мск}	8/f мск		-		-		ns
Note 5			$f_{MCK} \le 20 \ MHz$	6/f мск		6/fмск		6/fмск		ns
		$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	16 MHz < f _{мск}	8/fмск		-		-		ns
			$f_{MCK} \le 16 \ MHz$	6/fмск		6/fмск		6/fмск		ns
		$2.4~V \leq V_{\text{DD}} \leq 5.5~V$		6/fмск and 500		6/fмск and 500		6/fмск and 500		ns
		$1.8~V \leq V_{\text{DD}} \leq 5.5~V$		6/fмск and 750		6/fмск and 750		6/fмск and 750		ns
		$1.7~V \leq V_{\text{DD}} \leq 5.5~V$		6/fмск and 1500		6/f _{мск} and 1500		6/fмск and 1500		ns
		$1.6~V \leq V_{DD} \leq 5.5~V$		-		6/fмск and 1500		6/fмск and 1500		ns
SCKp high-/low- level width	tкн2, tкL2	$4.0~V \leq V_{DD} \leq 5.5~V$		tксү2/2 – 7		tксү2/2 - 7		tксү2/2 - 7		ns
	$2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$ $1.8 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$		tксү2/2 – 8		tксү2/2 – 8		tксү2/2 - 8		ns	
		$1.8~V \leq V_{DD} \leq 5.5~V$		tксү2/2 – 18		tксү2/2 – 18		tксү2/2 – 18		ns
		$1.7~V \leq V_{DD} \leq 5.5~V$		tксү2/2 – 66		tксү2/2 – 66		tксү2/2 - 66		ns
		$1.6~V \le V_{\text{DD}} \le 5.5~V$		-		tксү2/2 – 66		tксү2/2 - 66		ns

(Notes, Caution, and Remarks are listed on the next page.)



Parameter	Symbol		Conditions	HS (higł main)		LS (low-spe Mod	,	LV (low-volt Mo	- /	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SIp setup time (to SCKp↑) ^{Note 1}	tsik2	2.7 V ≤ Vi	$d \leq 5.5 V$	1/fмск+2 0		1/fмск+30		1/fмск+30		ns
		1.8 V ≤ V	$0.01 \leq 5.5 \text{ V}$	1/fмск+3 0		1/fмск+30		1/fмск+30		ns
		1.7 V ≤ Vi	$0.01 \leq 5.5 \text{ V}$	1/fмск+4 0		1/fмск+40		1/fмск+40		ns
		1.6 V ≤ V	$\prime_{\text{DD}} \leq 5.5 \text{ V}$	_		1/fмск+40		1/fмск+40		ns
SIp hold time (from SCKp↑)	tksi₂	1.8 V ≤ V	$DD \leq 5.5 V$	1/fмск+3 1		1/fмск+31		1/fмск+31		ns
Note 2		$1.7~V \leq V_{DD} \leq 5.5~V$		1/fмск+ 250		1/fмск+ 250		1/fмск+ 250		ns
		1.6 V ≤ V	$T_{DD} \leq 5.5 \text{ V}$	_		1/fмск+ 250		1/fмск+ 250		ns
Delay time from SCKp↓ to SOp	tkso2	C = 30 pF ^{Note 4}	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$		2/fмск+ 44		2/fмск+ 110		2/f _{мск} + 110	ns
output Note 3			$2.4~V \leq V_{\text{DD}} \leq 5.5~V$		2/fмск+ 75		2/fмск+ 110		2/fмск+ 110	ns
			$1.8~V \le V_{\text{DD}} \le 5.5~V$		2/fмск+ 110		2/fмск+ 110		2/f _{мск} + 110	ns
			$1.7~V \le V_{DD} \le 5.5~V$		2/fмск+ 220		2/fмск+ 220		2/f _{мск} + 220	ns
			$1.6~V \leq V_{\text{DD}} \leq 5.5~V$		_		2/fмск+ 220		2/f _{мск} + 220	ns

(4) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (2/2) $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

- Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - **2.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp[↑]" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 4. C is the load capacitance of the SOp output lines.
 - 5. Transfer rate in the SNOOZE mode: MAX. 1 Mbps.


Caution Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remarks 1. p: CSI number (p = 00, 11, 20), m: Unit number (m = 0, 1),


- n: Channel number (n = 0 to 3), g: PIM, POM number (g = 0, 1, 5)
- fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))

<R>


CSI mode connection diagram (during communication at same potential)



CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remarks 1. p: CSI number (p = 00, 11, 20)

2. m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)

(5)	During communication at same potential (simplified I ² C mode) (1/2)
	$(T_A = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	、 0	h-speed Mode	``	v-speed Mode	`	-voltage Mode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLr clock frequency	fsc∟	$\begin{array}{l} 2.7 \ \text{V} \leq \text{V}_{\text{DD}} \leq 5.5 \ \text{V}, \\ \text{C}_{\text{b}} = 50 \ \text{pF}, \ \text{R}_{\text{b}} = 2.7 \ \text{k}\Omega \end{array}$		1000 Note 1		400 Note 1		400 Note 1	kHz
		$\begin{array}{l} 1.8 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ C_{\text{b}} = 100 \ \text{pF}, \ R_{\text{b}} = 3 \ \text{k}\Omega \end{array}$		400 Note 1		400 Note 1		400 Note 1	kHz
		1.8 V \leq V _{DD} < 2.7 V, C _b = 100 pF, R _b = 5 k Ω		300 Note 1		300 Note 1		300 Note 1	kHz
Hold time when SCI r = "I "		$1.7 \text{ V} \le \text{V}_{\text{DD}}$ < 1.8 V, C _b = 100 pF, R _b = 5 kΩ		250 Note 1		250 Note 1		250 Note 1	kHz
		1.6 V ≤ V _{DD} < 1.8 V, C _b = 100 pF, R _b = 5 kΩ		-		250 Note 1		250 Note 1	kHz
Hold time when SCLr = "L"	t∟ow	$\begin{array}{l} 2.7 \ \text{V} \leq \text{V}_{\text{DD}} \leq 5.5 \ \text{V}, \\ \text{C}_{\text{b}} = 50 \ \text{pF}, \ \text{R}_{\text{b}} = 2.7 \ \text{k}\Omega \end{array}$	475		1150		1150		ns
		1.8 V \leq V _{DD} \leq 5.5 V, C _b = 100 pF, R _b = 3 kΩ	1150		1150		1150		ns
		1.8 V \leq V _{DD} < 2.7 V, C _b = 100 pF, R _b = 5 kΩ	1550		1550		1550		ns
		1.7 V ≤ V _{DD} < 1.8 V, C _b = 100 pF, R _b = 5 kΩ	1850		1850		1850		ns
		1.6 V ≤ V _{DD} < 1.8 V, C _b = 100 pF, R _b = 5 kΩ	-		1850		1850		ns
Hold time when SCLr = "H"	tніgн	$\begin{array}{l} 2.7 \ \text{V} \leq \text{V}_{\text{DD}} \leq 5.5 \ \text{V}, \\ \text{C}_{\text{b}} = 50 \ \text{pF}, \ \text{R}_{\text{b}} = 2.7 \ \text{k}\Omega \end{array}$	475		1150		1150		ns
		$\begin{array}{l} 1.8 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ C_{\text{b}} = 100 \ \text{pF}, \ R_{\text{b}} = 3 \ \text{k}\Omega \end{array}$	1150		1150		1150		ns
		1.8 V ≤ V _{DD} < 2.7 V, C _b = 100 pF, R _b = 5 kΩ	1550		1550		1550		ns
		$1.7 \text{ V} \le \text{V}_{\text{DD}} < 1.8 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, \text{R}_{\text{b}} = 5 \text{ k}\Omega$	1850		1850		1850		ns
		$1.6 \text{ V} \le \text{V}_{\text{DD}} < 1.8 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 5 \text{ k}\Omega$	-		1850		1850		ns

(Notes and Caution are listed on the next page, and Remarks are listed on the page after the next page.)



Parameter	Symbol	Conditions	、 U	HS (high-speed main) Mode		/-speed Mode	LV (low-voltage main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Data setup time (reception)	tsu:dat	$\begin{array}{l} 2.7 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ C_{\text{b}} = 50 \ \text{pF}, \ R_{\text{b}} = 2.7 \ \text{k}\Omega \end{array}$	1/f _{мск} + 85 ^{Note2}		1/fмск + 145 Note2		1/fмск + 145 Note2		ns
		$\label{eq:VDD} \begin{array}{l} 1.8 \mbox{ V} \leq \mbox{V}_{\mbox{DD}} \leq 5.5 \mbox{ V}, \\ \mbox{C}_{\mbox{b}} = 100 \mbox{ pF}, \mbox{ R}_{\mbox{b}} = 3 \mbox{ k}\Omega \end{array}$	1/fмск + 145 Note2		1/fмск + 145 Note2		1/fмск + 145 Note2		ns
		$\label{eq:VDD} \begin{array}{l} 1.8 \mbox{ V} \leq \mbox{ V}_{\mbox{DD}} < 2.7 \mbox{ V}, \\ \mbox{ C}_{\mbox{b}} = 100 \mbox{ pF}, \mbox{ R}_{\mbox{b}} = 5 \mbox{ k}\Omega \end{array}$	1/fмск + 230 Note2		1/fмск + 230 Note2		1/fмск + 230 Note2		ns
		$\label{eq:linear} \begin{array}{l} 1.7 \mbox{ V} \leq \mbox{ V}_{\mbox{DD}} < 1.8 \mbox{ V}, \\ \mbox{ C}_{\mbox{b}} = 100 \mbox{ pF}, \mbox{ R}_{\mbox{b}} = 5 \mbox{ k}\Omega \end{array}$	1/fмск + 290 Note2		1/f _{MCK} + 290 Note2		1/fмск + 290 Note2		ns
		$\label{eq:VDD} \begin{array}{l} 1.6 \mbox{ V} \leq \mbox{ V}_{\mbox{DD}} < 1.8 \mbox{ V}, \\ \mbox{ C}_{\mbox{b}} = 100 \mbox{ pF}, \mbox{ R}_{\mbox{b}} = 5 \mbox{ k}\Omega \end{array}$	-		1/fмск + 290 Note2		1/fмск + 290 Note2		ns
Data hold time (transmission)	thd:dat	$2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V},$ C_{b} = 50 pF, R_{b} = 2.7 k Ω	0	305	0	305	0	305	ns
		1.8 V ≤ V _{DD} ≤ 5.5 V, C _b = 100 pF, R _b = 3 kΩ	0	355	0	355	0	355	ns
		$\label{eq:VDD} \begin{array}{l} 1.8 \mbox{ V} \leq \mbox{ V}_{\mbox{DD}} < 2.7 \mbox{ V}, \\ C_{\mbox{b}} = 100 \mbox{ pF}, \mbox{ R}_{\mbox{b}} = 5 k\Omega \end{array}$	0	405	0	405	0	405	ns
		1.7 V ≤ V _{DD} < 1.8 V, C _b = 100 pF, R _b = 5 kΩ	0	405	0	405	0	405	ns
		1.6 V ≤ V _{DD} < 1.8 V, C _b = 100 pF, R _b = 5 kΩ	-	_	0	405	0	405	ns

(5) During communication at same potential (simplified I²C mode) (2/2)

Notes 1. The value must also be equal to or less than $f_{MCK}/4$.


2. Set the fMCK value to keep the hold time of SCLr = "L" and SCLr = "H".

Caution Select the normal input buffer and the N-ch open drain output (VDD tolerance) mode for the SDAr pin and the normal output mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register h (POMh).


(Remarks are listed on the next page.)



Simplified I²C mode connection diagram (during communication at same potential)



Simplified I²C mode serial transfer timing (during communication at same potential)



Remarks 1. R_b[Ω]: Communication line (SDAr) pull-up resistance, C_b[F]: Communication line (SDAr, SCLr) load capacitance

- r: IIC number (r = 00, 11, 20), g: PIM number (g = 0, 1),
 h: POM number (h = 0, 1, 5)
- 3. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), mn = 00 to 03, 10 to 13)

<R>



Parameter	Symbol		Conditions			HS (high-speed main) Mode		v-speed Mode		-voltage Mode	Unit
					MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate		Recep- tion	$4.0 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_{\text{b}} \le 4.0 \text{ V}$			fмск/6 Note 1		fмск/6 Note 1		fмск/6 Note 1	bps
				$\begin{tabular}{lllllllllllllllllllllllllllllllllll$		5.3		1.3		0.6	Mbps
			$2.7 V \le V_{DD} < 4.0 V,$ $2.3 V \le V_b \le 2.7 V$			fмск/6 Note 1		fмск/6 Note 1		fмск/6 Note 1	bps
				Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}$ Note 3		5.3		1.3		0.6	Mbps
			$1.8 V \le V_{DD} < 3.3 V,$ $1.6 V \le V_b \le 2.0 V$			fмск/6 Notes 1, 2		fмск/6 Notes 1, 2		fмск/6 Notes 1, 2	bps
				Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}$ Note 3		5.3		1.3		0.6	Mbps

(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (1/2)

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.

2. Use it with $V_{DD} \ge V_b$.

3. The maximum operating frequencies of the CPU/peripheral hardware clock (fcLK) are:

 $\begin{array}{ll} \text{HS (high-speed main) mode:} & 24 \ \text{MHz} \ (2.7 \ \text{V} \le \ \text{V}_{\text{DD}} \le 5.5 \ \text{V}) \\ & 16 \ \text{MHz} \ (2.4 \ \text{V} \le \ \text{V}_{\text{DD}} \le 5.5 \ \text{V}) \\ \text{LS (low-speed main) mode:} & 8 \ \text{MHz} \ (1.8 \ \text{V} \le \ \text{V}_{\text{DD}} \le 5.5 \ \text{V}) \\ \text{LV (low-voltage main) mode:} & 4 \ \text{MHz} \ (1.6 \ \text{V} \le \ \text{V}_{\text{DD}} \le 5.5 \ \text{V}) \\ \end{array}$

- Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.
- **Remarks 1.** $V_{b}[V]$: Communication line voltage
 - 2. q: UART number (q = 0 to 2), g: PIM and POM number (g = 0, 1)
 - **3.** fMCK: Serial array unit operation clock frequency
 (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)
 - **4.** UART2 cannot communicate at different potential when bit 1 (PIOR1) of peripheral I/O redirection register (PIOR) is 1.



Parameter	Symbol		Conditions		HS (high- speed main) Mode		LS (low-speed main) Mode		d LV (low- voltage main) Mode		Unit
					MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate		Transmission	$4.0~V \leq V_{\text{DD}} \leq 5.5~V,$			Note 1		Note 1		Note 1	bps
			$2.7 \text{ V} \leq V_b \leq 4.0 \text{ V}$	Theoretical value of the maximum transfer rate $C_b = 50 \text{ pF}, R_b =$ 1.4 kΩ, V _b = 2.7 V		2.8 Note 2		2.8 Note 2		2.8 Note 2	Mbps
			$2.7 \text{ V} \le \text{V}_{\text{DD}} < 4.0 \text{ V},$			Note 3		Note 3		Note 3	bps
			$2.3~V \leq V_b \leq 2.7~V$	Theoretical value of the maximum transfer rate		1.2 Note 4		1.2 Note 4		1.2 Note 4	Mbps
				C _b = 50 pF, R _b = 2.7 kΩ, V _b = 2.3 V							
			$1.8 \text{ V} \leq \text{V}_{\text{DD}} < 3.3 \text{ V},$			Notes		Notes		Notes	bps
			$1.6~V \leq V_b \leq 2.0~V$			5, 6		5, 6		5, 6	
				Theoretical value of the maximum transfer rate		0.43 Note 7		0.43 Note 7		0.43 Note 7	Mbps
				C_b = 50 pF, R _b = 5.5 kΩ, V _b = 1.6 V							

(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (2/2)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

Notes 1. The smaller maximum transfer rate derived by using fMCK/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 4.0 V \leq V_{DD} \leq 5.5 V and 2.7 V \leq V_b \leq 4.0 V

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times ln (1 - \frac{2.2}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{2.2}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 [\%]$$

* This value is the theoretical value of the relative difference between the transmission and reception sides.

 This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 1 above to calculate the maximum transfer rate under conditions of the customer.

(Notes and Caution are listed on the next page.)



Notes 3. The smaller maximum transfer rate derived by using fMck/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V \leq VDD < 4.0 V and 2.3 V \leq Vb \leq 2.7 V

Maximum transfer rate = $\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.0}{V_b})\} \times 3}$ [bps]

Baud rate error (theoretical value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{2.0}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 [\%]$$

- * This value is the theoretical value of the relative difference between the transmission and reception sides.
- 4. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 3 above to calculate the maximum transfer rate under conditions of the customer.
- $\textbf{5.} \quad \textbf{Use it with } V_{\text{DD}} \geq V_{\text{b}}.$
- **6.** The smaller maximum transfer rate derived by using fMCK/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 1.8 V \leq V_DD < 3.3 V and 1.6 V \leq V_b \leq 2.0 V


Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{1.5}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{1.5}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 [\%]$$

* This value is the theoretical value of the relative difference between the transmission and reception sides.

- **7.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 6 above to calculate the maximum transfer rate under conditions of the customer.
- Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (V_{DD} tolerance) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.

UART mode connection diagram (during communication at different potential)




(Remarks are listed on the next page.)



TxDq





Remarks 1. $R_b[\Omega]$: Communication line (TxDq) pull-up resistance,

- Cb[F]: Communication line (TxDq) load capacitance, Vb[V]: Communication line voltage
- **2.** q: UART number (q = 0 to 2), g: PIM and POM number (g = 0, 1)

fMCK: Serial array unit operation clock frequency
 (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).
 m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))

4. UART2 cannot communicate at different potential when bit 1 (PIOR1) of peripheral I/O redirection register (PIOR) is 1.



(7) Communication at different potential (2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only) (1/2)

Parameter	Symbol		Conditions	HS (hig main)	h-speed Mode	-	/-speed Mode	LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tксүı	tксү1 ≥ 2/f с∟к	$\begin{array}{l} 4.0 \ V \leq V_{DD} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V, \\ C_b = 20 \ pF, \ R_b = 1.4 \ k\Omega \end{array}$	200		1150		1150		ns
			$\begin{array}{l} 0.5 - 2.0 \ \text{pr}, \ \text{He} = 1.4 \ \text{K}_2 \\ \hline 2.7 \ \text{V} \leq V_{\text{DD}} < 4.0 \ \text{V}, \\ 2.3 \ \text{V} \leq V_b \leq 2.7 \ \text{V}, \\ \hline C_b = 20 \ \text{pF}, \ \text{R}_b = 2.7 \ \text{k}\Omega \end{array}$	300		1150		1150		ns
SCKp high-level width	tкнı	$\begin{array}{l} 4.0 \; V \leq V_{DD} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 20 \; pF, \; R_b = 1.4 \; k\Omega \end{array}$		tксү1/2 – 50		tксү1/2 – 50		tксү1/2 – 50		ns
		$2.7 V \le V_{DD} <$ $2.3 V \le V_b \le 2$ $C_b = 20 \text{ pF, R}$	2.7 V,	tксү1/2 – 120		tксү1/2 – 120		tксү1/2 – 120		ns
width $2.7 V \le V_b$		$\begin{array}{l} 4.0 \ V \leq V_{DD} \leq \\ 2.7 \ V \leq V_b \leq 4 \\ C_b = 20 \ pF, \ R \end{array}$	1.0 V,	tксү1/2 – 7		tксү1/2 – 50		tксү1/2 – 50		ns
		$2.7 V \le V_{DD} <$ $2.3 V \le V_b \le 2$ $C_b = 20 pF, R$	2.7 V,	tксү1/2 – 10		tксү1/2 – 50		tксү1/2 – 50		ns
SIp setup time (to SCKp↑) ^{Note 1}	tsik1	$4.0 V \le V_{DD} \le$ 2.7 V $\le V_b \le 4$ C _b = 20 pF, R	4.0 V,	58		479		479		ns
		$2.7 V \le V_{DD} <$ $2.3 V \le V_b \le 2$ $C_b = 20 pF, R$	2.7 V,	121		479		479		ns
SIp hold time (from SCKp↑) ^{Note 1}	tksi1	4.0 V \leq V _{DD} \leq 2.7 V \leq V _b \leq 4 C _b = 20 pF, R	5.5 V, I.0 V,	10		10		10		ns
		2.7 V ≤ V _{DD} < 2.3 V ≤ V _b ≤ 2 C _b = 20 pF, R	2.7 V,	10		10		10		ns
Delay time from SCKp↓ to SOp output ^{Note 1}	tkso1	$4.0 V \le V_{DD} \le$ 2.7 V $\le V_b \le 4$ C _b = 20 pF, R	5.5 V, I.0 V,		60		60		60	ns
	$\begin{array}{c} 2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4.0 \text{ V},\\ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V},\\ \text{C}_{\text{b}} = 20 \text{ pF}, \text{ R}_{\text{b}} = 2.7 \text{ k}\Omega \end{array}$		4.0 V, 2.7 V,		130		130		130	ns

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

(Notes, Caution, and Remarks are listed on the next page.)



(7) Communication at different potential (2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only) (2/2)

Parameter	Symbol	Conditions	、 U	h-speed Mode	`	v-speed Mode	`	-voltage Mode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SIp setup time (to SCKp↓) ^{Note 2}	tsik1	$\begin{array}{l} 4.0 \ V \leq V_{DD} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V, \end{array}$	23		110		110		ns
		C_b = 20 pF, R_b = 1.4 k Ω							
		$\begin{array}{l} 2.7 \ V \leq V_{DD} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \end{array}$	33		110		110		ns
		C_b = 20 pF, R_b = 2.7 k Ω							
SIp hold time (from SCKp↓) ^{Note 2}	tksi1	$\begin{array}{l} 4.0 \ V \leq V_{DD} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V, \end{array}$	10		10		10		ns
		C_b = 20 pF, R_b = 1.4 k Ω							
		$\begin{array}{l} 2.7 \; V \leq V_{\text{DD}} < 4.0 \; V, \\ 2.3 \; V \leq V_{b} \leq 2.7 \; V, \end{array}$	10		10		10		ns
		C_b = 20 pF, R_b = 2.7 k Ω							
Delay time from SCKp↑ to	tkso1	$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ 2.7 \ V \leq V_{\text{b}} \leq 4.0 \ V, \end{array}$		10		10		10	ns
SOp output Note 2		C_b = 20 pF, R_b = 1.4 k Ω							
		$\begin{array}{l} 2.7 \ V \leq V_{DD} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \end{array}$		10		10		10	ns
		C_b = 20 pF, R_b = 2.7 k Ω							

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

- Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (V_{DD} tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.
- **Remarks 1.** R_b[Ω]: Communication line (SCKp, SOp) pull-up resistance, C_b[F]: Communication line (SCKp, SOp) load capacitance, V_b[V]: Communication line voltage
 - p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM and POM number (g = 1)
 - **3.** fMCK: Serial array unit operation clock frequency
 (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00))
 - **4.** This value is valid only when CSI00's peripheral I/O redirect function is not used.



Parameter	Symbol		Conditions		h-speed Mode		/-speed Mode	LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tксүı	$t_{KCY1} \geq 4/f_{CLK}$	$\begin{array}{l} 4.0 \; V \leq V_{DD} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \end{array}$	300		1150		1150		ns
			C_b = 30 pF, R_b = 1.4 k Ω							
			$\begin{array}{l} 2.7 \ V \leq V_{DD} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \end{array}$	500		1150		1150		ns
			C_b = 30 pF, R_b = 2.7 k Ω							
			$\label{eq:VDD} \begin{split} 1.8 \ V &\leq V_{\text{DD}} < 3.3 \ V, \\ 1.6 \ V &\leq V_{\text{b}} \leq 2.0 \ V^{\text{Note}}, \end{split}$	1150		1150		1150		ns
			C_b = 30 pF, R_b = 5.5 k Ω							
SCKp high-level width	t кн1	$\begin{array}{l} 4.0 \; V \leq V_{DD} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 30 \; pF, \; R_b = 1.4 \; k\Omega \end{array}$		tксү1/2 – 75		tксү1/2 – 75		tксү1/2 – 75		ns
		$\begin{array}{l} 2.7 \ V \leq V_{DD} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \end{array}$		tксү1/2 – 170		tксү1/2 – 170		tксү1/2 – 170		ns
		$C_{b} = 30 \text{ pF}, \text{ F}$		1 10						
		$1.8 V \le V_{DD} \le 1.6 V \le V_{b} \le 2$		tксү1/2 – 458		tксү1/2 – 458		tксү1/2 – 458		ns
		C _b = 30 pF, F	R _b = 5.5 kΩ							
SCKp low-level width	t KL1		$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V, \end{array}$			tксү1/2 – 50		tксү1/2 – 50		ns
		$\begin{array}{l} 2.3 \ V \leq V_{b} \leq 2.7 \ V, \\ \\ C_{b} = 30 \ pF, \ R_{b} = 2.7 \ k\Omega \end{array}$								
				tксү1/2 – 18		tксү1/2 – 50		tксү1/2 – 50		ns
				tксү1/2 – 50		tксү1/2 – 50		tксү1/2 – 50		ns

(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (1/3) $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{ Vss} = 0 \text{ V})$

Note Use it with $V_{DD} \ge V_b$.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed two pages after the next page.)



Parameter	Symbol	Conditions		h-speed) Mode	LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SIp setup time (to SCKp↑) ^{Note 1}	tsik1	$\begin{array}{l} 4.0 \ V \leq V_{DD} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V, \end{array}$	81		479		479		ns
		$\label{eq:cb} \begin{split} C_b &= 30 \ p F, \ R_b = 1.4 \ k \Omega \\ 2.7 \ V &\leq V_{DD} < 4.0 \ V, \\ 2.3 \ V &\leq V_b \leq 2.7 \ V, \end{split}$	177		479		479		ns
		C _b = 30 pF, R _b = 2.7 kΩ							
		$\label{eq:VDD} \begin{array}{l} 1.8 \ V \leq V_{\text{DD}} < 3.3 \ V, \\ 1.6 \ V \leq V_{\text{b}} \leq 2.0 \ V^{\text{Note 2}}, \end{array}$	479		479		479		ns
		C_b = 30 pF, R_b = 5.5 k Ω							
SIp hold time (from SCKp↑) ^{Note 1}	tksi1	$\begin{array}{l} 4.0 \ V \leq V_{DD} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V, \end{array}$	19		19		19		ns
		C_b = 30 pF, R_b = 1.4 k Ω							
		$\begin{array}{l} 2.7 \ V \leq V_{DD} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \end{array}$	19		19		19		ns
		C_b = 30 pF, R_b = 2.7 k Ω							
		$\label{eq:VDD} \begin{array}{l} 1.8 \ V \leq V_{\text{DD}} < 3.3 \ V, \\ 1.6 \ V \leq V_{\text{b}} \leq 2.0 \ V^{\text{Note 2}}, \end{array}$	19		19		19		ns
		C_b = 30 pF, R_b = 5.5 k Ω							
Delay time from SCKp↓ to	tkso1	$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ 2.7 \ V \leq V_{\text{b}} \leq 4.0 \ V, \end{array}$		100		100		100	ns
SOp output Note 1		C_b = 30 pF, R_b = 1.4 k Ω							
		$\begin{array}{l} 2.7 \ V \leq V_{DD} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \end{array}$		195		195		195	ns
		C_b = 30 pF, R_b = 2.7 k Ω							
		$\label{eq:VDD} \begin{array}{l} 1.8 \ V \leq V_{\text{DD}} < 3.3 \ V, \\ 1.6 \ V \leq V_{\text{b}} \leq 2.0 \ V^{\text{Note 2}}, \end{array}$		483		483		483	ns
		C_b = 30 pF, R_b = 5.5 k Ω							

(8)	Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp internal clock output) (2/3)
	$(T_A = -40 \text{ to } +85^{\circ}C, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

 $\textbf{2. Use it with } V_{DD} \geq V_b.$

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (V_{DD} tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the page after the next page.)



Parameter	Symbol	Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SIp setup time (to SCKp↓) ^{Note 1}	tsıĸı	$\begin{array}{l} 4.0 \ V \leq V_{DD} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V, \end{array}$	44		110		110		ns
		$C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$							
		$\begin{array}{l} 2.7 \ V \leq V_{\text{DD}} < 4.0 \ V, \\ 2.3 \ V \leq V_{\text{b}} \leq 2.7 \ V, \end{array}$	44		110		110		ns
		C_b = 30 pF, R_b = 2.7 k Ω							
			110		110		110		ns
		C_b = 30 pF, R_b = 5.5 k Ω							
SIp hold time (from SCKp↓) ^{Note 1}	tksi1	$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ 2.7 \ V \leq V_{\text{b}} \leq 4.0 \ V, \end{array}$	19		19		19		ns
		C_b = 30 pF, R_b = 1.4 k Ω							
		$\begin{array}{l} 2.7 \ V \leq V_{DD} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \end{array}$	19		19		19		ns
		C_b = 30 pF, R_b = 2.7 k Ω							
			19		19		19		ns
		C_b = 30 pF, R_b = 5.5 k Ω							
Delay time from SCKp↑ to SOp output ^{Note 1}	tkso1	$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ 2.7 \ V \leq V_{\text{b}} \leq 4.0 \ V, \end{array}$		25		25		25	ns
		$C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$							
		$\begin{array}{l} 2.7 \ V \leq V_{\text{DD}} < 4.0 \ V, \\ 2.3 \ V \leq V_{b} \leq 2.7 \ V, \end{array}$		25		25		25	ns
		C_b = 30 pF, R_b = 2.7 k Ω							
		$\label{eq:VDD} \begin{array}{l} 1.8 \ V \leq V_{\text{DD}} < 3.3 \ V, \\ 1.6 \ V \leq V_{b} \leq 2.0 \ V^{\text{Note 2}}, \end{array}$		25		25		25	ns
		C_b = 30 pF, R_b = 5.5 k Ω							

(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (3/3) $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

Notes 1. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.


 $\textbf{2. Use it with } V_{\text{DD}} \geq V_{\text{b}}.$

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (V_{DD} tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)




CSI mode connection diagram (during communication at different potential)





- **Remarks 1.** R_b[Ω]: Communication line (SCKp, SOp) pull-up resistance, C_b[F]: Communication line (SCKp, SOp) load capacitance, V_b[V]: Communication line voltage
 - **2.** p: CSI number (p = 00, 20), m: Unit number, n: Channel number (mn = 00, 01, 02, 10, 12, 13), g: PIM and POM number (g = 0, 1, 5)
 - **3.** fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).
 m: Unit number, n: Channel number (mn = 00))
 - 4. CSI11 cannot communicate at different potential. Use other CSI for communication at different potential.





CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)





- **Remarks 1.** p: CSI number (p = 00, 20), m: Unit number , n: Channel number (mn = 00, 01, 02, 10, 12, 13), g: PIM and POM number (g = 0, 1, 5)
 - 2. CSI11 cannot communicate at different potential. Use other CSI for communication at different potential.

(9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input) $(T_A = -40 \text{ to } +85^\circ\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$ (1/2)

Parameter	Symbol	≤ Vpp ≤ 5.5 V, Vss = 0 V) (1/2) Conditions			h-speed Mode		r-speed LV (low-voltage Mode main) Mode		Unit	
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time ^{Note 1}	tkcy2	$4.0 V \le V_{DD} \le 5.5 V$, $2.7 V \le V_b \le 4.0 V$	24 MHz < fмск	14/ fмск		-		-		ns
			20 MHz < fмск ≤ 24 MHz	12/ fмск		-		-		ns
			8 MHz < fмск ≤ 20 MHz	10/ fмск		_		_		ns
			4 MHz < fмск ≤8 MHz	8/fмск		16/ fмск		-		ns
			fмск ≤4 MHz	6/ f мск		10/ fмск		10/ fмск		ns
		$2.3 V \le V_b \le 2.7 V$ $1.8 V \le V_{DD} < 3.3 V,$ $1.6 V \le V_b \le 2.0 V^{Note 2}$	24 MHz < fмск	20/ fмск		_		-		ns
			20 MHz < fмск ≤ 24 MHz	16/ fмск		_		_		ns
			16 MHz < fмск ≤ 20 MHz	14/ fмск		-		-		ns
			8 MHz < fмск ≤ 16 MHz	12/ fмск		-		-		ns
			4 MHz < fмск ≤8 MHz	8/fмск		16/ fмск		-		ns
			fмск ≤4 MHz	6/fмск		10/ fмск		10/ fмск		ns
			24 MHz < fмск	48/ fмск		_		-		ns
			20 MHz < fмск ≤ 24 MHz	36/ fмск		-		-		ns
			16 MHz < fмск ≤ 20 MHz	32/ fмск		-		-		ns
			8 MHz < fмск ≤ 16 MHz	26/ fмск		-		-		ns
			4 MHz < fмск ≤8 MHz	16/ fмск		16/ fмск		-		ns
			fмск ≤4 MHz	10/ fмск		10/ fмск		10/ fмск		ns

(Notes and Caution are listed on the next page, and Remarks are listed on the page after the next page.)



Parameter	Symbol	Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp high-/low-level width	tкн2, tкL2	$\begin{array}{l} 4.0 \ V \leq V_{DD} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V \end{array}$	tксү2/2 — 12		tксү2/2 - 50		tксү2/2 - 50		ns
		$\begin{array}{l} 2.7 \ V \leq V_{DD} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V \end{array}$	tксү2/2 – 18		tксү2/2 - 50		tксү2/2 - 50		ns
		$\label{eq:VDD} \begin{array}{l} 1.8 \ V \leq V_{\text{DD}} < 3.3 \ V, \\ 1.6 \ V \leq V_{\text{b}} \leq 2.0 \ V^{\text{Note 2}} \end{array}$	tксү2/2 — 50		tксү2/2 - 50		tксү2/2 - 50		ns
Slp setup time (to SCKp↑) ^{Note 3}	tsik2	$\begin{array}{l} 4.0 \ V \leq V_{DD} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V \end{array}$	1/fмск + 20		1/fмск + 30		1/fмск + 30		ns
		$\begin{array}{l} 2.7 \ V \leq V_{DD} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V \end{array}$	1/fмск + 20		1/fмск + 30		1/fмск + 30		ns
		$ \begin{array}{l} 1.8 \ V \leq V_{DD} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V^{\mbox{Note 2}} \end{array} $	1/fмск + 30		1/fмск + 30		1/fмск + 30		ns
SIp hold time (from SCKp↑) ^{Note 4}	tksi2		1/fмск + 31		1/fмск + 31		1/fмск + 31		ns
Delay time from SCKp↓ to SOp output _{Note 5}	tĸso2	$\begin{array}{l} 4.0 \; V \leq V_{\text{DD}} \leq 5.5 \; V, \; 2.7 \; V \leq V_{\text{b}} \leq 4.0 \; V, \\ C_{\text{b}} = 30 \; pF, \; R_{\text{b}} = 1.4 \; k\Omega \end{array}$		2/fмск + 120		2/fмск + 573		2/fмск + 573	ns
		$\begin{array}{l} 2.7 \ V \leq V_{\text{DD}} < 4.0 \ V, \ 2.3 \ V \leq V_{\text{b}} \leq 2.7 \ V, \\ C_{\text{b}} = 30 \ pF, \ R_{\text{b}} = 2.7 \ k\Omega \end{array}$		2/fмск + 214		2/fмск + 573		2/fмск + 573	ns
		$\begin{split} & 1.8 \; V \leq V_{DD} < 3.3 \; V, \\ & 1.6 \; V \leq V_b \leq 2.0 \; V^{\text{Note 2}}, \\ & C_b = 30 \; pF, \; R_b = 5.5 \; k\Omega \end{split}$		2/fмск + 573		2/fмск + 573		2/fмск + 573	ns


(9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input) $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$ (2/2)

- **Notes 1.** Transfer rate in the SNOOZE mode: MAX. 1 Mbps
 - **2.** Use it with $V_{DD} \ge V_b$.
 - **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - **4.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - **5.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)




CSI mode connection diagram (during communication at different potential)





- **Remarks 1.** R_b[Ω]: Communication line (SOp) pull-up resistance, C_b[F]: Communication line (SOp) load capacitance, V_b[V]: Communication line voltage
 - **2.** p: CSI number (p = 00, 20), m: Unit number, n: Channel number (mn = 00, 01, 02, 10, 12, 13), g: PIM and POM number (g = 0, 1, 5)
 - 3. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).
 m: Unit number, n: Channel number (mn = 00, 01, 02, 10, 12, 13))
 - 4. CSI11 cannot communicate at different potential. Use other CSI for communication at different potential.





CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)





Remarks 1. p: CSI number (p = 00, 20), m: Unit number,

n: Channel number (mn = 00, 01, 02, 10, 12. 13), g: PIM and POM number (g = 0, 1, 5)

2. CSI11 cannot communicate at different potential. Use other CSI for communication at different potential.

(10) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I²C mode) (1/2)

Parameter	Symbol	Conditions		h-speed Mode	•	v-speed Mode	•	v-voltage Mode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLr clock frequency	fscL			1000 Note 1		300 Note 1		300 Note 1	kHz
		$\label{eq:VDD} \begin{array}{l} 2.7 \ V \leq V_{DD} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$		1000 Note 1		300 Note 1		300 Note 1	kHz
				400 Note 1		300 Note 1		300 Note 1	kHz
		$\label{eq:VDD} \begin{array}{l} 2.7 \ V \leq V_{DD} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 100 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$		400 Note 1		300 Note 1		300 Note 1	kHz
		$\label{eq:VDD} \begin{split} & 1.8 \; V \leq V_{DD} < 3.3 \; V, \\ & 1.6 \; V \leq V_b \leq 2.0 \; V^{\text{Note 2}}, \\ & C_b = 100 \; pF, \; R_b = 5.5 \; k\Omega \end{split}$		300 Note 1		300 Note 1		Note 1	kHz
Hold time when SCLr = t⊥ow L"		475		1550		1550		ns	
	$\label{eq:VDD} \begin{array}{l} 2.7 \ V \leq V_{DD} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	475		1550		1550		ns	
			1150		1550		1550		ns
		$\label{eq:VDD} \begin{array}{l} 2.7 \; V \leq V_{DD} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	1150		1550		1550		ns
		$\label{eq:VDD} \begin{split} & 1.8 \; V \leq V_{DD} < 3.3 \; V, \\ & 1.6 \; V \leq V_b \leq 2.0 \; V^{\text{Note 2}}, \\ & C_b = 100 \; pF, \; R_b = 5.5 \; k\Omega \end{split}$	1550		1550		1550		ns
Hold time when SCLr = 'H"	tніgн		245		610		610		ns
		$\label{eq:2.7} \begin{array}{l} 2.7 \ V \leq V_{DD} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	200		610		610		ns
			675		610		610		ns
		$\label{eq:VDD} \begin{array}{l} 2.7 \; V \leq V_{DD} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	600		610		610		ns
		$\label{eq:VDD} \begin{split} & 1.8 \; V \leq V_{DD} < 3.3 \; V, \\ & 1.6 \; V \leq V_{b} \leq 2.0 \; V^{\; \text{Note 2}}, \\ & C_{b} = 100 \; pF, \; R_{b} = 5.5 \; k\Omega \end{split}$	610		610		610		ns



Parameter	Symbol	nbol Conditions		HS (high-speed main) Mode		/-speed Mode		-voltage Mode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Data setup time (reception)	tsu:dat		1/fмск + 135 ^{Note 3}		1/fмск + 190 Note 3		1/fмск + 190 Note 3		kHz
		$\begin{array}{l} 2.7 \; V \leq V_{DD} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	1/fмск + 135 ^{Note 3}		1/fмск + 190 Note 3		1/fмск + 190 Note 3		kHz
		1/f _{МСК} + 190 ^{Note 3}		1/fмск + 190 Note 3		1/fмск + 190 Note 3		kHz	
	$ \begin{array}{l} 2.7 \; V \leq V_{DD} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{array} $	1/f _{МСК} + 190 ^{Note 3}		1/fмск + 190 Note 3		1/fмск + 190 Note 3		kHz	
		$ \begin{split} & 1.8 \ V \leq V_{DD} < 3.3 \ V, \\ & 1.6 \ V \leq V_b \leq 2.0 \ V^{\text{Note 2}}, \\ & C_b = 100 \ pF, \ R_b = 5.5 \ k\Omega \end{split} $	1/f _{МСК} + 190 ^{Note 3}		1/fмск + 190 Note 3		1/fмск + 190 Note 3		kHz
Data hold time (transmission)	thd:dat		0	305	0	305	0	305	ns
		$\begin{array}{l} 2.7 \; V \leq V_{DD} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	0	305	0	305	0	305	ns
			0	355	0	355	0	355	ns
	$\label{eq:2.7} \begin{array}{l} 2.7 \ V \leq V_{DD} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 100 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	0	355	0	355	0	355	ns	
			0	405	0	405	0	405	ns

(10) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I²C mode) (2/2)


Notes 1. The value must also be equal to or less than $f_{MCK}/4$.

- **2.** Use it with $V_{DD} \ge V_b$.
- 3. Set the fMCK value to keep the hold time of SCLr = "L" and SCLr = "H".
- Caution Select the TTL input buffer and the N-ch open drain output (V_{DD} tolerance) mode for the SDAr pin and the N-ch open drain output (V_{DD} tolerance) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.


(Remarks are listed on the next page.)



Simplified I²C mode connection diagram (during communication at different potential)



Simplified I²C mode serial transfer timing (during communication at different potential)



- **Remarks 1.** R_b[Ω]: Communication line (SDAr, SCLr) pull-up resistance, C_b[F]: Communication line (SDAr, SCLr) load capacitance, V_b[V]: Communication line voltage
 - **2.** r: IIC number (r = 00, 20), g: PIM, POM number (g = 0, 1, 5)
 - 3. fмск: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01, 02, 10, 12, 13)

<R>



27.5.2 Serial interface IICA

(1) I²C standard mode

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

Parameter	Symbol	Co	onditions		h-speed Mode		v-speed) Mode	``	-voltage Mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fscL	Standard	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	0	100	0	100	0	100	kHz
		mode: fc∟k≥ 1 MHz	$1.8~V \leq V_{\text{DD}} \leq 5.5~V$	0	100	0	100	0	100	kHz
			$1.7~V \leq V_{\text{DD}} \leq 5.5~V$	0	100	0	100	0	100	kHz
			$1.6~V \leq V_{\text{DD}} \leq 5.5~V$		_	0	100	0	100	kHz
Setup time of restart	tsu:sta	$2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5$	5 V	4.7		4.7		4.7		μs
condition		$1.8~V \le V_{DD} \le 5.5$	5 V	4.7		4.7		4.7		μs
		$1.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5$	5 V	4.7		4.7		4.7		μs
		$1.6 \text{ V} \le \text{V}_{\text{DD}} \le 5.5$	V		_	4.7		4.7		μs
Hold time ^{Note 1}	thd:sta	$2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5$	5 V	4.0		4.0		4.0		μs
		$1.8 \text{ V} \le \text{V}_{\text{DD}} \le 5.5$	5 V	4.0		4.0		4.0		μs
		$1.7 \text{ V} \leq V_{\text{DD}} \leq 5.5$	5 V	4.0		4.0		4.0		μs
		$1.6 \text{ V} \le \text{V}_{\text{DD}} \le 5.5$	V	-	=	4.0		4.0		μs
Hold time when SCLA0 =	t LOW	$2.7 \text{ V} \le V_{\text{DD}} \le 5.5$	5 V	4.7		4.7		4.7		μs
"L"		$1.8 \text{ V} \le \text{V}_{\text{DD}} \le 5.5$	5 V	4.7		4.7		4.7		μs
		$1.7 \text{ V} \leq V_{\text{DD}} \leq 5.5$	5 V	4.7		4.7		4.7		μs
		$1.6 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5$	V		_	4.7		4.7		μs
Hold time when SCLA0 =	tніgн	$2.7 \text{ V} \leq V_{\text{DD}} \leq 5.5$	5 V	4.0		4.0		4.0		μs
"H"		$1.8~V \le V_{\text{DD}} \le 5.5$	5 V	4.0		4.0		4.0		μs
		$1.7 \text{ V} \leq V_{\text{DD}} \leq 5.5$	5 V	4.0		4.0		4.0		μs
		$1.6 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5$	V		_	4.0		4.0		μs
Data setup time	tsu:dat	$2.7 \text{ V} \leq V_{\text{DD}} \leq 5.5$	5 V	250		250		250		ns
(reception)		$1.8~V \le V_{DD} \le 5.5$	5 V	250		250		250		ns
		$1.7 \text{ V} \leq V_{\text{DD}} \leq 5.5$	5 V	250		250		250		ns
		$1.6 \text{ V} \le \text{V}_{\text{DD}} \le 5.5$	V		_	250		250		ns
Data hold time	thd:dat	$2.7 \text{ V} \leq V_{\text{DD}} \leq 5.5$	5 V	0	3.45	0	3.45	0	3.45	μs
(transmission) ^{Note 2}		$1.8~V \le V_{\text{DD}} \le 5.5$	5 V	0	3.45	0	3.45	0	3.45	μs
		$1.7 \text{ V} \leq V_{\text{DD}} \leq 5.5$	5 V	0	3.45	0	3.45	0	3.45	μs
		$1.6 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5$	V		_	0	3.45	0	3.45	μs
Setup time of stop	tsu:sto	$2.7 \text{ V} \leq V_{\text{DD}} \leq 5.5$	5 V	4.0		4.0		4.0		μs
condition		$1.8~V \le V_{DD} \le 5.5$	5 V	4.0		4.0		4.0		μs
		$1.7 \text{ V} \leq V_{\text{DD}} \leq 5.5$	5 V	4.0		4.0		4.0		μs
		$1.6 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5$	V		-	4.0		4.0		μs
Bus-free time	t BUF	$2.7 \text{ V} \leq V_{\text{DD}} \leq 5.5$	5 V	4.7		4.7		4.7		μs
		$1.8 \text{ V} \leq V_{\text{DD}} \leq 5.5$	5V	4.7		4.7		4.7		μs
		$1.7 \text{ V} \leq V_{\text{DD}} \leq 5.5$	5 V	4.7		4.7		4.7		μs
		$1.6 \text{ V} \le \text{V}_{\text{DD}} \le 5.5$	V		_	4.7		4.7		μs

(Notes, Caution and Remark are listed on the next page.)



- **Notes 1.** The first clock pulse is generated after this period when the start/restart condition is detected.
 - 2. The maximum value (MAX.) of the during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.
- Caution The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.
- **Remark** The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode: $C_b = 400 \text{ pF}$, $R_b = 2.7 \text{ k}\Omega$



(2) I²C fast mode

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

Parameter	Symbol	Col	nditions		h-speed Mode	``	/-speed Mode	`	-voltage Mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fscl	Fast mode:	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	0	400	0	400	0	400	kHz
		$f_{\text{CLK}} \geq 3.5 \; MHz$	$1.8~V \le V_{\text{DD}} \le 5.5~V$	0	400	0	400	0	400	kHz
Setup time of restart	tsu:sta	$2.7 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	V	0.6		0.6		0.6		μs
condition		$1.8~V \le V_{\text{DD}} \le 5.5~V_{\text{DD}}$	V	0.6		0.6		0.6		μs
Hold time ^{Note 1}	thd:sta	$2.7 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	V	0.6		0.6		0.6		μs
		$1.8~V \le V_{DD} \le 5.5~V_{DD}$	V	0.6		0.6		0.6		μs
Hold time when SCLA0 =	t LOW	$2.7 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	$2.7 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$			1.3		1.3		μs
"L"		$1.8~V \le V_{DD} \le 5.5~V_{DD}$	V	1.3		1.3		1.3		μs
Hold time when SCLA0 =	tнigн	$2.7 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	V	0.6		0.6		0.6		μs
"H"		$1.8~V \le V_{DD} \le 5.5~V_{DD}$	V	0.6		0.6		0.6		μs
Data setup time	tsu:dat	$2.7 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	V	100		100		100		μs
(reception)		$1.8~V \le V_{DD} \le 5.5~V_{DD}$	V	100		100		100		μs
Data hold time	thd:dat	$2.7 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	V	0	0.9	0	0.9	0	0.9	μs
(transmission) ^{Note 2}		$1.8~V \le V_{DD} \le 5.5~V_{DD}$	V	0	0.9	0	0.9	0	0.9	μs
Setup time of stop	tsu:sto	$2.7~V \leq V_{DD} \leq 5.5~V$	V	0.6		0.6		0.6		μS
condition		$1.8~V \le V_{DD} \le 5.5~V_{DD}$	V	0.6		0.6		0.6		μs
Bus-free time	t BUF	$2.7~V \le V_{DD} \le 5.5~V_{DD}$	V	1.3		1.3		1.3		μs
		$1.8~V \le V_{\text{DD}} \le 5.5~V_{\text{DD}}$	V	1.3		1.3		1.3		μs

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.

2. The maximum value (MAX.) of the during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

- Caution The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.
- **Remark** The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode: $C_b = 320 \text{ pF}, R_b = 1.1 \text{ k}\Omega$



(3) I²C fast mode plus

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions		h-speed Mode	LS (low-speed main) Mode			-voltage Mode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fscL	Fast mode plus: 2.7 V \leq V _{DD} \leq 5.5 V f _{CLK} \geq 10 MHz	0	1000	_		-	-	kHz
Setup time of restart condition	tsu:sta	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	0.26		_		_		μs
Hold time ^{Note 1}	thd:sta	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	0.26		-		_		μs
Hold time when SCLA0 = "L"	t∟ow	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	0.5		_		-		μs
Hold time when SCLA0 = "H"	tніgн	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	0.26		_		-	-	μs
Data setup time (reception)	tsu:dat	$2.7~V \leq V_{DD} \leq 5.5~V$	50		_		-	-	μs
Data hold time (transmission) ^{Note 2}	thd:dat	$2.7~V \leq V_{DD} \leq 5.5~V$	0	0.45	_		-	-	μs
Setup time of stop condition	tsu:sto	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	0.26		-		-	-	μs
Bus-free time	t BUF	$2.7~V \le V_{\text{DD}} \le 5.5~V$	0.5		_		-	-	μS


Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.

2. The maximum value (MAX.) of the class during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

- Caution The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.
- **Remark** The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode plus: C_b = 120 pF, R_b = 1.1 k Ω

IICA serial transfer timing







27.6 Analog Characteristics

27.6.1 A/D converter characteristics

Classification of A/D converter characteristics

		Reference Voltage	
	Reference voltage (+) = AVREFP	Reference voltage (+) = VDD	Reference voltage (+) = VBGR
Input channel	Reference voltage (-) = AVREFM	Reference voltage (-) = Vss	Reference voltage (-) = AVREFM
ANI0 to ANI3	Refer to 27.6.1 (1).	Refer to 27.6.1 (3).	Refer to 27.6.1 (4) .
ANI16 to ANI19	Refer to 27.6.1 (2).		
Internal reference voltage	Refer to 27.6.1 (1).		-

(1) When reference voltage (+)= AV_{REFP}/ANI0 (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AV_{REFM}/ANI1 (ADREFM = 1), target pin: ANI2, ANI3, and internal reference voltage

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{AV}_{REFP} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V}, \text{ Reference voltage (+) = AV}_{REFP}, \text{ Reference voltage (-) = AV}_{REFM} = 0 \text{ V})$

Parameter	Symbol	Co	onditions	MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution	$1.8~V \leq AV_{\text{REFP}} \leq 5.5~V$		1.2	±3.5	LSB
		AV _{REFP} = V _{DD} ^{Note 3}	$1.6~V \leq AV_{\text{REFP}} \leq 5.5~V^{\text{Note 4}}$		1.2	±7.0	LSB
Conversion time	t CONV	10-bit resolution	$3.6~V \le V \text{DD} \le 5.5~V$	2.125		10 bit 10 bit 2 ± 3.5 LSE 39 μ s 10.25 $\%$ FS ± 0.50 $\%$ FS ± 0.50 $\%$ FS ± 2.5 LSE ± 1.5 LSE ± 1.5 LSE ± 2.0 LSE	μS
		Target pin: ANI2, ANI3	$2.7~V \leq V \text{DD} \leq 5.5~V$	3.1875		39	μs
			$1.8~V \le V \text{DD} \le 5.5~V$	17		39	μS
			$1.6~V \le V \text{DD} \le 5.5~V$	57	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	μS	
		10-bit resolution	$3.6~V \le V \text{DD} \le 5.5~V$	2.375		39	μS
		Target pin: Internal	$2.7~V \leq V\text{DD} \leq 5.5~V$	3.5625		39	μs
	reference (HS (high-speed main) mode)	$2.4~V \leq V \text{dd} \leq 5.5~V$	17		39	μs	
Zero-scale error ^{Notes 1, 2}	Ezs	10-bit resolution	$1.8 \text{ V} \leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$			+0.25	%ESP
	L25	$AV_{REFP} = V_{DD}^{Note 3}$	$1.6 \text{ V} \le \text{AV}_{\text{REFP}} \le 5.5 \text{ V}^{\text{Note 4}}$				
Full-scale error ^{Notes 1, 2}	Ers	10-bit resolution	$1.8 \text{ V} \leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$				
	LFS	$AV_{REFP} = V_{DD}^{Note 3}$	$1.6 \text{ V} \leq \text{AVREFP} \leq 5.5 \text{ V}^{\text{Note 4}}$				
Integral linearity error ^{Note 1}	ILE	10-bit resolution	$1.8 \text{ V} \leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$				
		AV _{REFP} = V _{DD} ^{Note 3}	$1.6 \text{ V} \le AV_{\text{REFP}} \le 5.5 \text{ V}^{\text{Note 4}}$			±5.0	LSB
Differential linearity error Note	DLE	10-bit resolution	$1.8 \text{ V} \leq AV_{\text{REFP}} \leq 5.5 \text{ V}$			±1.5	LSB
1		$AV_{REFP} = V_{DD} Note 3$	$1.6~V \leq AV_{\text{REFP}} \leq 5.5~V^{\text{Note 4}}$			±2.0	LSB
Analog input voltage	VAIN	ANI2, ANI3	•	0		AVREFP	V
		Internal reference voltage (2.4 V \leq VDD \leq 5.5 V, HS	ge S (high-speed main) mode)		VBGR Note 5		V

(Notes are listed on the next page.)



- **Notes 1.** Excludes quantization error ($\pm 1/2$ LSB).
 - **2.** This value is indicated as a ratio (%FSR) to the full-scale value.
 - 3. When AV_{REFP} < V_{DD}, the MAX. values are as follows. Overall error: Add ±1.0 LSB to the MAX. value when AV_{REFP} = V_{DD}. Zero-scale error/Full-scale error: Add ±0.05%FSR to the MAX. value when AV_{REFP} = V_{DD}. Integral linearity error/ Differential linearity error: Add ±0.5 LSB to the MAX. value when AV_{REFP} = V_{DD}.
 - **4.** Values when the conversion time is set to 57 μ s (min.) and 95 μ s (max.).
 - 5. Refer to 27.6.2 Internal reference voltage characteristics.



(2) When reference voltage (+) = AV_{REFP}/ANI0 (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AV_{REFM}/ANI1 (ADREFM = 1), target pin: ANI16 to ANI19

(T _A = -40 to +85°C, 1.6 V \leq AV _{REFP} \leq V _{DD} \leq 5.5 V, V _{SS} = 0 V, Reference voltage (+) = AV _{REFP} , Reference voltage (-) =
AV _{REFM} = 0 V)

Parameter	Symbol	Condi	tions	MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution	$1.8~V \leq AV_{\text{REFP}} \leq 5.5~V$		1.2	±5.0	LSB
		$V_{DD} = AV_{REFP} = V_{DD} Notes 3, 4$	$1.6~V \leq AV_{\text{REFP}} \leq 5.5~V^{\text{Note 5}}$		1.2	±8.5	LSB
Conversion time	tconv	10-bit resolution	$3.6~V \le V \text{DD} \le 5.5~V$	2.125		39	μs
		Target ANI pin: ANI16 to	$2.7~V \le V_{DD} \le 5.5~V$	3.1875		39	μs
		ANI19	$1.8~V \le V \text{DD} \le 5.5~V$	17		39	μs
			$1.6~V \le V \text{DD} \le 5.5~V$	57		95	μs
Zero-scale error ^{Notes 1, 2}	Ezs	10-bit resolution	$1.8~V \leq AV_{\text{REFP}} \leq 5.5~V$			±0.35	%FSR
		$V_{DD} = AV_{REFP} = V_{DD} Notes 3, 4$	$1.6~V \leq AV_{\text{REFP}} \leq 5.5~V^{\text{Note 5}}$			±0.60	%FSR
Full-scale error ^{Notes 1, 2}	Ers	10-bit resolution	$1.8~V \leq AV_{\text{REFP}} \leq 5.5~V$			±0.35	%FSR
		VDD = AV _{REFP} = V _{DD} ^{Notes 3, 4}	$1.6~V \leq AV_{\text{REFP}} \leq 5.5~V^{\text{Note 5}}$			±0.60	%FSR
Integral linearity error ^{Note 1}	ILE	10-bit resolution	$1.8~V \leq AV_{\text{REFP}} \leq 5.5~V$			±3.5	LSB
		$VDD = AV_{REFP} = V_{DD} Notes 3, 4$	$1.6~V \leq AV_{\text{REFP}} \leq 5.5~V^{\text{Note 5}}$			±6.0	LSB
Differential linearity	DLE	10-bit resolution	$1.8~V \leq AV_{\text{REFP}} \leq 5.5~V$			±2.0	LSB
error Note 1		$VDD = AV_{REFP} = V_{DD} Notes 3, 4$	$1.6~V \leq AV_{\text{REFP}} \leq 5.5~V^{\text{Note 5}}$			±2.5	LSB
Analog input voltage	Vain	ANI16 to ANI19		0		AV _{REFP}	V

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

- 2. This value is indicated as a ratio (%FSR) to the full-scale value.
- **3.** When AV_{REFP} < V_{DD}, the MAX. values are as follows. Overall error: Add ± 1.0 LSB to the MAX. value when AV_{REFP} = V_{DD}. Zero-scale error/Full-scale error: Add $\pm 0.05\%$ FSR to the MAX. value when AV_{REFP} = V_{DD}. Integral linearity error/ Differential linearity error: Add ± 0.5 LSB to the MAX. value when AV_{REFP} = V_{DD}.
- 4. When AV_{REFP} < V_{DD}, the MAX. values are as follows. Overall error: Add ±4.0 LSB to the MAX. value when AV_{REFP} = V_{DD}. Zero-scale error/Full-scale error: Add ±0.20%FSR to the MAX. value when AV_{REFP} = V_{DD}. Integral linearity error/ Differential linearity error: Add ±2.0 LSB to the MAX. value when AV_{REFP} = V_{DD}.
- 5. When the conversion time is set to 57 μ s (min.) and 95 μ s (max.).



(3) When reference voltage (+) = V_{DD} (ADREFP1 = 0, ADREFP0 = 0), reference voltage (−) = V_{ss} (ADREFM = 0), target pin: ANI0 to ANI3, ANI16 to ANI19, and internal reference voltage

Parameter	Symbol	Conditio	ns	MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution	$1.8~V \leq V \text{DD} \leq 5.5~V$		1.2	±7.0	LSB
			$\begin{array}{l} 1.6 \ V \leq V \text{DD} \leq 5.5 \ V \\ \text{Note 3} \end{array}$		1.2	±10.5	LSB
Conversion time	tconv	10-bit resolution	$3.6~V \le V \text{DD} \le 5.5~V$	2.125		39	μs
		Target pin: ANI0 to ANI3,	$2.7~V \leq V\text{DD} \leq 5.5~V$	3.1875		39	μs
		ANI16 to ANI19	$1.8~V \leq V \text{DD} \leq 5.5~V$	17		39	μs
			$1.6~V \leq V \text{DD} \leq 5.5~V$	57		95	μs
Conversion time	t CONV	10-bit resolution	$3.6~V \leq V\text{DD} \leq 5.5~V$	2.375		39	μs
		Target pin: Internal	$2.7~V \leq V\text{DD} \leq 5.5~V$	3.5625		39	μs
		reference voltage (HS (high- speed main) mode)	$2.4~V \leq V \text{DD} \leq 5.5~V$	17		39	μs
Zero-scale error ^{Notes 1, 2}	Ezs	10-bit resolution	$1.8~V \leq V \text{DD} \leq 5.5~V$			±0.60	%FSR
			$\begin{array}{l} 1.6 \text{ V} \leq \text{V}\text{DD} \leq 5.5 \text{ V} \\ \text{Note 3} \end{array}$			±0.85	%FSR
Full-scale error ^{Notes 1, 2}	Ers	10-bit resolution	$1.8~V \le V \text{DD} \le 5.5~V$			±0.60	%FSR
			$\begin{array}{l} 1.6 \ V \leq V \text{DD} \leq 5.5 \ V \\ \text{Note 3} \end{array}$			±0.85	%FSR
Integral linearity error ^{Note 1}	ILE	10-bit resolution	$1.8~V \leq V \text{DD} \leq 5.5~V$			±4.0	LSB
			$\begin{array}{l} 1.6 \text{ V} \leq \text{V}\text{DD} \leq 5.5 \text{ V} \\ \text{Note 3} \end{array}$			±6.5	LSB
Differential linearity error Note 1	DLE	10-bit resolution	$1.8~V \leq V \text{DD} \leq 5.5~V$			±2.0	LSB
			$\begin{array}{l} 1.6 \ V \leq V_{DD} \leq 5.5 \ V \\ \mbox{Note 3} \end{array}$			±2.5	LSB
Analog input voltage	VAIN	ANI0 to ANI3		0		Vdd	V
		ANI16 to ANI19		0		Vdd	V
		Internal reference voltage (2.4 V \leq VDD \leq 5.5 V, HS (high	n-speed main) mode)		V _{BGR} Note 4		V

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V}, \text{ Reference voltage (+) = V}_{DD}, \text{ Reference voltage (-) = V}_{SS})$

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

- **2.** This value is indicated as a ratio (%FSR) to the full-scale value.
- **3.** When the conversion time is set to 57 μ s (min.) and 95 μ s (max.).
- 4. Refer to 27.6.2 Internal reference voltage characteristics.



(4) When reference voltage (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AV_{REFM}/ANI1 (ADREFM = 1), target pin: ANI0, ANI2, ANI3, ANI16 to ANI19

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, 1.6 \text{ V} \le \text{V}_{DD}, \text{V}_{SS} = 0 \text{ V}, \text{Reference voltage (+)} = \text{V}_{BGR}^{Note 3}, \text{Reference voltage (-)} = \text{AV}_{REFM} = 0 \text{ V}^{Note 4}, \text{HS (high-speed main) mode)}$

Parameter	Symbol	Cond	itions	MIN.	TYP.	MAX.	Unit
Resolution	RES				8		bit
Conversion time	t CONV	8-bit resolution	$2.4~V \leq V \text{DD} \leq 5.5~V$	17		39	μs
Zero-scale error ^{Notes 1, 2}	Ezs	8-bit resolution	$2.4~V \leq V \text{DD} \leq 5.5~V$			±0.60	%FSR
Integral linearity error ^{Note 1}	ILE	8-bit resolution	$2.4~V \leq V \text{DD} \leq 5.5~V$			±2.0	LSB
Differential linearity error Note 1	DLE	8-bit resolution	$2.4~V \leq V \text{DD} \leq 5.5~V$			±1.0	LSB
Analog input voltage	VAIN			0		VBGR Note 3	V

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

3. Refer to 27.6.2 Internal reference voltage characteristics.

When reference voltage (-) = Vss, the MAX. values are as follows.
 Zero-scale error: Add ±0.35%FSR to the MAX. value when reference voltage (-) = AVREFM.
 Integral linearity error: Add ±0.5 LSB to the MAX. value when reference voltage (-) = AVREFM.
 Differential linearity error: Add ±0.2 LSB to the MAX. value when reference voltage (-) = AVREFM.



27.6.2 Internal reference voltage characteristics

(TA = -40 to +85°C, 2.4 V \leq VDD \leq 5.5 V, Vss = 0 V, HS (high-speed main) mode)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Internal reference voltage	Vbgr	Setting ADS register = 81H	1.38	1.45	1.5	V
Operation stabilization wait time	tamp		5			μs

27.6.3 POR circuit characteristics

$(T_A = -40 \text{ to } +85^{\circ}C, V_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	VPOR	Power supply rise time	1.47	1.51	1.55	V
	VPDR	Power supply fall time	1.46	1.50	1.54	V
Minimum pulse width ^{Note}	Tpw		300			μS

Note Minimum time required for a POR reset when V_{DD} exceeds below V_{PDR}. This is also the minimum time required for a POR reset from when V_{DD} exceeds below 0.7 V to when V_{DD} exceeds V_{POR} while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).





27.6.4 LVD circuit characteristics

LVD Detection Voltage of Reset Mode and Interrupt Mode

(TA = -40 to +85°C, VPDR \leq VDD \leq 5.5 V, Vss = 0 V)

	Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection	Supply voltage level	VLVD0	Power supply rise time	3.98	4.06	4.14	V
voltage			Power supply fall time	3.90	3.98	4.06	V
		VLVD1	Power supply rise time	3.68	3.75	3.82	V
			Power supply fall time	3.60	3.67	3.74	V
		VLVD2	Power supply rise time	3.07	3.13	3.19	V
			Power supply fall time	3.00	3.06	3.12	V
		VLVD3	Power supply rise time	2.96	3.02	3.08	V
			Power supply fall time	2.90	2.96	3.02	V
		VLVD4	Power supply rise time	2.86	2.92	2.97	V
			Power supply fall time	2.80	2.86	2.91	V
		VLVD5	Power supply rise time	2.76	2.81	2.87	V
			Power supply fall time	2.70	2.75	2.81	V
		VLVD6	Power supply rise time	2.66	2.71	2.76	V
			Power supply fall time	2.60	2.65	2.70	V
		VLVD7	Power supply rise time	2.56	2.61	2.66	V
			Power supply fall time	2.50	2.55	2.60	V
		VLVD8	Power supply rise time	2.45	2.50	2.55	V
			Power supply fall time	2.40	2.45	2.50	V
		VLVD9	Power supply rise time	2.05	2.09	2.13	V
			Power supply fall time	2.00	2.04	2.08	V
		VLVD10	Power supply rise time	1.94	1.98	2.02	V
			Power supply fall time	1.90	1.94	1.98	V
		VLVD11	Power supply rise time	1.84	1.88	1.91	V
			Power supply fall time	1.80	1.84	1.87	V
		VLVD12	Power supply rise time	1.74	1.77	1.81	V
			Power supply fall time	1.70	1.73	1.77	V
		VLVD13	Power supply rise time	1.64	1.67	1.70	V
			Power supply fall time	1.60	1.63	1.66	V
Minimum pu	Ilse width	t∟w		300			μs
Detection de	elay time					300	μs



LVD Detection Voltage of Interrupt & Reset Mode

(TA = -40 to +85°C, VPDR \leq VDD \leq 5.5 V, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Interrupt and reset	VLVDA0	VPOC2, VPOC1, VPOC0 = 0, 0, 0, falling reset voltage	1.60	1.63	1.66	V
mode	VLVDA1	LVIS1, LVIS0 = 1, 0 Rising release reset volta	ige 1.74	1.77	1.81	V
		Falling interrupt voltage	1.70	1.73	1.77	V
	VLVDA2	LVIS1, LVIS0 = 0, 1 Rising release reset volta	ige 1.84	1.88	1.91	V
		Falling interrupt voltage	1.80	1.84	1.87	V
	VLVDA3	LVIS1, LVIS0 = 0, 0 Rising release reset volta	ige 2.86	2.92	2.97	V
		Falling interrupt voltage	2.80	2.86	2.91	V
	VLVDB0	VPOC2, VPOC1, VPOC0 = 0, 0, 1, falling reset voltage	1.80	1.84	1.87	V
	VLVDB1	LVIS1, LVIS0 = 1, 0 Rising release reset volta	ige 1.94	1.98	2.02	V
		Falling interrupt voltage	1.90	1.94	1.98	V
	VLVDB2	LVIS1, LVIS0 = 0, 1 Rising release reset volta	ige 2.05	2.09	2.13	V
		Falling interrupt voltage	2.00	2.04	2.08	V
	VLVDB3	LVIS1, LVIS0 = 0, 0 Rising release reset volta	ige 3.07	3.13	3.19	V
		Falling interrupt voltage	3.00	3.06	3.12	V
	VLVDC0	VPOC2, VPOC1, VPOC0 = 0, 1, 0, falling reset voltage	2.40	2.45	2.50	V
	VLVDC1	LVIS1, LVIS0 = 1, 0 Rising release reset volta	ige 2.56	2.61	2.66	V
		Falling interrupt voltage	2.50	2.55	2.60	V
	VLVDC2	LVIS1, LVIS0 = 0, 1 Rising release reset volta	ige 2.66	2.71	2.76	V
		Falling interrupt voltage	2.60	2.65	2.70	V
	VLVDC3	LVIS1, LVIS0 = 0, 0 Rising release reset volta	ige 3.68	3.75	3.82	V
		Falling interrupt voltage	3.60	3.67	3.74	V
	VLVDD0	VPOC2, VPOC1, VPOC0 = 0, 1, 1, falling reset voltage	2.70	2.75	2.81	V
	VLVDD1	LVIS1, LVIS0 = 1, 0 Rising release reset volta	ige 2.86	2.92	2.97	V
		Falling interrupt voltage	2.80	2.86	2.91	V
	VLVDD2	LVIS1, LVIS0 = 0, 1 Rising release reset volta	ige 2.96	3.02	3.08	V
		Falling interrupt voltage	2.90	2.96	3.02	V
	VLVDD3	LVIS1, LVIS0 = 0, 0 Rising release reset volta	ige 3.98	4.06	4.14	V
		Falling interrupt voltage	3.90	3.98	4.06	V

27.6.5 Power supply voltage rising slope characteristics

$(T_A = -40 \text{ to } +85^{\circ}C, V_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power supply voltage rising slope	SVDD				54	V/ms


Caution Make sure to keep the internal reset state by the LVD circuit or an external reset until V_{DD} reaches the operating voltage range shown in 27.4 AC Characteristics.

27.7 RAM Data Retention Characteristics

$(T_A = -40 \text{ to } +85^{\circ}C, V_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	VDDDR		1.46 ^{Note}		5.5	V

Note The value depends on the POR detection voltage. When the voltage drops, the RAM data is retained before a POR reset is effected, but RAM data is not retained when a POR reset is effected.



27.8 Flash Memory Programming Characteristics

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
CPU/peripheral hardware clock frequency	fсιк	$1.8~V \leq V_{DD} \leq 5.5~V$		1		24	MHz
Number of code flash rewrites Notes 1, 2, 3	Cerwr	Retained for 20 years	Ta = 85°C	1,000			Times
Number of data flash rewrites		Retained for 1 years	TA = 25°C		1,000,000		
Notes 1, 2, 3		Retained for 5 years	TA = 85°C	100,000			
		Retained for 20 years	TA = 85°C	10,000			

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

Notes 1. 1 erase + 1 write after the erase is regarded as 1 rewrite.

- The retaining years are until next rewrite after the rewrite.
- 2. When using flash memory programmer and Renesas Electronics self programming library
- **3.** These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.

27.9 Dedicated Flash Memory Programmer Communication (UART)


(TA = -40 to +85°C, 1.8 V \leq VDD \leq 5.5 V, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		During serial programming	115,200		1,000,000	bps



27.10 Timing Specs for Switching Flash Memory Programming Modes

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Time to complete the communication for the initial setting after the external reset is released	tsuinit	POR and LVD reset must be released before the external reset is released.			100	ms
Time to release the external reset after the TOOL0 pin is set to the low level	ts∪	POR and LVD reset must be released before the external reset is released.	10			μs
Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)	tно	POR and LVD reset must be released before the external reset is released.	1			ms



- <1> The low level is input to the TOOL0 pin.
- <2> The external reset is released (POR and LVD reset must be released before the external reset is released.).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.
- **Remark** tsuinit: Communication for the initial setting must be completed within 100 ms after the external reset is released during this period.
 - t_{SU} : Time to release the external reset after the TOOL0 pin is set to the low level
 - the: Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)



MASS (TYP.) [g]

е

х


у

0.80

0.20

0.10

JEITA Package Code



CHAPTER 28 PACKAGE DRAWINGS

Previous Code

RENESAS Code

NOTE

1.Dimensions "%1" and "%2" do not include mold flash.

2.Dimension "%3" does not include trim offset.



APPENDIX A REVISION HISTORY

A.1 Major Revisions in This Edition

Page	Description	Classification
CHAPTER 4 POR	TFUNCTIONS	
p.71	Modification of configuration in Table 4-1 Port Configuration	(b)
p.79	Modification of Figure 4-3 Format of Pull-up Resistor Option Register	(b)
p.93	Modification of Table 4-5 Setting Examples of Registers and Output Latches When Using Alternate Function	(b)
CHAPTER 9 WAT	CHDOG TIMER	
p.254	Addition of note in Table 9-3 Setting of Overflow Time of Watchdog Timer	(b)
CHAPTER 10 A/D	CONVERTER	
p.266	Modification of Figure 10-4 Timing Chart When A/D Voltage Comparator Is Used	(b)
CHAPTER 11 SE	RIAL ARRAY UNIT	
p.436	Modification of Figure 11-91 Flowchart of SNOOZE Mode Operation (EOCm1 = 0, SSECm = 0/1 or EOCm1 = 1, SSECm = 0)	(c)
p.438	Modification of Figure 11-93 Flowchart of SNOOZE Mode Operation (EOCm1 = 1, SSECm = 1)	(c)
CHAPTER 27 EL	ECTRICAL SPECIFICATIONS	
p.755	Addition of remark 1 in 27.5.1 Serial array unit (4)	(b)
p.759	Modification of remark 2 in 27.5.1 Serial array unit (5)	(b)
p.777	Modification of remark 2 in 27.5.1 Serial array unit (10)	(b)

Remark "Classification" in the above table classifies revisions as follows.

(a): Error correction, (b): Addition/change of specifications, (c): Addition/change of description or note,
 (d): Addition/change of package, part number, or management division, (e): Addition/change of related documents



A.2 Revision History of Preceding Editions

Here is the revision history of the preceding editions. Chapter indicates the chapter of each edition.

Edition	Description	Chapter		
Rev.1.00	First Edition issued	Throughout		
Rev.1.10	Modification of description in 1.1 Features	CHAPTER 1 OUTLINE		
	Modification of table in 2.1.1 32-pin products	CHAPTER 2 PIN		
	Modification of table in 2.2.2 Pins for each product (pins other than port pins)	FUNCTIONS		
	Addition of caution in Figure 2-6 Pin Block Diagram for Pin Type 7-1-2			
	Addition of caution in Figure 2-8 Pin Block Diagram for Pin Type 7-3-2			
	Addition of caution in Figure 2-9 Pin Block Diagram for Pin Type 8-1-1			
	Addition of cautions in Figure 2-10 Pin Block Diagram for Pin Type 8-1-2			
	Addition of caution in Figure 2-11 Pin Block Diagram for Pin Type 8-3-1			
	Addition of caution in Figure 2-12 Pin Block Diagram for Pin Type 12-1-1			
	Modification of vector table address in Table 3-3 Vector Table	CHAPTER 3 CPU		
	Modification of description in 3.2.1 Control registers (1)	ARCHITECTURE		
	Addition of SFR in Table 3-5 SFR List			
	Addition of SFR in Table 3-6 Extended SFR (2nd SFR) List			
	Modification of configuration in Table 4-1 Port Configuration	CHAPTER 4 PORT		
	Modification of Figure 4-3 Format of Pull-up Resistor Option Register	FUNCTIONS		
	Modification of Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)			
	Modification of Table 4-5 Setting Examples of Registers and Output Latches When Using Alternate Function			
	Addition of description in 5.1 Functions of Clock Generator (1)	CHAPTER 5 CLOCK		
	Modification of caution 5 in Figure 5-4 Format of Clock Operation Status Control Register (CSC)	GENERATOR		
	Modification of description in 5.3.4 Oscillation stabilization time counter status register (OSTC)			
	Modification of caution 2 in Figure 5-5 Format of Oscillation Stabilization Time Counter Status Register (OSTC)			
	Modification of description in 5.3.5 Oscillation stabilization time select register (OSTS)			
	Modification of caution 2 in Figure 5-6 Format of Oscillation Stabilization Time Select Register (OSTS)			
	Modification of caution 1 in Figure 5-9 Format of High-speed On-chip Oscillator Frequency Select Register (HOCODIV)			
	Modification of description in 5.6.1 Example of setting high-speed on-chip oscillator	1		
	Modification of Figure 5-14 CPU Clock Status Transition Diagram	1		
	Modification of Table 5-4 Changing CPU Clock]		
	Addition of description in 5.6.6 Conditions before clock oscillation is stopped	1		
	Addition of remark 1 in 5.7 Resonator and Oscillator Constants (1)]		
	Modification of description in Figure 6-3 Format of Timer/Counter Register 0n (TCR0n)	CHAPTER 6 TIMER		
	Modification of description in 6.2.2 Timer data register 0n (TDR0n)	ARRAY UNIT		
	Modification of caution 1 in Figure 6-6 Format of Peripheral Enable Register 0 (PER0)	1		
	Modification of description in 6.3.2 Timer clock select register 0 (TPS0)	1		



Edition	Description	Chapter
Rev.1.10	Modification of caution 2 in Figure 6-11 Format of Timer Channel Start register 0 (TS0)	CHAPTER 6 TIMER
	Modification of description in 6.3.14 Registers controlling port functions of pins to be used for timer I/O	ARRAY UNIT
	Modification of description in 6.4.2 Basic rules of 8-bit timer operation function (Only Channels 1 and 3)	
	Modification of Figure 6-40 Operation Procedure of Interval Timer/Square Wave Output Function	
	Modification of description in 6.8.2 Operation as external event counter	
	Modification of Figure 6-53 Block Diagram of Operation as Input Signal High-/Low-Level Width Measurement	
	Modification of Figure 7-4 Format of Interval Timer Control Register (ITMC)	CHAPTER 7 12-BIT INTERVAL TIMER
	Addition of note of Table 9-4 Setting Window Open Period of Watchdog Timer	CHAPTER 9
	Modification of Table 9-5 Setting of Watchdog Timer Interval Interrupt	WATCHDOG TIMER
	Modification of Figure 10-1 Block Diagram of A/D Converter	CHAPTER 10 A/D
	Modification of caution 1 in Figure 10-2 Format of Peripheral Enable Register 0 (PER0)	CONVERTER
	Modification of Figure 10-4 Timing Chart When A/D Voltage Comparator Is Used	
	Modification of caution 3 in Table 10-3 A/D Conversion Time Selection	
	Modification of caution 2 in Figure 10-7 Format of A/D Converter Mode Register 2 (ADM2)	
	Modification of caution 9 in Figure 10-11 Format of Analog Input Channel Specification Register (ADS)	
	Modification of Figure 10-20 Example of Software Trigger Mode (Scan Mode, One-Shot Conversion Mode) Operation Timing	
	Modification of Table 10-4 Resistance and Capacitance Values of Equivalent Circuit (Reference Values)	
	Modification of Table 11-1 Configuration of Serial Array Unit	CHAPTER 11 SERIAL
	Modification of Figure 11-2 Block Diagram of Serial Array Unit 1	ARRAY UNIT
	Modification of Figure 11-4 Format of Serial Data Register mn (SDRmn) (mn = 02, 03, 10, 11)	
	Modification of description in 11.3 Registers Controlling Serial Array Unit	
	Modification of caution 1 in Figure 11-5 Format of Peripheral Enable Register 0 (PER0)	
	Modification of caution in Figure 11-7 Format of Serial Mode Register mn (SMRmn)	
	Modification of Figure 11-8 Format of Serial Communication Operation Setting Register mn (SCRmn)	
	Modification of description in 11.3.5 Serial data register mn (SDRmn)	
	Modification of Figure 11-12 Format of Serial Channel Start Register m (SSm)	
	Modification of Figure 11-13 Format of Serial Channel Stop Register m (STm)	
	Modification of Figure 11-14 Format of Serial Channel Enable Status Register m (SEm)	
	Modification of Figure 11-15 Format of Serial Output Enable Register m (SOEm)	
	Modification of Figure 11-16 Format of Serial Output Register m (SOm)	1
	Modification of Figure 11-17 Format of Serial Output Level Register m (SOLm)	1
	Modification of Figure 11-19 Format of Serial Standby Control Register 0 (SSC0)	1
	Deletion of Input switch control register (ISC)	ł
	Modification of Figure 11-21 Format of Noise Filter Enable Register 0 (NFEN0)	t



Edition	Description	Chapter	
Rev.1.10	Modification of caution 1 in Figure 11-22 Peripheral Enable Register 0 (PER0) Setting When Stopping the Operation by Units	CHAPTER 11 SERIAL ARRAY UNIT	
	Modification of Figure 11-31 Flowchart of Master Transmission (in Continuous Transmission Mode)		
	Modification of Figure 11-34 Procedure for Stopping Master Reception		
	Modification of Figure 11-43 Procedure for Resuming Master Transmission/Reception	-	
	Modification of Figure 11-46 Timing Chart of Master Transmission/Reception (in Continuous Transmission/Reception Mode) (Type 1: DAPmn = 0, CKPmn = 0)		
	Modification of Figure 11-47 Flowchart of Master Transmission/Reception (in Continuous Transmission/Reception Mode)		
	Modification of Figure 11-64 Procedure for Stopping Slave Transmission/Reception		
	Modification of Figure 11-78 Procedure for Resuming UART Transmission		
	Modification of Figure 11-86 Procedure for Resuming UART Reception	-	
	Modification of table in 11.7 Operation of Simplified I2C (IIC00, IIC11, IIC20) Communication	-	
	Modification of Remark	CHAPTER 12 SERIAL	
	Modification of Figure 12-1 Block Diagram of Serial Interface IICA0		
	Modification of Figure 12-3 Format of IICA Shift Register n (IICAn)		
	Modification of Figure 12-4 Format of Slave Address Register n (SVAn)		
	Modification of description in 12.3.1 Peripheral enable register 0 (PER0)		
	Modification of Figure 12-6 Format of IICA Control Register n0 (IICCTLn0)		
	Modification of Figure 12-7 Format of IICA Status Register n (IICSn)		
	Modification of Figure 12-8 Format of IICA Flag Register n (IICFn)		
	Modification of Figure 12-9 Format of IICA Control Register n1 (IICCTLn1)		
l	Addition of description in 12.3.6 IICA low-level width setting register n (IICWLn)		
	Modification of Figure 12-10 Format of IICA Low-Level Width Setting Register n (IICWLn)		
	Modification of Figure 12-11 Format of IICA High-Level Width Setting Register n (IICWHn)		
	Modification of Figure 12-12 Format of IICA High-Level Width Setting Register n (IICWHn)		
	Modification of description in 13.4.3 Multiply-accumulation (unsigned) operation	CHAPTER 13 MULTIPLIER AND DIVIDER/MULTIPLY- ACCUMULATOR	
	Deletion of description in 14.1 Functions of DMA Controller	CHAPTER 14 DMA CONTROLLER	
	Modification of Figure 14-7 Example of Setting for CSI Consecutive Transmission		
	Modification of description in 14.6 Cautions on Using DMA Controller (4)		
	Modification of description in 15.1 Interrupt Function Types (1)	CHAPTER 15 INTERRUPT	
	Modification of Table 15-1 Interrupt Source List		
	Modification of note 1 in Table 15-1 Interrupt Source List	FUNCTIONS	
	Modification of description in 15.3 Registers Controlling Interrupt Functions		
	Modification of Table 15-2 Flags Corresponding to Interrupt Request Sources		
	Deletion of notes 2, 3, and 5 in Table 15-2 Flags Corresponding to Interrupt Request Sources		
	Deletion of note 1 in Table 15-2 Flags Corresponding to Interrupt Request Sources		



Rev.1.10	Modification of Figure 15-2 Format of Interrupt Request Flag Registers (IF0L, IF0H, IF1L,		
	IF1H, IF2L, IF2H)	CHAPTER 15 INTERRUPT FUNCTIONS	
	Modification of description in 15.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H)		
	Modification of Figure 15-4 Format of Priority Specification Flag Registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H)		
	Modification of Figure 15-5 Format of External Interrupt Rising Edge Enable Registers (EGP0) and External Interrupt Falling Edge Enable Registers (EGN0)		
	Modification of description in 15.4.4 Interrupt request hold		
	Modification of description in 16.1 Standby Function (1)	CHAPTER 16 STANDBY FUNCTION	
	Modification of caution 1 and 3 in 16.1 Standby Function		
	Addition of Remark		
	Modification of description in 16.3.1 HALT mode (1)		
	Modification of Figure 16-1 HALT Mode Release by Interrupt Request Generation	-	
	Addition of remark 2 in Table 16-2 Operating Statuses in STOP Mode		
	Addition of remark in 16.3.3 SNOOZE mode (1)		
	Addition of remark 2 in Table 16-3 Operating Statuses in SNOOZE Mode		
	Modification of description	CHAPTER 17 RESET	
	Modification of Table 17-2 State of Hardware After Receiving a Reset Signal	FUNCTION	
	Modification of notes 2 and 3 in Figure 18-2 Timing of Generation of Internal Reset Signal by Power-on-reset Circuit and Voltage Detector	CHAPTER 18 POWER-ON-RESET	
	Modification of note 2 in Figure 18-2 Timing of Generation of Internal Reset Signal by Power-on-reset Circuit and Voltage Detector	CIRCUIT	
	Modification of description in 19.1 Functions of Voltage Detector	CHAPTER 19	
	Modification of description in 19.4.1 When used as reset mode	VOLTAGE DETECTOR	
	Modification of description in 19.4.2 When used as interrupt mode		
	Modification of note 2 in Figure 19-6 Timing of Voltage Detector Internal Interrupt Signal Generation (Option Byte LVIMDS1, LVIMDS0 = 0, 1)		
	Modification of description in 19.4.3 When used as interrupt & reset mode		
	Modification of description in 19.5 Cautions for Voltage Detector (4)	1	
	Modification of description in 20.3.2 CRC operation function (general-purpose CRC)	CHAPTER 20 SAFET	
	Modification of Figure 20-8 Flowchart of RAM Parity Check	FUNCTIONS	
	Modification of Figure 20-14 Format of Timer Input Select Register 0 (TIS0)		
	Addition of note in Figure 20-15 Configuration of A/D Test Function		
	Addition of note 3 in Figure 22-1 Format of User Option Byte (000C0H/010C0H)	CHAPTER 22 OPTION BYTE	
	Modification of Table 23-1 Wiring between these products and Dedicated Flash Memory Programmer	CHAPTER 23 FLASH MEMORY	
	Modification of Table 23-2 Pin Connection	ļ	
	Modification of Table 23-8 Signature Data List	ļ	
	Modification of Table 23-9 Example of Signature Data		
	Modification of Table 24-1 On-Chip Debug Security ID	CHAPTER 24 ON- CHIP DEBUG FUNCTION	



Edition	Description	Chapter
Rev.1.10	Modification of notes 2 and 3 in 27.3.2 Supply current characteristics	CHAPTER 27
	Modification of remark 3 in 27.3.2 Supply current characteristics	ELECTRICAL
	Modification of note 3 and 4 in 27.3.2 Supply current characteristics	SPECIFICATIONS
	Deletion of note 7 in 27.3.2 Supply current characteristics	
	Modification of remark 3 in 27.3.2 Supply current characteristics	
	Modification of 27.4 AC Characteristics	
	Modification of remark 1 in 27.5.1 Serial array unit (1) and (3)	
	Addition of note 5 in 27.5.1 Serial array unit (4)	
	Modification of remark 2 in 27.5.1 Serial array unit (5)	
	Modification of remark 2 in 27.5.1 Serial array unit (6)	
	Modification of remark 2 in 27.5.1 Serial array unit (8)	
	Modification of remark 1 in 27.5.1 Serial array unit (8)	
	Modification of remark 2 in 27.5.1 Serial array unit (9)	
	Modification of remark 1 in 27.5.1 Serial array unit (9)	
	Modification of remark 1 in 27.5.1 Serial array unit (10)	
	Modification of 27.7 RAM Data Retention Characteristics	
	Modification of note in 27.7 RAM Data Retention Characteristics	



R7F0C903-908 User's Manual: Hardware

Publication Date:		Nov 30, 2015 Jun 28, 2019
Published by:	Renesas E	lectronics Corporation



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information.

Renesas Electronics Corporation TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan Renesas Electronics America Inc. 1001 Murphy Ranch Road, Milpitas, CA 95035, U.S.A. Tei: +1-108-432-8886, Fax: +1-408-434-5361 Renesas Electronics Canada Limited 9251 Yongs Street, Suite Silo Silo Richmond Hill, Ontario Canada L4C 9T3 Tei: +1-905-237-2004 Renesas Electronics Chinal Co., Ltd. Renesas Electronics (Shanghai) Co., Ltd. Renesas Electronics (Shanghai) Co., Ltd. Rom 101-101, Floor 1, Building 7, Yard No. 7, 8th Street, Shangdi, Haidian District, Beijing 100085, China Tei: +86-10-235-1155, Fax: +486-10-235-7679 Renesas Electronics (Shanghai) Co., Ltd. Noni 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai 200333, China Tei: +86-10-2326-0888, Fax: +486-21-2226-0989 Renesas Electronics (Shanghai) Co., Ltd. Uni 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai 200333, China Tei: +86-21-2226-0888, Fax: +486-21-2226-0989 Renesas Electronics Singapore PL et.d. 105 No. 363, Fu Shing North Road, Taipei 10543, Taiwan Tei: +886-24175-9500, Fax: +486-21-226-0989 Renesas Electronics Singapore PLe. 1dd. 105 No. 363, Fu Shing North Road, Taipei 10543, Taiwan Tei: +886-24175-9500, Fax: +486-21-226-0884 Renesas Electronics Singapore PLe. 1dd. 105 Reneesas Electronics Singapore PL. 1dd. 105 Reneesas Electronics Singapore PL. 1dd. 107 No. 345, Level 3A Tower 8 UOA Business Park, No 1 Jalan Pengaturcara U1/51A, Seksyen U1, 40150 Shah Alam, Selangor, Malaysia Tei: +980-3-5022-1290 Reneesas Electronics Korea Co., Ltd. 107 No 345, Level 3A Tower 8 UOA Business Park, No 1 Jalan Pengaturcara U1/51A, Seksyen U1, 40150 Shah Alam, Selangor, Malaysia Tei: +91-30-35022-1290, Fax: +40-3-5022-1290 Renesas Electronics Korea Co., Ltd. 107 No 345, Level 3A Tower 8 UOA Business Park, No 1 Jalan Pengaturcara U1/51A, Seksyen U1, 40150 Shah Alam, Selangor, Malaysia Tei: +91-91-07207070 Renesas Electronics Korea Co., Ltd. 107 No 740 De Feet Road, HAL 2nd Stage, Indiran

R7F0C903-908

