


COMPACTPCI CONNECTOR INTERFACE




DRAWING NUMBER	
DATE	STREAM
16/4/1999	
EC	

ISSUE	APPROVED
2	DSGN JBI TW

TOP-LEVEL SHEET BLOCK CALLISTO PAGE 1 OF 15			
TITLE		DESIGN	
QSPAN II EVALUATION BOARD			
DRAWING # 3591862.SC001.01		DRAWING NUMBER	
SIZE	SHEETS	SHEET	STREAM
D	15	1	

PRINTED IN



DRAWING NUMBER

DATE 16/4/1999

STREAM

EC

ISSUE 2

APPROVED DSGN JBT

NUMBER 176

TOP-LEVEL SHEET BLOCK CALLISTO PAGE 2 OF 15			
TITLE		DESIGN	
QSPAN II EVALUATION BOARD			
DRAWING # 3591862.SC001.01			
SIZE	SHEETS	SHEET	STREAM
D	15	2	STREAM


PRINTED IN

QSPAN II

U17

CA91L862A

DRAWING NUMBER	
DATE	STREAM
16/4/1999	
ISSUE	
2	APPROVED
	DESIGN
	JBT
	TK
DRAWING # 3591862.SC001.01	
SIZE	SHEETS
D	15
SHEET	STREAM
3	



TOP-LEVEL SHEET
BLOCK CALLISTO PAGE 3 OF 15


TITLE
QSPAN II EVALUATION BOARD

DRAWING # 3591862.SC001.01

SIZE	SHEETS	SHEET	STREAM
D	15	3	

PRINTED IN

UA1 MPC860



UA1 POWER PINS


+3.3V - PINS A9, R5, R6, R7, R8, R9, E10, E11, E12, E13, R14
 R15, P4, P5, P15, P16, O5, O15, H5, H6, H9, H10, H11, H12
 L5, L15, M1, M5, M15, M5, P4, P5, P15, P16, R5, R7, R6, R8
 R9, R10, R11, R12, R13, R14, R15, T14, W8.

GND - PINS P6, P7, P8, P9, F10, F11, F12, F13, F14, O6, O7
 O8, O9, O10, O11, O12, O13, O14, R6, R7, R8, R9, R10, R11, R12
 R13, R14, J6, J7, J8, J9, J10, J11, J12, J13, J14, K6, K7, K8
 K9, K10, K11, K12, K13, K14, L6, L7, L8, L9, L10, L11, L12, L13
 L14, M6, M7, M8, M9, M10, M11, M12, M13, M14, R6, R7, R8, R9
 R10, R11, R12, R13, R14, R6, R7, R8, P9, P10, P11, P12, P13, P14.


TOP-LEVEL SHEET BLOCK CALLISTO PAGE 4 OF 15			
TITLE		DESIGN	
QSPAN II EVALUATION BOARD			
DRAWING # 3591862.SC001.01			
SIZE	SHEETS	SHEET	STREAM
D	15	4	

DRAWING NUMBER	
DATE	STREAM
16/4/1999	
ISSUE	APPROVED
2	DESIGN
	JBT
	TW



DRAWING NUMBER	
DATE	STREAM
16/4/1999	
ISSUE	APPROVED
2	DESIGN
	DATE
TITLE	
QSPAN II EVALUATION BOARD	
DRAWING # 3591862.SC001.01	
SIZE	SHEETS
D	15
SHEET	STREAM
5	
PRINTED IN	




GENERAL PURPOSE LEDs




FRONT PANEL LED




ONLY 1 OSCILLATOR IS POPULATED
(Default: Populate U20)




AT24C01A




MPC860 BDM PORT



QSPAN JTAG PORT




POWER ON RESET
CIRCUIT FOR MPC860



NC145407

TOP-LEVEL SHEET			
BLOCK CALLISTO PAGE 5 OF 15			
TITLE		DESIGN	
QSPAN II EVALUATION BOARD			
DRAWING # 3591862.SC001.01		DRAWING NUMBER	
SIZE	SHEETS	SHEET	STREAM
D	15	5	
PRINTED IN			



DRAWING NUMBER	
DATE	STREAM
16/4/1999	
EC	
ISSUE	APPROVED
2	DSGN JBT
	HWER TW

TOP-LEVEL SHEET BLOCK CALLISTO PAGE 6 OF 15			
TITLE		DESIGN	
QSPAN II EVALUATION BOARD			
DRAWING # 3591862.SC001.01		DRAWING NUMBER	
SIZE	SHEETS	SHEET	STREAM
D	15	6	

PRINTED IN

A B C D E F G H J K L M N P Q

9

8

7

6

5

4


3

2

1

0

FLASH



DRAWING NUMBER	
DATE	STREAM
16/4/1999	
EC	
ISSUE	APPROVED
2	DSGN JBT
	HWER TW



TOP-LEVEL SHEET BLOCK CALLISTO PAGE 7 OF 15			
TITLE			
QSPAN II EVALUATION BOARD			
DRAWING # 3591862.SC001.01			
SIZE	SHEETS	SHEET	STREAM
D	15	7	

A B C D E F G H J K L M N P Q

PRINTED IN

DRAWING NUMBER	
DATE	STREAM
16/4/1999	
BC	
ISSUE	APPROVED
2	DSGN JBT
	HWDR TW



ETHERNET




DECOUPLING FOR ETHERNET

TOP-LEVEL SHEET BLOCK CALLISTO PAGE 8 OF 15			
TITLE		DESIGN	
QSPAN II EVALUATION BOARD			
DRAWING # 3591862.SC001.01			
SIZE	SHEETS	SHEET	STREAM
D	15	8	


DRAWING NUMBER	
DATE	STREAM
16/4/1999	
EC	
ISSUE	APPROVED
2	DSGN
	JBT
	TM



HOT SWAP CONTROLLER OPTION #3
 When using S39421, do not populate
 U14, U16, R504, R505 and R506.







HOT SWAP CONTROLLER OPTION #1
 When using SMH4042, do not populate
 U16, U30, R504, R505 and R506.



HOT SWAP CONTROLLER OPTION #2
 When using LTC1643L, do not populate
 U14 and U30.

TOP-LEVEL SHEET BLOCK CALLISTO PAGE 9 OF 15	
TITLE	DESIGN
QSPAN II EVALUATION BOARD	
DRAWING # 3591862.SC001.01	
SIZE	SHEETS
D	15
SHEET	STREAM
9	





DRAWING NUMBER

DATE 16/4/1999

STREAM

EC

ISSUE 2


APPROVED

DESIGN NUMBER

JB/TM

TOP-LEVEL SHEET BLOCK CALLISTO PAGE 11 OF 15			
TITLE		DESIGN	
QSPAN II EVALUATION BOARD			
DRAWING # 3591862.SC001.01			
SIZE	SHEETS	SHEET	STREAM
D	15	11	STREAM

PRINTED IN



BOOT MEMORY	WRITE OPTION	TP79 TP80	TP80 TP81	TP82 TP83
8 BIT EPROM	N/A	OPEN	CLOSED	OPEN
8 BIT FLASH	DISABLED	CLOSED	OPEN	OPEN
8 BIT FLASH	ENABLED	CLOSED	OPEN	CLOSED

NOTE: ALL TESTPOINTS ON .1" CENTERS




DRAWING NUMBER			
DATE	STREAM		
16/4/1999			
EC			
ISSUE	APPROVED		
2	DSGN JBT		
	HWER TW		
TOP-LEVEL SHEET			
BLOCK CALLISTO PAGE 12 OF 15			
TITLE	DESIGN		
QSPAN II EVALUATION BOARD			
DRAWING # 3591862.SC001.01	DRAWING NUMBER		
SIZE	SHEETS	SHEET	STREAM
D	15	12	
PRINTED IN			

DRAWING NUMBER	
DATE	STREAM
16/4/1999	
EC	
ISSUE	APPROVED
2	DSGN JBT MWR

GENERAL PURPOSE TESTPOINTS

NOTE: ALL TESTPOINTS ARE ON .1" CENTERS

12M9	ALTERA CLK	TP9	409	DA0	TP27	301	TSN	TP104
301	BREQN	TP70	409	DA2	TP36	321	SCL	TP100
439	EC13	TP64	409	DA4	TP42	300	HALTN	TP97
408	EC11 CTS1N	TP93	407	DA6 CLK2	TP47	380	QINTN	TP95
407	EC9 CTS2N	TP52	405	DA8	TP48	300	BRN	TP105
407	EC7 CTS3N	TP41	406	EA10	TP57	321	BRN	TP112
482	EC5	TP35	406	EA12	TP42	390	RESETIN	TP103
439	EB15	TP98	409	EA14 TXD1	TP77	380	BDIPN	TP102
489	LOOP_BACK	TP32	489	EB16	TP18	406	FLASHPG CSN	TP94
404	ED13	TP52	489	EB18	TP44	405	OEN	TP92
404	ED11	TP25	489	EB20	TP55	406	SRAM CSN	TP107
482	EXD4 2	TP53	489	EB22	TP51	300	SIZ0	TP99
404	ED7	TP51	489	EB24	TP51	309	TEST2	TP90
439	ED5	TP38	489	EB26	TP61	309	TEST1	TP89
439	ED3	TP2	409	EB28	TP7	309	TEST0	TP88
1228	FLASH CSN	TP7	409	EB30	TP78	304	HS_SWITCH	TP4
439	EC14	TP92	409	EA1	TP9	380	SDACK0	TP113
439	EC12	TP59	409	EA3	TP43	380	BBERN	TP114
408	EC10 CD1	TP9	409	EA5	TP4	301	BREQN	TP111
407	EC8 CD2	TP49	408	DA7 CLK1	TP50	380	CSPCIN	TP106
407	EC6 CD2	TP39	406	EA9	TP5	405	CSN	TP98
482	EC4	TP26	406	EA11	TP60	301	BGN	TP96
439	EB14	TP9	406	EA13	TP4	380	HRESETN	TP96
404	ED14	TP34	408	EA15 RXD1	TP77	380	BURSTN	TP9
404	ED12	TP29	489	EB17	TP4	300	DSACK1N	TP110
404	ED10	TP20	489	EB19 RTS1N	TP46	406	SDRAM CSN	TP91
483	EXD4 2	TP30	408	EB21	TP7	381	CSREQN	TP109
483	ED6	TP21	489	EB23	TP9	390	B_MN	TP108
439	ED4	TP33	380	SDACK0	TP58	301	SIZ1	TP101
			489	EB25	TP54	106	HEALTHYIN	TP1
			489	EB27	TP66	305	PCI_DIS	TP2
			409	EB29	TP65	304	PMEN	TP3
						102	ENUNN	TP5



TOP-LEVEL SHEET BLOCK CALLISTO PAGE 14 OF 15			
TITLE		DESIGN	
QSPAN II EVALUATION BOARD			
DRAWING NUMBER		DRAWING # 3591862.SC001.01	
SIZE	SHEETS	SHEET	STREAM
D	15	14	

