## Introduction

The MicroClock evaluation board is designed to support the 5X2503 and 5L2503 MicroClock devices. The board provides a convenient way of evaluating and configuring the MicroClock devices for the purpose of validation and measurement on all outputs.
Table 1. MicroClock Family Products

| Product | Description | Package |
| :---: | :--- | :---: |
| $5 \times 2503$ | 1.8 V integrated with an internal 26M crystal. | $12-\mathrm{DFN}$ |
| 5 L 2503 | 1.8 V using an external 26 M crystal. | $12-\mathrm{DFN}$ |

For details of product operation, refer to the product datasheet.

## Evaluation Board Overview

The MicroClock evaluation board is ready with all of the necessary components and connections to test the functionality of the configuration. A programmed device is placed on the evaluation board ready for validation (see Figure 1).

Figure 1. Evaluation Board Overview


Table 2. Socket Evaluation Board Descriptions

| Label Number | Label Name | Description |
| :---: | :---: | :---: |
| 1 | Device ID | Define the evaluation board supports for 5X2503 or 5L2503. |
| 2 | Probing Nodes | Test points for single-ended outputs; SE1, SE2, SE3 and Reference with GND test points in between. |
| 3 | Power Supply Nodes | Applying external power supply with 1.8 V for the core and output voltage. GND node is placed next to the $V_{D D}$ node. |
| 4 | 26MHz Crystal | Crystal with 8 pF load is populated for 5L2503. For 5X2503; the crystal is not populated. |
| 5 | Jumper | A switch jumper to control OE1 function. |
| 6 | LEDs | Two LED lights to indicate the OTP burn process (for more information, see the MicroClock 5X2503 / 5L2503 Family Development Kit User Manual). |
| 7 | SMA connector for OUT1 | Additional frequency test connector using SMA for OUT1. |
| 8 | MicroClock Part | MicroClock device; either 5X2503 or 5L2503. |
| 9 | SMA Connector for PPS Mode on OUT1 | SMA connector for PPS mode validation. |
| 10 | Part Indication | Indication for device orientation. |
| 11 | DIP Switch | Used to configure the device in different modes (software mode as default for $I^{2} \mathrm{C}$ control; hardware mode as output pin control selection). |

Figure 2. Evaluation Board Schematic


OE1 pin on MicroClock evaluation board provides multiple functions. See the description in below (Figure 3). Note that the OTP program pin is an additional function for the MicroClock development kit. Refer to development kit user guide for further information.

Figure 3. Jumper Setup


## Termination Options

Table 3. Termination Options for Single-ended Output -1

| Signal Type | Series Resistor, R4 |
| :---: | :---: |
| LVCMOS | $33 \Omega$ |

Table 4. Termination Options for Single-ended Output -2

| Signal Type | Series Resistor, R2 |
| :---: | :---: |
| LVCMOS | $33 \Omega$ |

Table 5. Termination Options for Single-ended Output -3

| Signal Type | Series Resistor, R1 |
| :---: | :---: |
| LVCMOS | $33 \Omega$ |

Figure 4. 5X2503 Evaluation Board (Board without Crystal)


Figure 5. 5L2503 Evaluation Board (Board Populated with a 26 MHz Crystal)


Revision History

| Revision Date |  |
| :--- | :--- |
| October 25, 2017 | Initial release. |

# IMPORTANT NOTICE AND DISCLAIMER 

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

## Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

## Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.

## Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

