DAC1x08 demonstrator: Demonstration board for DAC1x08D

Rev. 02 — 2 July 2012

User manual

Document information	
Info	Content
Keywords	JESD204A, PCB2064-3, PCB2064-4.0, Demonstration board, DAC, Labview, DAC1408D, DAC1208D, DAC1008D
Abstract	This document describes the use of DAC1x08D Demonstrator for the JESD204A-compliant digital-to-analog DAC1x08D converters family.



#### Demonstration Board for DAC1x08D

#### **Revision history**

Rev	Date	Description
2.0	2012-07-02	Rebranded.
1.5	2010-07-29	This document applies also to DAC1008D and DAC1208D demo board.
1.4	2010-05-05	Discrepancies fix and troubleshooting topic added.
1.3	2010-03-10	Update to V2.2 labview software
1.2	2010-02-01	Update jumper settings
1.1	2010-01-18	Marcom campaign II release. 64K FPGA option added.
1.0	2009-11-25	New demoboard for HVQFN64 package. Reference is PCB2064-3.0
0.3	2009-07-03	Update on clocks and on PCB2064-2.0
0.2	2009-06-11	Update
0.1	2009-01-29	Initial version.

### **Contact information**

For additional information or sales office addresses, please visit: http://www.idt.com.

### 1. Introduction

#### 1.1 Setup overview

Fig 1 presents the connections to measure DAC1x08D Demonstrator.



**Demonstration Board for DAC1x08D** 



### 1.2 Essential Features of the Demonstration Board

(1) IDT serial DAC device (9x9mm package)

Fig 2. DAC1X08D with 4 lanes in pairs of CML compliant differential

Fig 2 shows the DAC1x08D in its environment. The input is a series CML connection capable of sustaining a throughput rate of 3.125Gsps as specified by the JESD204A standard.

The output is connected to a transformer and then to an SMA output. Alternatively, an analog quadrature modulator can be used by means of de-soldering/soldering 0 ohms resistors.

The logic device Field Programmable Gate Array (FPGA) is connected to the DAC1x08D via 4 Lanes with each lane in differential CML referenced to the positive supply. Moreover a synchronization signal, SYNC, is routed in differential also, between the FPGA and the DAC1x08D.

Demonstration Board for DAC1x08D



The board contains also a flash memory as shown in Fig. 4, to store the configuration file of the FPGA. This flash memory is loaded automatically into the logic device at start up. After the bit-stream has downloaded into the FPGA, the diode D1 lights up indicating that everything has went well.

Demonstration Board for DAC1x08D



Furthermore, after connecting the USB port and installing the driver, the LED D7 indicates that the USB host has been detected and is up and running.

Demonstration Board for DAC1x08D



Push Button BP1 is a manual reset of the FPGA and the two DACs. User <u>must</u> press this button each time he starts a new test.

Push Button BP2 is a manual upload of the FPGA contents from the flash memory. This is automatically performed at power up of the board.

Dip switch SW1 is used to select the code loaded into the FPGA. The flash memory is large enough to hold two codes. Default position is ON-ON.

Table	1.	SW1		
			/	

Table description (optional)

0	1	Max size of the pattern loaded into FPGA memory	Max FPGA operating frequency
ON	ON	8K samples	310Mhz
OFF	ON	30K samples	190Mhz
			© IDT 2012 All rights reserved

0	1	Max size of the pattern loaded into FPGA memory	Max FPGA operating frequency
ON	OFF	Do not use this setting	
OFF	OFF	Do not use this setting	

Each time SW1 setting is modified, the FPGA code must be updated. Just press BP2 to trigger the upload process and wait until D1 lit.



Larger memories allow DAC ACPR measurements.

The FPGA operating frequency equals the maximum DAC input data rate.

#### **Demonstration Board for DAC1x08D**



There are two rows of LEDs. Each reflects the status of one of the Jesd204A transmitter: D17~D24 are tied to the upper link and D8~D15 are tied to the lower one.

	PGA status LEDs tion (optional)	
Upper	Lower	Meaning
D17	D8	always off
D18	D9	SYNC_REQUEST

#### **Demonstration Board for DAC1x08D**

Upper	Lower	Meaning
D19	D10	FPGA GTP0 lock status
D20	D11	FPGA GTP1 lock status
D21	D12	GTP0 reset done
D22	D13	GTP1 reset done
D23	D14	always off
D24	D15	FPGA Reset

At startup time or after pressing reset button, LEDs D9, D10, D11, D13, D18, D20, D21,D22 should lit.

The SYNC\_REQUEST signal is a synchronization request signal used at the beginning of the transmission. It is always present between the FPGA and the DAC until the data is transferred from the logic device to the DAC1x08D. It is also used by the receiver to trigger loss of synchronization and requests re-initialization. When the data has been transferred D9 (D18) turns off.

Using both DAC devices (IC13 & IC23) is optional. It is possible to hold IC23 (top DAC1x08) in reset and then use only IC13 (bottom DAC). Pressing push button BP4 disables IC23. To reflect this state, Led D17~D24 are turned off. Pressing the main reset button (BP1) will re-activate DAC IC23 as part of the FPGA reset process.

### UM10408\_2 Demonstration Board for DAC1x08D



The clock signal can be generated on the board as there is a Phase Locked Loop (PLL) available.

Demonstration Board for DAC1x08D



By default, the frame clock needed by the FPGA and the two DACs is provided by IC10. In that mode, device internal VCO is used and locked to a 125Mhz reference oscillator. The actual clock frequency provided to the DAC and FPGA is set via software.

Dip switch SW2 sets IC10 startup behavior.

Table 3.         SW2           IC10 startup behav	vior	
Postion	ON	OFF
1	Load default registers settings at startup. Resulting frequency will	No default registers settings at

#### **Demonstration Board for DAC1x08D**

Postion	ON	OFF
	be 312.5Mhz.	startup.
2	Power down device	Device active.

Remark: the clock can also come externally through SMA connector J4. Multiplexers are available so as to route the right clock signal to the devices, the DAC1x08D and the FPGA. The clock source is selected using dipswitch SW3:

Table 4.         SW3           Clock source select	tion		
Position	1	2	Action
	ON	ON	On board PLL (IC10)
	OFF	OFF	External clock (J4)
	Other combination unexpected behave		

J4 is 50 ohms terminated. The recommended power is +13dBm.

Demonstration Board for DAC1x08D



(1) SW3 configured to select an external clock input

Fig 10. Using an external clock

Demonstration Board for DAC1x08D

UM10408\_2

### 2. Example

#### 2.1 Setup example



#### Demonstration Board for DAC1x08D

### 3. SPI quick start

#### 3.1 Install

The demonstration board is delivered with the following software:

Labview Runtime: LVRTE86f1std

Labview executable: DAC1408.exe

Appropriate drivers

These are stored as follows:



Step 1

Connect the device to a USB port on your PC. Windows 'Found New Hardware Wizard' will be launched. Select 'No, not this time' from the options available and then click 'Next' to proceed with the installation.

### UM10408\_2 Demonstration Board for DAC1x08D



• Step 2

Select 'Install from a list or specific location (Advanced)' as shown below and then click 'Next'.

Found New Hardware Wizard
It is wizard helps you install software for:         EVAL232 Board USB <-> Serial         If your hardware came with an installation CD or floppy disk, insert it now.         What do you want the wizard to do?         Install the software automatically [Recommended]         Install from a list or specific location (Advanced]         Click Next to continue.
< <u>B</u> ack <u>N</u> ext > Cancel

• Step 3

Select 'Search for the best driver in these locations' and enter the file path of the folder 'DAC1408\CDM 2.04.16 WHQL Certified' in the combo-box ('C:\driver\_2xx' in the example below) or browse to it by clicking the browse button. Once the file path has been entered in the box, click 'next' to proceed.

Found New Hardware Wizard
Please choose your search and installation options.
Use the check boxes below to limit or expand the default search, which includes local paths and removable media. The best driver found will be installed.
Search removable media (floppy, CD-ROM)
Include this location in the search:
C:\driver_2xx  Browse
O Don't search. I will choose the driver to install.
Choose this option to select the device driver from a list. Windows does not guarantee that the driver you choose will be the best match for your hardware.
< <u>B</u> ack <u>N</u> ext > Cancel

• Step 4

Windows should then display a message indicating that the installation was successful. Click 'Finish' to complete the installation for the first port of the device.

Found New Hardware Wiz	zard
	Completing the Found New Hardware Wizard The wizard has finished installing the software for:
	USB Serial Converter
	< <u>B</u> ack <b>Finish</b> Cancel

#### 3.2 SPI interface

• Step 1

Install the LabVIEW Run-time Engine, LVRTE86f1std (if not already installed).

• Step 2

Start the LabVIEW application "DAC1408.exe".

* <del>2</del> •			
		Run continuously	
DAC140	D8DXX	X demo b	oar
Co	ntrol soft	tware	
	SPI conto	ller detected	
Clock settings (IC	edicated control p		
FPGA control	calcacoa control p		
Press to open de	edicated control p	ane)	
DAC_1 control (I	(13)		
	edicated control p	anel)	
DAC_2 control (I	C111.44	F	
Press to open de	edicated control p	anel)	

This is the main page of the GUI.

Click on the '**run continuously**' button. The "SPI controller detected" marker should be green to indicate correct communication between the software and the board.

• Step 3

Press the 'clock settings' button.

At startup, the on-board synthesizer is configured to generate 312.5Mhz for both DACs and FPGA.

# UM10408\_2 Demonstration Board for DAC1x08D



FDAC indicator reflects the DAC frequency resulting from the current divider settings. It is <u>not</u> the actual board frequency.

FFPGA indicator reflects the FPGA frequency resulting from the current divider settings. It is <u>not</u> the actual board frequency.

To apply these settings to the board, the user must press the 'Update registers'.

After each registers update, led D2 should lit. This reflects the correct frequency lock of IC10.

When the DACs are set to use their internal pll then FDAC must equal FFPGA.

If the DACs are set in pll by-pass mode then the ratio FDAC over FFPGA must reflect the interpolation ratio. The various synthesizer dividers are here for that purpose.

In the example below,  $FDAC = 4 \times FFPGA$ . This means that the DAC is in pll bypass mode and that the output sample rate equals four times the input samples rate.

# UM10408\_2 Demonstration Board for DAC1x08D





IC10 has an embedded flash memory. During power-on, it fetches the startup value from there. The content of the flash can be over-written with the current settings using the "**Make reset value**" button. At next power-up, these will be the default settings of the frequency synthesizer.

Once finished, close the window using the red button 'Exit'.

• Step 4

Press the '**FPGA control**' button.

FPGA_CTL.vi		
Back	to main menu	
		I data set
Write TX register content	Read TX register content           R_Address_FPGA         R_Value_FPGA           *00         *00	FPGA has 30K buffer
[\/nxwfrcs001\FR-CFR01-51 Users14\$\frq05174\data\SyncWork\andromeda\andromeda_fro 184.32Msps_TM1_4_carriers_3.84MHz_x48_0MHz0.5dB_30k_lout.txt_14b.txt	q05174.Work\DAC\DAC1408D650\DAC1408_labview\Wave\185Msps\	write
Number of A samples downloaded		Duplicate & auto-start
\\nxwfrcs001\FR-CFR01-51 Users14\$\frq05174\data\5yncWork\andromeda\andromeda_frc 184.32Msps_TM1_4_carriers_3.84MHz_x48_0MHz_0.5dB_30k_Qout.txt_14b.txt	05174.Work\DAC\DAC1408D650\DAC1408_labview\Wave\185Msps\	write
Number of B samples downloaded		O data est
		Q data set

This GUI is used to load the data that will be sent to the DAC by the FPGA. Load a dataset/pattern provided in the folder *DAC1408\Wave\*, in the Path A.

Name 🔺	Size Type	Date Modified
02_5Msps	File Folder	2009-12-18 15:58
🛅 160Msps	File Folder	2009-12-18 15:58
🛅 185Msps	File Folder	2009-12-18 15:59
🛅 320Msps	File Folder	2009-12-18 15:58

**Remark**: the format of the patterns provided is a simple text file, with 4 hexadecimal numbers per row and a maximum of 8192 or 30720 rows.

**Remark**: if the FPGA code selected with switch SW1 is a 30K samples, then 30K button must be on.

**Remark:** Clicking the "write" button automatically triggers the TX FPGA registers configuration.

Remark: Write order is important. Always write Path A data set before Path B one.

For simple signals (sine wave), one can turn the 'Duplicate & auto-start' feature on.

Then there is no need to load Path B, as the content of Path A is automatically copied into Path B

😰 FPGA_CTL.vi	Only I data set is needed	If FPGA is in mode, turn option of	this
Back to main menu         Ext         Write TX register content         W_Address FPGA         W_Address FPGA         Wold         Wold	×00 read	Duplicate & auto-st rt	write
		Duplicate path A pattern to path B	

Once finished, close the window using the red button 'Exit'.

- Step 5
- Press 'DAC\_1 control' button.

AC_CTL.vi		Ba	ck to main menu	<u> </u>
COMMon - PHINCO DAC	_CFG DAC_AUX Page 0 Pag	e 1 Page 2 Page 4 Page 5	Page 6 Page 7 Execute_DAC_c	md_file
COMMon	spi_rst	data_format	pd_all	pd_gap
TXCFG	nco_en nco_lp_sel	inv_sinc_en mo		t_fir interpolation x4
PLLCFG	pd_pll	pll_div FDAC=4*Fdk_in ▽	DAC clk phase 0 ° ▽	DAC clk pol
	fregnco (MHz) F	data (MHz)	ch	inco

There are three ways to configure the DAC:

- 1. Using the first three tabs: "COMMon PHINCO", "DAC\_CFG" and "DAC\_AUX", the user can configure the device in a graphical way,
- Using the tabs: "Page0", "Page1", "Page2", "Page3", "Page4", "Page5", "Page6" and « Page7 », the user can access the device registers in detail. This requires an advanced knowledge of the device.
- **3.** Using tab "Execute\_DAC\_cmd\_file", the user can run presets that configure the DAC in a known behaviour.



The first method is depicted below:

Use the buttons, sliders and numeric fields to set the DAC configuration. Then, once you are finished, press "**DAC Registers-update**" and "**Jesd204 link-update**" buttons. The expected signal should be available.

The "**Jesd204 link-update**" button needs to be pressed only once between two resets. Once the jesd204a link is running, the user can change the DAC settings (e.g. minus\_3dB) without restarting the link. He just needs to press "**DAC Registers-update**" to see the changes.

The third method is accessible via the tab "Execute\_DAC\_cmd\_file".

This GUI is used to load script file that contains registers setting for the DAC. These are ASCII files that can be modified at will.

D Page 1 Page 2 Page 4 Page 5 Page 6 Page 7 Execute_DAC_cmd_file		
a la sere la sere la sere la sere la sere la sere sere sere sere sere sere sere ser		
Choose Settings File		
Path		
\\nxwfrcs001\FR-CFR01-51 Users14\$\frq05174\data\SyncWork\andromeda\andromeda_frq05174.Work\DAC\DAC1408D650\DAC1408_abview\Set % n2_board_spi4w_2x_piI-bypass.txt	tings\n2\	
	Lines read:	
write	0	

Load a command file provided with the software at the following folder:

DAC1408\Settings

Name 🔺	Size	Туре	Date Modifie
🗐 n2_board_spi4w_2x_pll-bypass.txt	1 KB	Text Document	2009-10-27
🗐 n2_board_spi4w_2x_pll-bypass_ssbm.txt	1 KB	Text Document	2009-10-27
🗊 n2_board_spi4w_2x_pll-on.txt	1 KB	Text Document	2009-10-27
🗊 n2_board_spi4w_2x_pll-on_ssbm.txt	1 KB	Text Document	2009-10-27
🗊 n2_board_spi4w_4x_pll-bypass.txt	1 KB	Text Document	2009-11-24
🗊 n2_board_spi4w_4x_pll-bypass_ssbm.txt	1 KB	Text Document	2009-10-27
🗊 n2_board_spi4w_4x_pll-on.txt	1 KB	Text Document	2009-11-20
🗊 n2_board_spi4w_4x_pll-on_ssbm.txt	1 KB	Text Document	2009-10-27
🗐 n2_board_spi4w_8x_pll-bypass.txt	1 KB	Text Document	2009-10-26
n2_board_spi4w_8x_pll-on.txt	1 KB	Text Document	2009-11-25

Then press the button 'Write' to configure the device.

Led D9 should now turn off to indicate that the Jesd204A SYNC request signal is deasserted. This means that the DAC and the FPGA are now well synchronized.

The naming convention for the scripts files is the following:

- 2x: 2 times interpolation filter turned on,
- 4x: 4 times interpolation filter turned on,

Demonstration Board for DAC1x08D

UM10408

- 8x: 8 times interpolation filter turned on,
- pll-on: DAC's internal pll is used to generate output sample rate,
- pll-bypass: output sample rate has to be provided from the main synthesizer,
- ssbm: DAC's internal NCO plus single side band modulator is turned on,

Once finished, close the window using the red button 'Exit'.

• Step 6

Press 'DAC\_2 control' button.

Proceed like Step 5 to configure the second DAC labeled IC23.

Signals will only be available at DACs outputs when both devices are configured. This is because the SYNC\_REQUEST signal of each DAC is combined inside the TX FPGA, as stated in the jesd204a specification.

Led D18 should now turn off to indicate that the Jesd204A SYNC request signal is deasserted. This means that the DAC and the FPGA are now well synchronized.

Once finished, close the window using the red button 'Exit'.

Demonstration Board for DAC1x08D

### 4. Annex 1: default dip-switches and jumpers settings

FPGA flas		0					
1		2					
ON		ON					
Table 6.	SW2 do	efault		_			$\mathbf{D}$
IC10 regis	ters setti	ngs		_			
1		2					
ON		OFF					
				_			
Table 7	SW3 d	efault		_			
<b>Fable 7.</b> Main clocl 1	SW3 de k input	efault 2					
Main clocl							
Main clocl 1		2				5	
Main clocl 1	k input	2 ON efault					
Main clocl 1 ON <b>Fable 8</b> .	k input	2 ON efault	4	5	6	7	8

Table 9.SW5 defaultIC19 configuration

To To configuration	
1	2
OFF	OFF

Table 10.ST2 defaultSPI 3W/4W mode1

OFF

#### Demonstration Board for DAC1x08D

Table 11.ST1 defaultOptional VCXO power supply1ON

UM10408 2

User manual

### 5. Annex 2: Troubleshooting

#### 5.1 Multiples FT2232 devices connected to the host PC

DAC1x08D demo board features a FT2232D USB to SPI bridge IC.

When multiple boards featuring the same IC are connected to the host PC, the software is not able to differentiate them. Commands shall be sent to the wrong system.

To prevent this, one should make sure that there is only one FT2232D device connected to the host at a time.

#### 5.2 Sanity checks if the system doesn't generate the expected waveform

- 1. Is the FLASH led (D1) on? If not, check SW1 switch setting,
- Is the USB led (D7) on?
   If not, then unplug and plug the USB cable from the host PC,
- Is main synthesizer led (D2) on?
   If not, then one needs to retune the pll dividers settings (refer to <u>SPI interface</u>). Make sure that the 'VCO out of range' indicator isn't on.
- 4. Are the FPGA leds (D9, D10, D11, D12, D13, D18, D19, D20, D21, D22) on? If not, press main reset push button (BP1). If this doesn't solve the issue, check switches SW3 according to the clock source used.
- Are the jesd204a links synchronized? After configuring the FPGA and both DACs (refer to <u>SPI interface</u>), led D9 and D18 should be off to signify that all links are synchronized. If one of them is still on, this is probably due to improper clock configuration.
- 6. Every led is on or off as expected, but the output spectrum does not look good. Check how the pattern memory size has been configured on the board (switch SW1) and in the software (tab 'FPGA control'). Both settings should be aligned, i.e. 8K or 30K.

#### Demonstration Board for DAC1x08D

### 6. Index

J Jesd204A	. 4
S	
Setup	. 15
SPI	

Demonstration Board for DAC1x08D

### 7. Contents

1.	Introduction 3	
1.1	Setup overview	
1.2	Essential Features of the Demonstration Board 4	
2.	Example 15	
2.1	Setup example 15	
3.	SPI quick start 16	
3.1	Install	
3.2	SPI interface 19	

4.	Annex 1: default dip-switches and jumpers settings	
5.	Annex 2: Troubleshooting	29
5.1	Multiples FT2232 devices connected to the hos PC	
5.2	Sanity checks if the system doesn't generate th expected waveform	
6.	Index	30
7.	Contents	31