

To our customers,

---

## Old Company Name in Catalogs and Other Documents

---

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1<sup>st</sup>, 2010  
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

## Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: “Standard”, “High Quality”, and “Specific”. The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as “Specific” or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is “Standard” unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - “Standard”: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - “High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
  - “Specific”: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.

## **Customer Notification**

# **QB-V850ESFX2™**

## **In-Circuit-Emulator**

## **Operating Precautions**

---

### **Target Device**

**V850ES/FE2**

**V850ES/FF2**

**V850ES/FG2**

**V850ES/FJ2**

**V850ES/HE2**

**V850ES/HF2**

**V850ES/HG2**

**V850ES/HJ2**

**μPD703229Y**

**μPD70F3229Y**

Global Document No. U18081EE4V0IF00 (4th edition)

Document No. TPS-HE-B-3213

Date Published November 2005

© NEC Electronics (Europe) GmbH

## **DISCLAIMER**

The related documents in this customer notification may include preliminary versions. However, preliminary versions may not have been marked as such.

The information in this customer notification is current as of its date of publication. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC PRODUCT(S). Not all PRODUCT(S) and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.

No part of this customer notification may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this customer notification. NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC PRODUCT(S) listed in this customer notification or any other liability arising from the use of such PRODUCT(S).

No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others. Descriptions of circuits, software and other related information in this customer notification are provided for illustrative purposes of PRODUCT(S) operation and/or application examples only. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.

While wherever feasible, NEC endeavors to enhance the quality, reliability and safe operation of PRODUCT(S) the customer agree and acknowledge that the possibility of defects and/or erroneous thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects and/or errors in PRODUCT(S) the customer must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.

The customer agrees to indemnify NEC against and hold NEC harmless from any and all consequences of any and all claims, suits, actions or demands asserted against NEC made by a third party for damages caused by one or more of the items listed in the enclosed table of content of this customer notification for PRODUCT(S) supplied after the date of publication.

### **Applicable Law:**

The law of the Federal Republic of Germany applies to all information provided by NEC to the Customer under this Operating Precaution document without the possibility of recourse to the Conflicts Law or the law of 5<sup>th</sup> July 1989 relating to the UN Convention on Contracts for the International Sale of Goods (the Vienna CISG agreement).

Düsseldorf is the court of jurisdiction for all legal disputes arising directly or indirectly from this information. NEC is also entitled to make a claim against the Customer at his general court of jurisdiction.

If the supplied goods/information are subject to German, European and/or North American export controls, the Customer shall comply with the relevant export control regulations in the event that the goods are exported and/or re-exported. If deliveries are exported without payment of duty at the request of the Customer, the Customer accepts liability for any subsequent customs administration claims with respect to NEC.

- Notes:**
1. "NEC" as used in this statement means NEC Corporation and also includes its direct or indirect owned or controlled subsidiaries.
  2. "PRODUCT(S)" means 'NEC semiconductor products' (NEC semiconductor products means any semiconductor product developed or manufactured by or for NEC) and/or 'TOOLS' (TOOLS means 'hardware and/or software development tools' for NEC semiconductor products' developed, manufactured and supplied by 'NEC' and/or 'hardware and/or software development tools' supplied by NEC but developed and/or manufactured by independent 3<sup>rd</sup> Party vendors worldwide as their own product or on contract from NEC)

(A)	Product Version.....	4
(B)	Table of Operating Precautions.....	5
(C)	Description of Operating Precautions.....	7
(D)	Valid Specification .....	23
(E)	Revision History .....	24

## (A) Product Version

### 1. Product Code: QB-V850ESFX2

Control Code <sup>Note</sup>	EVA Chip	I/O Chip
A	uPD703195 ES1.0	uPD70F3239, ES2.0
B	uPD703195A ES1.0	uPD70F3239, ES2.0
C	uPD703195A ES1.0 or uPD703195A ES1.1	uPD70F3239, ES3.0

2. The Control Code is indicated by the letter appearing at the 2nd position from the left in the serial number of the product.

**Caution:** In conjunction with the usable exec version a qualified device file (Dxxxxx.800) is additionally necessary for the corresponding device, which has to be emulated. Make sure that you use the appropriated version of the device file.

**(B) Table of Operating Precautions**

No.	Outline	Control-Code <sup>Note</sup>	QBV850ESFX2		
			A	B	C
1	Access of UAnRX register during break (Specification change notice)		X	X	X
2	Access of CBnRX register during break (Specification change notice)		X	X	X
3	Access of CnRGPT register during break (Specification change notice)		X	X	X
4	Access of CnTGPT register during break (Specification change notice)		X	X	X
5	Access of CnGNCTRL register during break (Specification change notice)		X	X	X
6	DMA transfer forcible termination (Specification change notice)		X	✓	✓
7	Program execution and DMA transfer in internal RAM (Specification change notice)		X	X	X
8	Emulator hangs up on internal RESET (Direction of use)		X	✓	✓
9	Emulator hangs up while downloading data or setting software break (Specification change notice)		X	X	X
10	External RAM connection (Technical limitation)		X	X	X
11	POC circuit and clock monitor (Technical limitation)		X	X	X
12	Flash mask option (Technical limitation)		X	X	X
13	aFCAN: Rx limitation (Technical limitation)		X	X	✓
14	Illegal break during program execution in internal RAM (1) (Specification change notice)		X	X	X
15	Reset input during break (Technical limitation)		X	✓	✓
16	Entering and releasing STOP mode when the RESET pin is masked (Specification change notice)		X	X	X
17	A/D conversion function during a break (Specification change notice)		X	X	X

## Operating Precautions for QB-V850ESFX2

No.	Outline	Control- Code <sup>Note</sup>	QBV850ESFX2		
			A	B	C
18	Illegal break during program execution in internal RAM (2) (Specification change notice)		X	X	X
19	Address not retained during external bus access (Direction of use)		X	X	X

✓ Not applicable

X Applicable

**Note:** The Control Code is indicated by the letter appearing at the 2nd position from the left in the serial number of the product.




## (C) Description of Operating Precautions

No. 1	Access of UAnRX register during break (n = 0...3) (Specification change notice)
	<p><u>Details</u></p> <p>An overrun error occurs under the following conditions (a) to (c):</p> <p>(a) If a break occurs after reading the UART receive buffer register (UAnRX) and the UAnRX register is displayed in the I/O register window of the debugger, an overrun error occurs when UART reception is performed for the next time.</p> <p>(b) If a software break occurs immediately after reading the UART receive buffer register (UAnRX), an overrun error occurs when UART reception is performed the next time regardless of whether or not the UAnRX register is displayed in the I/O register window.</p> <p>(c) If a DMA transfer from the UART receive buffer register (UAnRX) is performed during a break <b>NOTE</b>, an overrun error occurs when UART reception is performed the next time.</p> <p>Note: Including breaks by the RAM monitor function or DMM function. However the realtime RAM monitor function does not cause this behaviour since it does not set breaks.</p> <p>Remark: An overrun error also occurs when the UART receives data multiple times during a break (This complies with the specification of the emulator).</p> <p><u>Workaround</u></p> <p>(a) Do not display the UAnRX register in the I/O register window.</p> <p>(b) Set a hardware break when setting a break immediately after reading the UAnRX register</p> <p>(c) There is no workaround.</p>
No. 2	Access of CBnRX register during break (n = 0...3) (Specification change notice)
	<p><u>Details</u></p> <p>When the CSIBn receive data register (CBnRX) is read, it usually starts the next reception operation. Under the following conditions (a) and (b), however, the next reception operation is not started even if CBnRX is read.</p> <p>(a) If a software break occurs immediately after reading the CSIBn receive register (CBnRX).</p> <p>(b) If a DMA transfer from the CSIBn receive data register (CBnRX) is performed during a break <b>NOTE</b>. As a result the communication stops or the DMA controller stops.</p> <p>Note: Including breaks by the RAM monitor function or DMM function. However the realtime RAM monitor function does not cause this behaviour since it does not set breaks.</p> <p><u>Workaround</u></p> <p>(a) Set a hardware break when setting a break immediately after reading the CBnRX register.</p> <p>(b) There is no workaround.</p>

No. 3	Access of CnRGPT register during break (n = 0...3) (Specification change notice)
	<p><u>Details</u></p> <p>Under the following conditions (a) and (b), the read pointer (RGPT) that should be incremented is not incremented and the same data as previously read is read again.</p> <p>(a) If a software break occurs immediately after reading the CANn module receive history list register (CnRGPT)</p> <p>(b) If a DMA transfer from the CANn module receive history list register (CnRGPT) is performed during a break<sup>NOTE</sup>.</p> <p>Note: Including breaks by the RAM monitor function or DMM function. However the realtime RAM monitor function does not cause this behaviour since it does not set breaks.</p> <p><u>Workaround</u></p> <p>(a) Set a hardware break when setting a break immediately after reading the CnRGPT register.</p> <p>(b) There is no workaround.</p>
No. 4	Access of CnTGPT register during break (n = 0...3) (Specification change notice)
	<p><u>Details</u></p> <p>Under the following conditions (a) and (b), the read pointer (TGPT) that should be incremented is not incremented and the same data as previously transmitted is transmitted again.</p> <p>(a) If a software break occurs immediately after reading the CANn module transmit history list register (CnTGPT).</p> <p>(b) If a DMA transfer from the CANn module transmit history list register (CnTGPT) is performed during a break<sup>NOTE</sup>.</p> <p>Note: Including breaks by the RAM monitor function or DMM function. However the realtime RAM monitor function does not cause this behaviour since it does not set breaks.</p> <p><u>Workaround</u></p> <p>(a) Set a hardware break when setting a break immediately after reading the CnTGPT register.</p> <p>(b) There is no workaround.</p>

No. 5	Access of CnGNCTRL register during a break (n = 0...3) (Specificatin change notice)
	<p><u>Details</u></p> <p>When a register access is performed in the following sequence, an unexpected forcible shutdown may occur after the sequence is complete.</p> <p>Sequence :</p> <ul style="list-style-type: none"> <li>(1) The EFSD bit of the CANn module control register (CnGMCTRL) is set.</li> <li>(2) The I/O register<sup>NOTE</sup> is accessed.</li> <li>(3) The GOM bit of the CANn mode control register (CnGMCTRL) is cleared.</li> </ul> <p>Note: I/O register access except for clearing the GOM bit of the CnGMCTRL register</p> <p>The conditions under which a forcible shutdown takes place are shown below:</p> <ul style="list-style-type: none"> <li>(a) If a break occurs immediately after the I/O register access in (2) occurs.</li> <li>(b) If a break by the RAM monitor function or the DMM function occurs immediately after the I/O register access in (2) occurs.</li> <li>(c) Stepwise execution is performed for the I/O register access in (2).</li> </ul> <p><u>Workaround</u></p> <p>Be sure to set the EFSD bit and clear the GOM bit successively when executing a forcible shutdown. Do not perform a register access in the above sequence when not performing a forcible shutdown.</p>

No. 6	DMA transfer forcible termination (Specification change notice)
	<p><u>Details</u></p> <p>When terminating a DMA transfer by setting the corresponding INITn bit of the DCHCn register, the transfer may not be terminated, but just suspended, even though the INITn bit is set (1). As a result, when the DMA transfer of a channel that should have been terminated is resumed, the DMA transfer will terminate after an unexpected number of transfers are completed and a DMA transfer completion interrupt may occur. In addition, a DMA transfer of a channel n for which the INITn bit is set after forcible termination may be performed once again with the initialized value (n = 0 to 3).</p> <p>The critical situation occurs if a DMA transfer is executed immediately after a forcible termination is set (by setting the INITn bit), refer to figure below.</p> <p>The critical timing does not depend on the number of transfer channels, transfer type, transfer target, transfer mode, or trigger, and can occur with any combination of the above elements that can be set under the specifications. In addition, another channel may affect the occurrence of this critical timing.</p> <p>Operation example: Both DMA channels, ch 0 and ch 1, are in single transfer mode, and ch 1 DMA transfer count is 3 (DBC1 register value = 02H).</p>  <p>The diagram shows the following signals and values:</p> <ul style="list-style-type: none"> <li><b>Ch 0 DMA transfer (DMAAK signal):</b> A series of pulses representing transfer cycles.</li> <li><b>Ch 1 DMA transfer (DMAAK signal):</b> A series of pulses, with some dashed lines indicating suspension.</li> <li><b>Ch 1 forcible termination (INIT1 bit):</b> A signal that transitions from 0 to 1, indicating termination.</li> <li><b>Ch 1 DMA transfer enable setting (E11 bit):</b> A signal that transitions from 0 to 1, indicating the transfer is resumed.</li> <li><b>DBC1 register value:</b> <ul style="list-style-type: none"> <li><b>Critical timing (Suspended):</b> A sequence of values: 02H, 01H, 00H, 02H.</li> <li><b>Normal (Terminated):</b> A sequence of values: 02H, 01H, 02H, 01H, 00H, 02H.</li> </ul> </li> <li><b>INTDMA1:</b> An interrupt signal line showing a pulse labeled "Interrupt occurrence caused by critical timing" and another labeled "Normal interrupt occurrence".</li> </ul> <p>--- Normal operation</p> <p>The following registers are buffer register with a 2-stage FIFO configuration of master and slave:</p> <ul style="list-style-type: none"> <li>• DMA source address register (DSAnH, DSAnL)</li> <li>• DMA destination address register (DDAnH, DDAnL)</li> <li>• DMA transfer count register (DBCn)</li> </ul> <p>If these registers are overwritten during a DMA transfer, or in the DMA suspended status, the value is written to the master register, and reflected in the slave register when the DMA transfer of the overwritten channel is terminated.</p> <p>The "initialization" in the figure above means that the contents of the master register are reflected in the slave register.</p>


No. 6	DMA transfer forcible termination (Specification change notice)
	<p>(cont.)  <u>Workaround</u></p> <p>The critical situation can be avoided by implementing any of the following procedures.</p> <p><b>&lt;1&gt; Stop all transfers from DMA channels temporarily.</b>  The following measure is effective if the program does not assume that the TCn bit of the DCHCn register is 1 except for the following workaround processing. (Since the TCn bit of the DCHCn register is cleared (0) when it is read, execution of the following procedure b) under &lt;5&gt; clears this bit.)</p> <p>Procedure to avoid the critical timing:</p> <ul style="list-style-type: none"> <li>&lt;1&gt; Disable interrupts (DI state)</li> <li>&lt;2&gt; Read the DMA restart register (DRST) and transfer the ENn bit of each channel to a general purpose register (<u>value A</u>).</li> <li>&lt;3&gt; Write 00H to the DMA restart register (DRST) twice<sup>Note</sup>.  By executing twice<sup>Note</sup>, the DMA transfer is definitely stopped before proceeding to &lt;4&gt;.</li> <li>&lt;4&gt; Set (1) the INITn bit of the DCHCn register of the channel that should be terminated forcibly.</li> <li>&lt;5&gt; Perform the following operations for value A read in (2) to obtain <u>value B</u>. <ul style="list-style-type: none"> <li>a) Clear (0) the bit of the channel that is not terminated forcibly.</li> <li>b) If the TCn and ENn bits of the channel that is not terminated forcibly are 1, clear (0) the bit of the channel.</li> </ul> </li> <li>&lt;6&gt; Write value B in &lt;5&gt; to the DRST register.</li> <li>&lt;7&gt; Enable interrupts (EI state)</li> </ul> <p><b>Note:</b> Execute three times if the transfer target (transfer source or transfer destination) is the internal RAM.</p> <p><b>Remarks:</b> 1. Be sure to execute &lt;5&gt; to prevent the ENn bit from being set illegally for channels that are terminated normally during the period of &lt;2&gt; and &lt;3&gt;  2. n = 0 to 3</p> <p><b>&lt;2&gt; Repeat setting the INITn bit until the forcible DMA transfer termination is correctly performed (n = 0 to 3)</b></p> <p>Procedure to avoid the critical timing:</p> <ul style="list-style-type: none"> <li>&lt;1&gt; Copy the initial transfer count of the channel that should be terminated forcibly to a general-purpose register.</li> <li>&lt;2&gt; Set (1) the INITn bit of the DCHCn register of the channel that should be terminated forcibly.</li> <li>&lt;3&gt; Read the value of the DMA transfer count register (DBCn) of the channel that should be terminated forcibly and compare the value with the one copied in &lt;1&gt;. If the value do not match, repeat &lt;2&gt; and &lt;3&gt;.</li> </ul> <p><b>Remarks:</b> 1. When the DBCn register is read in procedure &lt;3&gt;, the remaining transfer count will be read if the DMA is stopped due to this bug. If the forcible DMA termination is performed correctly, the initial transfer count will be read.  2. Note that it may take some time for forcible termination to take effect if this workaround is implemented in an application in which DMA transfer other than for channels subject to forcible termination are frequently performed.</p>


No. 7	Program execution and DMA transfer in internal RAM (Specification change notice)
	<p><u>Details</u></p> <p>When a DMA transfer for the internal RAM and a bit manipulation instruction (SET1, CLR1, or NOT1) allocated in the internal RAM or a data access instruction for a misaligned address are executed simultaneously, the CPU may deadlock due to conflict between the internal bus operations. At this time, only a reset can be acknowledged, an NMI or an maskable interrupt cannot be acknowledged any more.</p> <p><u>Unaffected cases</u></p> <p>The critical situation does not occur if no instruction is executed in the internal RAM, or no DMA transfer is performed on the internal RAM.</p> <p><u>Workaround</u></p> <p>Implement any of the following workarounds.</p> <ul style="list-style-type: none"> <li>• Do not perform a DMA transfer for the internal RAM when an instruction allocated in the internal RAM is being executed.</li> <li>• Do not execute an instruction allocated in the internal RAM when a DMA transfer for the internal RAM is being performed.</li> </ul>
No. 8	Emulator hangs up on internal reset (Technical limitation)
	<p><u>Details</u></p> <p>The emulator may hang up when a reset is generated by watchdog timer 2 or the low-voltage detector (LVI).</p> <p><u>Workaround</u></p> <p>There is no workaround. This behaviour has been corrected with control code B or later.</p>

No. 9	Emulator hangs up while downloading data or setting software break (Specification change notice)
	<p><u>Details</u></p> <p>The emulator may hang up when an active signal is connected to the WAIT or HLDRQ pin during program download or when a software break point is set to the internal ROM.</p> <p><u>Workaround</u></p> <p>When WAIT and HLDRQ are not used mask these signals using the pinmask function of the debugger.</p> <p>When WAIT and HLDRQ are used do not connect an active signal to the WAIT or HLDRQ input pin during download or when a software break point is set to the internal ROM.</p> <p>The above behaviour can be avoided using the following software components:</p> <ul style="list-style-type: none"> <li>- ID850: Use the version 2.81 or later of the ID850 debugger.</li> <li>- Green Hills Multi: Use the V1.57 or later of the exec.dll.</li> </ul>
No. 10	External RAM connection (Technical limitation)
	<p><u>Details</u></p> <p>When external RAM on the target system is connected to the CS0 area (0x100000 - 0x1ffff) and the bus control pins are active the data in this area may be overwritten by downloading data to the internal ROM area or by setting a software breakpoint in this area.</p> <p><u>Workaround</u></p> <p>Initialize the data in external RAM by program run after downloading data to the CS0 area or use a hardware break for the external RAM.</p> <p>The above behaviour can be avoided using the following software components:</p> <ul style="list-style-type: none"> <li>- ID850: Use the version 2.81 or later of the ID850 debugger.</li> <li>- Green Hills Multi: Use the V1.57 or later of the exec.dll.</li> </ul>
No. 11	POC circuit and clock monitor (Technical limitation)
	<p><u>Details</u></p> <p>Emulation of the POC circuit and the clock monitor is not possible.</p> <p><u>Workaround</u></p> <p>There is no workaround.</p>

No. 12	Flash mask option (Technical limitation)
	<p><u>Details</u></p> <p>Overwriting the data of the option data area (0x0000007A) for the flash mask option is possible. However, independent of the value written the emulator operates as if the setting of the above address was 0x00.</p> <p><u>Workaround</u></p> <p>There is no workaround.</p> <p>The above behaviour can be avoided using the following software components:</p> <ul style="list-style-type: none"><li>- ID850: Use the version 2.81 or later of the ID850 debugger.</li><li>- Green Hills Multi: Use the V1.57 or later of the exec.dll.</li></ul>



No. 13	aFCAN: Rx limitation (Technical limitation)
	<p><u>Details</u></p> <p><b>RX Limitation</b></p> <p>The aFCAN macro may store an incoming message although this message was interrupted by a bus error frame. Thus, the incomplete reception causes that a message buffer is updated with old or incorrect data or that the message is even stored at an incorrect location.</p> <p>This unexpected behaviour affords that the bus error occurs in a certain relation to the currently present message on the bus. The critical time window starts at the sample point of the LSB of the DLC-field and lasts for the duration of an internal process in the aFCAN macro (RX-search). This time window usually lasts for a few bit times only. The actual length depends on the clock supply for the AFCAN, the CPU accesses during this period, the baud rate and the number of message buffers of the particular AFCAN macro.</p> <p>In this time window the RX-search evaluates the received identifier of the current message. When the bus error is detected within this window and when the RX-search has just scanned buffer #n for reception and found it is matching, the message will unexpectedly be treated as a received message. As the time window is limited as described above, only a stuff bit error occurring right in this window can cause this behaviour.</p> <p>There are two types of unexpected behavior for the RX limitation depending on the presence of pending transmission request (TRQ) for any other message buffer.</p> <p><b>1. Behaviour at pending TRQ (TRQi = 1)</b></p> <p>When the host processor has already submitted a transmit request (TRQ) for at least one buffer, the unexpected reception of the message will take place into the message buffer found by internal RX-search. This is the correct location to store the message i.e. the acceptance filter criteria are correctly fulfilled. However the data part will be updated with the contents of the shift register of the CAN protocol core. As this register is immediately stopped at detection of the bus error, the data provided to the message buffer can not be interpreted by the host processor.</p>  <p>Figure 1: Behavior at pending TRQ</p> <p>As during a regular reception, the RX-interrupt (if enabled) is generated and the application processes the message object.</p>

No. 13	aFCAN: Rx limitation (Technical limitation)
	<p><b>2. Behavior without pending TRQ (TRQi = 0)</b></p> <p>In case the host processor has not submitted a transmit request (TRQ) for any buffer before the detection of the bus error but submits TRQ = 1 after that point in time (see figure below) before the re-transmission of the message interrupted by the stuff bit error started, the unexpected reception of the message will take place.</p>  <p>Figure 2: Behavior without pending TRQ</p> <p>The unexpected storage of the message is issued in the particular message buffer that matches the acceptance filter criteria at the time where the bus error is detected (as described in 1.) or the message buffer #0 is overwritten independently of its configuration.</p> <p><b>Impact on application</b></p> <p>In typical applications the RX-limitation will lead to transiently incorrect data. In the vast majority of cases the message interrupted by a bus error is repeated by the transmitter right away. Then the application receives correct data shortly after the unexpected reception.</p> <p>In scenarios where the message buffer #0 is overwritten, the impact for the application depends on the usage of that buffer. If it is configured as a receive buffer, the application receives a message at an unexpected location and will interpret the data to belong to the identifier originally programmed for that buffer. The message buffer #0 needs to be re-configured in order to receive the originally intended message object again.</p> <p>In case of a transmit message buffer the unexpected storage may falsify a transmit object; i.e. when the unexpected behavior occurs after preparation of the message data but before the actual start of transmission. This scenario is even less likely than the scenario described in 1, which itself has a low probability. However the transmission of a falsified message can lead to repetitive transmission attempts when the original provider of that message (identifier) tries to send its message at the same time. Then the messages most likely will differ in their data part and a bit error is detected. This repetition resumes until one of the nodes enters error passive or bus off state. Then the situation is resolved as all pending TRQ are send with delay or are cancelled (in case of bus off state).</p>

No. 13	aFCAN: Rx limitation (Technical limitation)
	<p><u>Workaround</u></p> <p>NEC will update the affected products. NEC does not recommend a S/W workaround as first choice as it is fairly complex. On the one hand it is based on the control of submitting transmission requests only when the bus is idle. On the other hand a less complex algorithm can be used which does not prevent the unexpected reception but detects it safely and discards the unexpected reception in the CAN S/W driver. Any of these algorithms require that message buffer #0 is not used or that a 'dummy' TRQ in an unused buffer is set. This prevents behaviors as described in 2.</p>
No. 14	Illegal break during program execution in internal RAM (1) (Specification change notice)
	<p><u>Details</u></p> <p>An illegal break may occur when a peripheral I/O register is accessed during program execution in internal RAM.</p> <p><u>Workaround</u></p> <p>Cancel the fail-safe break setting for the internal RAM in the debugger.</p> <ul style="list-style-type: none"> <li>- In ID850QB debugger: Click the button "Detail" in the "Fail-safe Break" field in the "Configuration" window and clear the check box for "Internal RAM".</li> <li>- In the MULTI debugger: Cancel the fail-save break for "ramgrd" and "ramgrdv" using the target command "flsf"</li> </ul>
No. 15	Reset input during break (Technical limitation)
	<p><u>Details</u></p> <p>The QB-V850ESFX2 may hang up if a break occurs when the RESET pin is active (low level).</p> <p><u>Workaround</u></p> <p>Mask the RESET pin using the pin mask function of the debugger.</p>

No. 16	Entering and releasing STOP mode when the RESET pin is masked (Specification change notice)														
<p><u>Details</u></p> <p>When the RESET pin is masked using the pin mask function of the debugger and watchdog timer 2 is used in reset mode, the CPU's internal operating clock is switched to the internal ring oscillator clock after STOP mode is released, depending on the timing for entering and releasing STOP mode (one of (1) to (4) of the below table). After the clock is switched to the ring oscillator clock, the CPU continues the operation with the ring oscillator clock until a reset is executed by the debugger.</p>															
<table><tr><td>No.</td><td>Operating clock for watchdog timer 2</td><td>Timing at which CPU operation clock switches to ring oscillator clock</td></tr><tr><td>1</td><td>Main clock</td><td>STOP mode is entered during the period from when a reset of watchdog timer 2 occurs until the reset is released <b>Note</b>.</td></tr><tr><td>2</td><td>Subclock</td><td>STOP mode is entered during the period from when a reset of watchdog timer 2 occurs until the reset is released <b>Note</b>.</td></tr><tr><td>3</td><td rowspan="2">Ring oscillator clock</td><td>STOP mode is entered during the period from when a reset of watchdog timer 2 occurs until the reset is released <b>Note</b>.</td></tr><tr><td>4</td><td>The internal oscillation clock is stopped during the the period from when a reset of watchdog timer 2 occurs until the rset is released <b>Note</b>, and then STOP mode is entered.</td></tr></table>		No.	Operating clock for watchdog timer 2	Timing at which CPU operation clock switches to ring oscillator clock	1	Main clock	STOP mode is entered during the period from when a reset of watchdog timer 2 occurs until the reset is released <b>Note</b> .	2	Subclock	STOP mode is entered during the period from when a reset of watchdog timer 2 occurs until the reset is released <b>Note</b> .	3	Ring oscillator clock	STOP mode is entered during the period from when a reset of watchdog timer 2 occurs until the reset is released <b>Note</b> .	4	The internal oscillation clock is stopped during the the period from when a reset of watchdog timer 2 occurs until the rset is released <b>Note</b> , and then STOP mode is entered.
No.	Operating clock for watchdog timer 2	Timing at which CPU operation clock switches to ring oscillator clock													
1	Main clock	STOP mode is entered during the period from when a reset of watchdog timer 2 occurs until the reset is released <b>Note</b> .													
2	Subclock	STOP mode is entered during the period from when a reset of watchdog timer 2 occurs until the reset is released <b>Note</b> .													
3	Ring oscillator clock	STOP mode is entered during the period from when a reset of watchdog timer 2 occurs until the reset is released <b>Note</b> .													
4		The internal oscillation clock is stopped during the the period from when a reset of watchdog timer 2 occurs until the rset is released <b>Note</b> , and then STOP mode is entered.													
<p><b>Note</b> The period in which watchdog timer 2 generates a reset signal while the reset signal of watchdog timer 2 is masked as a result of masking RESET using the pin mask function of the debugger.</p> <p><u>Workaround</u></p> <p>Do not use watchdog timer 2.</p> <p>To generate a reset of watchdog timer 2, do not mask the RESET pin using the pin mask function of the debugger.</p>															

No. 17	A/D conversion function during a break (Specification change notice)
	<p><u>Details</u></p> <p><b>(1)</b> A/D conversion does not start if any of the following conditions (a) to (c) is satisfied in peripheral break mode (in peripheral break mode the peripheral functions are stopped during a break). In addition, no interrupt requests are generated upon completion of the A/D conversion.</p> <p>(a) A break occurs in the time frame from when an A/D conversion start trigger is generated <b>Note 1</b> until the execution of the following two instructions ends <b>Note 2</b>. Example: In software trigger mode  <pre> &lt;1&gt;      set1 0x7,ADA0M0 &lt;2&gt;      nop &lt;3&gt;      nop &lt;4&gt;      nop </pre> A/D conversion does not start if a break occurs during &lt;1&gt; to &lt;3&gt;. If a break occurs after &lt;4&gt;, A/D conversion starts normally (Caution: Behaviour described in below paragraphs (2) and (3) may still apply).</p> <p>(b) If execution is started during an A/D conversion start instruction in software trigger mode and a software break or a break before execution is set to this instruction. Example:  <pre> set1 0x7, ADA0M0 </pre> A/D conversion does not start if a software break or a break before execution is set to this line.</p> <p>(c) A break occurs while an A/D conversion operation is stopped and an attempt is made to start A/D conversion during this break <b>Note 3</b>.</p> <p><b>(2)</b> If a break occurs during A/D conversion in peripheral break mode, the A/D conversion result immediately after restart is invalid.</p> <p><b>(3)</b> If a break occurs <b>Note 2</b> during A/D conversion in peripheral break mode, a write access is performed <b>Note 5</b> on an A/D related register <b>Note 4</b>, and the A/D conversion is restarted, then conversion is performed once or twice with the values before this write access.  - If the break occurs in normal conversion operation mode: Once or twice,  - If a break occurs during A/D conversion in high speed conversion mode and the ADA0CE bit is cleared and re-set during the break: Twice,  - Other: Once.  After this conversion is completed, A/D conversion starts with the values after the writing. Consequently, an invalid A/D conversion result is obtained and it seems as though invalid interrupts occur once or twice for the operation (Normally, re-conversion is performed immediately after re-execution with values newly set to the A/D-related register).</p> <p><b>Notes:</b>  1. Starting conversion by DMA transfer, external trigger and timer trigger are included in this condition in addition to starting conversion triggered by instruction execution.</p>

No. 17	(continued)
	<p><b>2.</b> Includes the following break sources:</p> <ul style="list-style-type: none"> <li>- Step execution,</li> <li>- Fail safe break,</li> <li>- RAM monitoring (does not apply for realtime RAM monitoring),</li> <li>- DMM</li> <li>- Change of event while program is running.</li> </ul> <p>Among these sources, RAM monitoring, DMM and a change of event while the program is running is implemented through an instantaneous break, so the actual break point cannot be specified and thus the A/D conversion becomes invalid.</p> <p><b>3.</b> DMA transfer, external trigger and timer trigger are included in this condition in addition to a write access to the ADA0CE bit in the I/O register window.</p> <p><b>4.</b> A/D-related registers: ADA0M0, ADA0M1, ADA0M2, ADA0S, ADA0PFT and ADA0PFM.</p> <p><b>5.</b> Cases such that the write setting is applied in the I/O register window or through DMA transfer.</p> <p><u>Workaround</u></p> <p>Do not set peripheral break mode if you want to avoid this behaviour entirely or observe all of the following points:</p> <ul style="list-style-type: none"> <li>- Do not set breaks between the A/D conversion start trigger and the end of A/D conversion.</li> <li>- Do not perform step execution of an A/D conversion start instruction in software trigger mode.</li> <li>- Do not perform a write access to an A/D related register during a break.</li> <li>- Disable the RAM monitoring function.</li> <li>- Do not use DMM</li> <li>- Do not change events while the program is running.</li> </ul>

No. 18	Illegal break during program execution in internal RAM (2) (Specification change notice)
	<p><u>Details</u></p> <p>A non-map break occurs if all of the following conditions are satisfied, even if the program itself is correct:</p> <ul style="list-style-type: none"> <li>- A program is executed in the internal RAM.</li> <li>- Data access for the internal RAM area is performed twice successively.</li> <li>- A branch occurs to the internal ROM area using a JR or JARL instruction immediately after the above successive data access or one NOP instruction after the above successive data access.</li> </ul> <p><u>Workaround</u></p> <p>Implement either one of the following workarounds.</p> <p><b>1.</b></p> <ul style="list-style-type: none"> <li>- When using ID850QB: Click the “Detail” button in the fail save break field in the configuration window and clear the check box for “Internal RAM”.</li> <li>- When using MULTI: Cancel the fail save break for “ramgrd” and “ramgrdv” using the target command “flsf”.</li> </ul> <p><b>2.</b></p> <p>Insert two or more NOP instructions between the successive data access for the internal RAM area and the instruction to branch to the internal ROM area.</p>
No. 19	Address not retained during external bus access (Direction of use)
	<p><u>Details</u></p> <p>When the multiplexed bus mode is selected for the external bus and the data bus size is 8-bit, the address is not retained after the T2 state of the bus cycle. A low level is output instead.</p> <p><u>Workaround</u></p> <p>There is no workaround.</p> <p>The above behaviour can be avoided by using the following or later device file versions:</p> <ul style="list-style-type: none"> <li>- When using V850ES/FE2, V850ES/FF2, V850ES/FG2, V850ES/FJ2: Use DF703239 V2.11 or later.</li> <li>- When using uPD703229Y or uPD70F3229Y: Use DF703229 V2.01 or later.</li> </ul>

**(D) Valid Specification**

Item	Date pulished	Document No.	Document Title
1	September 2005	SUD-CD-05-0129	QB-V850ESFX2 Preliminary User's Manual
2	November 2005	U17830EE1V0UM00	V850ES/Fx2 User's Manual
3	November 2005	U17834EE1V0DS00	V850ES/FE2 Data Sheet
4	November 2005	U17833EE1V0DS00	V850ES/FF2 Data Sheet
5	November 2005	U17832EE1V0DS00	V850ES/FG2 Data Sheet
6	November 2005	U17831EE1V0DS00	V850ES/FJ2 Data Sheet
7	April 2004	U15943EJ3V0UM00	V850ES Architecture Manual



**(E) Revision History**

Item	Date pulished	Document No.	Comment
1	June, 2004	TPS-HE-B-3210	First release
2	August, 2004	TPS-HE-B-3211	Added item 29
3	August, 2004	TPS-HE-B-3212	Added Control Code 'B', new evachip version; modified 23, 24, 26
4	November, 2005	TPS-HE-B-3213	Removed items 1 to 14 (original numbering of listed items) as these items have been added to the new version of the User's Manual; removed items 27 and 28 (of original numbering) as these relate to the device; Introduced new numbering of listed items; added items 14 to 19; Modified item 7 (of new numbering).