# RENESAS

## ForgeFPGA Workshop User Guide v6.48

This user guide will help you navigate the ForgeFPGA Workshop software and understand the different built-in features of the software in detail.

### Contents

1.	Soft	ware Ov	erview	6
2.	Forg	e FPGA	Workshop	
	2.1	FPGA	Editor	
		2.1.1	Flowchart	
		2.1.2	Main Menu	
		2.1.3	Toolbar	
		2.1.4	Work Area	
		2.1.5	Messages Panel	
		2.1.6	Control Panel	
		2.1.7	Settings	
		2.1.8	Design Template	
	2.2	Writing	Verilog Code	
		2.2.1	Importing/Export RTL Files	
	2.3	Module	es Library	
	2.4	RTL Sy	ynthesis	
		2.4.1	I/O Planner	
		2.4.2	Synthesis Report	
		2.4.3	Post-Synth RTL	
		2.4.4	Netlist	
	2.5	Genera	ating the Bitstream	
		2.5.1	Floorplan	
		2.5.2	Resources Report	
		2.5.3	Timing Analysis	
	2.6	Simula	tion	
		2.6.1	Writing a Testbench	
		2.6.2	Simulating a Testbench	
	2.7	PLL Co	onfigurator	
	2.8	Macroo	cell Editor	
	2.9	Project	Directory Folder	
3.	Debi	u <b>a</b>		
	3.1	0	are Platforms	
	••••		ForgeFPGA Deluxe Development Board	
		3.1.2	ForgeFPGA Evaluation Board	
	3.2		ging Controls	
	3.3		Tools	
		3.3.1	Configuration Button	
		3.3.2	Synchronous Logic Generator	
		3.3.3	Parametric Generator	
	3.4		Analyzer	
	- · ·	3.4.1	Operational Controls	

		3.4.2	Mode	. 46
		3.4.3	Triggers	. 46
		3.4.4	Debugging Controls	. 47
		3.4.5	Presets	. 47
		3.4.6	Protocol Analyzer	. 48
		3.4.7	Import/Export	. 48
		3.4.8	Plot Widget	
		3.4.9	Cursors	. 49
		3.4.10	Markers	. 50
	3.5	UART T	erminal	. 51
	3.6	DAC To	ol	. 52
	3.7	HBRAM	OTP Data Editor	. 53
4.	NVM	Viewer		. 54
5.	I/O P	lanner Si	gnals	. 56
6.	Revis	sion Hist	ory	. 57
Α.	Appe	endix: Wa	arnings	. 58

## Figures

Figure 1. Go Configure Software Hub User Interface	7
Figure 2. ForgeFPGA Workshop	8
Figure 3. Toolchain Flowchart	9
Figure 4. ForgeFPGA Workshop User Interface	10
Figure 5. ForgeFPGA Workshop Toolbar	12
Figure 6. Work Area	
Figure 7. Messages Panel	
Figure 8. Control Panel	
Figure 9. ForgeFPGA Workshop Settings	
Figure 10. FPGA Design Template	
Figure 11. Design Template Component Selection	
Figure 12. Design Template IO Spec Diff	
Figure 13. Design Template Module Name	
Figure 14. Working with Verilog example	
Figure 15. Importing RTL Files	
Figure 16. Exporting RTL Files	
Figure 17. Modules Library GUI	
Figure 18. Module Library GUI with Parameters	
Figure 19. I/O Port Signal Assignment	
Figure 20. Mapping I/O Ports	
Figure 21. I/O Planner Filter selection	
Figure 22. Synthesis Report	
Figure 23. Post-Synth RTL	23
Figure 24. Netlist	24
Figure 25. Floorplan Window (SLG47910)	25
Figure 26. Place and Route Results	25
Figure 27. Footer Controls	26
Figure 28. Resources Utilization Report	26
Figure 29. Timing Analysis	
Figure 30. Custom Testbench example	
Figure 31. Simple Counter Testbench example from Template Design	
Figure 32. PLL Calculator	
Figure 33. PLL Properties in PLL Configurator and PLL Properties	
Figure 34. Summary tab	
Figure 35. Verilog PLL Config Tab	
Figure 36. Macrocell Editor	
Figure 37. Changing the names of Input/Output Pins	
Figure 38. FPGA Project Folder Structure	
Figure 39. Check Source File location	
Figure 39. Oneck Source File location Figure 40. Development Platform Selector	
Figure 41. Socket Board Adapter	
Figure 42. Assembled equipment for working with a chip in the socket	
Figure 43. ForgeFPGA Evaluation Board v2.0	
Figure 44. ForgeFPGA Evaluation Board v1.0	
Figure 45. Platform Configuration Guide	
Figure 46. Debugging Controls (standard)	
Figure 47. Debugging Control Panel (Expert)	
Figure 48. Debug Tool	41



Figure 49. NC (not connected)	41
Figure 50. Set to VDD	41
Figure 51. Set to GND	41
Figure 52. Latched Button with Upper Connection as VDD	42
Figure 53. Unlatched Button with Upper Connection as Hi-Z	42
Figure 54. Context menu options for Configurable Button	42
Figure 55. Synchronous Logic Generator	43
Figure 56. Signal Wizard for Synchronous Logic Generator	43
Figure 57. Parametric Generator Command Editor	
Figure 58. PWM Command Editor	44
Figure 59. Clock Command Editor	44
Figure 60. Clock Command Editor	45
Figure 61. Logic Analyzer	45
Figure 62. Trigger Parameters	46
Figure 63. Trigger Conditions	46
Figure 64. Trigger Configuration	47
Figure 65. Debugging Controls	47
Figure 66. View Options	47
Figure 67. Logic Analyzer Configuration Presets	47
Figure 68. Protocol Analyzer Decode Options	48
Figure 69. Protocol Analyzer Options	48
Figure 70. Decoded Data	48
Figure 71. Import/Export from/to CSV format	48
Figure 72. Plot Widget	49
Figure 73. Half Period Cursor	49
Figure 74. Period Cursor	49
Figure 75. Adjustable Period Cursor for Measurement	50
Figure 76. Adjustable Period Cursor Measurement between waveforms	50
Figure 77. Moving markers with context menu	50
Figure 78. Marker Measurements	51
Figure 79. UART Terminal Tool	51
Figure 80. UART Terminal Window	51
Figure 81. Analog I/O Pins on ForgeFPGA Socket Adapter	52
Figure 82. DAC Tool on the toolbar	52
Figure 83. DAC Tool Settings	52
Figure 84. HBRAM OTP Data Editor on the toolbar	53
Figure 85. HBRAM OTP Data Editor (BRAM tab)	53
Figure 86. NVM Bits for GPIO7	54
Figure 87. NVM Bits 0011 after the property has been modified	55
Figure 88. NVM viewer top bar	55

## References

For related documents and software, please visit our website: https://www.renesas.com/us/en

Download our free ForgeFPGA Designer software [1] and follow the steps in this user guide. User can reference [2] for the datasheet. Use Configuration Document to understand the different modes of configuration [3]. Renesas Electronics provides a complete library of application notes [4] featuring design examples as well as explanations of features and blocks within the Renesas IC. Please visit the <u>product page</u> to download the following:

- [1] Go Configure Software Hub, Software Download, Renesas Electronics
- [2] ForgeFPGA SLG47910 Datasheet, Renesas Electronics
- [3] SLG47910, Configuration Document, Renesas Electronics
- [4] Application Notes, ForgeFPGA Application Notes & Design Files, Renesas Electronics
- [5] ForgeFPGA Deluxe Development Board User Manual, Renesas Electronics
- [6] ForgeFPGA Socket Adapter User Manual, Renesas Electronics
- [7] ForgeFPGA Evaluation Board User Manual, Renesas Electronics
- [8] ForgeFPGA Software Simulation User Manual, Renesas Electronics

### 1. Software Overview

The Go Configure Software Hub is a software product used to create a design for a specific device configuration. The software provides direct access to all GreenPAK, ADCPAK, and ForgeFPGA device features and complete control over each device's routing and configuration options.

The software contains the tools that makes it possible to:

- Create an FPGA Project in Verilog
- Program a chip with the created design
- Read a programmed part and import its data into the software
- Run simulations with external components

#### Getting Started:

1. To create and debug a new design with ForgeFPGA follow the next steps: Download and install Go Configure Software Hub from <a href="https://www.renesas.com/us/en/software-tool/go-configure-software-hub">https://www.renesas.com/us/en/software-tool/go-configure-software-hub</a>

Start your project from the Hub window with the following sections:

- Home useful info and tips for new users
- Recent files the list of the recently opened project files
- *Develop* the chip Part Number selection. See the Details section to learn more about the selected chip.

At the bottom-right of the window, you can find the New, Open, and Close buttons, which allow you to start a new project for a selected Part Number, to open an existing project, or to close the Go Configure Software Hub. The Datasheets, Product Page, Application Notes, Resources, Get Samples, Contact Us Link, and User Guides buttons redirect you to the Renesas website, where you can download the corresponding files.

- Demo the list of Demo projects. You can use the specific Demo Board for project debugging
- Application Notes design examples for different purposes. An application note includes a design description and a preconfigured circuit project, where you can make customized changes
- 2. Select the SLG479xx Part Number & open it
- 3. Specify the Project Settings like V<sub>DDC</sub>, V<sub>DDIO</sub> and Temperature (°C)
- 4. Write the Verilog Code in the Editor Window
- 5. Configure the blocks properties such as GPIO, PLL, etc. as per the design requirements
- 6. Test the design with the Debug Tool, using the Simulation feature or any of the supported hardware development platforms.

	Software Tool	Part Family				-			
elcome	All	All	SLG <sup>2</sup>	1/910	V (Rev B	B)			Filter
		GreenPAK	Part Number	DS	VDD (V)	VDD2 (V)	GPI GPO GPIO	AEC-Q100	Special Feat
		GreenPAK	SLG47004-AP	Contact us	2.40 to 5.50	-	1 0 7	Grade 1	2x Op Amp or 1x In-Amp; 2x Rheostat;
ecent			SLG51003V	Contact us	2.80 to 5.00	1.20 to 5.00	1 0 4	2	3x LDO (1x HP 475 mA; 1x HV 500 mA; 1x LV /
iles		AnalogPAK	SLG47003V	Contact us	2.30 to 5.50	-	5 0 10	-	2x Op Amp; 2x Rheost
			K SLG47011V	Contact us	1.71 to 3.60	-	1 0 13		ADC (14-bit; SAR), DAC (12-bit), PGA 1x-64x, 1
	GreenPAK	HVPAK	ELG51000C	PDF	2.80 to 5.00	2	1 0 5		Synchronized; 7x LDO (2x HP 475 mA; 3x HV 5
	Designer	HVPAK	SLG51001C	PDF	2.80 to 5.00	-	1 0 3	-	Synchronized; 6x LDO (1x HP 475 mA; 4x HV 5
			K SLG47910V (Rev AA)	Contact us	0.99 to 1.21	1.71 to 3.60	0 0 19	-	Dense Logic Array;
velop		Power GreenPAK	SLG47910V (Rev BB)	Contact us	0.99 to 1.21	1.71 to 3.60	0 0 19	-	Dense Logic Array:
			SLG51002C	PDF	2.80 to 5.00	1.20 to 5.00	1]0]5		8x LDO (3x HV 500 mA; 2x HC 500 mA;
		AutomotivePAK	SLG47004V	PDF	2.40 to 5.50	-	1 0 7		2x Op Amp or 1x In-Amp; 2x Rheostat; 2x A
		AutomouvePAK	5LG47115V	PDF	2.30 to 5.50	4.50 to 26.40	1 2 7	2	1x H-/2x Half- Bridge; 2x PWM
	Come CDC A		III SLG47105V	PDF	2.30 to 5.50	3.00 to 13.20	1 4 7	-	2x H-/4x Half- Bridge; 2x PWM;
10									
mo	ForgeFPGA Workshop	ForgeFPGA					Details		
emo		ForgeFPGA		[⊆	Contact us for Datash	eet   Product page   Ap	Details	ces   Get samples   Co	ntact us ]
-		ForgeFPGA	Package:	[2]	Contact us for Datash	eet   Product page   Ap		ces   Get samples   Co	ntact us ]
cation		ForgeFPGA	QFN-24		iontact us for Datash	eet   Product page   Ar		ces   <u>Get samples</u>   <u>Co</u>	ntact us ]
cation		ForgeFPGA	QFN-24 Supported Development • ForgeFPGA Advance	Platforms: ed Developmen					ntact us ]
cation		ForgeFPGA	QFN-24 Supported Development	Platforms: ed Developmen			pplication notes   Resour		ntact us ]
ication otes		ForgeFPGA	QFN-24 Supported Development • ForgeFPGA Advanc • ForgeFPGA Evaluati Description: The SLG47910V provide (OTP) Non-Volatile Memory	Platforms: ed Developmen ion Board s a small, low po y (NVM) to confi	t Board (SLG7DVKFO ower component for igure the interconne	RGE) + ForgeFPGA So common FPGA applica ct logic, the IO pins, ar	plication notes   Resour cket Adapter #1 (SLG4SA ntions. The user creates t d the Macrocells of the !	x24-30x30) heir circuit design by SLG47910V. This highl	programming the One-Time Programmable y versatile device allows a wide variety of FPGA
lication totes		ForgeFPGA	QFN-24 Supported Development • ForgeFPGA Advanc • ForgeFPGA Evaluati Description: The SLG47910V provide	Platforms: ed Developmen ion Board s a small, low po y (NVM) to confi	t Board (SLG7DVKFO ower component for igure the interconne	RGE) + ForgeFPGA So common FPGA applica ct logic, the IO pins, ar	plication notes   Resour cket Adapter #1 (SLG4SA ntions. The user creates t d the Macrocells of the !	x24-30x30) heir circuit design by SLG47910V. This highl	orogramming the One-Time Programmable
olication notes		ForgeFPGA	QFN-24 Supported Development • ForgeFPGA Advanc • ForgeFPGA Evaluati Description: The SLG47910V provide (OTP) Non-Volatile Memory applications to be designed • Dense Logic Array:	Platforms: ed Developmen ion Board s a small, low po y (NVM) to confi	t Board (SLG7DVKFO ower component for igure the interconne mall, low power inte	RGE) + ForgeFPGA So common FPGA applica ct logic, the IO pins, ar	plication notes   Resour cket Adapter #1 (SLG4SA ntions. The user creates t d the Macrocells of the !	x24-30x30) heir circuit design by SLG47910V. This highl	orogramming the One-Time Programmable
plication notes scovery files		ForgeFPGA	QFN-24 Supported Development • ForgeFPGA Advanc • ForgeFPGA Evaluati Description: The SLG47910V provide (OTP) Non-Volatie Memory applications to be designed • Dense Logic Array: • Equivalent t • 1.8 k DFF;	Platforms: ed Development on Board s a small, low po y (INVM) to confi d within a very si o 900 4-bit LUTs	t Board (SLG7DVKFO ower component for igure the interconne mall, low power inte	RGE) + ForgeFPGA So common FPGA applica ct logic, the IO pins, ar	plication notes   Resour cket Adapter #1 (SLG4SA ntions. The user creates t d the Macrocells of the !	x24-30x30) heir circuit design by SLG47910V. This highl	orogramming the One-Time Programmable
plication notes covery files		ForgeFPGA	QFN-24 Supported Development • ForgeFPGA Advance • ForgeFPGA Evaluati Description: The SLG47910V provide (OTP) Non-Volatie Memor applications to be designed • Dense Logic Array: • Equivalent t • 1.8 k DFFs; • 5 kb distribi • 32 kb BRAN	Platforms: ed Developmen on Board s a small, low pc y (NVM) to confi d within a very si o 900 4-bit LUTs uted memory; t;	t Board (SLG7DVKFO ower component for igure the interconne mall, low power inter s;	NGE) + ForgeFPGA So common FPGA applici ct logic, the IO pins, ar grated circuit. The mac	plication notes   Resour cket Adapter #1 (SLG4SA ntions. The user creates t d the Macrocells of the !	x24-30x30) heir circuit design by SLG47910V. This highl	orogramming the One-Time Programmable
plication notes ecovery		ForgeFPGA	QFN-24 Supported Development • ForgeFPGA Advance • ForgeFPGA Evaluati Description: The SLG47910V provide (OTP) Non-Volatie Memor applications to be designed • Dense Logic Array: • Equivalent t • 1.8 k DFFs; • 5 kb distribi • 32 kb BRAN	Platforms: ed Developmen on Board s a small, low pc y (NVM) to confi d within a very si o 900 4-bit LUTs uted memory; t;	t Board (SLG7DVKFO ower component for igure the interconne mall, low power inte	NGE) + ForgeFPGA So common FPGA applici ct logic, the IO pins, ar grated circuit. The mac	plication notes   Resour cket Adapter #1 (SLG4SA ntions. The user creates t d the Macrocells of the !	x24-30x30) heir circuit design by SLG47910V. This highl	orogramming the One-Time Programmable

Figure 1. Go Configure Software Hub User Interface

## 2. Forge FPGA Workshop

The ForgeFPGA Workshop is the main window of the software. This window displays the FPGA Core and each of the special components that connect to it such as the Phase Locked Loop (PLL), Oscillator (OSC), BRAM, and the GPIOs. The FPGA Editor can be launched from the middle button on the toolbar at the top in addition to navigating to Main Menu Tools  $\rightarrow$  *FPGA Editor* or by double-clicking the on the FPGA Core (grey square).



#### Figure 2. ForgeFPGA Workshop

This window is designed to cater to the device selected. The above figure is for SLG47910. A different setup of blocks will be seen for SLG47921, etc. based on its pin assignment.

### 2.1 FPGA Editor

The FPGA Editor is an Integrated Design Environment (IDE) tool designed to create and configure the FPGA logic. The editor allows you to create designs for Field-Programmable Gate Arrays (FPGAs) using a Hardware Description Language (HDL)\* - Verilog. Before the design is programmed onto the FPGA, the editor provides an option to simulate it first and ensure it operates correctly.

In addition, the FPGA Editor makes it possible to work with external designs by importing files with the created logic mapped to the components. Find the descriptions for these and other features in the following sections.

### 2.1.1 Flowchart

A flowchart is available to provide a step-by-step guide on creating a design from start to finish. The flowchart (Figure 3) describes all the important aspects of using the ForgeFPGA software.

#### FPGA Workshop User Guide



#### Figure 3. Toolchain Flowchart

The development software consists of the main menu, toolbar, main work area, logger panel and control panel (see Figure 4).

🗰 ForgeFPGA Workshop *	
File Edit Tools Window Options           Edit Tools Window Options           Save         Modules Library   New Custom Module	Netlist         Post-Synth RTL         I/O         III         III         IIII         IIIII         IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII
Resources Report	
Compile project to get resources report	
<ul> <li>Project</li> <li>Project</li> <li>Custom Code</li> <li>Custom Code</li> <li>main</li> <li>simple_counter</li> <li>ip Blocks</li> <li>Testbenches</li> <li>simple_counter_tb</li> <li>External Netlists</li> </ul>	<pre>10 11 reg [1:0] r_counter_up_down; 12 reg [1:0] r_up_down_sync; 13 reg [1:0] r_rst; 14 wire w_reset; 15 16 assign o_up_down_oe = 1'b0; 17 assign o_counter_oe = 4'b1111; 18 assign o_osc_ctrl_en = 1'b1; 19 20 always @(posedge i_clk) begin 21 r_rst[0] &lt;= i_nreset; 22 r_rst[1] &lt;= ~r_rst[0]; 23 end 24 24 25 always @(posedge i_clk) begin 26 if (w_reset) 27 r_up_down_sync(0] &lt;= i_up_down; 28 else begin 29 r_up_down_sync[0] &lt;= i_up_down_sync[0]; 20 end 20 end 21 end 22 end 33 4 always @(posedge i_clk) begin 34 always @(posedge i_clk) begin 35 if (w_reset) 36 r_counter_up_down &lt;= 4'b0; 37 end 38 else begin 39 else begin 30 end 31 end 31 end 33 else begin 34 always @(posedge i_clk) begin 35 if (w_reset) 36 r_counter_up_down &lt;= 4'b0; 37 else if (<r_up_down_sync[1]) (<r_up_down_sync[1])="" (w_reset)="" 30="" 31="" 32="" 33="" 34="" 35="" 36="" 37="" 38="" 39="" <="4'b0;" @(posedge="" always="" begin="" else="" else<="" i_clk)="" if="" r_counter_up_down="" th=""></r_up_down_sync[1])></pre>
	40 r_counter_up_down <= r_counter_up_down - 4'd1; 41 end □ Logger ▲ Issues
Synthesize	
Generate Bitstream	

Figure 4. ForgeFPGA Workshop User Interface

### 2.1.2 Main Menu

Main Menu contains controls are described below:

#### File

- └ Save save current project
- └ Save All save the whole project
- L Modules Library open IP Blocks Wizard
- New Custom Module add new module
- New Custom Testbench add new testbench
- └ New Timing Constraints add .sdc file
- L Import used to import an RTL code, testbench and Netlist from another software/synthesis tool
  - L Custom Module
  - L Custom Testbench
  - └ Netlist
  - L Timing Constraints
- ∟ Export
  - L Custom Module
  - Library Module

- L Testbench
- L Timing Constraints
- Load Design Template
  - L Simple Counter
- L Close

Edit (menu works with editable tabs)

- ∟ Undo
- ∟ Redo
- ∟ Cut
- ∟ Сору
- ∟ Paste
- ∟ Delete
- L Select All
- ∟ Find

#### Tools

- Run Synthesis synthesize Verilog code into low-level constructs.
- Generate Bitstream compilation and mapping low-level constructs to specific device blocks.
- ∟ Floorplan
  - Load customer PnR
- Simulation
  - L Simulate Testbench
- L I/O Planner
  - └ Clear data
  - L Import I/O Spec
  - ∟ Export I/O Spec
  - └─ Import I/O Spec from CSV
  - └ Export I/O Spec to CSV
- L PLL Configurator

#### Window

- L Netlist read-only tab with a description of the connectivity of an electronic circuit
- Post-Synth RTL (register transfer layer)
- L I/O Planner
- L Floorplan
- Synthesis Report
- L Resources Report
- L Timing Analysis
- Macrocell Editor
- Messages

#### Options

└ Settings

### 2.1.3 Toolbar

The top toolbar provides quick access to a set of tools and actions. See the description of all the available tools in the next few sections.

	<b>\$</b>			Nŗ.	RTL	900		<b>.</b>	<b>.</b>	$\odot$		PLL	0
Save All	Modules Library	New Custom Module	Messages	Netlist	Post-Synth RTL	I/O Planner	Floorplan	Synthesis Report	Resources Report	Timing Analysis	Macrocell Editor	PLL Configurator	Simulate Testbench

Figure 5. ForgeFPGA Workshop Toolbar

### 2.1.4 Work Area

The work area is the central white portion of the software where the user can type their desired HDL Code. The work area has a split screen option (see Figure 6) which allows the user to split the screen and work with more than one tool simultaneously. The user can choose which views appear in either of side of the split screen by clicking the tool. The user can also close the split screen when not needed.

	main.v 🛛 😽 I/O Planner 🕄 💌 I2c_master.v 🕄 🔒. Resources Report 😒 🔒. Synthesis Report 😒 💷 🚬	💌 main.v 🔀 👯 I/O Planner 🔀	💌 i2c_master.v 🔀	
1 2		Filter:	V Misc V BRAM	✔ CLK ✔ GPIO ✔ OSC_ctrl ✔ PLL_ctrl
3 4	#### Resource Utilization Report ####	FUNCTION	DIRECTION	PORT
5	Top level module name: simple_counter	LOGIC_AS_CLK0	Input	
7	Resource usage:	LOGIC_AS_CLK1	Input	
8	3 Logic 6-LUT CLBs	OSC_CLK	Input	
9 10	5 CLB LUTs utilized (up to 4 per CLB) 1 of which are dual 5-input LUTs			
11	6 LUTs total	PLL_CLK	Input	
12	6 CLB FFs utilized (up to 4 pairs per CLB)	REF_BRAM(03)_READ_CLK	Output	
13 14	5 of which are LUT-FF combination 6 FFs total	REF_BRAM(03)_WRITE_CLK	Output	
15	7 I/O CLBs	REF_BRAM(47)_READ_CLK	Output	
16	2 Input pins 2 Input FFs utilized	. , ,		
17 18	10 Output pins	REF_BRAM(47)_WRITE_CLK	Output	
19	4 Output FFs utilized	BRAM4_WDATA[5]	Output	
20	1 Clock	BRAM4_WDATA[4]	Output	
21	Clock 0: net 7, i_clk, Fanout: 7 CLBs			
22 23	need 0 DSP and 1 Logic-Memory EFLX 1K Tiles.	BRAM4_RDATA[5]	Input	
23		BRAM4_RDATA[4]	Input	
25 26	#### Resource Utilization Complete ####	BRAM4_WDATA[7]	Output	
27	TILE-REQ: 0 0 0 1	BRAM4_WDATA[6]	Output	
28 29	### Total EFLX resources from current floorplan: ###	BRAM4_RDATA[7]	Input	
30	184 IOBs	BRAM4_RDATA[6]	Input	
31	140 Logic 6-LUT CLBs		• • • •	
32 33	40 CLBs support RAM/SR	BRAM4_WCLKINV	Output	
34	Usage of Logic CLBs is 2.1%.	BRAM4_RCLKINV	Output	
35	Logic-Memory CLB for RAM/Shift-Register is 0.0%.	BRAM4_RATIO[0]	Output	

Figure 6. Work Area

### 2.1.5 Messages Panel

Here you can see the generated messages that appear after you use Synthesize, Generate Bitstream and Simulation procedure (see Figure 7).

- *General Log* shows information messages along with warnings and errors that were recorded while processing the design.
- Synthesis Log and Bitstream Log provides the output generated while the procedure is performed
- Issues displays the warning and error messages that are automatically generated by the software when required. Once you receive a syntax error, you can right-click on it and select 'Show in Editor' to highlight the line in your HDL code where the mistake was detected.



#### Figure 7. Messages Panel

### 2.1.6 Control Panel

From the left control panel, you can access the following information (see Figure 8):

Resources Report				
Resource	Utilized	Available	% Utilized	
CLB LUT5s	34	2240	1.52	
FFs	133			
CLB FFs	128	2240	5.71	
IOB FFs	5	1248	0.40	
CLBs	17	280	6.07	
Tiles	2	2	100.00	
RTL Input ports	2			
RTL Output ports	43			
GPIOs	8	40	20.00	
PLLs	1	2	50.00	
OSCs	1	1	100.00	
4k BRAMs	0	16	0.00	
	pattern_	generator.	v	
_	istom Coo pattern		v	
	case3_t	x.v		
- 🗖 Me	odules Lib	orary		
	pwm.v			
_	stbenche			
	pwm_tb			
	ming Con			
	constrai			
🗅 Extern	a Netiist	S		
Use external B	itstream			
📱 Synthesize				
<u> </u>	synulesiz	e		

#### Figure 8. Control Panel

- Resources Report Extracted from the resource usage report. It shows the part of available resources utilized by the design sources. Visually, it is divided into three sections. The upper part reflects the internal logic used in the project against the total available. The middle section shows connection-related information (RTL ports, GPIOs). The last part summarizes the utilization of internal components, such as OSCs, PLLs, and BRAMs.
- Sources a list of all Verilog design files and external netlists (if used) that are in the current project file. Here you can find the following subcategories:
  - Custom Code
  - Modules Library
  - Testbenches
  - Timing Constraints
  - External Netlists

The Sources list can be customized via the context menu with the options to Add, Delete, or Rename the sources.

 Synthesize and Generate Bitstream – main controls to run toolchain on your design to produce chip configuration. Hover over the icon next to the procedure button to see the status details, such as whether the procedure was successful, failed or if the Verilog file has been changed.

### 2.1.7 Settings

The user can access the settings from the *Main Menu*  $\rightarrow$  *Options*  $\rightarrow$  *Settings*. The user can change various settings for the project and change some user settings in this GUI (see Figure 9).

Project Settings

*a.* Synthesize – a process where the HDL code is compiled and converts a high-level description down to lower-level description, for example logic gates.

- *i. Flatten* Flatten design before synthesis. This option instructs the tool to fully flatten the hierarchy leaving only the top level. Cells and/or modules with the 'keep\_hierarchy' attributes set will not be flattened by this command.
- *ii.* No DSP Do not use DSPs to implement multipliers and associated logic during the synthesis procedure.
- *iii.* Keep Create extra KEEP nets by allowing a cell to drive multiple nets while generating the EDIF netlist.
- *iv.* Use ABC9 Use ABC9 for technology mapping. The ABC9 pass uses much newer optimizers and mapping, for a modest improvement in optimization, and a possible big improvement in LUT mapping.
- *v.* Additional arguments Add additional arguments to the synthesis procedure.
- *b. Generate Bitstream* this is the final step before programming the FPGA. Under this process, Yosys performs processes such as Translation & Mapping, Place & Routing and Resource Utilization calculations. A binary file is generated that contains configuration information.
  - *i. High Density IO Packing* Allows packing of input and output IOs into a single IO cell. Improves I/O utilization but can worsen congestion and timing.
  - ii. *High Density Packing Logic* -Allows you to achieve higher resource utilization per CLB but can worsen congestion and timing.
  - iii. *Clock-Concurrent Optimization (CCopt)-* Enables Clock-Concurrent Optimization to further optimize timing (must disable Ideal Clock) at the expense of potentially higher clocking power.
  - iv. *Place-and-Trial-Route* Iteratively run place-and-trail-route refinement to attempt timing improvements. Iteration count is defined by the "Place-and-trail-route iteration count' option.
  - *v. Place-and-Trial-route Iteration count* Used with "Place-and-Trial-Route", sets the number of iterations for place-and-trial-route to attempt timing improvements.
  - *vi. Maximum Routing Iterations-* Maximum number of routing iterations before exiting with the last clean solution with the best achievable timing.
  - *vii. Maximum number of CPUs for routing* Defines the maximum number of CPUs used for routing. Settings this option to 1 ensures identical bitstreams when using the same input data
  - viii. Timing Analysis Corner select the corner lot that will be used during Static Timing Analysis
  - *ix.* Additional arguments- Add additional arguments to the Generate Bitstream procedure.
- *c.* Simulation User can choose to save their dumpfile produced during simulation in two formats .vcd and. fst format. The difference between both formats is how much memory the file can handle. Users can opt for .fst format when simulating a memory heavy file as it produces a compact binary format file that offers much better performance for very large dumpfiles. It's fast to write and fast to read. VCD is a test format that is easy to read, and which is supported by a lot of different software packages.

#### User Settings

- a. *Messages* User can choose to opt for erasing the Synthesis and Bitstream log each time they run a new procedure by checking the box.
- b. Tools:
  - i. *Icarus Verilog* -The path to the Icarus Verilog tool. You need to set the path to the simulation engine binary so it can be found during the simulation procedure if the system environment

doesn't have the proper path set. An "Autodetect" option is available, and it will try to automatically find the path to the tool.

- ii. *GTKWave* The path to the GTKWave tool. You need to set the path to the simulation results viewer binary so it can be found after the simulation procedure if the system environment doesn't have the proper path set. An "Autodetect" option is available, and it will try to automatically find the path to the tool.
- c. Text Editor Number of spaces in tab characters that are shown for all text editors.
- d. I/O Planner serves to manage the display of information in the I/O Planner table
- e. *Processing* Checking the box under this setting allows you to save all files before proceeding with the design
- f. Files Enables to software to add \_tb suffix to the names of newly created testbench if unspecified
- g. *PLL Configurator* provides the possibility to manage the behavior of the confirmation window before applying changes in the PLL Configurator

**Note:** Changes made in the Project Settings category only applies to the project currently being working on. Adjustments made in the User Settings section have a global impact, ensuring consistency across all FPGA-related projects on a particular device. If you switch to another computer, these settings will either be reset to default values or adapted to the configurations of that specific computer.

Follow the instructions provided in the description of the options to avoid errors and improve your design.

ForgeFPGA Workshop (Settings)		×
Project Settings     Synthesis	Synthesis	*
Generate Bitstream Simulation User Settings	✓ Flatten	
Messages X Tools	Flatten design before synthesis.	
I/O Planner Processing	Do not use DSPs to implement multipliers and associated logic.	
PLL Configurator	Create extra KEEP nets by allowing a cell to drive mutliple nets.	
	Use ABC9 Use ABC9 for technology mapping.	
	Additional arguments	
	Add additional options here	
	Add additional arguments to the Synthesis procedure.	-
	OK Cancel Apply	5

Figure 9. ForgeFPGA Workshop Settings

### 2.1.8 Design Template

The Design Template offers pre-built designs that can be seamlessly integrated into your project. It can be found under *FPGA Editor*  $\rightarrow$  *File*  $\rightarrow$  *Load Design Template* (see Figure 10).



#### Figure 10. FPGA Design Template

Upon selecting a design template, the Design Template Wizard will appear (see Figure 11). It will guide you through component selection, IO Spec diff review, and module name suggestions.

Component Selection makes it possible to choose the components to proceed with:

- Verilog Module
- Verilog Testbench
- IO Spec

8 Design Template	×
Simple Counter Component Selection	RENESAS
Select components you want to include:	
✓ Verilog Module	
✓ Verilog Testbench	
✓ IO Spec	
	< <u>B</u> ack <u>N</u> ext > Cancel
1	

#### Figure 11. Design Template Component Selection

Select all components or individually select them as needed depending on the desired outcome for your project. The choices made at this stage determine the next steps in the process.

 IO Spec -generates an IO Spec Diff, presenting a comparison between the existing design port records and the ones associated with the selected template. This serves as a cautionary step as your current port configurations could potentially be overwritten by those of the chosen template. The software highlights conflicting entries in yellow. You can choose to focus solely on conflicts by selecting the Show Conflicts Only option. However, if you prefer not to review the IO Specs, the software streamlines the process by skipping the IO Spec Diff (see Figure 12). In this scenario, the tool will prompt you straight to the Module name.

S Design Template		×
Simple Counter IO Spec Diff		RENESAS
The following PORT records are used in this Design proceed with this change?	gn Template and will overwrite the	e existing rows in the I/O Planner. Are you sure you want to
FUNCTION	CURRENT	POTENTIAL
FPGA_CORE_READY		i_nreset
OSC_EN		o_osc_ctrl_en
[PIN 17] GPIO4_OE		o_counter_oe[3]
[PIN 17] GPIO4_OUT		o_counter[3]
[PIN 16] GPIO3_OE		o_counter_oe[2]
[PIN 16] GPIO3_OUT		o_counter[2]
[PIN 15] GPIO2_OE		o_counter_oe[1]
[PIN 15] GPIO2_OUT		o_counter[1]
[PIN 14] GPIO1_OE		o_counter_oe[0]
[PIN 14] GPIO1_OUT		o_counter[0]
[PIN 13] GPIO0_OE		o_up_down_oe
[PIN 13] GPIO0_IN		i_up_down
OSC_CLK		i_clk
1		
		< Back Next > Cancel

Figure 12. Design Template IO Spec Diff

 Module Name - assigns names to your Verilog Module and/or Testbench. If you choose to skip Verilog Module and Verilog Testbench in the Component Selection window, the default names are assigned.

S Design Template	×
Simple Counter Module Name	RENESAS
Select Name for the Module	
simple_counter.v	0
Select Name for the Testbench	
simple_counter_tb.vt	8
	< Back Einish Cancel

Figure 13. Design Template Module Name

Once the template setup is complete, new elements will be made available in the workspace.

The Design Template Verilog code and Testbench names will appear in the Sources list, with corresponding tabs displaying the actual code and Testbench details.

Additionally, the I/O Planner tab will reflect these changes as well, showcasing the inclusion of port records from the selected design.

Once the integration of the design template is done, you can assess its functionality by running a simulation.

### 2.2 Writing Verilog Code

The toolchain of the ForgeFPGA Workshop supports Verilog 2005 (IEEE Standard 1364-2005) and System Verilog Syntaxes.

There are a few special code attributes that are important to keep in mind while working with the synthesis tools:

- (\* top \*) the top module of your design should be marked with this attribute so the toolchain can successfully recognize which of the modules in the design is the top one. [Line 1 Figure 14]
- (\* clkbuf\_inhibit \*) clock signals in the input list of the main module should be marked with this attribute to prevent clock buffer insertion by the synthesis tool, which may lead to the distortion of the clock signal name in the resulting netlist. This attribute belongs only to Synthesis, the compile process requires the customer to assign IOBs manually on the I/O Planner that are predefined clock trees. [Line 2 – Figure 14]
- (\*iopad\_external\_pin\*) all external pins that are used in any module need to be marked with this attribute. [Line 2-7 – Figure 14]

Resources Report		
	💌 simple_cou 🔀 🗱 I/O Planner 🗙	/
Compile project to get resources	1 (* top *) module simple_counter(	
report	<pre>2 (* iopad_external_pin, clkbuf_inhibit *) input i_clk, 3 (* iopad external_pin *) input i nreset.</pre>	
	<pre>3 (* iopad_external_pin *) input i_nreset, 4 (* iopad_external_pin *) input i_up_down,</pre>	
	<pre>5 (* iopad_external_pin *) output o_up_down_oe,</pre>	
Sources	6 (* iopad_external_pin *) output o_osc_ctrl_en,	
Project	7 (* iopad_external_pin *) output [3:0] o_counter	
▼ D Source Code	8);	
<ul> <li>Source code</li> <li>Custom Code</li> </ul>	9	
v simple_counter	10 reg [3:0] r_counter_up_down;	
D Ip Blocks	<pre>11 reg [1:0] r_up_down_sync; 12 reg [1:0] r rst;</pre>	
Testbenches	12 reg [1:0] r_rst; 13 wire w_reset;	
simple_counter_tb	14 i i i i i i i i i i i i i i i i i i i	
External Netlists	15 assign o_up_down_oe = 1'b1;	
	16 assign o_osc_ctrl_en = 1'b1;	
	17	
	18 always @(posedge i_clk) begin	
	19 r_rst[0] <= i_nreset;	
	<pre>20 r_rst[1] &lt;= ~r_rst[0]; 21 end</pre>	
	23 always @(posedge i_clk) begin	
	24 if (w_reset)	
	<pre>25 r_up_down_sync &lt;= 2'b00;</pre>	
	26 else begin	
	<pre>27 r_up_down_sync[0] &lt;= i_up_down;</pre>	
	<pre>28 r_up_down_sync[1] &lt;= r_up_down_sync[0]; 29 end</pre>	
	29 end 30 end	
🖺 Synthesize	31	
Generate Bitstream	32 always @(posedge i_clk) begin	
iiii Generate Bitstream	33 if (w_reset)	

Figure 14. Working with Verilog example

### 2.2.1 Importing/Export RTL Files

The ForgeFPGA Editor allows you to import external RTL files and netlist that has been created by other software. You can import a Custom Module file, Custom Testbench file or a Netlist. You can import an RTL File by navigating to *Main Menu*  $\rightarrow$ *Import*  $\rightarrow$ *Custom Module* (see Figure 15).

The software supports the following formats for importing:

- Custom Module (supported file formats \*.v, \*.vh, \*.verilog, \*.vlg, \*.vt, \*.sv)
- Custom Testbench (supported file formats \*.v, \*.vh, \*.verilog, \*.vlg, \*.vt, \*.sv)
- Netlist (supported file formats \*.edif, \*.edn)
- Timing Constraints (supported file format \*.sdc)

8	E F	orgeFPGA Workshop [cou	unter_16.ffpga]	*	;
	File	Edit Tools Window	Options		
		Save	Ctrl+S		No.
	Ш	Save All	Ctrl+Shift+S		~~~ °%
_	ş	Modules Library		_	Module Messages Netli:
	.34	New Custom Module			
	•	New Custom Testbench			ilized
	SDC	New Timing Constraints			85 PLL Calculator
	4	Import		Þ	Custom Module
	Ç	Export		Þ	Testbench
		Load Design Template		Þ	Netlist
		Close	Ctrl+Q	_	• Timing Constraints

Figure 15. Importing RTL Files

Similarly, you can export files too (see Figure 16). You can export a custom module, library module, testbench or a timing constraint file that you have designed using ForgeFPGA Workshop and save in your system. You can export via *Main Menu*  $\rightarrow$  *Export*  $\rightarrow$  *Custom Module* 



Figure 16. Exporting RTL Files

### 2.3 Modules Library

The *Modules Library* is a comprehensive repository of pre-designed and pre-verified easy-to-integrate modules. This tool provides HDL code for various hardware modules, accompanied by the testbenches to check their functionality using Simulation.

To open the *Modules Library*, click the corresponding button on the toolbar or navigate the main menu, *File*  $\rightarrow$  *Modules Library*. Choose the module, set the required configurations, and add the name to complete the module creation (see Figure 17).

Inside the *Modules Library* GUI, you can find the schematic and port information along with the description of the selected block. The GUI gives a detailed explanation of all the input and output pins of the block and allows you to change the parameters as desired. This gives you the flexibility to create the HDL code of the module needed and its associated testbench with just a few clicks.

Search	Module library		
Communications     VI2C     I2C Master			
I2C Slave	Ready modules:		
▼ 12S			
12S Master Receiver 12S Master Transmitter	Communications		
12S Slave Receiver			
12S Slave Transmitter	<ul> <li>I2C</li> </ul>		
PSI	<ul> <li>I2C Master</li> </ul>		
▶ SPI	<ul> <li>I2C Slave</li> </ul>		
▼ UART			
UART Receiver	• 12S		
UART Transceiver UART Transmitter	<ul> <li>I2S Master (Receiver)</li> </ul>		
<ul> <li>Mathematics</li> </ul>	<ul> <li>I2S Master (Transmitter)</li> </ul>		
Division			
<ul> <li>Memory</li> </ul>	<ul> <li>I2S Slave (Receiver)</li> </ul>		
Synchronous FIFO	<ul> <li>I2S Slave (Transmitter)</li> </ul>		
<ul> <li>Periphery</li> </ul>	<ul> <li>Parallel to Serial Interface</li> </ul>		
Keyboard Scanner			
Servo Controller <ul> <li>Seven Segment Display Controller</li> </ul>	• SPI	5	2
Smart LED Controller	<ul> <li>SPI Master</li> </ul>		
<ul> <li>Stepper Motor Controller</li> </ul>	SPI Slave		
<ul> <li>Signal Processing</li> </ul>			
Breathing Controller	• UART		
Frequency Detector	<ul> <li>UART Receiver</li> </ul>		
PWM	<ul> <li>UART Transceiver</li> </ul>		
Quadrature Decoder	<ul> <li>UART Transmitter</li> </ul>		
Ripple Counter Wake-Sleep Controller			
wake-bleep controller	<ul> <li>Mathematics</li> </ul>		
	<ul> <li>Division</li> </ul>		

Figure 17. Modules Library GUI



🗯 ForgeFPGA Workshop			-	×
Search	UART Receiver	ninout:		
Communications	i_clk i_rst i_rx i_rx common ports i_clk - input clock i_rst - input negative for the second seco	nports al_ports bara_FRAME DATA_FRAME o_rx_data		
Ripple Counter Wake-Sleep Controller	Parameters			
	IN_CLK_HZ DATA_FRAME BAUD_RATE OVERSAMPLING_MODE STOP_BIT LSB	50_000_000 8 115_200 16 1 serial data transfer format LSB to MSB		

Figure 18. Module Library GUI with Parameters

The user can create multiple Module Blocks simultaneously as well. All created Module Blocks and their respective testbenches can be seen listed under the sources tab in the *Control Panel*.

### 2.4 RTL Synthesis

The ForgeFPGA Editor comes with a built-in synthesis tool that takes a design as input and produces a Netlist out of it.

While performing synthesis, the input design is analyzed and converted into gate-level representation. To run synthesis on your design, you can press the **Synthesis** button on the bottom of the *Control Panel* or from the main menu *Tools*  $\rightarrow$  *Run Synthesis* 

During the process of synthesis, the software also checks for any **Syntax errors** in the written HDL code and indicates which line has the error in the *Messages Panel*. The Synthesis process will not be completed until the code is free of any syntax errors.

User can access the Synthesis Report from the Synthesis Report button in the toolbar on top after successfully synthesising the design or from *Windows*  $\rightarrow$  *Synthesis Report.* 

### 2.4.1 I/O Planner

Each available I/O port on the FPGA has a dedicated function that can be mapped to your design using the I/O *Planner* tool to generate a special configuration file which is then used during the place-and-route procedure.

The user can access the I/O Planner by clicking the I/O Planner button on the toolbar or selecting it from the main menu Windows  $\rightarrow$  I/O Planner.

The I/O Planner tool is represented as a table with the following columns:

• Function - the dedicated function assigned to the port.

- Port editable column, where you can input ports from your HDL design, to connect them to the desired functionality. By double-clicking the desired port row, the user can choose from the list (available after Synthesis) of all the ports defined in their HDL Code.
- Direction the mentioned direction is with respect to FPGA Core.
- Description data describing the port type and the function it fulfills.

After the design has been synthesized, the signal from port list can be dedicated to the desired function by double-clicking on the white cell under corresponding port and selecting the signal from the list (see Figure 19).

[PIN 17] GPI04_001	υστρατ	o_counter[3]
[PIN 17] GPI04_0E	Output	o_counter_oe[3]
[PIN 17] GPI04_IN	Input	o_counter[3]
INT_FPGA_SLEEP	Output	o_counter_oe[0] o_counter_oe[1]
[PIN 18] GPI05_OUT	Output	o_counter_oe[2]
[PIN 18] GPI05_0E	Output	o_counter_oe[3] o_osc_ctrl_en
[PIN 18] GPI05_IN	Input	o_up_down_oe
[DTN 10] ODTOS OUT	Output	

Figure 19. I/O Port Signal Assignment

**Note:** The cell will show a warning icon when the port name is invalid. Hover over the cell to trigger the info popup with more details. Correct the name to perform the procedures successfully.

POSITION	FUNCTION	DIRECTION	PORT	DESCRIPTION
<pre>IOB tile[1, 0] coord[24, 0] Output1</pre>	gpio_oe[34]	Output	o_counter_oe[11]	GPI034 Output Enable
IOB tile[1, 0] coord[31, 0] Output1	gpio_oe[35]	Output	o_counter_oe[12]	GPI035 Output Enable
IOB tile[1, 0] coord[31, 30] Output1	gpio_oe[36]	Output	o_counter_oe[13]	GPI036 Output Enable
IOB tile[1, 0] coord[24, 30] Output1	gpio_oe[37]	Output	o_counter_oe[14]	GPI037 Output Enable
IOB tile[0, 0] coord[ 7, 30] Output1	gpio_oe[38]	Output	o_counter_oe[15]	GPI038 Output Enable
IOB tile[0, 0] coord[31, 0] Output1	osc_en	Output	o_osc_ctrl_en	Oscillator Enable signal
IOB tile[0, 0] coord[31, 0] Output0	osc_mode	Output	o_osc_ctrl_mode	Oscillator Mode Select signal
IOB tile[0, 0] coord[ 0, 29] Output0	postdiv_out0_en	Output	o_postdiv0_ctrl_en	Oscillator Postdivider Out0 Enable signal
IOB tile[0, 0] coord[ 0, 26] Output0	postdiv_out0_di	Output	o_postdiv0_ctrl_sel[0]	Oscillator Postdivider Out0 divider select (bit $0$ )
IOB tile[0, 0] coord[ 0, 26] Output1	postdiv_out0_di	Output	o_postdiv0_ctrl_sel[1]	Oscillator Postdivider Out0 divider select (bit 1)
IOB tile[0, 0] coord[ 0, 27] Output0	postdiv_out0_di	Output	o_postdiv0_ctrl_sel[2]	Oscillator Postdivider Out0 divider select (bit 2)
IOB tile[0, 0] coord[ 1, 0] Output1	gpio_oe[0]	Output	o_up_down_oe	GPIO0 Output Enable

#### Figure 20. Mapping I/O Ports

To make navigation easier, the I/O Planner provides several filters with checkboxes, that can show/hide groups of ports according to their functionality (see Figure 21). User can also right click on any of the column headers to sort the signals in that column in an ascending or descending order.

 Filter:
 Image: Misc Image: BRAM Image: CLK Image: GPI0 Image: OSC\_ctrl Image: PLL\_ctrl

#### Figure 21. I/O Planner Filter selection

The user can also clear all the data fed inside the I/O Planner by going to main menu by selecting  $Tools \rightarrow I/O$ Planner  $\rightarrow$  Clear data as well as import/export the port data (.txt or .csv format) via main menu by selecting  $Tools \rightarrow I/O$  Planner  $\rightarrow$  Import I/O Spec.

A detailed explanation of a few important signals in the I/O Planner is provided in I/O Planner Signals.

### 2.4.2 Synthesis Report

After performing synthesis of your current project, a new report is generated. This report shows the number of primitive objects used to represent the design in the generated <u>netlist</u>.

To open the synthesis report window, click the corresponding button on the toolbar or via main menu, *Window*  $\rightarrow$  *Synthesis Report* (see Figure 22).

航 Sy	nthesis Report 🔀	🝀 I/O Planner 🖂	🗷 simple_counter.v 🔀
1			
2	7. Printing st	atistics.	
3			
4	=== simple_cou	nter ===	
5			
6	Number of w	ires:	15
7	Number of w	ire bits:	38
8	Number of p	ublic wires:	11
9	Number of p	ublic wire bits:	23
10	Number of m	emories:	0
11	Number of m	emory bits:	0
12	Number of p	rocesses:	0
13	Number of c	ells:	14
14	CARRY4		1
15	FDRE		9
16	INV		1
17	LUT2		3
18			

Figure 22. Synthesis Report

### 2.4.3 Post-Synth RTL

At the Register-Transfer Level, the design is represented by combinational data paths and registers. RTL synthesis is easy as each circuit node element in the *Netlist* is replaced with an equivalent gate-level circuit. In Post-Synthesis RTL, the synthesized inputs are taken as a netlist. It helps in providing information about the clock and other clock-related logic in the design, which enables additional I/O planning.

You can find the Post-Synth RTL report by clicking the respective toolbar button or from the main menu, *Window*  $\rightarrow$  *Post-Synth RTL*. The report contains all the connections made within the module between the LUTs and Carry-Chain logic.

5	
Resources Report	
	simple.cou_X Post-Synth.X
CLBs total: 3/140	1 // Generated by Yosys 8.18 */
CLB LUTs: 6/1120	
CLB FFs: 6/1120	3 (* hdlname = "\\simple counter" *)
Input pins: 2/368	$4 (4 \times 10^{-1} \text{ m})$
Output pins: 6/368	5 (* src = "project code dump temp dir/simple counter.v:1.11-44.10" *)
Input FFs: 2/368	6 module simple counter(i clk, i nreset, i up down, o up down oe, o osc ctrl en, o counter);
Output FFs: 4/368	<pre>// (* src = "project_code_dum_tem_cdr/s/single_counter.villa.3-21.6" *)</pre>
	s wire 1:00 00 :
	9 (* force downto = $32^{1}$ dl *)
	<pre>10 (* src = "project code dump temp dir/simple counter.v:38.28-38.52 C:\\PROGRA-1\\RENESA-1\\GOCONF-1\\external\\yosys\\share\\xilinx/arith map.v:116.23-116.25" *)</pre>
Sources	11 (* unsed bits = "0 12 a" *)
Project	12 wire [3:0] _01_i
Source Code	13 (* force downto = 32'dl *)
- 🗅 Custom Code	14 (* src = "project_code_dump_temp_dir/simple_counter.v:38.28-38.52 C:\\PROGRA-1\\RENESA-1\\GOCONF-1\\external\\yosys\\share\\xilinx/arith_map.v:112.23-112.24" *)
simple counter	15 wire [310] 02 :
D Ip Blocks	16 (* force downto = 32'd1 *)
Testbenches	17 (* src = "project_code_dump_temp_dir/simple_counter.v:38.28-38.52 C:\\PROGRA-1\\RENESA-1\\GOCONF-1\\external\\yosys\\share\\xilinx/arith_map.v:112.26-112.27" *)
simple counter tb	18 wire [3:0] _03_;
External Netlists	19 (* clkbuf_inhibit = 32'd1 *)
L External Netlists	<pre>20 (* iopad_external_pin = 32'd1 *)</pre>
	<pre>21 (* src = "project_code_dump_temp_dir/simple_counter.v:2.50-2.55" *)</pre>
	22 input i_clk;
	<pre>23 (* iopad_external_pin = 32'd1 *)</pre>
	24 (* src = "project_code_dump_temp_dir/simple_counter.v:3.34-3.42" *)
	25 input i_nreset;
	<pre>26 (* iopad_external_pin = 32'd1 *)</pre>
	<pre>27 (* src = "project_code_dump_temp_dir/simple_counter.v14.34-4.43" *)</pre>
	28 input i up down:

Figure 23. Post-Synth RTL

### 2.4.4 Netlist

The system generates a netlist file after successful synthesis of the project. It describes the components and connectivity of the source design and is required to perform the subsequent place-and-route procedure. You can access the netlist by clicking the Netlist button on the toolbar or from the main menu, *Window*  $\rightarrow$  *Netlist*.

You can also import an external netlist by selecting *File*  $\rightarrow$  *Import*  $\rightarrow$  *Netlist* from the Main Menu.

	I.
Resources Report	
	💌 simple_cou… 🔀 🗱 I/O Planner 🔀 🧏 Netlist 🔀
CLBs total: 3/140	1 (edif simple_counter
CLB LUTs: 6/1120	2 (edifVersion 2 0 0)
CLB FFs: 6/1120	3 (edifLevel 0)
Input pins: 2/368	4 (keywordMap (keywordLevel 0))
Output pins: 6/368	5 (comment "Generated by Yosys 0.10")
Input FFs: 2/368	6 (external LIB
Output FFs: 4/368	7 (edifLevel 0)
	<pre>8 (technology (numberDefinition))</pre>
	9 (cell GND
Sources	10 (cellType GENERIC)
Project	11 (view VIEW_NETLIST
✓ ☐ Source Code	12 (viewType NETLIST)
<ul> <li>D Custom Code</li> </ul>	13 (interface (port G (direction OUTPUT)))
—	
simple_counter	
D Ip Blocks	16 (cell VCC 17 (cellType GENERIC)
Testbenches	17 (cellType GENERIC) 18 (view VIEW_NETLIST
<pre>simple_counter_tb</pre>	19 (viewType NETLIST)
🛅 External Netlists	20 (interface (port P (direction OUTPUT)))
	22 )
	23 (cell INV
	24 (cellType GENERIC)
	25 (view VIEW_NETLIST
	26 (viewType NETLIST)
	27 (interface
	28 (port I (direction INPUT))
	29 (port O (direction OUTPUT))
	30 )
	31 )
	32 )
	33 / (cell LUT2

Figure 24. Netlist

### 2.5 Generating the Bitstream

To prepare your design to be programmed onto the device, the place-and-route procedure must be performed, that takes the elements of the synthesized netlist and maps its primitives to FPGA physical resources. This can be done once the *Netlist* files are successfully generated. To generate the bitstream data, click the *Generate Bitstream* button in the bottom left corner of *FPGA Editor* or, from the main menu, *Tools*  $\rightarrow$  *Generate Bitstream*.

You can check Bitstream Log tab on the Message Panel to inspect the background steps after you click Generate Bitstream. In the background, the software automatically performs technology mapping, clustering and floor planning, placement and optimization, routing, and resource calculation. If an issue occurs in any of these steps, the bitstream generation will be incomplete, and you will see outcome on the <u>Messages Panel</u>.

The generated bitstream is saved as a txt and bin file which, if generated correctly, can be used for debugging your design.

After bitstream generation is completed, you can see the generated info for the tools described later in this section.

### 2.5.1 Floorplan

To help with the visualization of your design, the results of the place-and-route procedure are visualized in the Floorplan window. Here you can check how the primitives from the netlist are placed and interconnected, as well as how I/O ports are mapped to the internal blocks and GPIOs.



Figure 25. Floorplan Window (SLG47910)

**Note:** The above floorplan is for the SLG47910. Each device will have a different orientation in the floorplan as per the device design and blocks in it. However, the below mentioned functionality will remain consistent

Launch the Floorplan window by clicking the Floorplan button on the toolbar or from the main menu *Windows*  $\rightarrow$  *Floorplan*. Use the bottom toolbar controls to take a closer look and navigate within the tool.

Click the internal components to see its details in the block configuration info panel. Also see the color scheme of the components and connections by clicking on the Legend Box icon at the bottom right (see Figure 26).



Figure 26. Place and Route Results

Users can also load external custom Place and Route settings (.log file) to display their desired connections in the floorplan. To do so, the user can select *Tools*  $\rightarrow$  *Floorplan*  $\rightarrow$  *Load custom PnR*.

Footer Controls (see Figure 27):

- Zoom: Zoom in/out the work area
- *Pan Mode*: click, hold and drag the cursor to move the work area (use the middle mouse button as an alternative)
- Zoom to selection: click, hold and drag a cross cursor over the element you want to zoom
- Align Vertical/Horizontal: align the macrocells relative to each other on the work area

• Snap to grid: use for precise graphic alignment of the macrocells along a grid.

|--|

Figure 27. Footer Controls

#### 2.5.2 Resources Report

After successfully performing the bitstream generation procedure, a full report of available resource usage is generated. This report shows the amount of CLBs, FFs, Pins, LUTs are being used for the synthesized design.

A summary of these resources utilized are also mentioned in the Control Panel.

The Resources Report window is launched by clicking the **Resources** button on the toolbar or selecting from the main menu *Windows*  $\rightarrow$  *Resources Report*.



Figure 28. Resources Utilization Report

### 2.5.3 Timing Analysis

This tool extracts the timing and checks for any timing violations associated with any internal registers. The results show whether each of the set-up, hold, and pulse-width times are being met or not and lets you correct critical timing issues.

You can find the Timing Analysis tool on the toolbar or by selecting *Window*  $\rightarrow$  *Timing Analysis* in the main menu.

.v si	imple_counter.v 🔀 🛛 🕚 Tim	ng Analysis 🔀						
1	Timing Summary							
2								
3								
4	POST-ROUTE							
5								
6	Group No.	Clocks No. C	lock Pairs	WNS(ps) 1	FNS(ps) TNS E	indpoints		
7								
8	<udef_i_clk></udef_i_clk>	1	1	-5896 -	-130694	25		
9 10								
10								
12								
	Clocks							
14								
15								
16	Clock	Clock net	Group	Constraine	ed Period(ps)	Waveform(ps)	Achievable Period(ps)	Achievable Frequency(MHz)
17								
18		i_clk <u< td=""><td>DEF_i_clk&gt;</td><td></td><td>(auto) 2000</td><td>(0,1000)</td><td>7895</td><td>126.662</td></u<>	DEF_i_clk>		(auto) 2000	(0,1000)	7895	126.662
19								
20								
21								
22								
23	Clock Relationships							
24 25								
		T 01 1		Group	Endpoints	WNS(ps) TNS(ps	) TNS Endpoints	
	Erom Clock			oroup	chapotites	mo(pa) mo(pa	) mo enupornes	
26		To Clock						
		i_clk		_i_clk>	25	-5896 -13069	4 25	

Figure 29. Timing Analysis

Add timing constraint files(.sdc file) to define clock settings and path-specific requirements (<u>import</u> the file via the main menu or right click mouse button on Timing Constraints in Source tree to create new). The constraints help to validate timing and optimize performance to meet design timing goals.

You can create your own .sdc file with the supported SDC commands and then if needed modify the .sdc constraints to meet your design timing goals by reanalyzing the timing results.

Supported SDC commands are as follows:

create\_clock — creates clock object and defines its characteristics

```
create_clock -period<arg> -name <arg> [get_ports _<arg>] -waveform
<arg>
```

set\_clock\_groups — defines relationship between groups of clocks

set clock -group<arg> -group<arg>

set\_false\_path — sets specific timing paths as being false and excluded from the timing analysis

```
set false path -from [ get pins <arg>] - to [ get pins <arg>]
```

• set\_multicycle\_path — determines how many clocks cycle a path can take for setup and hold checks

```
set_multicycle_path -from [get_clocks <arg>] -to [get_clocks <arg>] -
from/to [get pins <arg>] -setup <arg> - hold <arg>
```

 set\_hierarchy\_separator — defines the character used to separate different levels of hierarchy in the design

The commands below have basic support:

- get\_cells
- get\_ports
- get\_nets
- get\_pins
- get\_clocks

In case warnings appear during SDC parsing, they can be found in build  $\rightarrow$  ta directory.

The Timing Analyzer examines the timing path in the design, calculates propagation delays, checks for timing violations and reports back Negative slack (WNS) for each path. Total Negative Slack (TNS) indicates the cumulative timing violations in the design. High TNS means more violations. 0 TNS is an ideal case of no violations (see Figure 29 for negative WNS and negative TNS report).

The Timing Analysis report allows you to identify the violations, modify the .sdc file. If you add, remove or modify any constraints in the .sdc file, re-run the bitstream to observe the new timing report.

### 2.6 Simulation

The most crucial step in successfully implementing any system is to verify the design and its functionality in response to different inputs without the need for physical hardware. A testbench is used to test the HDL source code.

The *FPGA Editor* works in correspondence with 3<sup>rd</sup> party software for simulating the testbench, called Icarus Verilog, and for verifying the functionality of the design by viewing simulation results we use GTKWave. Please refer to the ForgeFPGA Simulation User Guide [8] for the installation process of the additional software and quick start guide.

### 2.6.1 Writing a Testbench

To work with the Simulation, you should have a testbench module for the FPGA design. You can add a testbench from the Modules Library or open a module from the main menu by going to *File*  $\rightarrow$  *New Custom Testbench* and saving the name of the testbench.



Figure 30. Custom Testbench example

To make things easy, the software opens the testbench module with a few lines of code to act as a guideline for writing the testbench. Please refer to [8] for details on how to write a testbench.

```
🗴 simple_counter.v 🔀 🛛 🕦 Timing Analysis 🔀
                                       simple_counter_tb.vt X
 1
   `timescale 1ns / 1ps
 2
    module simple_counter_tb();
 3
 4
 5
      // Declare the testbench variables
 6
                r_clk:
      rea
 7
      reg
               r_nreset;
 8
      reg
               r_up_down;
 9
      wire
                w_up_down_oe;
10
     wire
                w_osc_ctrl_en;
11
     wire [3:0] w_counter;
12
     wire [3:0] w_counter_oe;
13
     // Instantiate the simple_counter design and connect it with the testbench variables
14
15
     simple_counter dut(
                   (r_clk
16
       .i_clk
                                     ),
17
       .i_nreset (r_nreset
.i_up_down (r_up_down
                                     ),
18
                                    ),
19
       .o_up_down_oe (w_up_down_oe ),
20
       .o_osc_ctrl_en (w_osc_ctrl_en),
21
        .o_counter (w_counter
                                    ).
22
        .o_counter_oe (w_counter_oe )
23
      );
24
25
      // Generate a clk that drives the design that flips value every 10ns
26
      always #10 r_clk = ~r_clk;
                                    // Frequency: 50MHz
27
28
      // The initial block forms the stimulus for the testbench
29
      initial begin
30
31
        $dumpfile ("simple_counter_tb.vcd");
                                                  // GTKWave simulation dump file
32
        $dumpvars (0, simple_counter_tb);
                                                  // Dump variable file
33
```

Figure 31. Simple Counter Testbench example from Template Design

### 2.6.2 Simulating a Testbench

After the user is satisfied with the written testbench, click the Simulate Testbench button on the toolbar to launch lcarus Verilog and the GTKWave software, or from the main menu go to *Tools*  $\rightarrow$  *Simulation*  $\rightarrow$  *Simulate Testbench*. The simulation stage is handled by Icarus Verilog in the background, while the GTKWave shows a visual representation. If the written testbench is correct and doesn't have any syntax errors, then the GTKWave software will launch automatically, otherwise check the Messages Panel for any syntax related issues in the written testbench and make any necessary changes.

The FPGA Editor ensures you can keep working from the last saved state of simulation results. Once you make the necessary configuration changes (e.g. add signals, adjust their graphical representation, etc.), save the progress in the GTKWave tool. Next time you simulate the same testbench, you will start from where you left off the previous time.

### 2.7 PLL Configurator

The PLL Configurator helps to determine the parameters for the desired output signal or dividers. You can access it through the *FPGA Editor*  $\rightarrow$  *PLL Configurator*.

#### **PLL Calculator tab**

PFD Frequency [5-VCO/16], MHz 50.000000

Apply

Figure 32). For Part Numbers with multiple PLLs, tick the checkbox to enable the component and proceed with configuration.

III PLL Configurator									
PLL Calculator Summary	Verilog PL	L Config							
		<u> </u>							
PLL_1 PLL_2									
Clock Options									
Input Frequency, N	Input Frequency, MHz Required Output Frequency, MHz Actual Output Frequency, MHz PLL Output Clock								
50.000000	50.000000 50.000000 V PLL1_fout0								
50.00000	50.000000 DLL1_fout1						_fout1		
Allow Manual Adjustment									
REFDIV [1-63]		FBDIV [16-400]	POSTE	DIVO [1-7]	POSTDIV1 [1-7]		PLL Output Clock		
1	16		4		4		PLL1_fout0		
•						F	PLL1_fout1		
PLL Properties Enable mode	Async								
PLL clock gating with LOCK									
	PLL fout to dedicated GPIO Disabled								
	Clock source select OSC								
Bypass mode	Disabled								
Lock	Disabled								
Ready Signal Disabled									
Clock Information									
Input Period, ns 20.000000									
	Actual Output Period Fout0, ns 20.000000								
Actual Output Period Fout1,									
Duty Cycle, %	[44.2:5								
VCO Frequency [500-1000], I									
PFD Frequency [5-VCO/16],	MHZ 50.000	000							
							Ар	ply	

#### Figure 32. PLL Calculator

The PLL Configurator tool has the following calculation modes:

- Dividers auto calculation set the Input Frequency and Required Output Frequency parameters to achieve the desired divider values (REFDIV, FBDIV, POSTDIV1, and POSTDIV2)
- Dividers manual adjustment enter Input Frequency along with all four dividers to receive the Actual Output Frequency value

Note: Check Allow Manual Adjustment to activate the mode.

Configure the parameters via the *PLL Properties* table and pass the data to registers by clicking *Apply*. The *Apply* button saves changes for each PLL separately. Manage the behavior of the confirmation window before applying the changes in <u>Settings</u>. The *Apply* button populates the <u>IO Planner</u>'s PLL signals with the default names.

PLL data can also be configured via the component's Properties panel. The configurations are synchronized between the panel and <u>*FPGA Editor*</u> (see Figure 33).

LL Calculator Summary	Ve	rilog PLL Config		Ne	w Op	en S	ave	Print		₽.	Redo	Ŧ
PLL_0 PLL_1		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~			Rotate			tate Rig			o Horizo	ontal
Clock Options					pits vie		20100		, inc	20.00	51101120	Viitui
Inpu	ut Freq	uency, MHz										
50.000000						Addres	s - OxD	3 (Valu	e - HEX	(: 0x00,	DEC: 0)	
				1696	1695	1694	1693	1692	1691	1690	1689	1688
				0	0	0	0	0	0	0	0	0
Allow Manual Adjustmen	ıt			4								
DEEDIN	112.00	1	_	Properties 🛞								
REFDIV [1-63]				PLL1								
Actual Output Frequency = (	(Input	Frequency * FBDI	/) / (REEDIV		clock g	ating	Gater	; 1		▼    ▼		
<b>Actual Output Frequency = (</b> PLL Properties	(Input	Frequency * FBDI\	/) / (REFDIV	PLL of PLL f	LOCK:	-	Gated	i		•	PLL	.0
	(Input		/) / (REFDIV	PLL of with PLL f (PIN Cloce	LOCK: out to 17): c sourc	GPIO9	Disab	i		•	PLL	.0
PLL Properties	Asyn	nc	/) / (REFDIV	PLL o with PLL f (PIN	LOCK: out to 17): c sourc	GPIO9		i		•	PLL	.0
PLL Properties Enable mode	Asyr Gate	nc id	/) / (REFDIV	PLL of with PLL f (PIN Clock select	LOCK: out to 17): c sourc	GPIO9 e	Disab	i le		•	PLL	.0
PLL Properties Enable mode PLL clock gating with LOCK	Asyr Gate	nc nd bled	/) / (REFDIV	PLL of with PLL f (PIN Clock select	LOCK: fout to 17): c sourc et:	GPIO9 e le:	Disab OSC Disab	le le		•	PLL	.0
PLL Properties Enable mode PLL clock gating with LOCK PLL fout to dedicated GPIO	Asyr Gate Disa	ic id bled	/) / (REFDIV	PLL of with PLL f (PIN Clock select	LOCK: fout to 17): c sourc et:	GPIO9 e le:	Disab OSC	le le		•	PLL	.0
PLL Properties Enable mode PLL clock gating with LOCK PLL fout to dedicated GPIO Clock source select	Asyn Gate Disa OSC	nc ed bled	/) / (REFDIV	PLL of with PLL f (PIN Clock select	LOCK: fout to 17): c sourc et:	GPIO9 e le:	Disab OSC Disab ate div	le le		•	PLL	.0
PLL Properties Enable mode PLL clock gating with LOCK PLL fout to dedicated GPIO Clock source select Bypass mode	Asyn Gate Disa OSC Disa	ic id bled bled bled	/) / (REFDIV	PLL of with PLL f (PIN Clock select	LOCK: fout to 17): c sourc et:	GPIO9 e le:	Disab OSC Disab	l le le iders	pply	•		
PLL Properties Enable mode PLL clock gating with LOCK PLL fout to dedicated GPIO Clock source select Bypass mode Lock	Asyn Gate Disa OSC Disa Disa	ic id bled bled bled	/) / (REFDIV	PLL of with PLL f (PIN Clock select	LOCK: fout to 17): c sourc et:	GPIO9 e le:	Disab OSC Disab ate div	l le le iders	oply	•	PLL	
PLL Properties Enable mode PLL clock gating with LOCK PLL fout to dedicated GPIO Clock source select Bypass mode Lock Ready Signal	Asyn Gate Disa OSC Disa Disa	ic id bled bled bled	/) / (REFDIV	PLL of with PLL f (PIN Clock select	LOCK: fout to 17): c sourc et:	GPIO9 e le:	Disab OSC Disab ate div	l le le iders	pply	•		
PLL Properties Enable mode PLL clock gating with LOCK PLL fout to dedicated GPIO Clock source select Bypass mode Lock Ready Signal Clock Information	Asyn Gate Disa OSC Disa Disa	nc bled bled bled bled	/) / (REFDIV	PLL of with PLL f (PIN Clock select	LOCK: fout to 17): c sourc et:	GPIO9 e le:	Disab OSC Disab ate div	l le le iders	oply	•		
PLL Properties Enable mode PLL clock gating with LOCK PLL fout to dedicated GPIO Clock source select Bypass mode Lock Ready Signal Clock Information Input Period, ns	Asyn Gate Disa OSC Disa Disa	nc bled bled bled bled	/) / (REFDIV	PLL of with PLL f (PIN Clock select	LOCK: fout to 17): c sourc et:	GPIO9 e le:	Disab OSC Disab ate div	l le le iders	oply	•	PLL	1
PLL Properties Enable mode PLL clock gating with LOCK PLL fout to dedicated GPIO Clock source select Bypass mode Lock Ready Signal Clock Information Input Period, ns Actual Output Period, ns	Asyn Gate Disa OSC Disa Disa Disa	nc nd bled bled bled 20.000000	/) / (REFDIV	PLL of with PLL f (PIN Clock select	LOCK: fout to 17): c sourc et:	GPIO9 e le:	Disab OSC Disab ate div	l le le iders	oply	•		1

Figure 33. PLL Properties in PLL Configurator and PLL Properties

The Clock Information table values are based on the set data. The results exceeding the range are highlighted in red.

#### Summary tab

The current page displays the list of all configured parameters on the *PLL Calculator* tab in one place. When more than one PLL is used, the summary displayed the list of both the PLLs.

PLL Configurator 🔀	
PLL Calculator Summary Verilog PLL Config	
	pll_clk
Input Frequency, MHz	50.00000
Output Frequency, MHz	50.00000
VCO Frequency [500-2000], MHz	1250.00000
REFDIV [1-63]	1
FBDIV [16-400]	25
POSTDIV1 [1-7]	5
POSTDIV2 [1-7]	5
Enable User Clock By PLL	Asynchronously
Bypass mode	Disabled
Clock Selection	Internal
Lock	Disabled

Figure 34. Summary tab



#### Verilog PLL Config tab

This tab shows the dynamically generated Verilog code based on the predefined settings in the *PLL Configurator* tool, which can be used to configure the PLL component. You can copy and paste the auto generated Verilog PLL Configurator code into your top module.

**Note:** The port names generated in the Verilog code has default names and it matches the automatically generated signals in the IO Planner.

🗱 PLL Configurator 🔀						
PLL Calculator	Summary	Verilog PLL Config				
// Port List (* iopad_extern (* iopad_extern (* iopad_extern (* iopad_extern (* iopad_extern (* iopad_extern	al_pin *) outp al_pin *) outp al_pin *) outp al_pin *) outp al_pin *) outp al_pin *) outp	ut pll_en, ut [5:0] pll_refdiv, ut [11:0] pll_fbdiv, ut [2:0] pll_postdiv1, ut [2:0] pll_postdiv2,				
// Assigned sig assign pll_en = assign pll_refdi assign pll_post assign pll_post assign pll_post assign pll_clk_t	1'b1; v = 6'b00_000' v = 12'b0000_0 div1 = 3'b101; div2 = 3'b101; ss = 1'b0;	001_1001; // Equivalent	// Equivalent value in decimal form 6'd1, value in decimal form 12'd25, // Equivalent value in decimal form 3'd5, // Equivalent value in decimal form 3'd5,			

Figure 35. Verilog PLL Config Tab

### 2.8 Macrocell Editor

Macrocell mode is a tool that allows the user to create the desired circuit in a schematic view. To launch Macrocell mode, the user can click the *Macrocell Editor button* on the toolbar, or the user can go to the main menu *Window*  $\rightarrow$  *Macrocell Editor*.



#### Figure 36. Macrocell Editor

The Macrocell Editor has two parts; the green screen is where the schematic of the circuit is designed by using the components on the right side of the screen which is a library of the all the *Sequential Logic* & *Combinational Logic* components. The user can simply drag and drop the desired component from the library on to the Green Screen to complete the circuit. Two components can be joined by clicking the two associated ports.

The Properties Panel show the details for the selected macrocell or connection. The Name field is editable (double-click the field or macrocell) (see Figure 37).



Figure 37. Changing the names of Input/Output Pins

### 2.9 Project Directory Folder

The software creates a folder containing the generated files as soon as any procedures are performed (synthesis, or both synthesis and bitstream generation). The folder contains the project file and a ffpga folder (described later in this section) and will also store any the modules and netlists, which can be added or imported to the Sources tree in the FPGA Editor. The changes made to the sources will synchronize between the FPGA Editor and the file on disk.

🔍 📙 project_name	^	Name
🗸 📙 ffpga		📙 ffpga
build		🚔 project_name.ffpga
lib		
netlists		
sim		
src		

Figure 38. FPGA Project Folder Structure

The folders below store the following files:

- *lib* modules from the <u>Modules Library</u>
- sim testbench and simulation results files
- src main (top module), mcm\_generated (created by clicking Generate Verilog in <u>Macrocell Editor</u>), and imported modules
- netlists- imported netlists
- timing-constraints timing constraints files

You can also use the Open Containing Folder feature in the Sources Panel to quickly locate the file on disk (see Figure 39).



Figure 39. Check Source File location

The list of generated files depends on the procedures that have been performed. The descriptions of the most important files present in the build folder are the following:

- Bitstream The folder containing the bitstream files in binary (.bin) and hexadecimal (.txt) format
  - FPGA\_bitstream\_FLASH\_MEM the bitstream sequence that can be used to program the flash
  - *FPGA\_bitstream\_MCU* the bitstream sequence that can be used for MCU programming
- ta- stores log files containing potential warnings encountered during the parsing of SDC commands in the <u>Timing</u> <u>Constraints</u> file
- FPGA\_bitstream\_AXI.log Contains the generated bitstream that represents your project's logic. This file is
  used while interacting with the development hardware upon performing the chip/flash procedures.
- io\_spec\_in.txt Lists the I/O ports specification added in the I/O Planner, which is created upon clicking Generate Bitstream.
- PNR\_IO.log I/O ports mapping file generated after successful bitstream generation procedure.
- netlist.edif The result of Yosys data processing, describing the components and connectivity within the source design. You can also import an external netlist from another software/synthesis tool.
- PNR\_PACK\_PLACE.log Source data for building a floorplan.
- Post\_synth\_results.v Yosys output data in the Verilog code format
- Resource-utilization-report.log Information about the resources amount required for your design.
- Simulation Folder containing simulation results and temporary files.

## 3. Debug

The design is now ready to be tested out on the development board. The generated bitstream is automatically sent to the device which is ready to be programmed further. The user now needs to switch to the main screen of the ForgeFPGA Software.

The Debug button in the toolbar starts the *Debug Tool* in the ForgeFPGA Workshop window. The Debug tool enables electronic circuit emulation and chip programming, which uses a specific hardware platform to replicate the behavior of the chip components in the design. Before starting the emulation process, test point (TP) controls need to be added to configure the emulation process. The Test Point controls allow the user to configure the GPIOs in different options.

### 3.1 Hardware Platforms

After the Debug button is pressed, the Development Platform Selector and the two hardware options will be displayed (see Figure 40).



Figure 40. Development Platform Selector

### 3.1.1 ForgeFPGA Deluxe Development Board

The ForgeFPGA Deluxe Development Board is a multi-functional tool that makes it possible to develop, program, and emulate FPGA designs by providing an onboard power source, digital signal generation, and logic analysis capabilities. The platform can connect additional external boards called socket adapters (see Figure 41). The function of the socket adapter board is to implement an electrical connection between the pins of the chip under test and the ForgeFPGA Deluxe Development Board. To implement this, the platform uses a Dual PCle connector.



Figure 41. Socket Board Adapter

The board can also be used as an independent unit. The chip can be powered through the EXT PWR connector and signals can be read through the through-hole 12-pin PMOD connectors.



Figure 42. Assembled equipment for working with a chip in the socket.

To start working with the FPGA device, connect the development board to the computer via a USB Type-C cable and connect the power supply. If all the connections are correct, then the red LED (PWR) and blue LED (STS) will light up. For more information on the Deluxe Development Board and the Socket Adaptor please refer to [5][6].

### 3.1.2 ForgeFPGA Evaluation Board

ForgeFPGA Evaluation Board is a compact, easy-to-use, USB powered hardware tool. There are two versions of this platform (version 2.0 and 1.0).
ForgeFPGA Evaluation Board v2.0 provides the IC with hardware support for design emulation, programming, internal UART terminal options, and real-time testing. The platform mainly consists of the following blocks: programmer, socket, GPIO external connectors, and PMOD connectors. This board uses a USB Type-C connector for communications and power supply.



Figure 43. ForgeFPGA Evaluation Board v2.0

The ForgeFPGA Evaluation Board v1.0 is a simplified version of the platform and therefore, has limited functionality. Since the socket is absent, the device is soldered directly on the board. The platform provides emulation possibilities along with access to the UART terminal.

For more information on the Evaluation Board, please refer to [7].



Figure 44. ForgeFPGA Evaluation Board v1.0

# 3.2 Debugging Controls

Under the Debug tab on the main menu, the Recommended Platform Configuration guide contains information about suitable sockets, adapters, development boards, along with the device ordering information for each of the different devices. The guide is accessed by clicking on the platform's name in the Debugging controls panel (see Figure 45).



Figure 45. Platform Configuration Guide

Debugging controls			0
	Debugging Con	trols	
ForgeFPGA D	evelopment	Cł	hange platform
Platform		Imp	ort configuration
Feudation	Tech Marda	Ţ	Read
Emulation	Test Mode	Ľ	Program
E	xternal Flash cor	ntrols	
Read		1	Program
	Generators cont	rols	
Start	Pause		Stop
(	TP Map		
		•	_
PN: SLG47910C/V (0x0), D	B HW-FW: 1.2-0.	3	0

Figure 46. Debugging Controls (standard)

The Debugging Controls panel contains the UI controls for chip communication and programming, brief information about the connected device, and other features. In the software you may encounter different Debugging Control panel types (see Figure 47 for below list of configurations).

Within the standard debugging controls, we provide the built-in validation checks. The list includes, but is not limited to, the following (Figure 46):

- Socket connection test the software performs a validation check to confirm the chip's connection status
- IC detection check it is verified whether the correct part number/revision is placed in the socket
- *Chip state analysis* the software checks the current state of the chip to ensure correct execution of procedures, such as verifying whether the chip is empty/programmed or locked/unlocked, etc.
- VDDs range validation the software ensures that the chip operates within the required VDDs voltage range

#### **Device Configuration**

- h. Change platform Opens the list of development platforms that are supported
- i. *Import configuration* Import's the configuration of test points from another platforms.

#### **Chip Procedures**

- a. *Emulation* The current project will be loaded to the chip (but not programmed) when the control is active and will be ready for test on the hardware board.
- b. Load from MCU same as Emulation
- c. Test Mode Test mode is used for connecting or disconnecting the chip's I/O pads to Test Point controls, configured by the user. Also, a user can check the programmed device using the test mode without emulation (OTP Mode). To do this, turn on Test Mode and the internal V<sub>DD</sub> button. Test mode can work without power on the chip. The user will control the power manually. Another feature of the Test Mode is that it can test with the conditions from Flash Memory.
- d. Load from OTP same as Test Mode
- e. Read OTP data from OTP can be read.
- f. Load from MCU through TRP same as Emulation, but the procedure sequence goes through TRP
- g. Read Read the device using the hardware board or from the external flash memory.
- h. *Program* Program the device or the external device with the current project.

#### **Flash Procedures**

Flash memory is located on the FPGA Sockets. The controls are below:

- a. Test Mode (\*) Load data from flash to the device.
- b. Load from QSPI Same as Test Mode\*
- c. *Read* read the chip project from the flash memory
- d. Program program a flash memory with the current project
- e. *Erase* clean flash memory (erased flash memory address values will be read as 0xFF)

*Generator Controls* – During emulation, you can start all the test points together or pause them or even Stop them from running altogether. Start/Pause/Stop

*TP Map* – show the test point map on the work area to reflect the physical test points on the development platform. The Test Points of each pin will be shown next to their respective pin.

#### **Socket Controls**

- a. LVDS Connection the setting LVDS enables LVDS switches, configuring all channels simultaneously
- b. *PLL Configuration* the PLL generator operates in two modes: sync and async. In sync mode, both generators start simultaneously with a 90-degree phase shift at a set frequency. In async mode, each generator can be individually enabled or disabled and operates independently. Output is available on GPIO8 and GPIO9 (located under the socket as J21 and J22)

	Debugging Contro			
ForgeFPG	A <sup>™</sup> Deluxe	Change platform		
Development Platform		Import configuration		
Standard Expe	rt			
Dhese operatio	ons run without the typica	l ve	erification process.	
ForgeFPGA Sock	et Card #3, HW 01, FW 01		Detect socket	
SLG47921V			Detect part number	
Read OTF			d from MCU Emulation)	
Program O	гр 🚺 І		oad from MCU trough TRP	
Load from 0 (Test Moo			ad from QSPI (Test Mode*)	
	Socket controls			
VDS connection	LVDS	ChC	)-Ch2	
PLL configuration	PLL async		•	
	CLK on GPI06		8000Hz 🌻	
	CLK on GPI07		8000Hz	
Flash controls	Read Pro	gra	im Erase	
(	ТР Мар			

Figure 47. Debugging Control Panel (Expert)

#### Information details

Brief information about the last detected chip (where e.g. SLG47910 C/V is part number and package name and (0x0) is a metal revision. DB HW-FW: 1.2-0.3 explains that the Development Board is detected with rev 1.2 of the Hardware and rev 1.11.4 for Firmware

The Expert panel provides the same set of features without including the additional validation checks (Figure 47)

## 3.3 Debug Tools

The *Debug Tool* controls are used to configure input signals on the inputs of external devices. There are many ways in which we can manage the device input signals.

Note: Some debug functions are not available when using ForgeFPGA Evaluation Board for testing.

Use the context menu on GPIOs with a right click to see the connectivity options (Figure 48).



Figure 48. Debug Tool

NC (not connected)



Figure 49. NC (not connected)



Figure 50. Set to VDD

GND

VDD



Figure 51. Set to GND



## 3.3.1 Configuration Button

The Configuration Button has three functions. The user can configure the button to establish the connection as VDD, GND or Hi-Z. If the user wants the GPIO to be a fixed connection to VDD, then the LATCH option should be selected. The LATCH option will make sure that the GPIO is connected to a particular signal (VDD/GND/Hi-Z). This will enable the button to be LATCHED to VDD unless it is changed (see Figure 52, Figure 53, and Figure 54).

The default connection option is VDD/GND, but it can be changed to Hi-Z by selecting Hi-Z option from the Upper Connection or the Lower Connection option as needed from the context menu. In Figure 53, you can see that the Upper Connection "U" corresponds to Hi-Z, and the Bottom Connection "B" corresponds to GND.

If the configuration is set as UNLATCHED and the default connection is set as Upper Connection "U" which equals to Hi-Z and the Bottom Connection "B" to GND, whenever the button is pressed, there will be toggle in the waveform between Hi-Z and GND at that very moment with the default waveform being at Hi-Z (see Figure 53).



Figure 52. Latched Button with Upper Connection as VDD



Figure 53. Unlatched Button with Upper Connection as Hi-Z



Figure 54. Context menu options for Configurable Button

## 3.3.2 Synchronous Logic Generator

Right click on the NC of the desired GPIO and from the context menu select the Synchronous Logic Generator option. The synchronous Logic Generator is used for generating the logic pulses and waveforms for each of the GPIOs. The 'Edit' Button allows the signal to be configured.



Figure 55. Synchronous Logic Generator



Figure 56. Signal Wizard for Synchronous Logic Generator

Below are the different features in the Signal Wizard for Synchronous Logic Generator (Figure 56).

- i. Used Points: Amounts of points which are already used by patterns on all channels. Point indicates a moment when generator changes a state on at least on channel.
- ii. Used Bandwidth: Percentage of used resources needed to successfully execute generator's pattern.
- iii. Pattern: 0 = low, 1 = high level. We can set the pattern of pulse levels.
- iv. Repeat: One Shot / Cyclic / Custom.
- v. *T / levels*: it sets the duration of each pulse.
- vi. Insert: To insert pulse before selected position.
- vii. Remove: remove pulse from the selected position.
- viii. Invert: to invert the pattern from (For ex. '1010' to '0101').
- ix. Level Count: to insert the total number of pulses to be generated.

#### 3.3.3 Parametric Generator

The parametric Generator generates logic pulses that follow different protocol sequences. It can be selected from the context menu of all GPIOs.

In the signal Wizard, a special editor shows the sequence of commands. Actions available in the command editor:

- Add or remove commands by clicking + or -
- Change command parameters
- Change the order of commands by dragging the commands to another position

Parametric Generator Settings							
Used point	s: (7)	0%					
Used band	width: 🕐	0%					
				_			
<u>∦</u> ▶ 1	PWM		•	٠	-		
<b>   ▶ 2</b>	UART tra	ansmitter	•	+	-		
<ul> <li>▶ 2</li> <li>▶ 3</li> <li>▶ 4</li> </ul>	Clock		•	+	-		
<u>  </u>	Raw		*	+	-		
-							

Figure 57. Parametric Generator Command Editor

The list of available commands:

- *PWM (Pulse Width Modulation)* the PWM command editor has three input fields:
  - Period a united duration of high and low states per repeat
  - Duty cycle the percentage of the total duration in the high state
  - *Repeats* pattern repeat count

1	PWM	· • • • •
	Period:	100us 🗘
	Freq:	10kHz
	Duty Cycle:	60%
	Repeats:	2

Figure 58. PWM Command Editor

- Clock the command generates a signal oscillating between a high and a low state. The editor has two input fields:
  - Period the united duration of high and low states per repeat
  - Repeats pattern repeat count

<b>▼</b> 1	Clock		•	+	-
	Period:	100us			\$
	Freq:	10kHz			
	Repeats:	1			*

Figure 59. Clock Command Editor

- UART Transmitter generates signal according to the UART standard:
  - Baud rate signal's frequency
  - Data frame number of bits allocated for user input

- Data user input in hex format. In case the data frame is lower than the bits required to represent data, more significant bits are ignored
- Parity bit create parity bit for error detection
- Stop bit size duration of the stop bit
- Bit order serial data transfer format

	(	Ĭ.	1
	UART transmit	ter 🔻 🕈	
	Baud rate:	9600	•
	Data frame:	8	•
	Data: 🗥	0	
	Parity bit:	✓	
	Stop bit size:	1	•
	Bit order:	MSB	-

Figure 60. Clock Command Editor

• *Raw* – this parent works as a typical Logic Generator

# 3.4 Logic Analyzer

The ForgeFPGA Workshop has a built-in Logic Analyzer which can be used to observe the waveforms during testing via the ForgeFPGA Deluxe Development Board. The *Logic Analyzer* tool allows you to capture multiple signals from a digital circuit. It has advanced triggering capabilities and a protocol decoder that helps to see the timing relationship between multiple signals and decode them.



Figure 61. Logic Analyzer

The characteristics of the Logic Analyzer are the following:

- Frequency range 500 Hz to 200 MHz
- Buffer Size 16384 samples
- SPI, I2C, Parallel and UART protocol support

## 3.4.1 Operational Controls

- Start Launch the Logic Analyzer. The Start button becomes active after Emulation or Test Mode is started.
- Sampling rate Drop down selector for the signal sampling frequency.

## 3.4.2 Mode

There are three operating modes:

- Auto mode Trigger events are ignored. The signal on the pins is shown as a continuous waveform.
- Single shot Refreshes the waveform pattern once a trigger event is detected.
- Normal mode Refreshes the waveform pattern each time when a trigger condition is met.

#### 3.4.3 Triggers

Set time parameters to choose the trigger time position or a specific sample number.

Trigger					×
Time before trigger:		81.92ms	Sample	es: 8192	\$
Time after trigg	jer:	81.92ms	Sampl	es: 8192	\$
Trigger type:	Inter	nal			•
Trigger mode:	Or				•
GPIO0 (TP9)	)	▼ Risin	g edge	- <b>*</b>	-

#### Figure 62. Trigger Parameters

The trigger type can also be configured (see Figure 62):

- Hardware button the trigger is activated by pressing a physical button on the board
- Internal the trigger is activated when the trigger conditions, which is set in the trigger list is met.

The internal trigger can also be configured with the following options:

- Or any of the trigger conditions added to the trigger list are met
- And all trigger conditions added to the trigger list are met

An internal trigger must have the following settings specified:

- Channel assign the trigger to the specified channel
- Condition rising edge, falling edge, both edges, and high and low state

**Note:** set proper trigger conditions for successful sampling (e.g. Rising edge and Falling edge together with the trigger mode may result in improper trigger work).

11111	GPIO0 (TP9)	•	Low level	•	+	
11111	GPIO1 (TP10)	•	High level	•	•	-
	GPIO2 (TP11)	•	Falling edge	•	٠	-

Figure 63. Trigger Conditions

	Į (	27 (	7	
GPIO0 (TP9) 」 ー ユ _ ユ				
GPIO1 (TP10) 「 ー ጊ _ ユ				
GPIO2 (TP11) 」 ー ユ _ ユ				

Figure 64. Trigger Configuration

## 3.4.4 Debugging Controls

The Debugging Control panel is responsible for Emulation, Test Mode, and Generator control functionality.

Emulation	1	Test Mode	
•	Generators cor	itrois	

#### Figure 65. Debugging Controls

The channels in the View options panel can be shown or hidden using the buttons at the bottom.

View options					
GPIO0 (TP9)	GPIO1 (TP10)	GPIO2 (TP11)			
GPIO3 (TP12)	GPIO4 (TP13)	GPIO5 (TP14)			
GPIO6 (TP15)	GPIO7 (TP27)	GPIO8 (TP28)			
GPIO9 (TP29)	GPIO10 (TP30)	GPIO11 (TP31)			
GPIO12 (TP32)	GPIO13 (TP33)	GPIO14 (TP34)			
GPIO15 (TP35)	EN (TP39)				
Show all		Hide all			

Figure 66. View Options

## 3.4.5 Presets

The Logic Analyzer configurations can be stored in presets and restored from a previous configuration when needed.

Pre	sets			×
11111	Default	Load	Overwrite	
11111	New preset	Load	Overwrite	
	New preset 1	Load	Overwrite	

Figure 67. Logic Analyzer Configuration Presets

- New Preset Create a new preset for the current Logic Analyzer configuration
- Load load a selected preset configuration
- Overwrite overwrite preset with the current Logic Analyzer configuration
- Delete Preset || remove the selected preset
- Default load the default preset of the Logic Analyzer window

• Autosave [time] – the modified preset is saved each time the Logic Analyzer window, the Debug tool, or ForgeFPGA workshop is closed.

## 3.4.6 Protocol Analyzer

The Protocol Analyzer decodes data according to the selected protocol.

Protoc	ol Analyzer		×	GPI015 (T
***	Add new analyzer	B	<b>4</b> -	GPIO16 (T
			12C	
			Parallel	(T
			SPI	
			UART	

Figure 68. Protocol Analyzer Decode Options

To analyze captured data, click the + button and select one of the protocols.



Figure 69. Protocol Analyzer Options



Figure 70. Decoded Data

Then, choose a channel for analysis and modify the protocol settings if necessary. The decoded data will be displayed above the corresponding plot.

Data can be easily exported from the Protocol Analyzer by clicking the Save button next to the Protocol Analyzer name field. If the parameters are selected correctly, a CSV file of the data will be saved.

## 3.4.7 Import/Export

The waveform data can be imported or exported in CSV format. These options are grouped under the File Menu on the top toolbar.



Figure 71. Import/Export from/to CSV format



## 3.4.8 Plot Widget

The plot widget displays the waveforms in the Logic Analyzer window. The way a plot is shown can be changed via the plot context menu. Right-click on a plot area to add a marker, show or hide the time scale, change the plot height, and select the cursor width.



Figure 72. Plot Widget

The plot area can be navigated using the following controls:

- Move left/right by left click + drag left/right
- Scroll up/down by mouse wheel up/down
- Zoom in/out by CTRL + mouse wheel up/down
- Quick zoom in/out with the middle mouse button click + drag up/down
- Reorder waveforms by Drag and Drop

## 3.4.9 Cursors

A cursor is a measurement tool for calculating waveform data between the edge of one or more plots. To see the cursor, hover the mouse over a measured section of a waveform.

A Half Period cursor measures the distance between the two nearest edges at a hovered section of a waveform.



#### Figure 73. Half Period Cursor

A Period cursor measures the width of the hovered half period, the duration of a full period, and calculates the frequency and what fraction of the full period the hovered area of the period is, which is the Duty Cycle.



Figure 74. Period Cursor

To change the cursor width, open the context menu and select either the Period or Half Period option.

To measure data at a distance that exceeds one period, left click the edge you want to measure from and hover over the edge you want to measure to. This will give you the total duration of the measured section, the calculated average frequency, and the quantity of rising and falling edges well as their sum.



Figure 75. Adjustable Period Cursor for Measurement

You can also measure the width between the edges on the distinct waveforms.



Figure 76. Adjustable Period Cursor Measurement between waveforms

## 3.4.10 Markers

You can do the following actions with markers:

- Add a new marker with a CTRL + left click on the markers panel
- Set a new marker from the plot's context menu
- Remove the marker with a CTRL + right-click on the marker head
- Move the marker by a left-click + drag the mouse cursor



Figure 77. Moving markers with context menu

- Move from the context menu by a left-click on the marker's head
- Select the marker by clicking on the marker head, the selected marker has a white line on top
- Move the selected marker to the closest visible left/right line by CTRL + LEFT/RIGHT arrow key
- Move the selected marker left/right by one sample with CTRL + SHIFT + LEFT/RIGHT arrow key

#### 3.4.10.1 Marker Measurements

- Measurements Period and frequency. The frequency value is rounded to four decimals.
- Additional measurements counts the rising edges, falling edges, and all edges in the period between the markers

To calculate all measurements between two markers, select the markers and a channel in combination boxes.

Me	asure	emen	ts					×
	т	*	1	-			160ms/6.25Hz	•
**	GPIC	00		-	52	l2	I4	

Figure 78. Marker Measurements

## 3.5 UART Terminal

The UART Terminal is a console tool used for serial communication between the board and an external device. While developing a project, the UART terminal helps to *read* and *write* via the UART protocol. This UART terminal is available only on the <u>ForgeFPGA Evaluation Board</u>.

To start working with the terminal, ensure that the Evaluation Board platform is selected. Open the UART Terminal tool on the top toolbar.



Figure 79. UART Terminal Tool

UART Terminal	×
UART Terminal	
4800 baud    None parity	•
11	Send
1f 3a 42 0 12 f4 a2	
New line ASCII 🔻 🕮	Clear output

Figure 80. UART Terminal Window

The following fields are available under UART Terminal for edit -

- Baud rate Selects the baud rate from the list for read and write operations.
- Parity control Selects whether and how the parity control bit is used.
- *Line ending* Selects which character is used as a new line character. No line ending, new line (NL), Carriage Return (CR), or both New Line & Carriage Return. This option is available in ASCII mode only.
- New line Add a new line after each byte sent if set; otherwise, send the entire message at once.
- Data format Selects the data format: ASCII or Hex. For Hex, the input case is independent, and numbers are separated by a space.

The input field supports copy/paste operations. The output field only supports copying of the received data.

## 3.6 DAC Tool

The DAC Tool allows you to configure the voltage level on special analog output socket pins.



Figure 81. Analog I/O Pins on ForgeFPGA Socket Adapter

Start by selecting the appropriate development platform and opening the DAC Tool from the toolbar (see Figure 82).



Figure 82. DAC Tool on the toolbar

All the analog I/O pins are displayed by default. Use an "Analog I/O n" button to enable a respective output pin and use a spin box at the right to set a desired voltage level on it (see Figure 83).

	DAC Tool	
Analog I/O 2	2.30 V	:
Analog I/O 4	2.30 V	
Analog I/O 6	2.30 V	:
Analog I/O 7	2.30 V	:
Analog I/O 18	2.30 V	:
Analog I/O 20	2.30 V	:
Analog I/O 22	2.30 V	:
Analog I/O 23	2.30 V	:
Enable all	Disable	all

#### Figure 83. DAC Tool Settings

Note: Setting a voltage level on analog I/O pins is enabled only if Emulation or Test Mode is activated.

# 3.7 HBRAM OTP Data Editor

HBRAM OTP Data Editor allows you to modify the bit values of BRAM and User OTP macrocell registers. Open the tool from the toolbar, or BRAM/User OTP macrocell Properties panel.



Figure 84. HBRAM OTP Data Editor on the toolbar

The tool provides separate tables for configuring BRAM and User OTP macrocell bits. Choose whether to represent the data in decimal or hexadecimal format.

	N						
Go to bit D	چ ک		Data Format: Decimal				
Set all to 0	\$						
	BRAM		User OTP				
BRAM0	BRAM1	BRAM2	BRAM3				
Byte		Byte (dec)					
0x00		0					
0x01		0					
0x02		0					
0x03		0					
0x04		0					
0x05		0					
0x06		0					
0x07		0					
0x08		0					
0x09		0					
Dx0A		0					
0x0B		0					
Dx0C		0					
0x0D		0					
0x0E		0					
0x0F		0					
0x10		0					
0x11		0					
0x12		0					
0x13		0					
0x14		0					
0x15		0					
0x16		0					
0x17		0					
0x18		0					
0x19		0					
lanant	- Firmeri						
Import	Export	Revert	Apply				

Figure 85. HBRAM OTP Data Editor (BRAM tab)

Use the upper controls to navigate through the table with the *Go to bit* button. You can also set a specified value for all bits in the active tab using *Set all to*.

The bottom controls provide an option to import or export the data either from the active tab using the Import/Export buttons or from all tabs with Import all/Export all buttons (the latter options are applicable for BRAM only).

# 4. NVM Viewer

In the ForgeFPGA Workshop the user can view all bits that correspond to each function in the NVM Viewer. 1s and 0s in the NVM Viewer indicate whether a particular function is enabled or disabled.

The NVM Viewer can be viewed by clicking the appropriate button on the toolbar. The NVM Viewer is divided into byte size addresses. In total the number of bits range from 0 to 479.

When a block property is changed, the corresponding bit of that parameter changes and it is represented by a change of color.

NVM viewer cells can exist in the following states:

0	Bit range of a selected block
0	Bits with 0 value
1	Bits with 1 value
0	Latest bit changed to 0 value
1	Latest bit change to 1 value

NVM I	bits vie	w															
- HEX:	0x22, 0	DEC: 34	)		Addres	s - 0x2	) (Value	e - HEX:	0x22, 0	DEC: 34	)		Addres	s - 0x11	F (Value	e - HEX	: 0x22, D
267	266	265	264	263	262	261	260	259	258	257	256	255	254	253	252	251	250
0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0
4															2		
Prope	rties					×									GPI	107 (PII	N 20)
		GPIO	7 (PIN	20)													
1/0 0	electio		Dinita	Linnut	outpu/												
1/0 s	electio	n.	Digita	n input,	outpu	<u> </u>											
Input	mode:		Digita	l in wit	hout S	-											
Outp	ut mod	e:	1x pu	sh pull		Ŧ											
				÷													
Resi	stor:		Pull U	lp		•											
Resi	stor val	ue:	x1			•							L		OSC		
		Inf	ormatio	on								_					
IO Pu	ll-up Re	sistand	e for s	ingle P	ull-Up				o—	GP	107						
			- 1 -		-	_											

Figure 86. NVM Bits for GPIO7

If the resistor value is changed from x1 to x2, this results in the change of bits for GPIO7 from 0010 to 0011 (see Figure 87).

oits viev	N			_		_				_	_			_		
		_								_						
DEC: 34)	)		Addres	s - 0x20	) (Value	e - HEX	0x22, I	DEC: 34	)		Addres	s - 0x11	F (Value	e - HEX:	0x32, I	DEC
265	264	263	262	261	260	259	258	257	256	255	254	253	252	251	250	2
1	0	0	0	1	0	0	0	1	0	0	0	1	1	0	0	
												-				
ties													0	GPI07 (	(PIN 20	)
	CDIO	7 (DIN	20)													
	GFIU	7 (F1N	20)													
election	n:	Digita	l input/	outpu/	-											
mode:		Digita	l in wit	hout S	-											
ut mod	e:	1x pus	sh pull		•											
					_											
stor:		Pull U	p		-											
					- 1											_
stor val	ue:	x2			-							<b>_</b>		osc		_
Information									_							
								0—	GP	107 】						
I-up Re	sistand	e for s	ingle P	ull-Up												
	EC: 34 265 1 ties election mode: ut mode stor:	1 0 ties GPIO election: mode: ut mode: stor: stor value: Info	DEC: 34) 265 264 263 1 0 0 ties GPIO7 (PIN election: Digita mode: Digita ut mode: 1x pus stor: Pull U stor value: x2 Informatio	DEC: 34)       Addres         265       264       263       262         1       0       0       0         ties       GPIO7 (PIN 20)         election:       Digital input/         mode:       Digital in wit         ut mode:       1x push pull         stor:       Pull Up         stor value:       x2         Information	Address - 0x20         265       264       263       262       261         1       0       0       0       1         ties         GPIO7 (PIN 20)         election:       Digital input/outpu         mode:       Digital in without S         ut mode:       1x push pull         stor:         Pull Up         stor value:	DEC: 34)       Address - 0x20 (Value         265       264       263       262       261       260         1       0       0       0       1       0         ties       Image: Second state sta	Address - 0x20 (Value - HEX:         265       264       263       262       261       260       259         1       0       0       0       1       0       0         ties       Image: Second Seco	Address - 0x20 (Value - HEX: 0x22, I         265       264       263       262       261       260       259       258         1       0       0       0       1       0       0       0         ties       Image: Second state	Address - 0x20 (Value - HEX: 0x22, DEC: 34)         265       264       263       262       261       260       259       258       257         1       0       0       0       1       0       0       0       1         ties       Image: Stor:       Digital input/outpu *       Image: Stor:       Digital in without S *       Image: Stor:       Image: Stor:	DEC: 34)       Address - 0x20 (Value - HEX: 0x22, DEC: 34)         265       264       263       262       261       260       259       258       257       256         1       0       0       0       1       0       0       1       0         ties       Image: Comparison of the comparison	DEC: 34)       Address - 0x20 (Value - HEX: 0x22, DEC: 34)         265       264       263       262       261       260       259       258       257       256       255         1       0       0       1       0       0       1       0       0         ties       Image: Comparison of the second secon	Address - 0x20 (Value - HEX: 0x22, DEC: 34)       Address         265       264       263       262       261       260       259       258       257       256       255       254         1       0       0       0       1       0       0       0       0       0         ties       Image: Comparison of the second secon	DEC: 34)       Address - 0x20 (Value - HEX: 0x22, DEC: 34)       Address - 0x11         265       264       263       262       261       260       259       258       257       256       255       254       253         1       0       0       0       1       0       0       0       1         ties       S         GPIO7 (PIN 20)         election:       Digital input/outpu *         mode:       Digital input/outpu *         ettor value:       x2       *         information       GPI07       GPI07	Address - 0x20 (Value - HEX: 0x22, DEC: 34)       Address - 0x1F (Value - 265         265       264       263       262       261       260       259       258       257       256       255       254       253       252         1       0       0       1       0       0       0       1       1         ties       X         GPIO7 (PIN 20)         election:       Digital input/outpu *         mode:       Digital in without S *         ut mode:       1x push pull *         stor:       Pull Up *         x2       *         Information       GPI07	Address - 0x20 (Value - HEX: 0x22, DEC: 34)       Address - 0x1F (Value - HEX: 250, 250, 250, 250, 250, 250, 250, 250,	Address - 0x20 (Value - HEX: 0x22, DEC: 34)       Address - 0x1F (Value - HEX: 0x32, 1         265       264       263       262       261       260       259       258       257       256       255       254       253       252       251       250         1       0       0       0       1       0       0       0       1       1       0       0         ties       Sector value:       Registration         Digital input/outpu *       mode:       1x push pull       *

Figure 87. NVM Bits 0011 after the property has been modified

The NVM viewer navigation bar can also identify the location of either selected or changed bits in the table (the color on the bar corresponds the color of the cell described above). In addition, a gray color represents 0 values while white represents 1 value (see Figure 87).

Value - HEX: 0x08, DEC: 8) Address - 0xE0 (Value						- HEX:	0x10, 0	DEC: 16	)		Addres	s - OxD	F (Valu	e - HEX	: Ox			
804	1803	1802	1801	1800	1799	1798	1797	1796	1795	1794	1793	1792	1791	1790	1789	1788	1787	17
0	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	1	- (

Figure 88. NVM viewer top bar

The user can hover over any bit in the NVM to check which functionality is represented by those bits. A detailed representation of each bit in NVM can be found in the SLG47910's Datasheet Appendix.

# 5. I/O Planner Signals

The table below explains the functions of a few of the signals that are mentioned in the <u>I/O Planner</u> section of the software.

Signal Name	Direction	Function
OSC_READY	Input (to the FPGA Core)	Indicates that Oscillator output frequency is stable; gates OSC_CLK while OSC_READY=0
FPGA_CORE_READY	Input	Signal indicates when FPGA Core has been configured. Goes HIGH before entering Functional Mode; doesn't go LOW in Retention (Sleep) Mode; goes LOW during transition into Reset Mode. Can be used as reset or enable signal for user logic
FUNC_MODE	Input	Signal that indicates that the device is in Functional Mode. When it goes high - user clocks are ungated available for FPGA Core; when it goes LOW - clocks gating is initiated. Signals go LOW when exiting from Functional Mode and transits to Retention (Sleep) or Reset Mode. This signal can be used as reset or enable signal if logic requires to be reset when not in Functional Mode or to be enabled only when in Functional mode
INT_FPGA_SLEEP	Output (from the FPGA Core)	Internal Sleep start signal - initiates transition to Retention (Sleep) mode from IOB (requires Reg nSLEEP signal source to be set)
INT_FPGA_RESET	Output	Internal Reset start signal - initiates transition to Reset mode from IOB (requires nRESET signal source to be set)
REF_LOGIC_AS_CLK0	Output	Logic as Clock 0 Reference signal - output signal that is looped through LaC circuit and returned to core as clock
REF_LOGIC_AS_CLK1	Output	Logic as Clock 1 Reference signal - output signal that is looped through LaC circuit and returned to core as clock
LOGIC_AS_CLK0_EN	Output	Logic as Clock 0 Enable (active HIGH)
LOGIC_AS_CLK1_EN	Output	Logic as Clock 1 Enable (active HIGH)
LOGIC_AS_CLK0	Input	Logic as Clock 0, clock output
LOGIC_AS_CLK1	Input	Logic as Clock 1, clock output
REF_BRAM (03)_READ_CLK	Output	BRAM Slices 03 Read Clock
REF_BRAM (03)_WRITE_CLK	Output	BRAM Slices 03 Write Clock
REF_BRAM (47)_READ_CLK	Output	BRAM Slices 47 Read Clock
REF_BRAM (47)_WRITE_CLK	Output	BRAM Slices 47 Write Clock
GPIOX_OUT	Output	GPIOX Output value
GPIOX_OE	Output	GPIOX Output Enable (active HIGH)
GPIOX_IN	Input	GPIOX Input value

More information about the signals in the I/O Planner can be accessed by enabling the description column under <u>Settings</u>  $\rightarrow$  I/O Planner  $\rightarrow$  Show Description column.

# 6. Revision History

Revision	Date	Description
1.00	May 20, 2024	Initial release.
2.00	Oct 22, 2024	Added new sections on <ul> <li>Import/Export RTL Files</li> <li>Design Template</li> <li>Synthesis Report</li> <li>Updated PLL Calculator</li> <li>Updated Project Directory Folder</li> <li>Changed Advanced Dev Board name to Deluxe Dev Board</li> <li>DAC Tool</li> <li>Updated Block Properties</li> </ul>
2.01	May 03, 2025	Updated information in sections <ul> <li>Settings</li> <li>I/O Planner</li> <li>Timing Analysis</li> <li>Project Directory Folder</li> <li>NVM Viewer</li> <li>PLL Configurator</li> <li>Rearranged index</li> <li>Debugging Control</li> </ul> Added new section – HBRAM OTP Data Editor Removed Block Properties Section

# A. Appendix: Warnings

Below is a list of warnings & its respective meaning that the Yosys displays in the Logger section of the software after <u>Synthesis</u> and <u>Generate Bitstream</u> Process

1. The network is combinational (run "fraig" or "fraig\_sweep").

>> This is an error generated when handling a purely combinational input. It is produced by the optimization tool and can be simply ignored.

2. Bit <N> of cell port <port> driven by <D> will be left unconnected in EDIF output.

>> Port is driven by an undefined value. Connect the port to a proper driver.

3. Exporting x-bit on <N> as zero bit.

>>A port is in an undefined state. Make sure it is driven by a proper signal.

4. Cell <M> is an unmapped internal cell of type <T>.

>>After synthesis you are left with unmapped cells, make sure you use valid synthesizable Verilog.

5. Drivers conflicting with a constant <N> driver: <K>

>> A port was driven by both a constant value and a signal. Please correct your code.

6. Multiple conflicting drivers for <N>: <K>

>>Several wires were defined to drive a port. Please correct your code.

7. Wire  $\langle N \rangle$  is used but has no driver.

>>No driver was assigned to a wire.

8. Wire <N> has 'init' attribute and is not driven by an FF cell.

>>A wire is set to be initialized to a certain value but is not driven by an FF.

9. I/O pin name not found! <N>

>> A port name was specified in the I/O Planner, but the match for it wasn't found in the synthesized netlist. Please make sure the names of the ports in the I/O Planner correspond to your design.

10. Input IOB port specification differs from the resulting one. Please check if all IOB ports were mapped properly.

>> Input and output I/O Planner specifications differ. Check if you've mapped the ports of your design correctly.