

Entry Level MPU with the AI accelerator (DRP-AI)

RENESAS RZ/V2L EMBEDDED AI MPU

More Cost-Efficient Vision AI solution

In order to utilize embedded AI, it is necessary to overcome various issues such as heat dissipation, shortening of development period, and cost, as well as the performance of AI accelerators and CPUs.

We have released a new product RZ/V2L for the entry class of the Renesas RZ/V series that solves such problems. Equipped with Renesas' original AI accelerator DRP-AI (Dynamically Reconfigurable Processor for AI), It realizes high-precision AI inference and industry-leading power efficiency.

Artificial Intelligence

AI Accelerator DRP-AI

- Realizes AI inference with high power efficiency without costly heat dissipation like heat sink



Image Signal Processing

ISP function by DRP library Simple ISP

- Improves recognition accuracy by image pre-processing
- Makes using low-cost CMOS sensor without ISP possible



Scalability for Vision AI

Compatibility of RZ/V2L & RZ/G2L Scalability for Vision AI

- Provides easy migration from RZ/G2L to RZ/V2L by package full compatibility and S/W reusability



Target Application

Embedded AI on various use cases Target Application


- Home appliances with AI
- Surveillance camera with recognition function
- Retail POS
- Smart doorbell etc.




Key Features

- 64-bit Arm® Cortex®-A55 (1.2GHz, dual or single core) and Cortex®-M33
- DRP-AI (1TOPS/W class) capable of running the Tiny YOLOv2 program at 28 frames per second (fps)
- Simple ISP functions required for machine vision are provided in the DRP library
- 16-bit, single-channel DDR memory interface
- 3-D graphics functions (Arm® Mali™-G31 GPU)
- Video codec (H.264)
- CMOS sensor interfaces (MIPI-CSI and Parallel) for camera input
- Display interfaces (MIPI-DSI and Parallel)
- Memory with error checking and correction (ECC)
- Available in 15mm square or 21mm square BGA packages that are pin-compatible with the RZ/G2L
- Provides a single-chip PMIC solution (RAA215300) optimized for the RZ/V2L group
- Released a Winning Combination [HMI SoM with AI Accelerator](#) provided by RZ/V2L and powerful Power&Timing ICs of Renesas

Block Diagram



The reference board of RZ/V2L has a SMARC v2.1 Module board + Carrier board configuration.



For more details on RZ/V2L Group MPUs, please visit:
RZ/V2L: <https://www.renesas.com/rzyv2l>

Contact information
For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/