

Integrated Device Technology, Inc. 2975 Stender Way, Santa Clara, CA - 95054 Phone #: (408) 727-6116 Fax #: (408) 727-2328

			Errata Not	ificatio	n					
EN #: SMEN-01-03			Errata Revision #:	00						
Issue Date: July 23, 2001			Effective Date:	July 23, 2001						
Product Af	ffected:	70V659, 70V658, 7	0V657, 70V631 and 70V6	39						
ERRATA	DETAIL	5:	ATTACHMENT Yes No							
Date	ta Sheet Er	rata BUS	$\overline{\mathbf{Y}}$ Timing Parameters \mathbf{t}_{BDA}	, t _{BAC} , t _{BDC} a	and	t _{BDD} not corre	ect on D	atasheets	5	
De	vice Manua	l Errata								
	plication N	otes Errata								
Oth Oth	ner (Please	Specify)								
		C Electrical Characte	BAC, t _{BDC} and t _{BDD} to matcheristics Table)			access Time I		liess ma	icit) of ea	ien speed
	Symbol		Parameter	Min	•	Max.	Units			
	t _{BDA}		e from Address Not Match	ed		10, 12, 15	ns			
	t _{BAC}		from Chip Enable Low			10, 12, 15	ns			
	t _{BDC}		e from Chip Enable High			10, 12, 15	ns			
	t _{BDD}	BUSY Disable to V	alid Data			10, 12, 15	ns	I		
IDT Web	Site Locat	ion: http://www	v.idt.com/products/pages/M	/ulti-Ports.h	ıtml					
As a resul We recon Please use	lt of Errata nmend you e acknowle	to review this notific dgement below or E-	decided to notify you thro ation in details prior to the Mail to request additional i	use of affec information.	ted	product in yo	our appli			
If you he	ave any qi	iestions, please fee	l free to contact your loo	cal IDT dis	stril	butor or sale	es repre	sentativ	'e.	
Customer:			E-N	E-Mail Address:						
Name/Date:				Phone #:						
Title:				Fax # :						
CUSTON	IER COM	MENTS:								