6024 Sil	ed Device Technology, Inc. ver Creek Valley Road, San Jose, CA 95138 : (408) 284-8200 Errata Notification
EN #: NEN-12-04	Errata Revision #: 0
Issue Date: July 4, 2012	Effective Date: July 4, 2012
Product Affected: 810252AGILF	
Contact:Vikrant ChaudhryTitle:Marketing ManagerPhone #:(480) 763 2045E-mail:www.Vikrant.Chaudhry@idt.com	<u>n</u>
ERRATA DETAILS:	ATTACHMENT Yes No
 Data Sheet Errata Device Errata Device Manual Errata 	This notification is to advise our customers that IDT has issued a Device Errata to clarify the Output Duty Cycle (odc) on the Data Sheet.
Application Notes ErrataOther (Please Specify)	Added notes 5 and 6 on Tables 4A & 4B (AC Characteristics) to specify that odc min and max % is with the VCXO-PLL free running or with the VCXO-PLL locked.
	Refer to the attachment for the Data Sheet change details.
	A test program revision has been implemented to check for this condition.
IDT Web Site Location: <u>http://www.idt.c</u>	com/node/34777
	ecided to notify you through this Errata Notification. on in details prior to the use of affected product in your application. il to request additional information.
If you have any questions, please feel fi	ree to contact your local IDT distributor or sales representative.
Customer:	E-Mail Address:
Name/Date:	Phone #:
Title:	Fax # :
CUSTOMER COMMENTS:	

Specific Changes: Applies to the ICS810252AGILF.

1.) Tables 4A & 4B:

From:

Table 4A. AC Characteristics, $V_{DD} = V_{DDO} = 3.3V \pm 5\%$, $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{REF}	Input Reference Frequency			25		MHz
				125		MHz
f _{VCO}	VCXO-PLL Frequency			25		MHz
four	Output Frequency			25		MHz
t _{JIT(CC)}	Cycle-to-Cycle Jitter; NOTE 1				25	ps
<i>t</i> sk(o)	Output Skew; NOTE 2, 3				15	ps
tjit(0)	RMS Phase Jitter (Random); NOTE 4	f _{OUT} = 25MHz, Integration Range: 12kHz – 5MHz		0.25		ps
t _{JIT(PER)}	Period Jitter, RMS				2.7	ps
t _R / t _F	Output Rise/Fall Time	20% to 80%	550		1100	ps
odc	Output Duty Cycle		48		52	%

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. Device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: Characterized using a 537Hz VCXO-PLL Loop Bandwidth. Refer to VCXO_PLL Applications Section.

NOTE 1: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 3: This parameter is defined in accordance with JEDEC standard 65.

NOTE 4: Refer to the Phase Noise Plot.

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{REF}	Input Reference Frequency			25		MHz
				125		MHz
f _{vco}	VCXO-PLL Frequency			25		MHz
four	Output Frequency			25		MHz
t _{JIT(CC)}	Cycle-to-Cycle Jitter; NOTE 1				20	ps
<i>t</i> sk(o)	Output Skew; NOTE 2, 3				25	ps
tjit	RMS Phase Jitter (Random); NOTE 4	f _{OUT} = 25MHz, Integration Range: 12kHz – 5MHz		0.26		ps
t _{JIT(PER)}	Period Jitter, RMS				5.7	ps
t _R / t _F	Output Rise/Fall Time	20% to 80%	700		1850	ps
odc	Output Duty Cycle		48		52	%

Table 4B. AC Characteristics, $V_{DD} = V_{DDO} = 2.5V \pm 5\%$, $T_A = -40^{\circ}$ C to 85° C

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. Device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: Characterized using a 537Hz VCXO-PLL Loop Bandwidth. Refer to VCXO_PLL Applications Section.

NOTE 1: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at VDDO/2.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 4: Refer to the Phase Noise Plot.

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{REF}	Input Reference Frequency			25		MHz
				125		MHz
f _{VCO}	VCXO-PLL Frequency			25		MHz
four	Output Frequency			25		MHz
t _{JIT(CC)}	Cycle-to-Cycle Jitter; NOTE 1				25	ps
<i>t</i> sk(o)	Output Skew; NOTE 2, 3				15	ps
tjit(θ)	RMS Phase Jitter (Random); NOTE 4	f _{OUT} = 25MHz, Integration Range: 12kHz – 5MHz		0.25		ps
t _{JIT(PER)}	Period Jitter, RMS				2.7	ps
t _R / t _F	Output Rise/Fall Time	20% to 80%	550		1100	ps
odc	Output Duty Cycle ; NOTE 5		48		52	%

Table 4A. AC Characteristics. $V_{DD} = V_{DDO} = 3.3V \pm 5\%$. T_A = -40°C to 85°C

odc Output Duty Cycle; NOTE 6 55 %

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. Device will meet specifications after thermal equilibrium has been reached under these conditions.

45

NOTE: Characterized using a 537Hz VCXO-PLL Loop Bandwidth. Refer to VCXO_PLL Applications Section.

NOTE 1: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at V_{DDO}/2.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 4: Refer to the Phase Noise Plot.

NOTE 5: Specified with the VCXO-PLL free running.

NOTE 6: Specified with the VCXO-PLL locked.

Table 4B. AC Characteristics, $V_{DD} = V_{DDO} = 2.5V \pm 5\%$, $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{REF}	Input Reference Frequency			25		MHz
				125		MHz
f _{vco}	VCXO-PLL Frequency			25		MHz
four	Output Frequency			25		MHz
t _{JIT(CC)}	Cycle-to-Cycle Jitter; NOTE 1				20	ps
<i>t</i> sk(o)	Output Skew; NOTE 2, 3				25	ps
tjit	RMS Phase Jitter (Random); NOTE 4	f _{OUT} = 25MHz, Integration Range: 12kHz – 5MHz		0.26		ps
t _{JIT(PER)}	Period Jitter, RMS				5.7	ps
t _R / t _F	Output Rise/Fall Time	20% to 80%	700		1850	ps
odc	Output Duty Cycle ; NOTE 5		48		52	%
odc	Output Duty Cycle: NOTE 6	-	44		56	%

Output Duty Cycle; NOTE 6 odc

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. Device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: Characterized using a 537Hz VCXO-PLL Loop Bandwidth. Refer to VCXO_PLL Applications Section.

NOTE 1: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at V_{DDO}/2.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 4: Refer to the Phase Noise Plot.

NOTE 5: Specified with the VCXO-PLL free running.

NOTE 6: Specified with the VCXO-PLL locked

Page 3 of 3

To: