6024 9	ated Device Technology, Inc. Silver Creek Valley Road, San Jose, CA 95138 #: (408) 284-8200 Errata Notification
EN #: NEN-12-03	Errata Revision #: 0
Issue Date: July 4, 2012	Effective Date: July 4, 2012
Product Affected: 810251AGILF	
Contact:Vikrant ChaudhryTitle:Marketing ManagerPhone #:(480) 763 2045E-mail:www.Vikrant.Chaudhry@idt.c	<u>om</u>
ERRATA DETAILS:	ATTACHMENT Yes No
 Data Sheet Errata Device Errata Device Manual Errata Application Notes Errata Other (Please Specify) 	This notification is to advise our customers that IDT has issued a Device Errata to clarify the Output Duty Cycle (odc) on the Data Sheet.Added notes 3 and 4 on Tables 4A & 4B (AC Characteristics) to specify that odc min and max % is with the VCXO-PLL free running or with the VCXO-PLL locked.Refer to the attachment for the Data Sheet change details.A test program revision has been implemented to check for this condition.
IDT Web Site Location: <u>http://www.ic</u>	It.com/node/34775
We recommend you to review this notifica Please use acknowledgement below or E-M	decided to notify you through this Errata Notification. tion in details prior to the use of affected product in your application. fail to request additional information.
Customer:	E-Mail Address:
Name/Date:	
Title:	F //
CUSTOMER COMMENTS:	

Specific Changes: Applies to the ICS810251AGILF.

1.) <u>Tables 4A & 4B</u>:

From:

Table 4A. AC Characteristics, V_{DD} = V_{DDO} = 3.3V \pm 5%, T_{A} = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{REF}	Input Reference Frequency			25		MHz
				125		MHz
f _{vco}	VCXO-PLL Frequency			25		MHz
four	Output Frequency			25		MHz
t _{JIT(CC)}	Cycle-to-Cycle Jitter; NOTE 1				45	ps
tjit(θ)	RMS Phase Jitter (Random); NOTE 2	f _{OUT} = 25MHz, Integration Range: 1kHz – 1MHz		0.22		ps
t _{JIT(PER)}	Period jitter				5	ps
t _R / t _F	Output Rise/Fall Time	20% to 80%	500		1200	ps
odc	Output Duty Cycle		48		52	%

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. Device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: Characterized using a 616Hz bandwidth filter.

NOTE 1: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 2: Please refer to the Phase Noise Plot.

Table 4B. AC Characteristics, $V_{DD} = V_{DDO} = 2.5V \pm 5\%$, $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{REF}	Input Reference Frequency			25		MHz
				125		MHz
f _{vco}	VCXO-PLL Frequency			25		MHz
four	Output Frequency			25		MHz
t _{JIT(CC)}	Cycle-to-Cycle Jitter; NOTE 1				35	ps
tjit	RMS Phase Jitter (Random); NOTE 2	f _{OUT} = 25MHz, Integration Range: 1kHz – 1MHz		0.24		ps
t _{JIT(PER)}	Period jitter				10	ps
t _R / t _F	Output Rise/Fall Time	20% to 80%	700		2200	ps
odc	Output Duty Cycle		48		52	%

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. Device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: Characterized using a 616Hz bandwidth filter.

NOTE 1: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 2: Please refer to the Phase Noise Plot.

To:

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{REF}	Input Reference Frequency			25		MHz
				125		MHz
fvco	VCXO-PLL Frequency			25		MHz
four	Output Frequency			25		MHz
t _{JIT(CC)}	Cycle-to-Cycle Jitter; NOTE 1				45	ps
tjit(0)	RMS Phase Jitter (Random); NOTE 2	f _{OUT} = 25MHz, Integration Range: 1kHz – 1MHz		0.22		ps
t _{JIT(PER)}	Period jitter				5	ps
t _R / t _F	Output Rise/Fall Time	20% to 80%	500		1200	ps
odc	Output Duty Cycle ; NOTE 3		48		52	%
odc	Output Duty Cycle; NOTE 4		45		55	%

Table 4A. AC Characteristics, $V_{DD} = V_{DDO} = 3.3V \pm 5\%$, $T_A = -40^{\circ}$ C to 85° C

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. Device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: Characterized using a 616Hz bandwidth filter.

NOTE 1: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 2: Please refer to the Phase Noise Plot.

NOTE 3: Specified with the VCXO-PLL free running. NOTE 4: Specified with the VCXO-PLL locked.

Table 4B. AC Characteristics, V_{DD} = V_{DDO} = 2.5V \pm 5%, T_{A} = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{REF}	Input Reference Frequency			25		MHz
				125		MHz
f _{VCO}	VCXO-PLL Frequency			25		MHz
four	Output Frequency			25		MHz
t _{JIT(CC)}	Cycle-to-Cycle Jitter; NOTE 1				35	ps
tjit	RMS Phase Jitter (Random); NOTE 2	f _{OUT} = 25MHz, Integration Range: 1kHz – 1MHz		0.24		ps
t _{JIT(PER)}	Period jitter				10	ps
t _R / t _F	Output Rise/Fall Time	20% to 80%	700		2200	ps
odc	Output Duty Cycle ; NOTE 3		48		52	%
odc	Output Duty Cycle; NOTE 4		44	+	56	%

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. Device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: Characterized using a 616Hz bandwidth filter.

NOTE 1: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 2: Please refer to the Phase Noise Plot.

NOTE 3: Specified with the VCXO-PLL free running. NOTE 4: Specified with the VCXO-PLL locked.