RENESAS

Brief Description

The ZSPM4141 is an ultra-low-power linear regulator optimized for minimal quiescent current losses via advanced, proprietary technology. It can improve energy efficiency and reduce heat due to power dissipation because it draws low nA-level quiescent current for light loads, yet it can regulate current loads as high as 200mA. The linear regulated output voltage is factory-configured to an option from 1.2V to 4.2V in 100mV steps. The ZSPM4141 also provides over-current protection.

Features

- Low operating voltage range: 2.5V to 5.5V
- Power-Down Mode for 100pA quiescent current
- Over-current protection: 250mA
- Output voltage options of 1.2V to 4.2V in 100mV steps (programmed at manufacturing)

Benefits

- Ultra-low 100pA quiescent current in power down mode
- Best-in-class quiescent current of 20nA at I_{LOAD}=0
- 0.5% DC line regulation (typical)
- Extends battery life
- Enables power harvesting applications
- High level of integration minimizes board space

Related IDT Smart Power Products

• ZSPM4121 Under-Voltage Load Switch for Smart Battery Management

Available Support

- ZSPM4141W12KIT Evaluation Kit
- Support Documentation


Physical Characteristics

• Package: 8-pin DFN (2mm x2mm)

Typical ZSPM4141 Application Circuits


ZSPM4141 Basic (Fixed Output) Application

ZSPM4141AI1W12 Variable VOUT via Resistor Divider





ZSPM4141 Block Diagram



Typical Applications

- Portable Electronics
- Industrial
- Medical
- Smart Cards
- RFID
- Energy-Harvesting Systems

Ordering Information

Ordering Code*	Description	Package
ZSPM4141AI1 <i>W</i> 12	ZSPM4141 Ultra-Low Power Line Regulator —V _{OUT} factory set to 1.2V	8-pin DFN / Reel
ZSPM4141AI1 <i>W</i> 18	ZSPM4141 Ultra-Low Power Line Regulator —V _{OUT} factory set to 1.8V	8-pin DFN / Reel
ZSPM4141AI1 <i>W</i> 25	ZSPM4141 Ultra-Low Power Line Regulator $-V_{OUT}$ factory set to 2.5V	8-pin DFN / Reel
ZSPM4141AI1 <i>W</i> 30	ZSPM4141 Ultra-Low Power Line Regulator —V _{OUT} factory set to 3.0V	8-pin DFN / Reel
ZSPM4141AI1 <i>W</i> 31	ZSPM4141 Ultra-Low Power Line Regulator —V _{OUT} factory set to 3.1V	8-pin DFN / Reel
ZSPM4141AI1 <i>W</i> 33	ZSPM4141 Ultra-Low Power Line Regulator $-V_{OUT}$ factory set to 3.3V	8-pin DFN / Reel
ZSPM4141AI1 <i>W</i> 42	ZSPM4141 Ultra-Low Power Line Regulator —V _{OUT} factory set to 4.2V	8-pin DFN / Reel
ZSPM4141W12KIT	ZSPM4141 Evaluation Kit w/Vout adjusting resistors (default 1.2 Vout)	

* W for 7" reel with 2500 parts. Custom V_{OUT} values are also available: 1.2V to 4.2V (typical) in 100mV increments.

RENESAS

Contents

1	ZS	PM4141 Characteristics	5
	1.1.	Absolute Maximum Ratings	5
	1.2.	Thermal Characteristics	5
	1.3.	Recommended Operating Conditions	6
	1.4.	Electrical Characteristics	6
2	Тур	pical Performance Characteristics	7
3	De	scription of Circuit	9
4	Apj	plication Circuits	10
	4.1.	Selection of External Components	10
	4.1		
	4.1	.2. Input Bypass Capacitor C _{BYP}	10
	4.1	.3. Output Voltage Adjustment Resistors R1 and R2	10
	4.2.	Typical Application Circuit	11
5	Pin	Configuration and Package	12
	5.1.	ZSPM4141 Package Dimensions and Marking Diagram	12
	5.2.	Pin Assignments	13
6	Lay	yout and Soldering Requirements	14
	6.1.	Recommended Landing Pattern for PCBs	14
	6.2.	Multi-Layer PCB Layout	15
	6.3.	Single-Layer PCB Layout	16
7	Ord	dering Information	17
8	Re	lated Documents	17
9	Do	cument Revision History	18

List of Figures

I_{QQ} Performance vs. V_{CC}	.7
I_{QQ} Performance vs. Temperature	.7
I _{QQ} Performance vs. Load Current	.7
I _{QQ} Performance vs. Load Current in %	.7
Line Regulation Performance	.7
V _{OUT} Performance vs. Temperature	.7
Dropout Voltage When V _{OUT} Drops By 3%	.8
Load Regulation Performance	. 8
Load Step Response—I _{OUT} = 0 to 30mA	.8
Load Step Response—I _{OUT} =30mA to 0	.8
Load Step Response—I _{OUT} = 1mA to 30mA	.8
Line Step Response	. 8
	$\begin{split} & I_{QQ} \text{ Performance vs. } V_{CC} \dots \\ & I_{QQ} \text{ Performance vs. Temperature } \dots \\ & I_{QQ} \text{ Performance vs. Load Current } \dots \\ & I_{QQ} \text{ Performance vs. Load Current in \% } \dots \\ & Line \text{ Regulation Performance } \dots \\ & V_{OUT} \text{ Performance vs. Temperature } \dots \\ & Dropout \text{ Voltage When } V_{OUT} \text{ Drops By 3\% } \dots \\ & Load \text{ Regulation Performance } \dots \\ & Load \text{ Step Response-} I_{OUT} = 0 \text{ to } 30\text{mA} \dots \\ & Load \text{ Step Response-} I_{OUT} = 1\text{mA to } 30\text{mA} \dots \\ & Line \text{ Step Response } \dots$



Figure 2.13	Output Enable Timing	9
Figure 3.1	ZSPM4141 Block Diagram	9
Figure 4.1	Basic ZSPM4141 Application Circuit—Fixed Output	11
Figure 4.2	ZSPM4141AI1W12 Application Circuit—Variable Output	11
Figure 5.1	ZSPM4141 Package Drawing	12
Figure 5.2	ZSPM4141 Pin Assignments (top view)	13
Figure 6.1	Recommended Landing Pattern for 8-Pin DFN	14
Figure 6.2	Package and PCB Land Configuration for Multi-Layer PCB	15
Figure 6.3	JEDEC Standard FR4 Multi-Layer Board – Cross-Sectional View	15
Figure 6.4	Conducting Heat Away from the Die using an Exposed Pad Package	
Figure 6.5	Application Using a Single-Layer PCB	

List of Tables

Table 1.1	Absolute Maximum Ratings	5
Table 1.2	Thermal Characteristics for 8-pin DFN (2x2) Package	5
Table 1.3	Recommended Operating Conditions	6
Table 1.4	Electrical Characteristics	6
	Output Voltage Adjustment Resistors and Resulting I _{QQ} Increase	
Table 5.1	Pin Description, 8-Pin DFN (2mmx2mm)	13

1 **ZSPM4141** Characteristics

Important: Stresses beyond those listed under "Absolute Maximum Ratings" (section 1.1) may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated under "Recommended Operating Conditions" (section 1.3) is not implied. Exposure to absolute-maximum-rated conditions for extended periods could affect device reliability.

1.1. Absolute Maximum Ratings

Over operating free-air temperature range unless otherwise noted. All voltage values are with respect to network ground terminal.

Parameter	Symbol	Value	Unit
Maximum input/output on VCC, VOUT, EN, and FB pins		-0.3 to 6.0	V
Electrostatic Discharge – Human Body Model, according to the respective JESD22 JEDEC standard		2	kV
Electrostatic Discharge – Charged Device Model, according to the respective JESD22-C101 JEDEC standard		500	V
Operating Junction Temperature Range	TJ	-20 to 85	°C
Storage Temperature Range	T _{stg}	-65 to 150	°C
Lead Temperature (soldering, 10 seconds)		260	°C

Table 1.1 Absolute Maximum Ratings

1.2. Thermal Characteristics

Table 1.2 Thermal Characteristics for 8-pin DFN (2x2) Package

θ _{JA} (°C/W) ¹⁾		θ_{JC} (°C/W) ²⁾		
73.1		10.7		
1)	1) This assumes a FR4 board only.			
2)	2) This assumes a 1oz. copper JEDEC standard board with thermal vias. See section 6.1 for more information.			

1.3. Recommended Operating Conditions

Table 1.3 Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Unregulated Supply Input at VCC pin	V _{CC}	2.5		5.5	V
Enable Input (EN pin)	V _{EN}	0		5.0	V
Typical Regulated Supply Output Voltage	Vout	1.2		4.2	V
Operating Ambient Temperature ¹⁾	T _A	-20		55	°C
Operating Junction Temperature	TJ	-20		85	°C
1) Operating ambient temperature is only intended as a guideline. The operating junction temperature requirements must not be exceeded.					

1.4. Electrical Characteristics


Electrical characteristics, V_{CC} = 2.5V to 5V (unless otherwise noted). Minimum and maximum characteristics tested at T_J = 25°C.

Table 1.4 Electrical Characteristics


Parameter	Symbol	Condition	Min	Тур	Max	Unit
Input Supply Voltage	V _{CC}		2.5		5.5	V
Input Low Logic Level	Vil _{EN}				0.3*V _{CC}	V
Input High Logic Level	Vih _{EN}		0.7*V _{CC}			V
Output Bypass Capacitor	C _{OUT}		1	2.2	4.7	μF
Input Bypass Capacitor	C _{BYP}			0.1		μF
Quiescent Current:	I _{QQ}	V _{CC} = 4.2V, I _{OUT} =0		20		nA
Quiescent Current: Power- Down Mode	I _{QQpd}	I _{OUT} =0, EN = 0		100		pА
Operating Current	I _{OP-GND}	V _{CC} = 2.5V, I _{OUT} = 200mA		200		μA
		V _{CC} = 3.3V, I _{OUT} = 200mA		200		μA
		$V_{CC} = 5.5V, I_{OUT} = 200mA$		200		μA
Load Capability	I _{OUT}		0		200	mA
DC Line Regulation	V _{LINE}	V_{CC} = 2.5V to 5V, V_{OUT} =1.8V, I _{OUT} = 50mA		0.5	1	%
DC Load Regulation	Vload	$\label{eq:VCC} \begin{array}{l} V_{CC} = 4.2V, \\ I_{OUT} = 0.02mA \mbox{ to } 200mA, \\ V_{OUT} = V_{OUT,nominal} + 300mV \end{array}$		1	2	%
Current Limit	I _{LIMIT}	I_{OUT} measured at $V_{OUT} = 0.9^* V_{OUT,nominal}$		250		mA

2 Typical Performance Characteristics


 $C_{IN} = 10\mu F$ and T = 25°C (unless otherwise noted)



RENESAS




8



3 Description of Circuit

The ZSPM4141 is an ultra-low-power linear regulator optimized for minimal quiescent current losses via advanced, proprietary technology. It draws low nA-level quiescent current for light loads, yet it can regulate current loads as high as 200mA. The linear regulated output voltage is factory-configured to an option from 1.2V to 4.2V in 100mV steps. The ZSPM4141 also provides over-current protection (see Table 1.4).

Figure 3.1 ZSPM4141 Block Diagram



4 Application Circuits

4.1. Selection of External Components

4.1.1. Output Bypass Capacitor COUT

Connect a bypass capacitor (C_{OUT}) from the VOUT pin to ground. The typical value for C_{OUT} is 2.2µF.

See Table 1.4 for further specifications.

4.1.2. Input Bypass Capacitor C_{BYP}

Connect a bypass capacitor (C_{BYP}) from the VCC pin to ground. The typical value for C_{OUT} is 0.1µF.

4.1.3. Output Voltage Adjustment Resistors R1 and R2

The ZSPM4141W12KIT includes a set of output adjustment resistors for R1 and R2 shown in the variable output circuit on page 2. Refer to Table 4.1 for the effect of different combinations of the resistors on the output voltage and the resulting increase in I_{QQ} current.

Vout	R1 (+/-0.1%)	R2 (+/-1%)	I _{QQ} increase
1.2	0		
1.5	1.00ΜΩ	4.02MΩ	0.30µA
1.8	1.00ΜΩ	2ΜΩ	0.60µA
3	1.00ΜΩ	665kΩ	1.80µA
3.3	1.00ΜΩ	576kΩ	2.10µA
4.2	1.00ΜΩ	402kΩ	3.00µA

 Table 4.1
 Output Voltage Adjustment Resistors and Resulting Iqq Increase

4.2. Typical Application Circuit








Figure 4.2 ZSPM4141AI1W12 Application Circuit—Variable Output



5 Pin Configuration and Package

5.1. ZSPM4141 Package Dimensions and Marking Diagram

Figure 5.1 ZSPM4141 Package Drawing



5.2. Pin Assignments

Figure 5.2 ZSPM4141 Pin Assignments (top view)




Table 5.1 Pin Description, 8-Pin DFN (2mmx2mm)


Pin #	Name	Function	Description
1	GND	Ground	GND
2	VOUT	Output	Regulated Output Voltage
3	NC		No Connection (connect to GND or float)
4	NC		No Connection (connect to GND or float)
5	NC		No Connection (connect to GND or float)
6	FB	Input	Feedback Input
7	VCC	Supply	Input Power
8	EN	Input	Enable Input

6 Layout and Soldering Requirements

To maximize the efficiency of this package for applications on a single layer or multi-layer printed circuit board (PCB), certain guidelines must be followed when laying out this part on the PCB.

6.1. Recommended Landing Pattern for PCBs





6.2. Multi-Layer PCB Layout

The following are guidelines for mounting the exposed pad ZSPM4141 on a multi-layer PCB with ground a plane. In a multi-layer board application, the thermal vias are the primary method of heat transfer from the package thermal pad to the internal ground plane. The efficiency of this method depends on several factors, including die area, number of thermal vias, and thickness of copper, etc.

Figure 6.2 Package and PCB Land Configuration for Multi-Layer PCB




Figure 6.3 JEDEC Standard FR4 Multi-Layer Board – Cross-Sectional View




Figure 6.4 is a representation of how the heat can be conducted away from the die using an exposed pad package. Each application will have different requirements and limitations, and therefore the user should use sufficient copper to dissipate the power in the system. The output current rating for the linear regulators might need to be de-rated for ambient temperatures above 85°C. The de-rated value will depend on calculated worst-case power dissipation and the thermal management implementation in the application.





Figure 6.4 Conducting Heat Away from the Die using an Exposed Pad Package

6.3. Single-Layer PCB Layout

Layout recommendation for a single-layer PCB: utilize as much copper area for power management as possible. In a single-layer board application, the thermal pad is attached to a heat spreader (copper areas) by using a low thermal impedance attachment method (solder paste or thermal conductive epoxy).

In both of the methods mentioned above, it is advisable to use as much copper trace as possible to dissipate the heat.





Important: If the attachment method is NOT implemented correctly, the functionality of the product is not guaranteed. Power dissipation capability will be adversely affected if the device is incorrectly mounted onto the circuit board.

7 Ordering Information

Ordering Code*	Description	Package
ZSPM4141AI1 <i>W</i> 12	ZSPM4141 Ultra-Low Power Line Regulator — V_{OUT} factory set to 1.2V	8-pin DFN / Reel
ZSPM4141AI1 <i>W</i> 18	ZSPM4141 Ultra-Low Power Line Regulator $-V_{OUT}$ factory set to 1.8V	8-pin DFN / Reel
ZSPM4141AI1 <i>W</i> 25	ZSPM4141 Ultra-Low Power Line Regulator $-V_{OUT}$ factory set to 2.5V	8-pin DFN / Reel
ZSPM4141AI1 <i>W</i> 30	ZSPM4141 Ultra-Low Power Line Regulator —V _{OUT} factory set to 3.0V	8-pin DFN / Reel
ZSPM4141AI1 <i>W</i> 31	ZSPM4141 Ultra-Low Power Line Regulator —V _{OUT} factory set to $3.1V$	8-pin DFN / Reel
ZSPM4141AI1 <i>W</i> 33	ZSPM4141 Ultra-Low Power Line Regulator —V _{OUT} factory set to $3.3V$	8-pin DFN / Reel
ZSPM4141AI1 <i>W</i> 42	ZSPM4141 Ultra-Low Power Line Regulator $-V_{OUT}$ factory set to 4.2V	8-pin DFN / Reel
ZSPM4141W12KIT	ZSPM4141 Evaluation Kit w/Vout adjusting resistors (default 1.2 Vout)	

Custom V_{OUT} values are also available: 1.2V to 4.2V (typical) in 100mV increments.

8 Related Documents

Document		
ZSPM4141 Feature Sheet		
ZSPM4141 Evaluation Kit Description		
ZSPM4141 Application Note—Low Power Battery Control and Voltage Regulator Solutions for Remote Sensor Networks		

Visit IDT's website <u>www.IDT.com</u> or contact your nearest sales office for the latest version of these documents.

Revision	Date	Description
1.00	August 6, 2012	First release.
2.00	January 11, 2013	Addition of variable output illustration and Table 4.1. Update for ordering codes and contact information. Update for "Electrostatic Discharge" specification in Table 1.1.
	January 29, 2016	Changed to IDT branding.

9 Document Revision History

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.