

To our customers,

---

## Old Company Name in Catalogs and Other Documents

---

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1<sup>st</sup>, 2010  
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

## Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: “Standard”, “High Quality”, and “Specific”. The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as “Specific” or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is “Standard” unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - “Standard”: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - “High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
  - “Specific”: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.

# MOS INTEGRATED CIRCUIT

## $\mu$ PD78C10A(A), 78C11A(A), 78C12A(A)

### 8-BIT SINGLE-CHIP MICROCOMPUTER (WITH A/D CONVERTER)

**Phase-out/Discontinued**

#### DESCRIPTION

The  $\mu$ PD78C11A(A) is a CMOS 8-bit microcomputer that features single-chip integration of a 16-bit ALU, ROM, RAM, an A/D converter, a multifunctional timer/event counter, and a universal serial interface, as well as up to 60 Kbytes of expandable external memory (ROM/RAM). The  $\mu$ PD78C10A(A) is the ROMless version of the  $\mu$ PD78C11A(A) which can directly address up to 64 Kbytes of external memory. The  $\mu$ PD78C12A(A) is a version of the  $\mu$ PD78C11A(A) that has greater on-chip ROM capacity and is expandable to up to 56 Kbytes of external memory (ROM/RAM). The  $\mu$ PD78C10A(A),  $\mu$ PD78C11A(A), and  $\mu$ PD78C12A(A) all use CMOS technology to enable low-power operation and they also feature standby functions to enable data retention and other operations using very low power consumption.

In addition, the  $\mu$ PD78CP14(A) and 78CP18(A) are available as on-chip PROM versions appropriate for evaluating and prototyping during system development as well as for early development of application sets and low-volume production.

**Detailed functional descriptions are provided in the following User's Manual. This manual is required reading for design work.**

**87AD Series  $\mu$ PD78C18 User's Manual: IEU-1314**

#### FEATURES

- Higher reliability than  $\mu$ PD78C10A, 78C11A, or 78C12A
- 159 instructions: the 87AD Series instruction set with multiply and divide instructions and 16-bit arithmetic instructions
- 0.8  $\mu$ s instruction cycle time (15-MHz operation)
- On-chip ROM: 4096-W x 8 ( $\mu$ PD78C11A(A)), 8192-W x 8 ( $\mu$ PD78C12A(A)), or none ( $\mu$ PD78C10A(A))
- On-chip RAM: 256-W x 8
- High-precision 8-bit A/D converter: 8 analog inputs
- Universal serial interface: asynchronous, synchronous, and I/O interface modes
- Multifunctional 16-bit timer/event counter
- Two 8-bit timers
- I/O lines: 32 in  $\mu$ PD78C10A(A) and 44 in  $\mu$ PD78C11A(A) or 78C12A(A)
- Interrupt functions (3 external, 8 internal): 1 nonmaskable interrupt and 10 maskable interrupts
- Standby functions: HALT mode and hardware/software STOP mode
- Zero-cross detection function: 2 inputs
- On-chip mask optional pull-up resistors are available (for ports A, B, and C on  $\mu$ PD78C11A(A) or 78C12A(A) only)

**Caution Mask options are not available on the  $\mu$ PD78C10A(A).**

The information in this document is subject to change without notice.

**ORDERING INFORMATION**

Part No.	Package	On-chip ROM
μPD78C10AGF(A)-3BE	64-pin plastic QFP (14 x 20 mm)	None
μPD78C10AGQ(A)-36	64-pin plastic QUIP	None
μPD78C10AL(A)	68-pin plastic QFJ (950 x 950 mil)	None
μPD78C11AGF(A)-xxx-3BE	64-pin plastic QFP (14 x 20 mm)	Mask ROM
μPD78C11AGQ(A)-xxx-36	64-pin plastic QUIP	Mask ROM
μPD78C11AL(A)-xxx	68-pin plastic QFJ (950 x 950 mil)	Mask ROM
μPD78C12AGF(A)-xxx-3BE	64-pin plastic QFP (14 x 20 mm)	Mask ROM
μPD78C12AGQ(A)-xxx-36	64-pin plastic QUIP	Mask ROM
μPD78C12AL(A)-xxx	68-pin plastic QFJ (950 x 950 mil)	Mask ROM


**Quality Grade**

Special (for high-reliability electronic devices)


Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

**PIN CONFIGURATION (Top View)**


- μPD78C10AGQ(A)-36, 78C11AGQ(A)-xxx-36, or 78C12AGQ(A)-xxx-36




- μPD78C10AGF(A)-3BE, 78C11AGF(A)-xxx-3BE, or 78C12AGF(A)-xxx-3BE



- μPD78C10AL(A), 78C11AL(A)-xxx, or 78C12AL(A)-xxx



**Block Diagram**



- Notes 1.** Varies depending on model.  
 The  $\mu$ PD78C11A(A) has 4 Kbytes and the  $\mu$ PD78C12A(A) has 8 Kbytes.  
 The  $\mu$ PD78C10A(A) does not have any program memory.  
 2. On-chip mask optional pull-up resistors are available ( $\mu$ PD78C11A(A) or 78C12A(A) only).

Differences between (1)  $\mu$ PD78C10A(A), 78C11A(A), and 78C12A(A) and (2)  $\mu$ PD78C10A, 78C11A, and 78C12A

Category \ Part	$\mu$ PD78C10A(A), 78C11A(A), 78C12A(A)	$\mu$ PD78C10A, 78C11A, 78C12A
Quality grade	Special (for high-reliability electronic equipment)	Standard (for ordinary electronic equipment)
Electrical specifications	Input leakage current AN0 to AN7, $\pm 1 \mu\text{A}$ (max)	Input leakage current AN0 to AN7, $\pm 10 \mu\text{A}$ (max)
Packages	<ul style="list-style-type: none"> <li>• 64-pin plastic QFP (14 x 20 mm)</li> <li>• 64-pin plastic QUIP</li> <li>• 68-pin plastic QFJ (950 x 950 mil)</li> </ul>	<ul style="list-style-type: none"> <li>• 64-pin plastic shrink DIP (750 mil)</li> <li>• 64-pin plastic QUIP</li> <li>• 64-pin plastic QUIP straight (<b>Note</b>)</li> <li>• 64-pin plastic QFP (14 x 20 mm)</li> <li>• 68-pin plastic QFJ (950 x 950 mil)</li> </ul>

**Note**  $\mu$ PD78C11A and 78C12A only



**CONTENTS**

<b>1. PIN FUNCTIONS .....</b>	<b>8</b>
<b>1.1 Pin Function List .....</b>	<b>8</b>
<b>1.2 Pin I/O Lines .....</b>	<b>10</b>
<b>1.3 Pin Mask Options .....</b>	<b>15</b>
<b>1.4 Recommended Connections of Unused Pins .....</b>	<b>15</b>
<b>2. DIFFERENCES BETWEEN (1) μPD78C10A(A) AND (2) μPD78C11A(A) AND 78C12A(A) .....</b>	<b>16</b>
<b>3. RESET OPERATION .....</b>	<b>18</b>
<b>4. INSTRUCTION SET .....</b>	<b>21</b>
<b>4.1 Operand Symbols and Definitions .....</b>	<b>21</b>
<b>4.2 Description of Instruction Code Symbols .....</b>	<b>22</b>
<b>4.3 Instruction Execution Times .....</b>	<b>23</b>
<b>5. MODE REGISTER LIST .....</b>	<b>35</b>
<b>6. ELECTRICAL SPECIFICATIONS .....</b>	<b>36</b>
<b>7. CHARACTERISTIC CURVES (REFERENCE VALUES) .....</b>	<b>47</b>
<b>8. PACKAGE DRAWINGS .....</b>	<b>50</b>
<b>9. RECOMMENDED SOLDERING CONDITIONS .....</b>	<b>54</b>
<b>APPENDIX DEVELOPMENT TOOLS .....</b>	<b>56</b>

1. PIN FUNCTIONS

1.1 Pin Function List

Pin name	I/O	Function	
PA7-0 (Port A)	I/O	Port A is an 8-bit I/O port for which the input or output mode can be specified bit-wise.	
PB7-0 (Port B)	I/O	Port B is an 8-bit I/O port for which the input or output mode can be specified bit-wise.	
PC0/TxD	I/O or O	<p>Port C</p> <p>When used as port C, it is an 8-bit I/O port for which the input or output mode can be specified bit-wise.</p>	<p>Transmit Data</p> <p>When used for transmit data output, it is a serial data output pin.</p>
PC1/RxD	I/O or I		<p>Receive Data</p> <p>When used for receive data input, it is a serial data input pin.</p>
PC2/SCK	I/O or I/O		<p>Serial Clock</p> <p>When used for serial clock I/O, it is an output pin for the internal clock or an input pin for an external clock.</p>
PC3/INT2/TI	I/O or I or I		<p>Interrupt Request/Timer Input</p> <p>When used for interrupt request or timer input, it is a falling-edge triggered maskable interrupt input pin, or a timer input pin for external clock input, or an AC-input, zero-cross detection pin.</p>
PC4/TO	I/O or O		<p>Timer Output</p> <p>When used for timer output, it outputs a square wave having a count time of one-half cycle per internal clock cycle.</p>
PC5/CI	I/O or I		<p>Counter Input</p> <p>When used for counter input, it is an input pin for external pulses to the timer/event counter.</p>
PC6/CO0 PC7/CO1	I/O or O		<p>Counter Output0, 1</p> <p>When used for counter outputs 0 and 1, these pins output a programmable square wave from the timer/event counter.</p>
PD7-0/AD7-0	I/O or I/O		<p>Port D</p> <p>When used as Port D, it is an 8-bit I/O port for which the input or output mode can be specified byte-wise (μPD78C11A(A)).</p>
PF7-0/AB15-8	I/O or O	<p>Port F</p> <p>When used as Port F, it is an 8-bit I/O port for which the input or output mode can be specified bit-wise.</p>	<p>Address Bus</p> <p>When using external memory, it acts as an address bus.</p>
WR (Write Strobe)	O	This is a strobe signal that is output for external memory write operations. It goes high except during the external memory's data write cycle. Output has high impedance when the RESET signal is low or during hardware STOP mode.	
RD (Read Strobe)	O	This is a strobe signal that is output for external memory read operations. It goes high except during the external memory's data read cycle. Output has high impedance when the RESET signal is low or during hardware STOP mode.	
ALE (Address Latch Enable)	O	A strobe signal is used to externally latch the low-order address data output to PD0 to PD7 for external memory access. Output has high impedance when the RESET signal is low or during hardware STOP mode.	

Pin name	I/O	Function												
MODE0 MODE1 (Mode)	I/O	In the μPD78C11A(A) and 78C12A(A), the MODE0 pin is set to "0" (low) and the MODE1 pin is set to "1" (high) <b>(Note)</b> . In the μPD78C10A(A), the MODE0 and MODE1 pins are used to select one of three external memory sizes: 4 Kbytes, 16 Kbytes, or 64 Kbytes. <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>MODE0</th> <th>MODE1</th> <th>External memory</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>4 Kbytes</td> </tr> <tr> <td>1</td> <td>0</td> <td>16 Kbytes</td> </tr> <tr> <td>1</td> <td>1</td> <td>64 Kbytes</td> </tr> </tbody> </table> If MODE0 and MODE1 are both set to "1" <b>(Note)</b> , a control signal is output synchronously with ALE.	MODE0	MODE1	External memory	0	0	4 Kbytes	1	0	16 Kbytes	1	1	64 Kbytes
MODE0	MODE1	External memory												
0	0	4 Kbytes												
1	0	16 Kbytes												
1	1	64 Kbytes												
NMI (Non-Maskable Interrupt)	I	This is a falling edge-triggered nonmaskable interrupt input pin.												
INT1 (Interrupt Request)	I	INT1 is a rising edge-triggered maskable interrupt input pin. It is also an AC-input, zero-cross detection pin.												
AN7-0 (Analog Input)	I	These are eight analog inputs to the A/D converter. AN4 to AN7 can also be used as inputs for falling edge detection.												
V <sub>AREF</sub> (Reference Voltage)	I	This pin can be used as a reference voltage input for the A/D converter or as a control pin for A/D converter operation.												
AV <sub>DD</sub> (Analog V <sub>DD</sub> )		This is the power supply pin for the A/D converter.												
AV <sub>SS</sub> (Analog V <sub>SS</sub> )		This is the ground pin for the A/D converter.												
X1, X2 (Crystal)		These are the crystal pins for the system clock oscillator. X1 inputs an external clock. X2 inputs the inverted clock from X1. ★												
RESET (Reset)	I	This is the system reset input pin (active low).												
STOP (Stop)	I	This is the control signal input pin during hardware STOP mode. Low-level input stops the system clock oscillator.												
V <sub>DD</sub>		Positive power supply pin												
V <sub>SS</sub>		Ground pin												

**Note** These must be pulled up using a pull-up resistance value (R) of  $4 \text{ (k}\Omega) \leq R \leq 0.4 \text{ t}_{\text{CYC}} \text{ (k}\Omega)$ . (t<sub>CYC</sub> is in ns units.)

**Remark** On-chip pull-up resistors for Ports A, B, and C are available as mask options on the μPD78C11A(A) or 78C12A(A).

**1.2 Pin I/O Lines**

Tables 1-1 and 1-2 list the I/O lines to the various pins, and (1) to (15) show partial diagrams of these lines.


**Table 1-1. Pin Type Numbers ( $\mu$ PD78C10A(A))**

Pin name	Type No.	Pin name	Type No.
PA7-0	5	RESET	2
PB7-0	5	RD	4
PC1-0	5	WR	4
PC2/SCK	8	ALE	4
PC3/INT2	10	STOP	2
PC7-4	5	MODE0	11
PD7-0	5	MODE1	11
PF7-0	5	AN3-0	7
NMI	2	AN7-4	12
INT1	9	V <sub>AREF</sub>	13


**Table 1-2. Pin Type Numbers ( $\mu$ PD78C11A(A), 78C12A(A))**

Pin name	Type No.	Pin name	Type No.
PA7-0	5-A	RESET	2
PB7-0	5-A	RD	4
PC1-0	5-A	WR	4
PC2/SCK	8-A	ALE	4
PC3/INT2	10-A	STOP	2
PC7-4	5-A	MODE0	11
PD7-0	5	MODE1	11
PF7-0	5	AN3-0	7
NMI	2	AN7-4	12
INT1	9	V <sub>AREF</sub>	13


(1) Type1




(2) Type2




(3) Type4




(4) Type4-A




(5) Type5




(6) Type5-A



(7) Type7




(8) Type8







(12) Type10-A




(13) Type11



(14) Type12



(15) Type13





### 1.3 Pin Mask Options

The following mask options are available for pins in the  $\mu$ PD78C11A(A) and 78C12A(A). They are selectable bit-wise according to the use objective.

Pin name	Mask option
PA7-0	(a) On-chip pull-up resistor (b) No on-chip pull-up resistor
PB7-0	
PC7-0	

- Cautions**
1. If there is an on-chip pull-up resistor for PC3, the zero-cross function will not operate normally.
  2. The  $\mu$ PD78C10A(A) has no mask options.

### 1.4 Recommended Connections of Unused Pins

Pin	Recommended connection
PA7-0	Connect via a resistor to V <sub>SS</sub> or V <sub>DD</sub> .
PB7-0	
PC7-0	
PD7-0	
PF7-0	
$\overline{RD}$	No connection
$\overline{WR}$	
ALE	
$\overline{STOP}$	Connect to V <sub>DD</sub> .
INT1, NMI	Connect to V <sub>SS</sub> or V <sub>DD</sub> .
AV <sub>DD</sub>	Connect to V <sub>DD</sub> .
V <sub>AREF</sub>	Connect to V <sub>SS</sub> .
AV <sub>SS</sub>	
AN7-0	Connect to AV <sub>SS</sub> or AV <sub>DD</sub> .

**2. DIFFERENCES BETWEEN (1) μPD78C10A(A) AND (2) μPD78C11A(A) AND 78C12A(A)**

The main difference between the μPD78C10A(A) and the μPD78C11A(A) and 78C12A(A) is that the μPD78C10A(A) does not have an on-chip mask programmable ROM. This results in the memory mapping differences described below.

(1) μPD78C10A(A)

Because the μPD78C10A(A) does not have on-chip ROM, all memory except for the on-chip RAM area (FF00H to FFFFH) are installed externally. The amount of externally installed memory can be set using the MODE0 and MODE1 pins. As shown in the following table and in Figure 2-1, there are three memory access options: 4 Kbytes (0000H to 0FFFH), 16 Kbytes (0000H to 3FFFH) and 64 Kbytes (0000H to FFFFH).

Operation mode	Control pins		External memory	On-chip RAM
	MODE1	MODE0		
4-Kbyte access	0	0	4 Kbytes (addresses 0000H to 0FFFH)	Addresses FF00H to FFFFH
16-Kbyte access	0	1	16 Kbytes (addresses 0000H to 3FFFH)	Addresses FF00H to FFFFH
64-Kbyte access	1	1	64 Kbytes (addresses 0000H to FFFFH)	Addresses FF00H to FFFFH

External memory can be accessed via PD0 to PD7 (multiplexed address/data buses), PF0 to PF7 (address buses), or the  $\overline{RD}$ ,  $\overline{WR}$ , or ALE signals. When accessing 4 Kbytes or 16 Kbytes of external memory, address buses (PF0 to PF7) that are not being used as address lines can be used as an ordinary I/O port.

Use the MODE0 and MODE1 pins to select the amount of externally installed memory and set the memory mapping register's MM2, MM1, and MM0 bits to "0".

(2) μPD78C11A(A), 78C12A(A)


The μPD78C11A(A) has on-chip mask programmable ROM from addresses 0000H to 0FFFH and on-chip RAM from addresses FF00H to FFFFH. Up to 60 Kbytes (addresses 1000H to FFFFH) of external expansion memory can be added in steps. The μPD78C12A(A) has on-chip mask programmable ROM from addresses 0000H to 1FFFH and on-chip RAM from addresses FF00H to FFFFH. Up to 56 Kbytes (addresses 2000H to FFFFH) of external expansion memory can be added in steps.

Set the memory mapping register to select among five external expansion memory modes: no external memory, 256 bytes, 4 Kbytes, 16 Kbytes, and 56 or 60 Kbytes<sup>(Note)</sup>. External memory can be accessed via PD0 to PD7 (multiplexed address/data buses), PF0 to PF7 (address buses), or using the  $\overline{RD}$ ,  $\overline{WR}$ , or ALE signals. External memory can contain either programs or data. Some address buses (PF0 to PF7) are used as address lines, depending on the memory size, and any remaining address buses can be used as an ordinary I/O port.

PF7	PF6	PF5	PF4	PF3	PF2	PF1	PF0	External memory
Port	Port	Port	Port	Port	Port	Port	Port	256 bytes max
Port	Port	Port	Port	AB11	AB10	AB9	AB8	4 Kbytes max
Port	Port	AB13	AB12	AB11	AB10	AB9	AB8	16 Kbytes max
AB15	AB14	AB13	AB12	AB11	AB10	AB9	AB8	56/60 Kbytes max <sup>(Note)</sup>

**Note** 56 Kbytes for the μPD78C12A(A) and 60 Kbytes for the μPD78C11A(A)

Figure 2-1.  $\mu$ PD78C10A(A) Memory Map



### 3. RESET OPERATION

Low-level input to the  $\overline{\text{RESET}}$  input causes a system reset, after which the following states occur.

- INTERRUPT ENABLE F/F is reset and the interrupt disable state occurs.
- All interrupt mask registers are set (to "1") so that all interrupts are masked.
- The interrupt request flag is set (to "0") so that any pending interrupt is released.
- All PSWs are reset (to "0").
- 0000H is loaded into the program counter (PC).
- The MODE A register, MODE B register, MODE C register, and MODE F register are set to FFH and the MM0, MM1, and MM2 bits in the mode control C register and memory mapping register are reset (to "0"). Port A, Port B, Port C, Port D, and Port F all become input ports (high-impedance output).
- All test flags except the SB flag are reset (to "0").
- The timer mode register is set to FFH and the timer F/F is reset.
- The timer/event counter's mode registers (ETMM, EOM) are reset (to "0").
- The serial interface's serial mode high register (SMH) is reset (to "0") and the serial mode low register (SML) is set to 48H.
- The A/D converter's A/D channel mode register is reset (to "0").
- The  $\overline{\text{WR}}$ ,  $\overline{\text{RD}}$ , and ALE signal are set for high impedance.
- Zero cross mode register (ZCM) bits ZC1 and ZC2 are set to "1".
- The internal timers are initialized.
- The data memory and the contents of the following registers are undefined.
  - Stack pointer (SP)
  - Expansion accumulators (EA, EA') and accumulators (A, A')
  - General-purpose registers (B, C, D, E, H, L, B', C', D', E', H', L')
  - Output latch for each port
  - Timer REG0 and REG1 (TM0, TM1)
  - Timer/event counter REG0 and REG1 (ETM0, ETM1)
  - Memory mapping register's RAE bit
  - Test flags' SB flag

When  $\overline{\text{RESET}}$  input goes high, the reset state is canceled and program execution begins from address 0000H. At that point, initialize or reinitialize the various register contents as required by the program.

Table 3-1 lists various hardware states after reset and Table 3-2 lists various pin states after reset.

**Table 3-1. Hardware States after Reset**

Hardware			State after reset
Internal data memory	During power-on reset		Previous contents are retained
	RESET input during normal operation	During CPU write operation	Undefined
		Write address data Other address data	Previous contents are retained
	Operation other than CPU write		
RESET input during standby mode			
Expansion accumulators (EA, EA')			Undefined
Accumulators (A, A')			
General-purpose registers (B, C, D, E, H, L, B', C', D', E', H', L')			
Working register's vector registers (V, V')			
Program counter (PC)			0000H
Stack pointer (SP)			Undefined
Ports	Mode registers (MA, MB, MC, MF)		FFH
	MCC register		00H
	MM register (bits MM0 to MM2)		0
Output latch for each port			Undefined
Interrupt	INTERRUPT ENABLE F/F		0
	Request flag		0
	Mask register		FFH
Test flags (except SB flag)			0
Standby flag (SB)	During power-on reset		1
	During standby mode		Previous contents are retained
	RESET input during normal operation		Contents prior to RESET input are retained
Timer	Timer mode register (TMM)		FFH
	Timer F/F		0
	Timer registers (TM0, TM1)		Undefined
Timer/event counter	Timer/event counter mode register (ETMM)		00H
	Timer/event counter output mode register (EOM)		
	Timer/event counter registers (ETM0, ETM1)		Undefined
	Timer/event counter capture register (ECPT)		
	Timer/event counter (ECNT)		
Serial interface	Serial mode high register (SMH)		00H
	Serial mode low register (SML)		48H
A/D channel mode register (ANM)			00H
MM register (MM3, RAE bit)			Undefined
Zero-cross mode register (bits ZC1 and ZC2)			1

★

★

★

Table 3-2. Pin States after Reset

Pin	State after reset
$\overline{WR}$	High impedance
$\overline{RD}$	
ALE	
All ports (PA, PB, PC, PD, PF)	

4. INSTRUCTION SET

4.1 Operand Symbols and Definitions

Symbol	Definition
r	V, A, B, C, D, E, H, L
r1	EAH, EAL, B, C, D, E, H, L
r2	A, B, C
sr	PA, PB, PC, PD, PF, MKH, MKL, ANM, SMH, SML, EOM, ETMM, TMM, MM, MCC, MA, MB, MC, MF, TXB, TM0, TM1, ZCM
sr1	PA, PB, PC, PD, PF, MKH, MKL, ANM, SMH, EOM, TMM, RXB, CR0, CR1, CR2, CR3
sr2	PA, PB, PC, PD, PF, MKH, MKL, ANM, SMH, EOM, TMM
sr3	ETM0, ETM1
sr4	ECNT, ECPT
rp	SP, B, D, H
rp1	V, B, D, H, EA
rp2	SP, B, D, H, EA
rp3	B, D, H
rpa	B, D, H, D +, H +, D -, H -
rpa1	B, D, H
rpa2	B, D, H, D +, H +, D -, H -, D + byte, H + A, H + B, H + EA, H + byte
rpa3	D, H, D ++, H ++, D + byte, H + A, H + B, H + EA, H + byte
wa	8 bit immediate data
word	16 bit immediate data
byte	8 bit immediate data
bit	3 bit immediate data
f	CY, HC, Z
irf	NMI <sup>(Note)</sup> , FT0, FT1, F1, F2, FE0, FE1, FEIN, FAD, FSR, FST, ER, OV, AN4, AN5, AN6, AN7, SB

**Note** "NMI" can also be written as "FNMI".

**Remarks**

1. sr to sr4 (special register)

PA :PORT A	ETMM :TIMER/EVENT
PB :PORT B	COUNTER MODE
PC :PORT C	EOM :TIMER/EVENT
PD :PORT D	COUNTER OUTPUT MODE
PF :PORT F	ANM :A/D CHANNEL MODE
MA :MODE A	CR0 :A/D CONVERSION
MB :MODE B	to RESULT 0 to 3
MC :MODE C	CR3
MCC :MODE CONTROL C	TXB :Tx BUFFER
MF :MODE F	RXB :Rx BUFFER
MM :MEMORY MAPPING	SMH :SERIAL MODE High
TM0 :TIMER REG0	SML :SERIAL MODE Low
TM1 :TIMER REG1	MKH :MASK High
TMM :TIMER MODE	MKL :MASK Low
ETM0:TIMER/EVENT	ZCM :ZERO CROSS MODE
COUNTER REG0	
ETM1:TIMER/EVENT	
COUNTER REG1	
ECNT:TIMER/EVENT	
COUNTER UPCOUNTER	
ECPT:TIMER/EVENT	
COUNTER CAPTURE	

2. rp to rp3 (register pair)

SP :STACK POINTER
B :BC
D :DE
H :HL
V :VA
EA :EXTENDED ACCUMULATOR

3. rpa to rpa3 (rp addressing)

B	:(BC)
D	:(DE)
H	:(HL)
D +	:(DE)+
H +	:(HL)+
D -	:(DE)-
H -	:(HL)-
D ++	:(DE)**
H ++	:(HL)**
D + byte	:(DE + byte)
H + A	:(HL + A)
H + B	:(HL + B)
H + EA	:(HL + EA)
H + byte	:(HL + byte)

4. f (flag)

CY :CARRY
HC :HALF CARRY
Z :ZERO

5. irf (interrupt flag)

NMI :NMI INPUT
FT0 :INTFT0
FT1 :INTFT1
F1 :INTF1
F2 :INTF2
FE0 :INTFE0
FE1 :INTFE1
FEIN :INTFEIN
FAD :INTFAD
FSR :INTFSR
FST :INTFST
ER :ERROR
OV :OVERFLOW
AN4 :ANALOG INPUT4 to 7
to
AN7
SB :STANDBY

4.2 Description of Instruction Code Symbols

r

R <sub>2</sub>	R <sub>1</sub>	R <sub>0</sub>	reg
0	0	0	V
0	0	1	A
0	1	0	B
0	1	1	C
1	0	0	D
1	0	1	E
1	1	0	H
1	1	1	L

r1

T <sub>2</sub>	T <sub>1</sub>	T <sub>0</sub>	reg
0	0	0	EAH
0	0	1	EAL
0	1	0	B
0	1	1	C
1	0	0	D
1	0	1	E
1	1	0	H
1	1	1	L

rpa

A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	addressing
0	0	0	0	—
0	0	0	1	(BC)
0	0	1	0	(DE)
0	0	1	1	(HL)
0	1	0	0	(DE) <sup>+</sup>
0	1	0	1	(HL) <sup>+</sup>
0	1	1	0	(DE) <sup>-</sup>
0	1	1	1	(HL) <sup>-</sup>
1	0	1	1	(DE + byte)
1	1	0	0	(HL + A)
1	1	0	1	(HL + B)
1	1	1	0	(HL + EA)
1	1	1	1	(HL + byte)

sr

S <sub>5</sub>	S <sub>4</sub>	S <sub>3</sub>	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	Special-reg
0	0	0	0	0	0	PA
0	0	0	0	0	1	PB
0	0	0	0	1	0	PC
0	0	0	0	1	1	PD
0	0	0	1	0	1	PF
0	0	0	1	1	0	MKH
0	0	0	1	1	1	MKL
0	0	1	0	0	0	ANM
0	0	1	0	0	1	SMH
0	0	1	0	1	0	SML
0	0	1	0	1	1	EOM
0	0	1	1	0	0	ETMM
0	0	1	1	0	1	TMM
0	1	0	0	0	0	MM
0	1	0	0	0	1	MCC
0	1	0	0	1	0	MA
0	1	0	0	1	1	MB
0	1	0	1	0	0	MC
0	1	0	1	1	1	MF
0	1	1	0	0	0	TXB
0	1	1	0	0	1	RXB
0	1	1	0	1	0	TM0
0	1	1	0	1	1	TM1
1	0	0	0	0	0	CR0
1	0	0	0	0	1	CR1
1	0	0	0	1	0	CR2
1	0	0	0	1	1	CR3
1	0	1	0	0	0	ZCM

rpa3

C <sub>3</sub>	C <sub>2</sub>	C <sub>1</sub>	C <sub>0</sub>	addressing
0	0	1	0	(DE)
0	0	1	1	(HL)
0	1	0	0	(DE) <sup>++</sup>
0	1	0	1	(HL) <sup>++</sup>
1	0	1	1	(DE + byte)
1	1	0	0	(HL + A)
1	1	0	1	(HL + B)
1	1	1	0	(HL + EA)
1	1	1	1	(HL + byte)

irf

I <sub>4</sub>	I <sub>3</sub>	I <sub>2</sub>	I <sub>1</sub>	I <sub>0</sub>	INTF
0	0	0	0	0	NMI
0	0	0	0	1	FT0
0	0	0	1	0	FT1
0	0	0	1	1	F1
0	0	1	0	0	F2
0	0	1	0	1	FE0
0	0	1	1	0	FE1
0	0	1	1	1	FEIN
0	1	0	0	0	FAD
0	1	0	0	1	FSR
0	1	0	1	0	FST
0	1	0	1	1	ER
0	1	1	0	0	OV
1	0	0	0	0	AN4
1	0	0	0	1	AN5
1	0	0	1	0	AN6
1	0	0	1	1	AN7
1	0	1	0	0	SB

sr3

U <sub>0</sub>	Special-reg
0	ETM0
1	ETM1

sr4

V <sub>0</sub>	Special-reg
0	ECNT
1	ECPT

rp

P <sub>2</sub>	P <sub>1</sub>	P <sub>0</sub>	reg-pair
0	0	0	SP
0	0	1	BC
0	1	0	DE
0	1	1	HL
1	0	0	EA

rp1

Q <sub>2</sub>	Q <sub>1</sub>	Q <sub>0</sub>	reg-pair
0	0	0	VA
0	0	1	BC
0	1	0	DE
0	1	1	HL
1	0	0	EA

f

F <sub>2</sub>	F <sub>1</sub>	F <sub>0</sub>	Flag
0	0	0	—
0	1	0	CY
0	1	1	HC
1	0	0	Z



### 4.3 Instruction Execution Times

Below, one state is equal to three clock cycles. When using a 15-MHz clock, one state is 200 ns (= 3 x 1/15  $\mu$ s). In this case, the minimum execution time for a four-state instruction time is 0.8  $\mu$ s.

Instruction group	Mnemonic	Operand	Instruction code				States	Operation	Skip condition
			B1	B2	B3	B4			
8-bit data transfer instructions	MOV	r1, A	00011T <sub>2</sub> T <sub>1</sub> T <sub>0</sub>				4	r1←A	
		A, r1	00001T <sub>2</sub> T <sub>1</sub> T <sub>0</sub>				4	A←r1	
		* sr, A	01001101	11S <sub>5</sub> S <sub>4</sub> S <sub>3</sub> S <sub>2</sub> S <sub>1</sub> S <sub>0</sub>			10	sr←A	
		* A, sr1	01001100	11S <sub>5</sub> S <sub>4</sub> S <sub>3</sub> S <sub>2</sub> S <sub>1</sub> S <sub>0</sub>			10	A←sr1	
		r, word	01110000	01101R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>	Low Adrs	High Adrs	17	r←(word)	
		word, r	01110000	01111R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>	Low Adrs	High Adrs	17	(word)←r	
	MVI	* r, byte	01101R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>	←Data→			7	r←byte	
		sr2, byte	01100100	S <sub>3</sub> 0000S <sub>2</sub> S <sub>1</sub> S <sub>0</sub>	Data		14	sr2←byte	
	MVIW	* wa, byte	01110001	←Offset→	Data		13	(V.wa)←byte	
	MVIX	* rpa1, byte	010010A <sub>1</sub> A <sub>0</sub>	←Data→			10	(rpa1)←byte	
	STAW	* wa	01100011	←Offset→			10	(V.wa)←A	
	LDAW	* wa	00000001	←Offset→			10	A←(V.wa)	
	STAX	* rpa2	A <sub>3</sub> 0111A <sub>2</sub> A <sub>1</sub> A <sub>0</sub>	Data <sup>(Note 1)</sup>			7/13 <sup>(Note 3)</sup>	(rpa2)←A	
	LDAX	* rpa2	A <sub>3</sub> 0101A <sub>2</sub> A <sub>1</sub> A <sub>0</sub>	Data <sup>(Note 1)</sup>			7/13 <sup>(Note 3)</sup>	A←(rpa2)	
	EXX		00010001				4	{B↔B', C↔C', D↔D' E↔E', H↔H', L↔L'}	
	EXA		00010000				4	V,A↔V',A', EA↔EA'	
	EXH		01010000				4	H,L↔H',L'	
	BLOCK		00110001				13 (C+1)	(DE) <sup>+</sup> ←(HL) <sup>+</sup> ,C←C-1 End if borrow	
16-bit data transfer instructions	DMOV	rp3, EA	101101P <sub>1</sub> P <sub>0</sub>				4	rp3 <sub>L</sub> ←EAL, rp3 <sub>H</sub> ←EAH	
		EA, rp3	101001P <sub>1</sub> P <sub>0</sub>				4	EAL←rp3 <sub>L</sub> , EAH←rp3 <sub>H</sub>	

Instruction group	Mnemonic	Operand	Instruction code				States	Operation	Skip condition
			B1	B2	B3	B4			
16-bit data transfer instructions	DMOV	sr3, EA	01001000	1101001U <sub>0</sub>			14	sr3←EA	
		EA, sr4	↓ ↓ ↓	1100000V <sub>0</sub>			14	EA←sr4	
	SBCD	word	01110000	00011110	Low Adrs	High Adrs	20	(word)←C, (word + 1)←B	
	SDED	word	↓ ↓ ↓	00101110	↓ ↓ ↓	↓ ↓ ↓	20	(word)←E, (word + 1)←D	
	SHLD	word	↓ ↓ ↓	00111110	↓ ↓ ↓	↓ ↓ ↓	20	(word)←L, (word + 1)←H	
	SSPD	word	↓ ↓ ↓	00001110	↓ ↓ ↓	↓ ↓ ↓	20	(word)←SP <sub>L</sub> , (word + 1)←SP <sub>H</sub>	
	STEAX	rpa3	01001000	1001C <sub>3</sub> C <sub>2</sub> C <sub>1</sub> C <sub>0</sub>	Data <sup>(Note 2)</sup>		14/20 <sup>(Note 3)</sup>	(rpa3)←EAL, (rpa3 + 1)←EAH	
	LBCD	word	01110000	00011111	Low Adrs	High Adrs	20	C←(word), B←(word + 1)	
	LDED	word	↓ ↓ ↓	00101111	↓ ↓ ↓	↓ ↓ ↓	20	E←(word), D←(word + 1)	
	LHLD	word	↓ ↓ ↓	00111111	↓ ↓ ↓	↓ ↓ ↓	20	L←(word), H←(word + 1)	
	LSPD	word	↓ ↓ ↓	00001111	↓ ↓ ↓	↓ ↓ ↓	20	SP <sub>L</sub> ←(word), SP <sub>H</sub> ←(word + 1)	
	LDEAX	rpa3	01001000	1000C <sub>3</sub> C <sub>2</sub> C <sub>1</sub> C <sub>0</sub>	Data <sup>(Note 2)</sup>		14/20 <sup>(Note 3)</sup>	EAL←(rpa3), EAH←(rpa3 + 1)	
	PUSH	rp1	10110Q <sub>2</sub> Q <sub>1</sub> Q <sub>0</sub>				13	(SP - 1)←rp1 <sub>H</sub> , (SP - 2)←rp1 <sub>L</sub> SP←SP - 2	
	POP	rp1	10100Q <sub>2</sub> Q <sub>1</sub> Q <sub>0</sub>				10	rp1 <sub>L</sub> ←(SP), rp1 <sub>H</sub> ←(SP + 1) SP←SP + 2	
	LXI *	rp2, word	0P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> 0100	←Low Byte→	High Byte		10	rp2←word	
TABLE		01001000	10101000			17	C←(PC + 3 + A) B←(PC + 3 + A + 1)		
8-bit arithmetic instructions (register)	ADD	A, r	01100000	11000R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>			8	A←A + r	
		r, A	↓ ↓ ↓	0100	↓ ↓ ↓	↓ ↓ ↓	8	r←r + A	
	ADC	A, r	↓ ↓ ↓	1101	↓ ↓ ↓	↓ ↓ ↓	8	A←A + r + CY	
		r, A	↓ ↓ ↓	0101	↓ ↓ ↓	↓ ↓ ↓	8	r←r + A + CY	

Instruction group	Mnemonic	Operand	Instruction code				States	Operation	Skip condition
			B1	B2	B3	B4			
8-bit arithmetic instructions (register)	ADDNC	A, r	01100000	10100R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>			8	$A \leftarrow A + r$	No Carry
		r, A		0010			8	$r \leftarrow r + A$	No Carry
	SUB	A, r		1110			8	$A \leftarrow A - r$	
		r, A		0110			8	$r \leftarrow r - A$	
	SBB	A, r		1111			8	$A \leftarrow A - r - CY$	
		r, A		0111			8	$r \leftarrow r - A - CY$	
	SUBNB	A, r		1011			8	$A \leftarrow A - r$	No Borrow
		r, A		0011			8	$r \leftarrow r - A$	No Borrow
	ANA	A, r		10001R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>			8	$A \leftarrow A \wedge r$	
		r, A		0000			8	$r \leftarrow r \wedge A$	
	ORA	A, r		1001			8	$A \leftarrow A \vee r$	
		r, A		0001			8	$r \leftarrow r \vee A$	
	XRA	A, r		10010R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>			8	$A \leftarrow A \nabla r$	
		r, A		0001			8	$r \leftarrow r \nabla A$	
	GTA	A, r		10101R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>			8	$A - r - 1$	No Borrow
		r, A		0010			8	$r - A - 1$	No Borrow
	LTA	A, r		1011			8	$A - r$	Borrow
		r, A		0011			8	$r - A$	Borrow
	NEA	A, r		1110			8	$A - r$	No Zero
		r, A		0110			8	$r - A$	No Zero

Instruction group	Mnemonic	Operand	Instruction code				States	Operation	Skip condition
			B1	B2	B3	B4			
8-bit arithmetic instructions (register)	EQA	A, r	01100000	11111R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>			8	$A - r$	Zero
		r, A		0111			8	$r - A$	Zero
	ONA	A, r		1100			8	$A \wedge r$	No Zero
	OFFA	A, r		1101			8	$r \wedge A$	Zero
8-bit arithmetic instructions (memory)	ADDX	rpa	01110000	11000A <sub>2</sub> A <sub>1</sub> A <sub>0</sub>			11	$A \leftarrow A + (rpa)$	
	ADCX	rpa		1101			11	$A \leftarrow A + (rpa) + CY$	
	ADDNCX	rpa		1010			11	$A \leftarrow A + (rpa)$	No Carry
	SUBX	rpa		1110			11	$A \leftarrow A - (rpa)$	
	SBBX	rpa		1111			11	$A \leftarrow A - (rpa) - CY$	
	SUBNBX	rpa		1011			11	$A \leftarrow A - (rpa)$	No Borrow
	ANAX	rpa		10001A <sub>2</sub> A <sub>1</sub> A <sub>0</sub>			11	$A \leftarrow A \wedge (rpa)$	
	ORAX	rpa		1001			11	$A \leftarrow A \vee (rpa)$	
	XRAX	rpa		10010A <sub>2</sub> A <sub>1</sub> A <sub>0</sub>			11	$A \leftarrow A \nabla (rpa)$	
	GTAX	rpa		10101A <sub>2</sub> A <sub>1</sub> A <sub>0</sub>			11	$A - (rpa) - 1$	No Borrow
	LTAX	rpa		1011			11	$A - (rpa)$	Borrow
	NEAX	rpa		1110			11	$A - (rpa)$	No Zero
	EQAX	rpa		1111			11	$A - (rpa)$	Zero
	ONAX	rpa		1100			11	$A \wedge (rpa)$	No Zero
	OFFAX	rpa		1101			11	$A \wedge (rpa)$	Zero

Instruction group	Mnemonic	Operand	Instruction code				States	Operation	Skip condition
			B1	B2	B3	B4			
Immediate data arithmetic instructions	ADI	* A, byte	01000110	← Data →			7	$A \leftarrow A + \text{byte}$	
		r, byte	01110100	01000R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>	Data		11	$r \leftarrow r + \text{byte}$	
		sr2, byte	0110 ↓	S <sub>3</sub> 1000S <sub>2</sub> S <sub>1</sub> S <sub>0</sub>	↓		20	$sr2 \leftarrow sr2 + \text{byte}$	
	ACI	* A, byte	01010110	← Data →			7	$A \leftarrow A + \text{byte} + CY$	
		r, byte	01110100	01010R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>	Data		11	$r \leftarrow r + \text{byte} + CY$	
		sr2, byte	0110 ↓	S <sub>3</sub> 1010S <sub>2</sub> S <sub>1</sub> S <sub>0</sub>	↓		20	$sr2 \leftarrow sr2 + \text{byte} + CY$	
	ADINC	* A, byte	00100110	← Data →			7	$A \leftarrow A + \text{byte}$	No Carry
		r, byte	01110100	00100R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>	Data		11	$r \leftarrow r + \text{byte}$	No Carry
		sr2, byte	0110 ↓	S <sub>3</sub> 0100S <sub>2</sub> S <sub>1</sub> S <sub>0</sub>	↓		20	$sr2 \leftarrow sr2 + \text{byte}$	No Carry
	SUI	* A, byte	01100110	← Data →			7	$A \leftarrow A - \text{byte}$	
		r, byte	01110100	01100R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>	Data		11	$r \leftarrow r - \text{byte}$	
		sr2, byte	0110 ↓	S <sub>3</sub> 1100S <sub>2</sub> S <sub>1</sub> S <sub>0</sub>	↓		20	$sr2 \leftarrow sr2 - \text{byte}$	
	SBI	* A, byte	01110110	← Data →			7	$A \leftarrow A - \text{byte} - CY$	
		r, byte	01110100	01110R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>	Data		11	$r \leftarrow r - \text{byte} - CY$	
		sr2, byte	0110 ↓	S <sub>3</sub> 1110S <sub>2</sub> S <sub>1</sub> S <sub>0</sub>	↓		20	$sr2 \leftarrow sr2 - \text{byte} - CY$	
	SUIB	* A, byte	00110110	← Data →			7	$A \leftarrow A - \text{byte}$	No Borrow
		r, byte	01110100	00110R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>	Data		11	$r \leftarrow r - \text{byte}$	No Borrow
		sr2, byte	0110 ↓	S <sub>3</sub> 0110S <sub>2</sub> S <sub>1</sub> S <sub>0</sub>	↓		20	$sr2 \leftarrow sr2 - \text{byte}$	No Borrow
	ANI	* A, byte	00000111	← Data →			7	$A \leftarrow A \wedge \text{byte}$	
		r, byte	01110100	00001R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>	Data		11	$r \leftarrow r \wedge \text{byte}$	

Instruction group	Mnemonic	Operand	Instruction code				States	Operation	Skip condition
			B1	B2	B3	B4			
Immediate data arithmetic instructions	ANI	sr2, byte	01100100	S <sub>3</sub> 0001S <sub>2</sub> S <sub>1</sub> S <sub>0</sub>	Data		20	sr2 ← sr2 ∧ byte	
	*	A, byte	00010111	← Data →			7	A ← A ∨ byte	
	ORI	r, byte	01110100	00011R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>	Data		11	r ← r ∨ byte	
		sr2, byte	0110 ↓	S <sub>3</sub> 0011S <sub>2</sub> S <sub>1</sub> S <sub>0</sub>	↓		20	sr2 ← sr2 ∨ byte	
	*	A, byte	00010110	← Data →			7	A ← A ∨ byte	
	XRI	r, byte	01110100	00010R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>	Data		11	r ← r ∨ byte	
		sr2, byte	0110 ↓	S <sub>3</sub> 0010S <sub>2</sub> S <sub>1</sub> S <sub>0</sub>	↓		20	sr2 ← sr2 ∨ byte	
	*	A, byte	00100111	← Data →			7	A - byte - 1	No Borrow
	GTI	r, byte	01110100	00101R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>	Data		11	r - byte - 1	No Borrow
		sr2, byte	0110 ↓	S <sub>3</sub> 0101S <sub>2</sub> S <sub>1</sub> S <sub>0</sub>	↓		14	sr2 - byte - 1	No Borrow
	*	A, byte	00110111	← Data →			7	A - byte	Borrow
	LTI	r, byte	01110100	00111R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>	Data		11	r - byte	Borrow
		sr2, byte	0110 ↓	S <sub>3</sub> 0111S <sub>2</sub> S <sub>1</sub> S <sub>0</sub>	↓		14	sr2 - byte	Borrow
	*	A, byte	01100111	← Data →			7	A - byte	No Zero
	NEI	r, byte	01110100	01101R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>	Data		11	r - byte	No Zero
		sr2, byte	0110 ↓	S <sub>3</sub> 1101S <sub>2</sub> S <sub>1</sub> S <sub>0</sub>	↓		14	sr2 - byte	No Zero
	*	A, byte	01110111	← Data →			7	A - byte	Zero
	EQI	r, byte	01110100	01111R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>	Data		11	r - byte	Zero
		sr2, byte	0110 ↓	S <sub>3</sub> 1111S <sub>2</sub> S <sub>1</sub> S <sub>0</sub>	↓		14	sr2 - byte	Zero

Instruction group	Mnemonic	Operand	Instruction code				States	Operation	Skip condition
			B1	B2	B3	B4			
Immediate data arithmetic instructions	ONI	* A, byte	01000111	← Data →			7	$A \wedge \text{byte}$	No Zero
		r, byte	01110100	01001R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>	Data		11	$r \wedge \text{byte}$	No Zero
		sr2, byte	0110	S <sub>3</sub> 1001S <sub>2</sub> S <sub>1</sub> S <sub>0</sub>			14	sr2 $\wedge$ byte	No Zero
	OFFI	* A, byte	01010111	← Data →			7	$A \wedge \text{byte}$	Zero
		r, byte	01110100	01011R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>	Data		11	$r \wedge \text{byte}$	Zero
		sr2, byte	0110	S <sub>3</sub> 1011S <sub>2</sub> S <sub>1</sub> S <sub>0</sub>			14	sr2 $\wedge$ byte	Zero
Working register arithmetic instructions	ADDW	wa	01110100	11000000	offset		14	$A \leftarrow A + (V.wa)$	
	ADCW	wa		1101			14	$A \leftarrow A + (V.wa) + CY$	
	ADDNCW	wa		1010			14	$A \leftarrow A + (V.wa)$	No Carry
	SUBW	wa		1110			14	$A \leftarrow A - (V.wa)$	
	SBBW	wa		1111			14	$A \leftarrow A - (V.wa) - CY$	
	SUBNBW	wa		1011			14	$A \leftarrow A - (V.wa)$	No Borrow
	ANAW	wa		10001000			14	$A \leftarrow A \wedge (V.wa)$	
	ORAW	wa		1001			14	$A \leftarrow A \vee (V.wa)$	
	XRAW	wa		10010000			14	$A \leftarrow A \nabla (V.wa)$	
	GTAW	wa		10101000			14	$A - (V.wa) - 1$	No Borrow
	LTAW	wa		1011			14	$A - (V.wa)$	Borrow
	NEAW	wa		1110			14	$A - (V.wa)$	No Zero
	EQAW	wa		1111			14	$A - (V.wa)$	Zero
	ONAW	wa		1100			14	$A \wedge (V.wa)$	No Zero



Instruction group	Mnemonic	Operand	Instruction code				States	Operation	Skip condition
			B1	B2	B3	B4			
Working register arithmetic instructions	OFFAW	wa	01110100	11011000	Offset		14	$A \wedge (V.wa)$	Zero
	ANIW *	wa, byte	00000101	← Offset →	Data		19	$(V.wa) \leftarrow (V.wa) \wedge \text{byte}$	
	ORIW *	wa, byte	0001				19	$(V.wa) \leftarrow (V.wa) \vee \text{byte}$	
	GTIW *	wa, byte	0010				13	$(V.wa) - \text{byte} - 1$	No Borrow
	LTIW *	wa, byte	0011				13	$(V.wa) - \text{byte}$	Borrow
	NEIW *	wa, byte	0110				13	$(V.wa) - \text{byte}$	No Zero
	EQIW *	wa, byte	0111				13	$(V.wa) - \text{byte}$	Zero
	ONIW *	wa, byte	0100				13	$(V.wa) \wedge \text{byte}$	No Zero
	OFFIW *	wa, byte	0101				13	$(V.wa) \wedge \text{byte}$	Zero
16-bit arithmetic instructions	EADD	EA, r2	01110000	010000R <sub>1</sub> R <sub>0</sub>			11	$EA \leftarrow EA + r2$	
	DADD	EA, rp3	0100	110001P <sub>1</sub> P <sub>0</sub>			11	$EA \leftarrow EA + rp3$	
	DADC	EA, rp3		1101			11	$EA \leftarrow EA + rp3 + CY$	
	DADDNC	EA, rp3		1010			11	$EA \leftarrow EA + rp3$	No Carry
	ESUB	EA, r2	0000	011000R <sub>1</sub> R <sub>0</sub>			11	$EA \leftarrow EA - r2$	
	DSUB	EA, rp3	0100	111001P <sub>1</sub> P <sub>0</sub>			11	$EA \leftarrow EA - rp3$	
	DSBB	EA, rp3		1111			11	$EA \leftarrow EA - rp3 - CY$	
	DSUBNB	EA, rp3		1011			11	$EA \leftarrow EA - rp3$	No Borrow
	DAN	EA, rp3		100011P <sub>1</sub> P <sub>0</sub>			11	$EA \leftarrow EA \wedge rp3$	
	DOR	EA, rp3		1001			11	$EA \leftarrow EA \vee rp3$	
	DXR	EA, rp3		100101P <sub>1</sub> P <sub>0</sub>			11	$EA \leftarrow EA \nabla rp3$	

Instruction group	Mnemonic	Operand	Instruction code				States	Operation	Skip condition
			B1	B2	B3	B4			
16-bit arithmetic instructions	DGT	EA, rp3	01110100	101011P <sub>1</sub> P <sub>0</sub>			11	EA - rp3 - 1	No Borrow
	DLT	EA, rp3		1011			11	EA - rp3	Borrow
	DNE	EA, rp3		1110			11	EA - rp3	No Zero
	DEQ	EA, rp3		1111			11	EA - rp3	Zero
	DON	EA, rp3		1100			11	EA ^ rp3	No Zero
	DOFF	EA, rp3		1101			11	EA ^ rp3	Zero
Multiply/divide instructions	MUL	r2	01001000	001011R <sub>1</sub> R <sub>0</sub>			32	EA ← A × r2	
	DIV	r2		0011			59	EA ← EA ÷ r2, r2 ← remainder	
Increment/decrement instructions	INR	r2	010000R <sub>1</sub> R <sub>2</sub>				4	r2 ← r2 + 1	Carry
	INRW *	wa	00100000	← Offset →			16	(V.wa) ← (V.wa) + 1	Carry
	INX	rp	00P <sub>1</sub> P <sub>0</sub> 0010				7	rp ← rp + 1	
		EA	10101000				7	EA ← EA + 1	
	DCR	r2	010100R <sub>1</sub> R <sub>2</sub>				4	r2 ← r2 - 1	Borrow
	DCRW *	wa	00110000	← Offset →			16	(V.wa) ← (V.wa) - 1	Borrow
	DCX	rp	00P <sub>1</sub> P <sub>0</sub> 0011				7	rp ← rp - 1	
EA		10101001				7	EA ← EA - 1		
Other arithmetic instructions	DAA		01100001				4	Decimal Adjust Accumulator	
	STC		01001000	00101011			8	CY ← 1	
	CLC			00101010			8	CY ← 0	
	NEGA			00111010			8	A ← $\bar{A}$ + 1	

Instruction group	Mnemonic	Operand	Instruction code				States	Operation	Skip condition
			B1	B2	B3	B4			
Rotation/shift instructions	RLD		01001000	00111000			17	Rotate Left Digit	
	RRD			1001			17	Rotate Right Digit	
	RLL	r2		01R <sub>1</sub> R <sub>0</sub>			8	r <sub>2m+1</sub> ←r <sub>2m</sub> , r <sub>20</sub> ←CY, CY←r <sub>27</sub>	
	RLR	r2		00R <sub>1</sub> R <sub>0</sub>			8	r <sub>2m-1</sub> ←r <sub>2m</sub> , r <sub>27</sub> ←CY, CY←r <sub>20</sub>	
	SLL	r2		001001R <sub>1</sub> R <sub>0</sub>			8	r <sub>2m+1</sub> ←r <sub>2m</sub> , r <sub>20</sub> ←0, CY←r <sub>27</sub>	
	SLR	r2		00R <sub>1</sub> R <sub>0</sub>			8	r <sub>2m-1</sub> ←r <sub>2m</sub> , r <sub>27</sub> ←0, CY←r <sub>20</sub>	
	SLLC	r2		000001R <sub>1</sub> R <sub>0</sub>			8	r <sub>2m+1</sub> ←r <sub>2m</sub> , r <sub>20</sub> ←0, CY←r <sub>27</sub>	Carry
	SLRC	r2		00R <sub>1</sub> R <sub>0</sub>			8	r <sub>2m-1</sub> ←r <sub>2m</sub> , r <sub>27</sub> ←0, CY←r <sub>20</sub>	Carry
	DRLL	EA		10110100			8	EA <sub>n+1</sub> ←EA <sub>n</sub> , EA <sub>0</sub> ←CY, CY←EA <sub>15</sub>	
	DRLR	EA		0000			8	EA <sub>n-1</sub> ←EA <sub>n</sub> , EA <sub>15</sub> ←CY, CY←EA <sub>0</sub>	
	DSLL	EA		10100100			8	EA <sub>n+1</sub> ←EA <sub>n</sub> , EA <sub>0</sub> ←0, CY←EA <sub>15</sub>	
	DSLRL	EA		0000			8	EA <sub>n-1</sub> ←EA <sub>n</sub> , EA <sub>15</sub> ←0, CY←EA <sub>0</sub>	
	Jump instructions	JMP	* word	01010100	← Low Adrs →	High Adrs		10	PC←word
JB			00100001				4	PC <sub>H</sub> ←B, PC <sub>L</sub> ←C	
JR		word	11→jdisp 1→				10	PC←PC + 1 + jdisp1	
JRE		* word	0100111 ←jdisp→				10	PC←PC + 2 + jdisp	
JEA			01001000	00101000			8	PC←EA	
Call instructions	CALL	* word	01000000	← Low Adrs →	High Adrs		16	(SP - 1)←(PC + 3) <sub>H</sub> , (SP - 2)←(PC + 3) <sub>L</sub> PC←word, SP←SP - 2	
	CALB		01001000	00101001			17	(SP - 1)←(PC + 2) <sub>H</sub> , (SP - 2)←(PC + 2) <sub>L</sub> PC <sub>H</sub> ←B, PC <sub>L</sub> ←C, SP←SP - 2	
	CALF	* word	01111 ←fa→				13	(SP - 1)←(PC + 2) <sub>H</sub> , (SP - 2)←(PC + 2) <sub>L</sub> PC <sub>15-11</sub> ←00001, PC <sub>10-0</sub> ←fa, SP←SP - 2	

Instruction group	Mnemonic	Operand	Instruction code				States	Operation	Skip condition
			B1	B2	B3	B4			
Call instructions	CALT	word	100 ← ta →				16	$(SP - 1) \leftarrow (PC + 1)_H, (SP - 2) \leftarrow (PC + 1)_L$ $PC_L \leftarrow (128 + 2ta), PC_H \leftarrow (129 + 2ta), SP \leftarrow SP - 2$	
	SOFTI		01110010				16	$(SP - 1) \leftarrow PSW, (SP - 2) \leftarrow (PC + 1)_H,$ $(SP - 3) \leftarrow (PC + 1)_L, PC \leftarrow 0060H, SP \leftarrow SP - 3$	
Return instructions	RET		10111000				10	$PC_L \leftarrow (SP), PC_H \leftarrow (SP + 1)$ $SP \leftarrow SP + 2$	
	RETS		↓ 1001				10	$PC_L \leftarrow (SP), PC_H \leftarrow (SP + 1), SP \leftarrow SP + 2$ $PC \leftarrow PC + n$	Unconditional skip
	RETI		01100010				13	$PC_L \leftarrow (SP), PC_H \leftarrow (SP + 1),$ $PSW \leftarrow (SP + 2), SP \leftarrow SP + 3$	
Skip instructions	BIT *	bit, wa	01011B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	← Offset →			10	Skip if (V.wa) bit = 1	(V.wa)bit = 1
	SK	f	01001000	00001F <sub>2</sub> F <sub>1</sub> F <sub>0</sub>			8	Skip if f = 1	f = 1
	SKN	f		0001 ↓			8	Skip if f = 0	f = 0
	SKIT	irf		010l <sub>4</sub> l <sub>3</sub> l <sub>2</sub> l <sub>1</sub> l <sub>0</sub>			8	Skip if irf = 1, then reset irf	irf = 1
	SKNIT	irf		011l <sub>4</sub> l <sub>3</sub> l <sub>2</sub> l <sub>1</sub> l <sub>0</sub>			8	Skip if irf = 0 Reset irf, if irf = 1	irf = 0
CPU control instructions	NOP		00000000				4	No Operation	
	EI		10101010				4	Enable Interrupt	
	DI		10111010				4	Disable Interrupt	
	HLT		01001000	00111011			12	Set Halt Mode	
	STOP		01001000	10111011			12	Set Stop Mode	

- Notes**
- B2 (Data) indicates the case when rpa2 = D + byte or H + byte.
  - B3 (Data) indicates the case when rpa3 = D + byte or H + byte.
  - In the "States" column, the value on the right side of the slash indicates the case when rpa2 or rpa3 = D + byte, H + A, H + B, H + EA, or H + byte.

**Remark** For the skip condition, the idle states differ from the execution states and are as follows.

1-byte instructions	: 4 states	3-byte instructions with *	: 10 states
2-byte instructions with*	: 7 states	3-byte instructions	: 11 states
2-byte instructions	: 8 states	4-byte instructions	: 14 states

5. MODE REGISTER LIST

Mode register		Read/ Write	Function
MA	Mode A register	W	Bit-wise specification of input or output for Port A
MB	Mode B register	W	Bit-wise specification of input or output for Port B
MCC	Mode control C register	W	Bit-wise specification of port or control mode for Port C
MC	Mode C register	W	Bit-wise specification of input or output for Port C in port mode
MM	Memory mapping register	W	Specification of port or expansion mode for Port D and Port F
MF	Mode F register	W	Bit-wise specification of input or output for Port F in port mode
TMM	Timer mode register	R/W	Specification of timer operation mode
ETMM	Timer/event counter mode register	W	Specification of timer/event counter's operation mode
EOM	Timer/event counter output mode register	R/W	Control of output level for CO0 and CO1
SML	Serial mode register	W	Specification of serial interface's operation mode
SMH		R/W	
MKL	Interrupt mask register	R/W	Specification of interrupt request enable/disable state
MKH			
ANM	A/D channel mode register	R/W	Specification of A/D converter's operation mode
ZCM	Zero-cross mode register	W	Specification of zero-cross detection circuit operation

★

## 6. ELECTRICAL SPECIFICATIONS

Absolute maximum ratings ( $T_A = 25\text{ }^\circ\text{C}$ )

Parameter	Symbol	Conditions	Ratings	Unit
Power supply voltage	$V_{DD}$		-0.5 to +7.0	V
	$AV_{DD}$		$AV_{SS}$ to $V_{DD} + 0.5$	V
	$AV_{SS}$		-0.5 to +0.5	V
Input voltage	$V_I$		-0.5 to $V_{DD} + 0.5$	V
Output voltage	$V_O$		-0.5 to $V_{DD} + 0.5$	V
Output current, low	$I_{OL}$	Each output pin	4.0	mA
		Total (all pins)	100	mA
Output current, high	$I_{OH}$	Each output pin	-2.0	mA
		Total (all pins)	-50	mA
A/D converter reference input voltage	$V_{AREF}$		-0.5 to $AV_{DD} + 0.3$	V
Operating ambient temperature	$T_A$		-40 to +85	$^\circ\text{C}$
Storage temperature	$T_{stg}$		-65 to +150	$^\circ\text{C}$

- ★ **Caution** If the absolute maximum rating for any of the above parameters is exceeded even momentarily, it may adversely affect the quality of this product. In other words, these absolute maximum ratings have been set to prevent physical damage to the product. Do not use the product in such a way as to exceed any of these ratings.

Oscillation characteristics ( $T_A = -40$  to  $+85$  °C,  $V_{DD} = AV_{DD} + 5.0$  V  $\pm$  10%,  $V_{SS} = AV_{SS} = 0$  V,  $V_{DD} - 0.8$  V  $\leq$   $AV_{DD} \leq V_{DD}$ ,  $3.4$  V  $\leq V_{AREF} \leq AV_{DD}$ )

Resonator	Recommended circuit	Parameter	Condition	MIN.	MAX.	Unit
Ceramic resonator or crystal resonator <b>(Note)</b>		Oscillation frequency ( $f_{xx}$ )	A/D converter not used	4	15	MHz
			A/D converter used	5.8	15	MHz
External clock		X1 input frequency ( $f_x$ )	A/D converter not used	4	15	MHz
			A/D converter used	5.8	15	MHz
		X1 input rise, fall time ( $t_r, t_f$ )		0	20	ns
		X1 input low-level and high-level width ( $t_{\text{OL}}, t_{\text{OH}}$ )		20	250	ns

- Cautions**
- The oscillation circuit should be placed as close to the X1 and X2 pins as possible.
  - Do not place other signal lines in the shaded area.

**Note** When using a crystal resonator, the following external capacitance values are recommended.  
 $C_1 = C_2 = 10$  pF

**Capacitance** ( $T_A = 25$  °C,  $V_{DD} = V_{SS} = 0$  V)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Input capacitance	$C_i$	$f_c = 1$ MHz Unmeasured pins returned to 0 V.			10	pF
Output capacitance	$C_o$				20	pF
I/O capacitance	$C_{iO}$				20	pF

DC characteristics (T<sub>A</sub> = -40 to +85 °C, V<sub>DD</sub> = AV<sub>DD</sub> = +5.0 V ±10 %, V<sub>SS</sub> = AV<sub>SS</sub> = 0 V)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit	
Input voltage, low	V <sub>IL1</sub>	All except $\overline{\text{RESET}}$ , $\overline{\text{STOP}}$ , $\overline{\text{NMI}}$ , $\overline{\text{SCK}}$ , INT1, TI, and AN4 to AN7	0		0.8	V	
	V <sub>IL2</sub>	$\overline{\text{RESET}}$ , $\overline{\text{STOP}}$ , $\overline{\text{NMI}}$ , $\overline{\text{SCK}}$ , INT1, TI, and AN4 to AN7	0		0.2V <sub>DD</sub>	V	
Input voltage, high	V <sub>IH1</sub>	All except $\overline{\text{RESET}}$ , $\overline{\text{STOP}}$ , $\overline{\text{NMI}}$ , $\overline{\text{SCK}}$ , INT1, TI, AN4 to AN7, X1, and X2	2.2		V <sub>DD</sub>	V	
	V <sub>IH2</sub>	$\overline{\text{RESET}}$ , $\overline{\text{STOP}}$ , $\overline{\text{NMI}}$ , $\overline{\text{SCK}}$ , INT1, TI, AN4 to AN7, X1, and X2	0.8V <sub>DD</sub>		V <sub>DD</sub>	V	
Output voltage, low	V <sub>OL</sub>	I <sub>OL</sub> = 2.0 mA			0.45	V	
Output voltage, high	V <sub>OH</sub>	I <sub>OH</sub> = -1.0 mA	V <sub>DD</sub> - 1.0			V	
		I <sub>OH</sub> = -100 μA	V <sub>DD</sub> - 0.5			V	
Input current	I <sub>I</sub>	INT1 <sup>(Note 1)</sup> , TI (PC3) <sup>(Note 2)</sup> ; 0 V ≤ V <sub>I</sub> ≤ V <sub>DD</sub>			±200	μA	
Input leakage current	I <sub>LI</sub>	All except INT1, TI (PC3), and AN0 to AN7; 0 V ≤ V <sub>I</sub> ≤ V <sub>DD</sub>			±10	μA	
		AN7-0; 0 V ≤ V <sub>I</sub> ≤ V <sub>DD</sub>			±1	μA	
Output leakage current	I <sub>LO</sub>	0 V ≤ V <sub>O</sub> ≤ V <sub>DD</sub>			±10	μA	
AV <sub>DD</sub> supply current	Al <sub>DD1</sub>	Operation mode; f <sub>XX</sub> = 15 MHz		0.5	1.3	mA	
	Al <sub>DD2</sub>	STOP mode		10	20	μA	
V <sub>DD</sub> supply current	I <sub>DD1</sub>	Operation mode; f <sub>XX</sub> = 15 MHz		13	25	mA	
	I <sub>DD2</sub>	HALT mode; f <sub>XX</sub> = 15 MHz		7	13	mA	
Data retention voltage	V <sub>DDDR</sub>	Hardware/software STOP mode	2.5			V	
Data retention current	I <sub>DDDR</sub>	Hardware/software STOP mode (Note 3)	V <sub>DDDR</sub> = 2.5 V		1	15	μA
			V <sub>DDDR</sub> = 5 V ± 10 %		10	50	μA
Pull-up resistor <sup>(Note 4)</sup>	R <sub>L</sub>	Ports A, B, and C	3.5 V ≤ V <sub>DD</sub> ≤ 5.5 V, V <sub>I</sub> = 0 V	17	27	75	kΩ

**Caution** For details of the hardware STOP mode, see the 87AD Series μPD78C18 User's Manual.

- Notes**
1. Assumes self-bias is set from the ZCM register
  2. When control mode is set from the MCC register, assumes self-bias is set from the ZCM register
  3. Assumes self-bias is not set
  4. μPD78C11A(A) and 78C12A(A) only



AC characteristics (T<sub>A</sub> = -40 to +85 °C, V<sub>DD</sub> = AV<sub>DD</sub> = +5.0 V ±10%, V<sub>SS</sub> = AV<sub>SS</sub> = 0 V)

Read/write operation:

Parameter	Symbol	Condition	MIN.	MAX.	Unit
X1 input cycle time	t <sub>CYC</sub>		66	250	ns
Address setup time (to ALE ↓)	t <sub>AL</sub>	f <sub>XX</sub> = 15 MHz, C <sub>L</sub> = 100 pF	30		ns
Address hold time (to ALE ↓)	t <sub>LA</sub>		35		ns
Address to $\overline{RD}$ ↓ delay time	t <sub>AR</sub>		100		ns
$\overline{RD}$ ↓ to address float time	t <sub>AFR</sub>	C <sub>L</sub> = 100 pF		20	ns
Address to data input time	t <sub>AD</sub>	f <sub>XX</sub> = 15 MHz, C <sub>L</sub> = 100 pF		250	ns
ALE ↓ to data input time	t <sub>LDR</sub>			135	ns
$\overline{RD}$ ↓ to data input time	t <sub>RD</sub>			120	ns
ALE ↓ to $\overline{RD}$ ↓ delay time	t <sub>LR</sub>		15		ns
Data hold time (to $\overline{RD}$ ↑)	t <sub>RDH</sub>	C <sub>L</sub> = 100 pF	0		ns
$\overline{RD}$ ↑ to ALE ↑ delay time	t <sub>RL</sub>	f <sub>XX</sub> = 15 MHz, C <sub>L</sub> = 100 pF	80		ns
$\overline{RD}$ width low	t <sub>RR</sub>	Data read f <sub>XX</sub> = 15 MHz, C <sub>L</sub> = 100 pF	215		ns
		Opcode fetch f <sub>XX</sub> = 15 MHz, C <sub>L</sub> = 100 pF	415		ns
ALE width high	t <sub>LL</sub>	f <sub>XX</sub> = 15 MHz, C <sub>L</sub> = 100 pF	90		ns
$\overline{M1}$ setup time (to ALE ↓)	t <sub>ML</sub>	f <sub>XX</sub> = 15 MHz	30		ns
$\overline{M1}$ hold time (to ALE ↓)	t <sub>LM</sub>		35		ns
$\overline{IO/M}$ setup time (to ALE ↓)	t <sub>IL</sub>		30		ns
$\overline{IO/M}$ hold time (to ALE ↓)	t <sub>LI</sub>		35		ns
Address to $\overline{WR}$ ↓ delay time	t <sub>AW</sub>	f <sub>XX</sub> = 15 MHz, C <sub>L</sub> = 100 pF	100		ns
ALE ↓ to data output time	t <sub>LDW</sub>			180	ns
$\overline{WR}$ ↓ to data output time	t <sub>WD</sub>	C <sub>L</sub> = 100 pF		100	ns
ALE ↓ to $\overline{WR}$ ↓ delay time	t <sub>LW</sub>	f <sub>XX</sub> = 15 MHz, C <sub>L</sub> = 100 pF	15		ns
Data setup time (to $\overline{WR}$ ↑)	t <sub>DW</sub>		165		ns
Data hold time (to $\overline{WR}$ ↑)	t <sub>WDH</sub>		60		ns
$\overline{WR}$ ↑ to ALE ↑ delay time	t <sub>WL</sub>		80		ns
$\overline{WR}$ width low	t <sub>WW</sub>		215		ns

**Serial operation:**

Parameter	Symbol	Condition	MIN.	MAX.	Unit	
SCK cycle time	tcyk	SCK input	Note 1	800		ns
			Note 2	400		ns
		SCK output		1.6		μs
SCK width low	tkkl	SCK input	Note 1	335		ns
			Note 2	160		ns
		SCK output		700		ns
SCK width high	tkkh	SCK input	Note 1	335		ns
			Note 2	160		ns
		SCK output		700		ns
RxD setup time (to SCK ↑)	trxx	Note 1	80		ns	
RxD hold time (to SCK ↑)	tkrx	Note 1	80		ns	
SCK ↓ to TxD delay time	tktx	Note 1		210	ns	

- Notes**
1. When in asynchronous mode with X1 clock rate, synchronous mode, or I/O interface mode
  2. When in asynchronous mode with X16 or X64 clock rate

**Remark** The values shown in the above table are when f<sub>xx</sub> = 15 MHz and C<sub>L</sub> = 100 pF.

**Zero-cross characteristics:**

Parameter	Symbol	Condition	MIN.	MAX.	Unit
Zero-cross detection input	Vzx	AC-coupled 60-Hz sine wave	1	1.8	V <sub>ACP-P</sub>
Zero-cross accuracy	Azx			±135	mV
Zero-cross detection input frequency	fzx		0.05	1	kHz

**Other operation:**

Parameter	Symbol	Condition	MIN.	MAX.	Unit
TI width high, low	t <sub>TIH</sub> , t <sub>TIL</sub>		6		tcyc
CI width high, low	t <sub>CI1H</sub> , t <sub>CI1L</sub>	Event counter mode	6		tcyc
	t <sub>CI2H</sub> , t <sub>CI2L</sub>	Pulse-width measurement mode	48		tcyc
NMI width high, low	t <sub>NIH</sub> , t <sub>NIL</sub>		10		μs
INT1 width high, low	t <sub>I1H</sub> , t <sub>I1L</sub>		36		tcyc
INT2 width high, low	t <sub>I2H</sub> , t <sub>I2L</sub>		36		tcyc
AN4 to AN7 width high, low	t <sub>ANH</sub> , t <sub>ANL</sub>		36		tcyc
RESET width high, low	t <sub>RSH</sub> , t <sub>RSL</sub>		10		μs


**A/D converter characteristics** ( $T_A = -40$  to  $+85$  °C,  $V_{DD} = +5.0$  V  $\pm$  10 %,  $V_{SS} = AV_{SS} = 0$  V,  
 $V_{DD} - 0.5$  V  $\leq$   $AV_{DD} \leq V_{DD}$ ,  $3.4$  V  $\leq$   $V_{AREF} \leq AV_{DD}$ )

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Resolution			8			Bits
Absolute accuracy (Note)		$3.4$ V $\leq$ $V_{AREF} \leq AV_{DD}$ , $66$ ns $\leq$ $t_{CYC} \leq 170$ ns			$\pm 0.8$ %	FSR
		$4.0$ V $\leq$ $V_{AREF} \leq AV_{DD}$ , $66$ ns $\leq$ $t_{CYC} \leq 170$ ns			$\pm 0.6$ %	FSR
		$T_A = -10$ to $+70$ °C, $4.0$ V $\leq$ $V_{AREF} \leq AV_{DD}$ , $66$ ns $\leq$ $t_{CYC} \leq 170$ ns			$\pm 0.4$ %	FSR
Conversion time	$t_{CONV}$	$66$ ns $\leq$ $t_{CYC} \leq 110$ ns	576			t <sub>CYC</sub>
		$110$ ns $\leq$ $t_{CYC} \leq 170$ ns	432			t <sub>CYC</sub>
Sampling time	$t_{SAMP}$	$66$ ns $\leq$ $t_{CYC} \leq 110$ ns	96			t <sub>CYC</sub>
		$110$ ns $\leq$ $t_{CYC} \leq 170$ ns	72			t <sub>CYC</sub>
Analog input voltage	$V_{IAN}$	AN0 to AN7 (including unused pins)	-0.3		$V_{AREF} + 0.3$	V
Analog input impedance	$R_{AN}$			50		M $\Omega$
Reference voltage	$V_{AREF}$		3.4		$AV_{DD}$	V
$V_{AREF}$ current	$I_{AREF1}$	Operation mode		1.5	3.0	mA
	$I_{AREF2}$	STOP mode		0.7	1.5	mA
$AV_{DD}$ supply current	$AI_{DD1}$	Operation mode; $f_{XX} = 15$ MHz		0.5	1.3	mA
	$AI_{DD2}$	STOP mode		10	20	$\mu$ A

★

**Note** Quantizing error ( $\pm 1/2$  LSB) is not included.

**AC timing test points**



Calculation formulas for AC characteristics dependent on tcvc


Symbol	Calculation formula	MIN/MAX.	Unit
tAL	2T - 100	MIN.	ns
tLA	T - 30	MIN.	ns
tAR	3T - 100	MIN.	ns
tAD	7T - 220	MAX.	ns
tLDR	5T - 200	MAX.	ns
tRD	4T - 150	MAX.	ns
tLR	T - 50	MIN.	ns
tRL	2T - 50	MIN.	ns
tRR	4T - 50 (Data read)	MIN.	ns
	7 T - 50 (Opcode fetch)		
tLL	2T - 40	MIN.	ns
tML	2T - 100	MIN.	ns
tLM	T - 30	MIN.	ns
tIL	2T - 100	MIN.	ns
tLI	T - 30	MIN.	ns
tAW	3T - 100	MIN.	ns
tLDW	T + 110	MAX.	ns
tLW	T - 50	MIN.	ns
tDW	4T - 100	MIN.	ns
tWDH	2T - 70	MIN.	ns
tWL	2T - 50	MIN.	ns
tWW	4T - 50	MIN.	ns
tcyk	12T (SCK input) <sup>(Note 1)</sup> /6T (SCK input) <sup>(Note 2)</sup>	MIN.	ns
	24T (SCK output)		
tkkl	5T + 5 (SCK input) <sup>(Note 1)</sup> /2.5T + 5 (SCK input) <sup>(Note 2)</sup>	MIN.	ns
	12T - 100 (SCK output)		
tkkh	5T + 5 (SCK input) <sup>(Note 1)</sup> /2.5T + 5 (SCK input) <sup>(Note 2)</sup>	MIN.	ns
	12T - 100 (SCK output)		

- Notes** 1. When in asynchronous mode with X1 clock rate, synchronous mode, or I/O interface mode  
 2. When in asynchronous mode with X16 or X64 clock rate

- Cautions** 1. T = tcvc = 1/fxx  
 2. The items not included in this list are independent of oscillation frequency (fxx).


**Timing waveforms**

**Read operation**




- Notes**
1. The  $\overline{M1}$  signal is output to the MODE1 pin during the first opcode fetch cycle when the MODE1 pin is pulled up.
  2. The  $\overline{IO/M}$  signal is output to the MODE0 pin during the sr to sr2 register read cycle when the MODE0 pin is pulled up.

**Write operation**




- Notes**
3. The  $\overline{IO/M}$  signal is output to the MODE0 pin during the sr to sr2 register write cycle when the MODE0 pin is pulled up.

**Serial operation**




**Timer input timing**




**Timer/event counter input timing**


Event counter mode




Pulse-width measurement mode




**Interrupt input timing**



**Reset input timing**



**External clock timing**




Data memory STOP mode low-voltage data retention characteristic (T<sub>A</sub> = -40 to +85 °C)

★

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Data retention power supply voltage	V <sub>DDDR</sub>		2.5		5.5	V
Data retention power supply current	I <sub>DDDR</sub>	V <sub>DDDR</sub> = 2.5 V		1	15	μA
		V <sub>DDDR</sub> = 5 V ± 10 %		10	50	μA
V <sub>DD</sub> rise, fall time	t <sub>RV</sub> D, t <sub>FD</sub> V		200			μs
STOP setup time (to V <sub>DD</sub> )	t <sub>SS</sub> TVD		12T + 0.5			μs
STOP hold time (from V <sub>DD</sub> )	t <sub>HD</sub> VST		12T + 0.5			μs


Data retention timing






7. CHARACTERISTIC CURVES (REFERENCE VALUES)


$I_{DD1}, I_{DD2}$  vs  $V_{DD}$




$I_{DD1}, I_{DD2}$  vs  $f_{xx}$




$I_{OL}$  vs  $V_{OL}$



$I_{OH}$  vs  $V_{OH}$




I<sub>DDDR</sub> VS V<sub>DDDR</sub>



8. PACKAGE DRAWINGS

64 PIN PLASTIC QUIP




**NOTE**

Each lead centerline is located within 0.25 mm (0.010 inch) of its true position (T.P.) at maximum material condition.

P64GQ-100-36

ITEM	MILLIMETERS	INCHES
A	41.5 <sup>+0.3</sup> / <sub>-0.2</sub>	1.634 <sup>+0.012</sup> / <sub>-0.008</sub>
C	16.5	0.650
H	0.50 <sup>±0.10</sup>	0.020 <sup>+0.004</sup> / <sub>-0.005</sub>
I	0.25	0.010
J	2.54 (T.P.)	0.100 (T.P.)
K	1.27 (T.P.)	0.050 (T.P.)
M	1.1 <sup>+0.25</sup> / <sub>-0.15</sub>	0.043 <sup>+0.011</sup> / <sub>-0.006</sub>
N	0.25 <sup>+0.10</sup> / <sub>-0.05</sub>	0.010 <sup>+0.004</sup> / <sub>-0.003</sub>
P	4.0 <sup>±0.3</sup>	0.157 <sup>+0.013</sup> / <sub>-0.012</sub>
S	3.6 <sup>±0.1</sup>	0.142 <sup>+0.004</sup> / <sub>-0.005</sub>
W	24.13 <sup>±1.05</sup>	0.950 <sup>±0.042</sup>
X	19.05 <sup>±1.05</sup>	0.750 <sup>±0.042</sup>

64 PIN PLASTIC QFP (14x20)




P64GF-100-3B8,3BE,3BR-1

**NOTE**

Each lead centerline is located within 0.20 mm (0.008 inch) of its true position (T.P.) at maximum material condition.


ITEM	MILLIMETERS	INCHES
A	23.6±0.4	0.929±0.016
B	20.0±0.2	0.795 <sup>+0.009</sup> <sub>-0.008</sub>
C	14.0±0.2	0.551 <sup>+0.009</sup> <sub>-0.008</sub>
D	17.6±0.4	0.693±0.016
F	1.0	0.039
G	1.0	0.039
H	0.40±0.10	0.016 <sup>+0.004</sup> <sub>-0.005</sub>
I	0.20	0.008
J	1.0 (T.P.)	0.039 (T.P.)
K	1.8±0.2	0.071 <sup>+0.008</sup> <sub>-0.009</sub>
L	0.8±0.2	0.031 <sup>+0.009</sup> <sub>-0.008</sub>
M	0.15 <sup>+0.10</sup> <sub>-0.05</sub>	0.006 <sup>+0.004</sup> <sub>-0.003</sub>
N	0.12	0.005
P	2.7	0.106
Q	0.1±0.1	0.004±0.004
S	3.0 MAX.	0.119 MAX.

64-pin ceramic QFP for engineering samples (Reference drawing) (unit: mm)




**Cautions**

1. The metal cover is connected to pin 26. Note that this is the V<sub>SS</sub> (GND) level.
2. The leads on the bottom surface are formed obliquely.
3. The length of the leads is not defined because the cutting of the lead tips is not controlled during the manufacturing process.



68 PIN PLASTIC QFJ (□ 950 mil)



P68L-50A1-2

**NOTE**

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	25.2±0.2	0.992±0.008
B	24.20	0.953
C	24.20	0.953
D	25.2±0.2	0.992±0.008
E	1.94±0.15	0.076 <sup>+0.007</sup> <sub>-0.006</sub>
F	0.6	0.024
G	4.4±0.2	0.173 <sup>+0.009</sup> <sub>-0.008</sub>
H	2.8±0.2	0.110 <sup>+0.009</sup> <sub>-0.008</sub>
I	0.9 MIN.	0.035 MIN.
J	3.4	0.134
K	1.27 (T.P.)	0.050 (T.P.)
M	0.40±1.0	0.016 <sup>+0.004</sup> <sub>-0.005</sub>
N	0.12	0.005
P	23.12±0.20	0.910 <sup>+0.009</sup> <sub>-0.008</sub>
Q	0.15	0.006
T	R 0.8	R 0.031
U	0.20 <sup>+0.10</sup> <sub>-0.05</sub>	0.008 <sup>+0.004</sup> <sub>-0.002</sub>

★ **9. RECOMMENDED SOLDERING CONDITIONS**

Use the following recommended soldering conditions when solder-mounting the  $\mu$ PD78C10A(A), 78C11A(A), or 78C12A(A).

For details of recommended soldering conditions, see the **Semiconductor Device Mounting Technology Manual (IEI-1207)** in the information materials.

Consult your local NEC sales representative concerning soldering methods and conditions other than those recommended.

**Table 9-1. Soldering Conditions for Surface Mounting Types**

- (1)  $\mu$ PD78C10AGF(A)-3BE : 64-pin plastic QFP (14 x 20 mm)
- $\mu$ PD78C11AGF(A)-xxx-3BE : 64-pin plastic QFP (14 x 20 mm)

Soldering method	Soldering conditions	Symbol
Infrared ray reflow	Package peak temperature: 235 °C, Time: 30 seconds max. (210 °C min.), Number of operations: 2 max. <b>&lt;Cautions&gt;</b> (1) Do not start the second reflow until the device has cooled to normal temperature after the first reflow. (2) Do not use water for flux cleaning after the first reflow.	IR35-00-2
VPS	Package peak temperature: 215 °C, Time: 40 seconds max. (200 °C min.), Number of operations: 2 max. <b>&lt;Cautions&gt;</b> (1) Do not start the second reflow until the device has cooled to normal temperature after the first reflow. (2) Do not use water for flux cleaning after the first reflow.	VP15-00-2
Wave soldering	Solder bath temperature: 260 °C max., Time: 10 seconds max., Number of operations: 1 Preheating temperature: 120 °C max. (package surface temperature)	WS60-00-1
Pin partial heating	Pin temperature: 300 °C max., Time: 3 seconds max. (per device side)	—

**Caution Do not use different soldering methods together (except when one method is pin partial heating).**

- (2)  $\mu$ PD78C12AGF(A)-xxx-3BE: 64-pin plastic QFP (14 x 20 mm)

Soldering method	Soldering conditions	Symbol
Infrared ray reflow	Package peak temperature: 230 °C, Time: 30 seconds max. (210 °C min.), Number of operations: 1	IR30-00-1
VPS	Package peak temperature: 215 °C, Time: 40 seconds max. (200 °C min.), Number of operations: 1	VP15-00-1
Wave soldering	Solder bath temperature: 260 °C max., Time: 10 seconds max., Number of operations: 1 Preheating temperature: 120 °C max. (package surface temperature)	WS60-00-1
Pin partial heating	Pin temperature: 300 °C max., Time: 3 seconds max. (per device side)	—

**Caution Do not use different soldering methods together (except when one method is pin partial heating).**



- (3) μPD78C10AL(A) : 68-pin plastic QFJ (950 x 950 mil)
- μPD78C11AL(A)-xxx: 68-pin plastic QFJ (950 x 950 mil)
- μPD78C12AL(A)-xxx: 68-pin plastic QFJ (950 x 950 mil)

Soldering method	Soldering conditions	Symbol
Infrared ray reflow	Package peak temperature: 230 °C, Time: 3 seconds max. (210 °C min.), Number of operations: 1	IR30-00-1
VPS	Package peak temperature: 215°C, Time: 40 seconds max. (200 °C min.), Number of operations: 1	VP15-00-1
Pin partial heating	Pin temperature: 300 °C max., Time: 3 seconds max. (per device side)	—

**Caution** Do not use different soldering methods together (except when one method is pin partial heating).

**Table 9-2. Soldering Conditions for Through Hole Types**

- μPD78C10AGQ(A)-36 : 64-pin plastic QUIP
- μPD78C11AGQ(A)-xxx-36: 64-pin plastic QUIP
- μPD78C12AGQ(A)-xxx-36: 64-pin plastic QUIP

Soldering method	Soldering conditions
Wave soldering (pins only)	Solder bath temperature: 260 °C max., Time: 10 seconds max.
Pin partial heating	Pin temperature: 300 °C max., Time: 3 seconds max. (per one pin)

**Caution** Perform wave soldering on pins only and do not allow the solder to make direct contact with the body.

★ APPENDIX DEVELOPMENT TOOLS

The following development tools are available for system development using the μPD78C10A(A), 78C11A(A), and 78C12A(A).

**Language processor**

87AD Series relocatable assembler (RA87)	This program converts symbolic (mnemonic) programs into object code that is executable by microcomputers. In addition, it includes functions for automatic generation of symbol tables and optimum processing of branch instructions.			
	Host machine	Operating System	Medium	Ordering code (product name)
	PC-9800 Series	MS-DOS™ Ver.2.11 to Ver.5.00A(Notes)	3.5-inch 2HD	μS5A13RA87
			5-inch 2HD	μS5A10RA87
	IBM PC/AT™	PC DOS™ (Ver.3.1)	3.5-inch 2HC	μS7B13RA87
5-inch 2HC			μS7B10RA87	

**PROM programming tools**

Hard- ware	PG-1500	This is a PROM programmer that, when connected to an auxiliary board and a (separately sold) programmer adapter, can be operated as a stand-alone device or from a host machine for PROM programming of single-chip microcomputers that have on-chip PROM. It can also be used to program PROM devices in sizes ranging from 256 Kbits to 4 Mbits.			
	PA-78CP14GQ	This is the PROM programmer adapter for the μPD78CP14(A), which is connected to the PG-1500.			
	PA-78CP14GQ	μPD78CP14G(A)-36,			
Soft- ware	PG-1500 controller	This controller controls the PG-1500 from a host machine that is connected to the PG-1500 via a serial or parallel interface.			
		Host machine	Operating System	Medium	Ordering code (product name)
		PC-9800 Series	MS-DOS Ver.2.11 to Ver.5.00A(Notes)	3.5-inch 2HD	μS5A13PG1500
				5-inch 2HD	μS5A10PG1500
IBM PC/AT	PC DOS (Ver.3.1)	5-inch 2HC	μS7B10PG1500		

**Note** This software does not include a task swapping function, although a task swapping function is provided in Ver.5.00/5.00A.

**Remark** Operation of the assembler and PG-1500 controller is guaranteed only on the host machines and operating systems described above.

**Debugging tools**

An in-circuit emulator (IE-78C11-M) is available as a program debugging tool for the μPD78C10A(A), 78C11A(A), and 78C12A(A). The system configuration is shown below.

Hard-ware	IE-78C11-M	The IE-78C11-M is an in-circuit emulator that supports the 87AD Series. It enables efficient debugging when connected to a host machine.			
Soft-ware	IE-78C11-M control program (IE controller)	This controller controls the IE-78C11-M from a host machine that is connected to the IE-78C11-M via the RS-232-C.			Ordering code (product name)
		Host machine	Operating System	Medium	
		PC-9800 Series	MS-DOS Ver.2.11 to Ver.3.30D	3.5-inch 2HD	μS5A13IE78C11
				5-inch 2HD	μS5A10IE78C11
IBM PC/AT	PC DOS (Ver.3.1)	5-inch 2HC	μS7B10IE78C11		

**Remark** Operation of the IE controller is guaranteed only on the host machines and operating systems described above.

**Phase-out/Discontinued**

[MEMO]

## NOTES FOR CMOS DEVICES

### ① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

**Note:** Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

### ② HANDLING OF UNUSED INPUT PINS FOR CMOS

**Note:** No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to  $V_{DD}$  or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

### ③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

**Note:** Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

**MS-DOS is a trademark of Microsoft Corporation.**

**PC/AT and PC DOS are trademarks of IBM Corporation.**

The export of these products from Japan is regulated by the Japanese government. The export of some or all of these products may be prohibited without governmental license. To export or re-export some or all of these products from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

License not needed :  $\mu$ PD78C10AGF(A)-3BE, 78C10AGQ(A)-36, 78C10AL(A)

The customer must :  $\mu$ PD78C11AGF(A)-xxx-3BE, 78C11AGQ(A)-xxx-36, 78C11AL(A)-xxx,

judge the need for  $\mu$ PD78C12AGF(A)-xxx-3BE, 78C12AGQ(A)-xxx-36, 78C12AL(A)-xxx

license

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customer must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices in "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact NEC Sales Representative in advance.

Anti-radioactive design is not implemented in this product.