# Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
  of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
  No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
  of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.

"Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.

- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



# MOS INTEGRATED CIRCUIT $\mu$ PD78064B

# 8-BIT SINGLE-CHIP MICROCONTROLLER

### **DESCRIPTION**

The  $\mu$ PD78064B is a product in the  $\mu$ PD78064B Subseries within the 78K/0 Series.

The Electro Magnetic Interference (EMI) noise generated inside the  $\mu$ PD78064B is reduced compared to the  $\mu$ PD78064 Subseries.

A one-time PROM version,  $\mu$ PD78P064B that can operate in the same power supply voltage as the mask ROM version, and various development tools are also provided.

For the details of functional description, refer to the following user's manual. Be sure to read them before starting design.

 $\mu$ PD78064B Subseries User's Manual : U10785E 78K/0 Series User's Manual Instructions : U12326E

### **FEATURES**

• Internal high-capacity ROM and RAM

Internal ROM : 32 KbytesInternal high-speed RAM : 1024 bytes

• LCD display RAM :  $40 \times 4$  bits

• Three packages

• 100-pin plastic QFP (fine pitch) (14 × 14 mm)

• 100-pin plastic LQFP (fine pitch) (14 × 14 mm)

• 100-pin plastic QFP (14  $\times$  20 mm)

• Minimum instruction execution time can be varied from high-speed (0.4  $\mu$ s) to ultra-low-speed (122  $\mu$ s)

• I/O ports: 57 (including segment signal output alternatefunction pin) • LCD controller/driver

Power supply voltage : VDD = 2.0 to 6.0 V

(static display mode)

 $: V_{DD} = 2.5 \text{ to } 6.0 \text{ V } (1/3 \text{ bias})$  $: V_{DD} = 2.7 \text{ to } 6.0 \text{ V } (1/2 \text{ bias})$ 

• 8-bit resolution A/D converter: 8 channels

• Serial interface: 2 channels

• Timer: 5 channels

• Power supply voltage: VDD = 2.0 to 6.0 V

### **APPLICATIONS**

Internal tuner audio equipment, communication equipment such as radio and cellular phone, pagers, meters, etc.

# ORDERING INFORMATION

Part Number	Package
$\mu$ PD78064BGC- $\times$ $\times$ -7EA	100-pin plastic QFP (fine pitch) (14 × 14 mm)
$\mu$ PD78064BGC-×××-8EU	100-pin plastic LQFP (fine pitch) (14 $\times$ 14 mm)
$\mu$ PD78064BGF-×××-3BA	100-pin plastic QFP (14 × 20 mm)

**Caution** Two types of packages are available for the  $\mu$ PD78064BGC (refer to **11. PACKAGE DRAWINGS**). For the suppliable packages, consult an NEC sales representative.


Remark xxx indicates ROM code suffix.


The information in this document is subject to change without notice.



### **★78K/0 SERIES DEVELOPMENT**

The following shows the 78K/0 Series products development. Subseries names are shown inside frames.





Note Planned



The following shows the major differences among subseries products.

	Function	ROM		Tin	ner		8-bit	10-bit	8-bit	Serial Interface	I/O	VDD	External
Subseries	s Name	Capacity	8-bit	16-bit	Watch	WDT	A/D	A/D	D/A			MIN. Value	Expansion
Control	μPD78075B	32 K to 40 K	4ch	1ch	1ch	1ch	8ch	_	2ch	3ch (UART: 1ch)	88	1.8 V	√
	μPD78078	48 K to 60 K											
	μPD78070A	_									61	2.7 V	
	μPD780058	24 K to 60 K	2ch							3ch (Time division UART: 1ch)	68	1.8 V	
	μPD78058F	48 K to 60 K								3ch (UART: 1ch)	69	2.7 V	
	μPD78054	16 K to 60 K										2.0 V	
	μPD780034	8 K to 32 K					_	8ch	-	3ch (UART: 1ch, Time	51	1.8 V	
	μPD780024						8ch	_		division 3-wire: 1ch)			
	μPD78014H									2ch	53		
	μPD78018F	8 K to 60 K											
	μPD78014	8 K to 32 K										2.7 V	
	μPD780001	8 K		_	-				1ch	39		_	
	μPD78002	8 K to 16 K			1ch		_				53		√
	μPD78083				_		8ch			1ch (UART: 1ch)	33	1.8 V	_
Inverter	μPD780964	8 K to 32 K	3ch	Note	_	1ch	-	8ch	-	2ch (UART: 2ch)	47	2.7 V	√
control	μPD780924						8ch	-					
FIP	μPD780208	32 K to 60 K	2ch	1ch	1ch	1ch	8ch	-	-	2ch	74	2.7 V	_
driving	μPD780228	48 K to 60 K	3ch	_	_					1ch	72	4.5 V	
	μPD78044H	32 K to 48 K	2ch	1ch	1ch						68	2.7 V	
	μPD78044F	16 K to 40 K								2ch			
LCD driving	μPD780308	48 K to 60 K	2ch	1ch	1ch	1ch	8ch	-	-	3ch (Time division UART: 1ch)	57	2.0 V	_
	μPD78064B	32 K								2ch (UART: 1ch)			
	μPD78064	16 K to 32 K											
IEBus	μPD78098B	40 K to 60 K	2ch	1ch	1ch	1ch	8ch	_	2ch	3ch (UART: 1ch)	69	2.7 V	√
supported	μPD78098	32 K to 60 K											
Meter control	μPD780973	24 K to 32 K	3ch	1ch	1ch	1ch	5ch	-	_	2ch (UART: 1ch)	56	4.5 V	_
LV	μPD78P0914	32 K	6ch	_	_	1ch	8ch	_	_	2ch	54	4.5 V	√

Note 10-bit timer: 1 channel



# **FUNCTION OVERVIEW**

	Itei	m	Function			
Internal mem	ory	ROM	32 Kbytes			
		High-speed RAM	1024 bytes			
		LCD display RAM	40 × 4 bits			
General regis	sters		8 bits × 32 registers (8 bits × 8 registers × 4 banks)			
Instruction cycle	When is sele	main system clock	0.4 μs/0.8 μs/1.6 μs/3.2 μs/6.4 μs/12.8 μs (@ 5.0-MHz operation)			
	When is sele	subsystem clock	122 μs (@ 32.768-kHz operation)			
Instruction se	et		<ul> <li>16-bit operation</li> <li>Multiply/divide (8 bits × 8 bits, 16 bits ÷ 8 bits)</li> <li>Bit manipulate (set, reset, test, Boolean operation)</li> <li>BCD adjust, etc.</li> </ul>			
I/O ports (including seg alternate-fund	-	-	Total       : 57         • CMOS input       : 2         • CMOS I/O       : 55			
A/D converter	r		8-bit resolution × 8 channels			
LCD controlle	LCD controller/driver		<ul> <li>Segment signal output: Maximum 40</li> <li>Common signal output: Maximum 4</li> <li>Bias: 1/2 or 1/3 switchable</li> </ul>			
Serial interfac	ce		• 3-wire serial I/O/SBI/2-wire serial I/O mode selectable : 1 channel • 3-wire serial I/O/UART mode selectable : 1 channel			
Timer			<ul> <li>16-bit timer/event counter : 1 channel</li> <li>8-bit timer/event counter : 2 channels</li> <li>Watch timer : 1 channel</li> <li>Watchdog timer : 1 channel</li> </ul>			
Timer output			3 (14-bit PWM output capability: 1)			
Clock output			19.5 kHz, 39.1 kHz, 78.1 kHz, 156 kHz, 313 kHz, 625 kHz, 1.25 MHz, 2.5 MHz, 5.0 MHz (@ 5.0-MHz operation with main system clock) 32.768 kHz (@ 32.768-kHz operation with subsystem clock)			
Buzzer outpu	it		1.2 kHz, 2.4 kHz, 4.9 kHz, 9.8 kHz (@ 5.0-MHz operation with main system clock)			
Vectored inte	rrupt	Maskable	Internal: 12, external: 6			
source		Non-maskable	Internal: 1			
		Software	1			
Test input	Test input		Internal: 1, external: 1			
Power supply	Power supply voltage		VDD = 2.0 to 6.0 V			
Package			• 100-pin plastic QFP (fine pitch) (14 $\times$ 14 mm) • 100-pin plastic LQFP (fine pitch) (14 $\times$ 14 mm) • 100-pin plastic QFP (14 $\times$ 20 mm)			




# **CONTENTS**

1.	PIN CONFIGURATION (Top View)	6
2.	BLOCK DIAGRAM	9
3.	PIN FUNCTIONS	. 10 . 12
4.	MEMORY SPACE	17
5.	PERIPHERAL HARDWARE FUNCTION FEATURE  5.1 Port	. 18 . 19 . 22 . 22 . 23
6.	INTERRUPT FUNCTIONS AND TEST FUNCTIONS	. 26
7.	STANDBY FUNCTION	31
8.	RESET FUNCTION	31
9.	INSTRUCTION SET	32
10.	ELECTRICAL SPECIFICATIONS	34
11.	PACKAGE DRAWINGS	54
12.	RECOMMENDED SOLDERING CONDITIONS	57
ΑP	PENDIX A. DEVELOPMENT TOOLS	58
۸ D	DENDLY B DELATED DOCUMENTS	60



# PIN CONFIGURATION (Top View)

- 100-pin plastic QFP (fine pitch) (14  $\times$  14 mm)  $\mu$ PD78064BGC- $\times\times$ -7EA
- 100-pin plastic LQFP (fine pitch) (14  $\times$  14 mm)
- \* μPD78064BGC-×××-8EU




Cautions 1. Connect directly the IC (Internally Connected) pin to Vss.

- 2. The AV<sub>DD</sub> pin functions as both an A/D converter power supply and a port power supply. When the  $\mu$ PD78064B is used in applications where the noise generated inside the microcontroller needs to be reduced, connect the AV<sub>DD</sub> pin to another power supply which has the same potential as V<sub>DD</sub>.
- 3. The AVss pin functions as both an A/D converter ground and a port ground. When the  $\mu$ PD78064B is used in applications where the noise generated inside the microcontroller needs to be reduced, connect the AVss pin to another ground line than Vss.



• 100-pin plastic QFP (14  $\times$  20 mm)  $\mu$ PD78064BGF- $\times\times$ -3BA



Cautions 1. Connect directly the IC (Internally Connected) pin to Vss.

- 2. The AV<sub>DD</sub> pin functions as both an A/D converter power supply and a port power supply. When the  $\mu$ PD78064B is used in applications where the noise generated inside the microcontroller needs to be reduced, connect the AV<sub>DD</sub> pin to another power supply which has the same potential as V<sub>DD</sub>.
- 3. The AVss pin functions as both an A/D converter ground and a port ground. When the  $\mu$ PD78064B is used in applications where the noise generated inside the microcontroller needs to be reduced, connect the AVss pin to another ground line than Vss.



ANI0 to ANI7 : Analog Input P110 to P117 : Port11

ASCK : Asynchronous Serial Clock PCL : Programmable Clock

 $\mathsf{AV}_\mathsf{DD}$  : Analog Power Supply  $\overline{\mathsf{RESET}}$  : Reset

AV<sub>REF</sub> : Analog Reference Voltage RxD : Receive Data AV<sub>SS</sub> : Analog Ground S0 to S39 : Segment Output

BIAS : LCD Power Supply Bias Control SB0, SB1 : Serial Bus

BUZ SI0, SI2 : Serial Input : Buzzer Clock COM0 to COM3 : Common Output SO0, SO2 Serial Output SCK0, SCK2 : Serial Clock IC : Internally Connected INTP0 to INTP5 : Interrupt from Peripherals TI00, TI01 Timer Input P00 to P05, P07 : Port0 TI1, TI2 : Timer Input


TO0 to TO2 P10 to P17 : Port1 : Timer Output P25 to P27 : Port2 TxD : Transmit Data P30 to P37 : Port3  $V_{\text{\tiny DD}}$ : Power Supply P70 to P72 : Port7 VLC0 to VLC2 : LCD Power Supply

P80 to P87 : Port8 Vss : Ground

P90 to P97 : Port9 X1, X2 : Crystal (Main System Clock)
P100 to P103 : Port10 XT1, XT2 : Crystal (Subsystem Clock)



# 2. BLOCK DIAGRAM





# 3. PIN FUNCTIONS

# 3.1 Port Pins (1/2)

Pin Name	I/O		After Reset	Alternate Function		
P00	Input	Port 0	Input only.	Input	INTP0/TI00	
P01	Input/output	7-bit I/O port.	Input/output can be specified bit-wise.	Input	INTP1/TI01	
P02			When used as an input port, an on-chip pull-up resistor		INTP2	
P03			can be used by software.		INTP3	
P04					INTP4	
P05					INTP5	
P07 <sup>Note 1</sup>	Input		Input only.	Input	XT1	
P10 to P17	Input/output	Port 1 8-bit input/output Input/output can When used as a software. Note 2	Input	ANIO to ANI7		
P25	Input/output	Port 2 3-bit input/outpu	Port 2 3-bit input/output port.			
P26		Input/output can	n be specified bit-wise.  In input port, an on-chip pull-up resistor can be used by		SO0/SB1	
P27		software.			SCK0	
P30	Input/output	Port 3		Input	TO0	
P31		8-bit input/outpu			TO1	
P32			put/output can be specified bit-wise.  Then used as an input port, an on-chip pull-up resistor can be used by			
P33		software.			TI1	
P34					TI2	
P35					PCL	
P36					BUZ	
P37					_	
P70	Input/output	Port 7 3-bit input/outpu	it port.	Input	SI2/RxD	
P71		Input/output can	n be specified bit-wise.  an input port, an on-chip pull-up resistor can be used by		SO2/TxD	
P72		software.	ar a		SCK2/ASCK	

- **Notes 1.** When using the P07/XT1 pins as an input port, set (1) bit 6 (FRC) of the processor clock control register (PCC) (the on-chip feedback resistor of the subsystem clock oscillator should not be used).
  - 2. When using the P10/ANI0 to P17/ANI7 pins as the A/D converter analog input, port 1 is set to input mode. However, the on-chip pull-up resistor is automatically disabled.



# 3.1 Port Pins (2/2)

Pin Name	I/O	Function	After Reset	Alternate Function
P80 to P87	Input/output	Port 8 8-bit input/output port. Input/output can be specified bit-wise. When used as an input port, an on-chip pull-up resistor can be used by software. Input/output port/segment signal output function can be specified in 2-bit units by the LCD display control register (LCDC).	Input	S39 to S32
P90 to P97	Input/output	Port 9 8-bit input/output port. Input/output can be specified bit-wise. When used as an input port, an on-chip pull-up resistor can be used by software. Input/output port/segment signal output function can be specified in 2-bit units by the LCD display control register (LCDC).	Input	S31 to S24
P100 to P103	Input/output	Port 10 4-bit input/output port. Input/output can be specified bit-wise. When used as an input port, an on-chip pull-up resistor can be used by software. LEDs can be driven directly.	Input	_
P110 to P117	Input/output	Port 11 8-bit input/output port. Input/output can be specified bit-wise. When used as an input port, an on-chip pull-up resistor can be used by software. Falling edge detection capability.	Input	_

Caution For pins which also function as port pins, do not perform the following operations during A/D conversion. If these operations are performed, the total error ratings cannot be kept (except for LCD segment output alternate-function pin).

- <1> Rewrite the output latch while the pin is used as a port pin.
- <2> Change the output level of the pin used as an output pin, even if it is not used as a port pin.



# 3.2 Non-port Pins (1/2)

Pin Name	I/O	Function	After	Alternate
1 III INAIIIE	1/0	R		Function
INTP0	Input	External interrupt request input by which the effective edge (rising edge,	Input	P00/TI00
INTP1		falling edge, or both rising edge and falling edge) can be specified.		P01/TI01
INTP2				P02
INTP3				P03
INTP4				P04
INTP5				P05
SI0	Input	Serial interface serial data input.	Input	P25/SB0
SI2				P70/RxD
SO0	Output	Serial interface serial data output.	Input	P26/SB1
SO2				P71/TxD
SB0	Input/output	Serial interface serial data input/output.	Input	P25/SI0
SB1				P26/SO0
SCK0	Input/output	Serial interface serial clock input/output.	Input	P27
SCK2				P72/ASCK
RxD	Input	Asynchronous serial interface serial data input.	Input	P70/SI2
TxD	Output	Asynchronous serial interface serial data output.	Input	P71/SO2
ASCK	Input	Asynchronous serial interface serial clock input.	Input	P72/SCK2
T100	Input	External count clock input to 16-bit timer (TM0).	Input	P00/INTP0
TI01		Capture trigger signal input to capture register (CR00).		P01/INTP1
TI1		External count clock input to 8-bit timer (TM1).		P33
TI2		External count clock input to 8-bit timer (TM2).		P34
TO0	Output	16-bit timer (TM0) output (shared with 14-bit PWM output).	Input	P30
TO1		8-bit timer (TM1) output.		P31
TO2		8-bit timer (TM2) output.	1	P32
PCL	Output	Clock output (for main system clock, subsystem clock trimming).	Input	P35
BUZ	Output	Buzzer output.	Input	P36
S0 to S23	Output	LCD controller/driver segment signal output.	Output	_
S24 to S31			Input	P97 to P90
S32 to S39				P87 to P80
COM0 to COM3	Output	LCD controller/driver common signal output.	Output	_
VLC0 to VLC2	_	LCD drive voltage. Split resistors can be incorporated by mask option.	<u> </u>	_
BIAS	_	LCD drive power supply.	<b>1</b> —	_



# 3.2 Non-port Pins (2/2)

P32/TO2

Pin Name	I/O	Function		Alternate Function
ANI0 to ANI7	Input	A/D converter analog input.	Input	P10 to P17
AVREF	Input	A/D converter reference voltage input.	_	_
AV <sub>DD</sub>	_	A/D converter analog power supply (shared with the port power supply).	_	_
AVss	_	A/D converter ground potential (shared with the port ground potential).	_	_
RESET	Input	System reset input.	_	_
X1	Input	Main system clock oscillation crystal connection.	_	_
X2	_		_	_
XT1	Input	Subsystem clock oscillation crystal connection.	Input	P07
XT2	_		_	_
V <sub>DD</sub>	_	Positive power supply (except for port).	_	_
Vss	_	Ground potential (except for port).	_	_
IC	_	Internal connection. Connect directly to Vss pin.	_	_

- Cautions 1. The AVDD pin functions as both an A/D converter power supply and a port power supply. When the  $\mu$ PD78064B is used in applications where the noise generated inside the microcontroller needs to be reduced, connect the AVDD pin to another power supply which has the same potential as VDD.
  - 2. The AVss pin functions as both an A/D converter ground and a port ground. When the  $\mu$ PD78064B is used in applications where the noise generated inside the microcontroller needs to be reduced, connect the AVss pin to another ground line than Vss.

### 3.3 Pin I/O Circuits and Recommended Connection of Unused Pins

The input/output circuit type of each pin and recommended connection of unused pins are shown in Table 3-1. For the input/output circuit configuration of each type, see Figure 3-1.

Pin Name	Input/Output Circuit Type	I/O	Recommended Connection when Not Used
P00/INTP0/TI00	2	Input	Connect to Vss.
P01/INTP1/TI01	8-D	Input/output	Individually connect to Vss via a resistor.
P02/INTP2			
P03/INTP3			
P04/INTP4			
P05/INTP5			
P07/XT1	16	Input	Connect to V <sub>DD</sub> .
P10/ANI0 to P17/ANI7	11-C	Input/output	Individually connect to VDD or VSS via a resistor.
P25/SI0/SB0	10-C		
P26/SO0/SB1			
P27/SCK0			
P30/TO0	5-J		
P31/TO1			

Table 3-1. Input/Output Circuit Type of Each Pin (1/2)




Table 3-1. Input/Output Circuit Type of Each Pin (2/2)

Pin Name	Input/Output Circuit Type	I/O	Recommended Connection when Not Used
P33/TI1	8-D	Input/output	Individually connect to VDD or Vss via a resistor.
P34/TI2			
P35/PCL	5-J		
P36/BUZ			
P37			
P70/SI2/RxD	8-D		
P71/SO2/TxD	5-J		
P72/SCK2/ASCK	8-D		
P80/S39 to P87/S32	17-E		
P90/S31 to P97/S24			
P100 to P103	5-J		
P110 to P117	8-D		Individually connect to VDD via a resistor.
S0 to S23	17-D	Output	Leave open.
COM0 to COM3	18-B		
VLC0 to VLC2	_	_	
BIAS			
RESET	2	Input	_
XT2	16	_	Leave open.
AVREF	_		Connect to Vss.
AVDD			Connect to another power supply which has the same potential as VDD.
AVss			Connect to another ground line which has the same potential as Vss.
IC			Connect to Vss directly.



Figure 3-1. Pin Input/Output Circuits (1/2)





Type 17-D Type 18-B  $V_{\text{LC0}}$  $V_{LC0}$  $V_{LC1}$  $V_{LC1}$ N-ch P-ch N-ch P-ch I SEG -○ OUT data N-ch - OUT P-ch COM N-ch P-ch \_ data  $V_{LC2}$ P-ch - $V_{\text{LC2}}$ Vss 7// Vss Type 17-E  $AV_{DD}$ pull-up enable data ー ►P-ch -○ IN/OUT output disable -N-ch AVss input enable  $V_{\text{LC0}}$ P-ch.  $V_{LC1}$ N-ch P-ch SEG data N-ch  $V_{LC2}$ 


Figure 3-1. Pin Input/Output Circuits (2/2)



# 4. MEMORY SPACE

The memory map of the  $\mu$ PD78064B is shown in Figure 4-1.

Figure 4-1. Memory Map





# 5. PERIPHERAL HARDWARE FUNCTION FEATURE

# 5.1 Port

There are two kinds of I/O port.

• CMOS input (P00, P07) : 2
• CMOS input/output (P01 to P05, Port 1 to 3, 7 to 11) : 55

Total : 57

Table 5-1. Functions of Ports

Name	Pin Name	Function
Port 0	P00, P07	Dedicated input port
	P01 to P05	Input/output port. Input/output specifiable bit-wise. When used as input port, on-chip pull-up resistor can be used by software.
Port 1	P10 to P17	Input/output port. Input/output specifiable bit-wise. When used as input port, on-chip pull-up resistor can be used by software.
Port 2	P25 to P27	Input/output port. Input/output specifiable bit-wise.  When used as input port, on-chip pull-up resistor can be used by software.
Port 3	P30 to P37	Input/output port. Input/output specifiable bit-wise.  When used as input port, on-chip pull-up resistor can be used by software.
Port 7	P70 to P72	Input/output port. Input/output specifiable bit-wise.  When used as input port, on-chip pull-up resistor can be used by software.
Port 8	P80 to P87	Input/output port. Input/output specifiable bit-wise.  When used as input port, on-chip pull-up resistor can be used by software.  Input/output port/segment signal output function specifiable in 2-bit units by LCD display control register (LCDC).
Port 9	P90 to P97	Input/output port. Input/output specifiable bit-wise.  When used as input port, on-chip pull-up resistor can be used by software.  Input/output port/segment signal output function specifiable in 2-bit units by LCD display control register (LCDC).
Port 10	P100 to P103	Input/output port. Input/output specifiable bit-wise. When used as input port, on-chip pull-up resistor can be used by software. Can drive LEDs directly.
Port 11	P110 to P117	Input/output port. Input/output specifiable bit-wise.  When used as input port, on-chip pull-up resistor can be used by software.  Test input flag (KRIF) is set to 1 by falling edge detection.




### 5.2 Clock Generator

There are two kinds of clocks, main system clock and subsystem clock.

The instruction execution time can also be changed.

- 0.4 μs/0.8 μs/1.6 μs/3.2 μs/6.4 μs/12.8 μs (@ 5.0-MHz operation with main system clock)
- 122  $\mu$ s (@ 32.768-kHz operation with subsystem clock)

Figure 5-1. Clock Generator Block Diagram



# 5.3 Timer/Event Counter

Five timer/event counter channels are incorporated.

16-bit timer/event counter
 8-bit timer/event counter
 Watch timer
 Watchdog timer
 1 channel
 1 channel

Table 5-2. Timer/Event Counter Types and Functions

		16-bit Timer/ Event Counter	8-bit Timer/ Event Counter	Watch Timer	Watchdog Timer
Туре	Interval timer	1 channel	2 channels	1 channel	1 channel
	External event counter	1 channel	2 channels	_	_
Function	Timer output	1 output	2 outputs	_	_
	PWM output	1 output	_	_	_
	Pulse width measurement	2 inputs	_	_	_
	Square wave output	1 output	2 outputs	_	_
	One-shot pulse output	1 output	_	_	_
	Interrupt request	2	2	1	1
	Test input	_	_	1 input	_





Figure 5-2. 16-bit Timer/Event Counter Block Diagram

Figure 5-3. 8-bit Timer/Event Counter Block Diagram






5-bit Counter Selector  $fxx/2^7$ fw Selec-► INTWT Prescaler Selector tor fхт  $\tfrac{f_W}{2^{13}}$  $\frac{\text{fw}}{2^5}$ <u>fw</u> 26  $\frac{f_W}{2^7}$  $\frac{f_W}{2^8}$  $\frac{f_W}{2^9}$ ► INTTM3 Selector To 16-bit Timer/Event Counter To LCD Controller/ Driver

Figure 5-4. Watch Timer Block Diagram

Figure 5-5. Watchdog Timer Block Diagram




NEC  $\mu$ PD78064B

# 5.4 Clock Output Control Circuit

Clocks of the following frequency can be output as clock outputs.

- 19.5 kHz/39.1 kHz/78.1 kHz/156 kHz/313 kHz/625 kHz/1.25 MHz/2.5 MHz/5.0 MHz (@ 5.0-MHz operation with main system clock)
- 32.768 kHz (@ 32.768-kHz operation with subsystem clock)

Figure 5-6. Clock Output Control Circuit Block Diagram




# 5.5 Buzzer Output Control Circuit

Clocks of the following frequency can be output as buzzer outputs.

• 1.2 kHz/2.4 kHz/4.9 kHz/9.8 kHz (@ 5.0-MHz operation with main system clock)

Figure 5-7. Buzzer Output Control Circuit Block Diagram



NEC  $\mu$ PD78064B


### 5.6 A/D Converter

Eight 8-bit resolution A/D converter channels are incorporated.

The following two types of start-up method are available.

- · Hardware start
- · Software start

Figure 5-8. A/D Converter Block Diagram



Caution For pins which also function as port pins (refer to 3.1 Port Pins), do not perform the following operations during A/D conversion. If these operations are performed, the total error ratings cannot be kept (except for LCD segment output alternate-function pin).

- <1> Rewrite the output latch while the pin is used as a port pin.
- <2> Change the output level of the pin used as an output pin, even if it is not used as a port pin.

### 5.7 Serial Interface

Two clocked serial interface channels are incorporated.

- Serial interface channel 0
- Serial interface channel 2


Table 5-3. Serial Interface Types and Functions

Function	Serial Interface Channel 0	Serial Interface Channel 2
3-wire serial I/O mode	Yes (MSB/LSB-first switchable)	Yes (MSB/LSB-first switchable)
SBI (serial bus interface) mode	Yes (MSB-first)	No
2-wire serial I/O mode	Yes (MSB-first)	No
Asynchronous serial interface (UART) mode	No	Yes (Dedicated baud rate generator incorporated)

Internal Bus SI0/SB0/P25 (O Serial I/O Output Selector Shift Register 0 (SIO0) Latch SO0/SB1/P26 ( Busy/Acknowledge Output Circuit Selector Bus Release/Command/ Acknowledge Detector Interrupt Request ► INTCSI0 Signal Generator SCK0/P27 (O Serial Clock Counter fxx/2 to  $fxx/2^8$ Serial Clock Control Circuit TO2 Selector

Figure 5-9. Serial Interface Channel 0 Block Diagram

Figure 5-10. Serial Interface Channel 2 Block Diagram





# 5.8 LCD Controller/Driver


An LCD controller/driver with the following functions is incorporated.

- · Selection of 5 types of display mode
- 16 of the segment signal of outputs can be switched to input/output ports in units of 2. (P80/S39 to P87/S32, P90/S31 to P97/S24)

Table 5-4. Display Mode Types and Maximum Number of Display Pixels

Bias Method	Time Multiplexing	Common Signal Used	Maximum Number of Display Pixels
_	Static	COM0 (COM1 to COM3)	40 (40 segments × 1 common)
1/2	2	COM0, COM1	80 (40 segments × 2 commons)
	3	COM0 to COM2	120 (40 segments × 3 commons)
1/3	3	COM0 to COM2	
	4	COM0 to COM3	160 (40 segments × 4 commons)

Figure 5-11. LCD Controller/Driver Block Diagram





# 6. INTERRUPT FUNCTIONS AND TEST FUNCTIONS

# 6.1 Interrupt Functions

There are twenty interrupt sources of three different kinds, as shown below.

Non-maskable : 1Maskable : 18Software : 1



Table 6-1. Interrupt Source List


Interrupt	Default		Internal/	Vector	Basic	
Туре	PriorityNote 1	Name	Trigger	External	Table Address	Configuration TypeNote 2
Non- maskable	_	INTWDT	Watchdog timer overflow (with watchdog timer mode 1 selected)	Internal	0004H	(A)
Maskable	0	INTWDT	Watchdog timer overflow (with interval timer mode selected)			(B)
	1	INTP0	Pin input edge detection	External	0006H	(C)
	2	INTP1			0008H	(D)
	3	INTP2			000AH	
	4	INTP3			000CH	
	5	INTP4			000EH	
	6	INTP5			0010H	
	7	INTCSI0	Serial interface channel 0 transfer termination	Internal	0014H	(B)
	8	INTSER	Serial interface channel 2 UART reception error generation		0018H	
	9	INTSR	Serial interface channel 2 UART reception termination		001AH	
		INTCSI2	Serial interface channel 2 3-wire transfer termination			
	10	INTST	Serial interface channel 2 UART transmission termination		001CH	
	11	INTTM3	Reference time interval signal from watch timer		001EH	
	12	INTTM00	16-bit timer register and capture/compare register (CR00) match signal generation		0020H	
	13 INTTM01		16-bit timer register and capture/compare register (CR01) match signal generation		0022H	1
	14	INTTM1	8-bit timer/event counter 1 match signal generation		0024H	
	15	INTTM2	8-bit timer/event counter 2 match signal generation		0026H	
	16	INTAD	A/D converter conversion termination		0028H	
Software	_	BRK	BRK instruction execution	_	003EH	(E)

- **Notes 1.** Default priority is a priority order when more than one maskable interrupt request is generated simultaneously. 0 is the highest priority and 16 the lowest priority.
  - 2. Basic configuration types (A) to (E) correspond to those shown in Figure 6-1.




Figure 6-1. Basic Configuration of Interrupt Functions (1/2)

# (A) Internal non-maskable interrupt



### (B) Internal maskable interrupt



# (C) External maskable interrupt (INTP0)








Figure 6-1. Basic Configuration of Interrupt Functions (2/2)

# (D) External maskable interrupt (except INTP0)



# (E) Software interrupt



IF : Interrupt request flag
IE : Interrupt enable flag
ISP : In-service priority flag
MK : Interrupt mask flag
PR : Priority specification flag




# 6.2 Test Functions

There are two test functions as shown in Table 6-2.

Table 6-2. Test Input Source List

	Test Input Source			
Name	Trigger			
INTWT	Watch timer overflow	Internal		
INTPT11	Port 11 falling edge detection	External		

Figure 6-2. Basic Configuration of Test Function



IF : Test input flagMK : Test mask flag

μ**PD78064B** 



### 7. STANDBY FUNCTION

The standby function is a function to reduce the consumption current and there are the following two kinds of standby functions.


• HALT mode : Halts CPU operating clock and can reduce average consumption current by the intermittent

operation along with the normal operation.

• STOP mode: Halts main system clock oscillation. Halts all operations with the main system clock and sets ultra-

low power dissipation state with subsystem clock only.

Figure 7-1. Standby Function



**Note** Halting the main system clock enables the consumption current to be reduced.

When the CPU is operated by the subsystem clock, the main system clock should be halted by setting the bit 7 (MCC) of the processor clock control register (PCC). The STOP instruction is not available.

Caution When the main system clock is stopped and the system is operated by the subsystem clock, the main system clock should be returned to after securing the oscillation stabilization time by a program.

### 8. RESET FUNCTION

There are the following two kinds of resetting methods.

- External reset by RESET pin
- Internal reset by watchdog timer runaway time detection



# 9. INSTRUCTION SET

# (1) 8-bit instruction

MOV, XCH, ADD, ADDC, SUB, SUBC, AND, OR, XOR, CMP, MULU, DIVUW, INC, DEC, ROR, ROL, RORC, ROLC, ROR4, ROL4, PUSH, POP, DBNZ

2nd operand	#byte	А	<sub>r</sub> Note	sfr	saddr	!addr16	PSW	[DE]	[HL]	[HL+byte] [HL+B]	\$addr16	1	None
1st operand	"Byto	, ,	·	O.I.	oudui	.aaai ro		[52]	[112]	[HL+C]	φαααιτο	· ·	110110
А	ADD		MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV		ROR	
	ADDC		XCH	XCH	XCH	XCH		XCH	XCH	XCH		ROL	
	SUB		ADD		ADD	ADD			ADD	ADD		RORC	
	SUBC		ADDC		ADDC	ADDC			ADDC	ADDC		ROLC	
	AND		SUB		SUB	SUB			SUB	SUB			
	OR		SUBC		SUBC	SUBC			SUBC	SUBC			
	XOR		AND		AND	AND			AND	AND			
	CMP		OR		OR	OR			OR	OR			
			XOR		XOR	XOR			XOR	XOR			
			CMP		CMP	CMP			CMP	CMP			
r	MOV	MOV											INC
		ADD											DEC
		ADDC											
		SUB											
		SUBC											
		AND											
		OR											
		XOR											
		CMP											
B, C											DBNZ		
sfr	MOV	MOV											
saddr	MOV	MOV									DBNZ		INC
	ADD												DEC
	ADDC												
	SUB												
	SUBC												
	AND												
	OR												
	XOR												
1 11 10	CMP	140)/											
!addr16	NACY /	MOV											DUIGU
PSW	MOV	MOV											PUSH POP
[DE]		MOV											. 01
[HL]		MOV											ROR4
_													ROL4
[HL+byte]		MOV											
[HL+B]													
[HL+C]													
X													MULU
С													DIVUW

Note Except r = A



# (2) 16-bit instruction

MOVW, XCHW, ADDW, SUBW, CMPW, PUSH, POP, INCW, DECW

2nd operand 1st operand	#word	AX	rpNote	sfrp	saddrp	!addr16	SP	None
AX	ADDW		MOVW	MOVW	MOVW	MOVW	MOVW	
	SUBW		XCHW					
	CMPW							
rp	MOVW	MOVW <sup>Note</sup>						INCW, DECW
								PUSH, POP
sfrp	MOVW	MOVW						
saddrp	MOVW	MOVW						
!addr16		MOVW						
SP	MOVW	MOVW						

Note Only when rp = BC, DE, HL

# (3) Bit manipulation instruction

MOV1, AND1, OR1, XOR1, SET1, CLR1, NOT1, BT, BF, BTCLR

2nd operand 1st operand	A.bit	sfr.bit	saddr.bit	PSW.bit	[HL].bit	CY	\$addr16	None
A.bit						MOV1	BT	SET1
							BF	CLR1
							BTCLR	
sfr.bit						MOV1	ВТ	SET1
							BF	CLR1
							BTCLR	
saddr.bit						MOV1	ВТ	SET1
							BF	CLR1
							BTCLR	
PSW.bit						MOV1	ВТ	SET1
							BF	CLR1
							BTCLR	
[HL].bit						MOV1	ВТ	SET1
							BF	CLR1
							BTCLR	
CY	MOV1	MOV1	MOV1	MOV1	MOV1			SET1
	AND1	AND1	AND1	AND1	AND1			CLR1
	OR1	OR1	OR1	OR1	OR1			NOT1
	XOR1	XOR1	XOR1	XOR1	XOR1			

# (4) Call instruction/branch instruction

CALL, CALLF, CALLT, BR, BC, BNC, BZ, BNZ, BT, BF, BTCLR, DBNZ

2nd operand 1st operand	AX	!addr16	!addr11	[addr5]	\$addr16
Basic instruction	BR	CALL BR	CALLF	CALLT	BR, BC, BNC, BZ, BNZ
Compound instruction					BT, BF, BTCLR DBNZ

# (5) Other instructions

ADJBA, ADJBS, BRK, RET, RETI, RETB, SEL, NOP, EI, DI, HALT, STOP



# 10. ELECTRICAL SPECIFICATIONS

# ABSOLUTE MAXIMUM RATINGS ( $T_A = 25^{\circ}C$ )

Parameter	Symbol	Test C	onditions	Ratings	Unit	
Supply voltage	V <sub>DD</sub>				-0.3 to +7.0	V
	AV <sub>DD</sub>				-0.3 to V <sub>DD</sub> + 0.3	V
	AVREF				-0.3 to V <sub>DD</sub> + 0.3	V
	AVss				-0.3 to +0.3	V
Input voltage	Vı				-0.3 to V <sub>DD</sub> + 0.3	V
Output voltage	Vo				-0.3 to V <sub>DD</sub> + 0.3	V
Analog input voltage	Van	P10 to P17	Analog in	nput pin	AVss - 0.3 to AVREF + 0.3	V
Output current high	Іон	1 pin		-10	mA	
		Total for P01 to P05, P1 P30 to P37, P70 to P72, P100 to P103, P110 to F	P80 to P8	-15	mA	
Output current low	loLNote	1 pin		Peak value	30	mA
				r.m.s. value	15	mA
		Total for P01 to P05, P1 P25 to P27, P30 to P37,	•	Peak value	100	mA
		P72, P80 to P87, P90 to P97, P100 to P103, P110 to P117		r.m.s. value	70	mA
Operating ambient temperature	Та				-40 to +85	°C
Storage temperature	Tstg				-65 to +150	°C

**Note** The r.m.s. value should be calculated as follows: [r.m.s. value] = [Peak value]  $\times \sqrt{\text{Duty}}$ 

Caution The product quality may be damaged even if a value of only one of the above parameters exceeds the absolute maximum rating or any value exceeds the absolute maximum rating for an instant. That is, the absolute maximum rating is a rating value which may cause a product to be damaged physically. The absolute maximum rating values must therefore be observed in using the product.

**Remark** Unless otherwise specified, the characteristics of alternate-function pins are the same as those of port pins.

# CAPACITANCE (TA = $25^{\circ}$ C, VDD = Vss = 0 V)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	Cin	f = 1 MHz			15	pF
Output capacitance	Соит	Unmeasured pins returned to			15	pF
I/O capacitance	Сю	0 V.			15	pF



### MAIN SYSTEM CLOCK OSCILLATOR CHARACTERISTICS (TA = -40 to +85°C, VDD = 2.0 to 6.0 V)

Resonator	Recommended circuit	Parameter	Test conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator	IC X2 X1	Oscillation frequency (fx)Note 1	V <sub>DD</sub> = Oscillation voltage range	1		5	MHz
	C2= C1=	Oscillation stabilization time Note 2	After V <sub>DD</sub> reaches oscillation voltage range MIN.			4	ms
Crystal resonator	IC X2 X1	Oscillation frequency (fx)Note 1		1		5	MHz
	C2 <del>+</del> C1 <del>+</del>	Oscillation	V <sub>DD</sub> = 4.5 to 6.0 V			10	ms
	777	stabilization time <sup>Note 2</sup>				30	
External clock	X2 X1	X1 input frequency (fx)Note 1		1.0		5.0	MHz
	□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□	X1 input high-/low-level width (txH, txL)		85		500	ns

Notes 1. Indicates only oscillator characteristics. Refer to AC CHARACTERISTICS for instruction execution time.

2. Time required to stabilize oscillation after reset or STOP mode release.

Cautions 1. When using the main system clock oscillator, wiring in the area enclosed with the dotted line should be carried out as follows to avoid an adverse effect from wiring capacitance.

- · Wiring should be as short as possible.
- · Wiring should not cross other signal lines.
- Wiring should not be placed close to a varying high current.
- The potential of the oscillator capacitor ground should be the same as Vss.
- . Do not ground it to the ground pattern in which a high current flows.
- Do not fetch a signal from the oscillator.
- 2. If the main system clock oscillator is operated by the subsystem clock when the main system clock is stopped, reswitching to the main system clock should be performed after the oscillation stabilization time has been obtained by the program.



### SUBSYSTEM CLOCK OSCILLATOR CHARACTERISTICS (TA = -40 to +85°C, VDD = 2.0 to 6.0 V)

Resonator	Recommended circuit	Parameter	Test conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator	IC XT1 XT2	Oscillation frequency (fxr)Note 1		32	32.768	35	kHz
	C3 + C4 +	Oscillation stabilization timeNote 2	V <sub>DD</sub> = 4.5 to 6.0 V		1.2	2	S
	\ <u></u> '	une				10	
External clock	XT1 XT2	XT1 input frequency (fxr)Note 1		32		100	kHz
	<b>├</b> ─ <b>▷</b> ── <b>△</b>	XT1 input high-/low-level width (txth/txtl)		5		15	μs

- Notes 1. Indicates only oscillator characteristics. Refer to AC CHARACTERISTICS for instruction execution time.
  - 2. Time required to stabilize oscillation after Vpp has reached the minimum oscillation voltage range.
- Cautions 1. When using the subsystem clock oscillator, wiring in the area enclosed with the dotted line should be carried out as follows to avoid an adverse effect from wiring capacitance.
  - · Wiring should be as short as possible.
  - · Wiring should not cross other signal lines.
  - Wiring should not be placed close to a varying high current.
  - The potential of the oscillator capacitor ground should be the same as Vss.
  - Do not ground it to the ground pattern in which a high current flows.
  - Do not fetch a signal from the oscillator.
  - The subsystem clock oscillator is designed as a low amplification circuit to provide low consumption current, causing misoperation by noise more frequently than the main system clock oscillation circuit. Special care should therefore be taken to wiring method when the subsystem clock is used.



#### RECOMMENDED OSCILLATOR CONSTANT

#### MAIN SYSTEM CLOCK: CERAMIC RESONATOR ( $T_A = -40 \text{ to } +85^{\circ}\text{C}$ )

Manufacturer	Product name	Frequency (MHz)	Recommended Circuit Constant		Oscil Voltage		Remarks
			C1 (pF)	C2 (pF)	MIN. (V)	MAX. (V)	
Murata Mfg.	CSA5.00MG	5.00	30	30	2.2	6.0	
Co., Ltd.	CST5.00MGW	5.00	On-chip	On-chip	2.7	6.0	
Matsushita	EF0GC5004A4	5.00	On-chip	On-chip	2.7	6.0	Lead type
Electronics Components	EF0EC5004A4	5.00	On-chip	On-chip	2.0	6.0	Round lead type
Co., Ltd.	EF0EN5004A4	5.00	33	33	2.7	6.0	Lead type
	EF0S5004B5	5.00	On-chip	On-chip	2.7	6.0	Chip type
Kyocera	KBR-5.0MSA	5.00	33	33	2.7	6.0	Lead type
Corporation	PBRC5.00A	5.00	33	33	2.7	6.0	Chip type
	KBR-5.0MKS	5.00	On-chip	On-chip	2.7	6.0	Lead type
	KBR-5.0MWS	5.00	On-chip	On-chip	2.7	6.0	Chip type

### SUBSYSTEM CLOCK: CRYSTAL RESONATOR ( $T_A = -40 \text{ to } +60^{\circ}\text{C}$ )

Manufacturer	Product name	Frequency (kHz)	Recommended Circuit Constant			Oscillation Voltage Range		
			C3 (pF)	C4 (pF)	R2 (kΩ)	MIN. (V)	MAX. (V)	
Kyocera Corporation	KF-38G-12P0200 <sup>Note</sup> (Load capacitance 12 pF)	32.768	15	22	220	2.0	6.0	

**★ Note** KF-38G-12P0200 is a maintainance product.

Caution The oscillator constant and the oscillation voltage range are the conditions required for stable oscillation, but do not guarantee oscillation frequency accuracy. In the case of application requiring oscillation frequency accuracy, the oscillation frequency of the resonator must be adjusted in a mounted circuit. For details, contact the resonator manufacturer directly.



# DC CHARACTERISTICS (Ta = -40 to +85°C, Vdd = 2.0 to 6.0 V)

Parameter	Symbol	Test Condi	tions	MIN.	TYP.	MAX.	Unit
Input voltage high-level	V <sub>IH1</sub>	P10 to P17, P30 to P32, P35 to P37, P80 to P87,	V <sub>DD</sub> = 2.7 to 6.0 V	0.7V <sub>DD</sub>		V <sub>DD</sub>	V
3		P90 to P97, P100 to P103		0.8Vpd		V <sub>DD</sub>	V
	V <sub>IH2</sub>	P00 to P05, P25 to P27, P33, P34, P70 to P72,	V <sub>DD</sub> = 2.7 to 6.0 V	0.8V <sub>DD</sub>		V <sub>DD</sub>	V
		P110 to P117, RESET		0.85V <sub>DD</sub>		V <sub>DD</sub>	V
	VIH3	X1, X2	V <sub>DD</sub> = 2.7 to 6.0 V	V <sub>DD</sub> - 0.5		V <sub>DD</sub>	V
				V <sub>DD</sub> - 0.2		V <sub>DD</sub>	V
	V <sub>IH4</sub>	XT1/P07, XT2	$4.5 \text{ V} \leq \text{V}_{\text{DD}} \leq 6.0 \text{ V}$	0.8V <sub>DD</sub>		V <sub>DD</sub>	V
			2.7 V ≤ V <sub>DD</sub> < 4.5 V	0.9V <sub>DD</sub>		V <sub>DD</sub>	V
			2.0 V ≤ V <sub>DD</sub> < 2.7 V <sup>Note</sup>	0.9V <sub>DD</sub>		V <sub>DD</sub>	V
Input voltage	VIL1	P10 to P17, P30 to P32, P35 to P37, P80 to P87,	V <sub>DD</sub> = 2.7 to 6.0 V	0		0.3V <sub>DD</sub>	V
1011 1010		P90 to P97, P100 to P103		0		0.2V <sub>DD</sub>	V
	V <sub>IL2</sub>	P00 to P05, P25 to P27, P33, P34, P70 to P72,	V <sub>DD</sub> = 2.7 to 6.0 V	0		0.2V <sub>DD</sub>	V
		P110 to P117, RESET		0		0.15V <sub>DD</sub>	V
	VIL3	X1, X2	V <sub>DD</sub> = 2.7 to 6.0 V	0		0.4	V
				0		0.2	V
	VIL4	XT1/P07, XT2	4.5 V ≤ V <sub>DD</sub> ≤ 6.0 V	0		0.2V <sub>DD</sub>	V
			2.7 V ≤ V <sub>DD</sub> < 4.5 V	0		0.1V <sub>DD</sub>	V
			2.0 V ≤ V <sub>DD</sub> < 2.7 V <sup>Note</sup>	0		0.1V <sub>DD</sub>	V
Output voltage high-level	Vон	$V_{DD} = 4.5 \text{ to } 6.0 \text{ V}, \text{ IoH} = -1 \text{ m/s}$	1	V <sub>DD</sub> - 1.0		V <sub>DD</sub>	V
riigii-ievei		Ioн = -100 μA		V <sub>DD</sub> - 0.5		V <sub>DD</sub>	V
Output voltage low-level	V <sub>OL1</sub>	P100 to P103	V <sub>DD</sub> = 4.5 to 6.0 V, lo <sub>L</sub> = 15 mA		0.4	2.0	V
		P01 to P05, P10 to P17, P25 to P27, P30 to P37, P70 to P72, P80 to P87, P90 to P97, P110 to P117	V <sub>DD</sub> = 4.5 to 6.0 V, I <sub>OL</sub> = 1.6 mA			0.4	V
	V <sub>OL2</sub>	SB0, SB1, SCK0	$V_{DD} = 4.5$ to 6.0 V, open-drain, pulled high (R = 1 k $\Omega$ )			0.2V <sub>DD</sub>	V
	Vol3	IoL = 400 μA	•			0.5	V

Note When P07/XT1 pin is used as P07, the inverse phase of P07 should be input to XT2 pin.

**Remark** Unless otherwise specified, the characteristics of alternate-function pins are the same as those of port pins.



# DC CHARACTERISTICS (TA = $-40 \text{ to } +85^{\circ}\text{C}$ , VDD = 2.0 to 6.0 V)

Parameter	Symbol	Test Con	ditions	MIN.	TYP.	MAX.	Unit
Input leakage current high-level	ILIH1	Vin = Vdd	P00 to P05, P10 to P17, P25 to P27, P30 to P37, P70 to P72, P80 to P87, P90 to P97, P100 to P103, P110 to P117			3	μΑ
	ILIH2		X1, X2, XT1/P07, XT2			20	μΑ
Input leakage current low-level	ILIL1	Vin = 0 V	P00 to P05, P10 to P17, P25 to P27, P30 to P37, P70 to P72, P80 to P87, P90 to P97, P100 to P103, P110 to P117			-3	μΑ
	I <sub>LIL2</sub>		X1, X2, XT1/P07, XT2			-20	μΑ
Output leakage current high-level	Ісон	Vout = Vdd				3	μА
Output leakage current low-level	Ісос	Vout = 0 V				-3	μА
Software pull-up resistor	R	V <sub>IN</sub> = 0 V, P01 to P05, P10 to P17, P25 to P27, P30 to P37, P70 to P72,	4.5 V ≤ V <sub>DD</sub> ≤ 6.0 V	15	40	90	kΩ
		P80 to P87, P90 to P97, P100 to P103, P110 to P117	2.7 V ≤ V <sub>DD</sub> < 4.5 V	20		500	kΩ
Supply currentNote 1	I <sub>DD1</sub>	5.00-MHz crystal oscillation (fxx = 2.5 MHz) <sup>Note 2</sup>	V <sub>DD</sub> = 5.0 V ± 10 %Note 4		4	12	mA
		operating mode	V <sub>DD</sub> = 3.0 V ± 10 %Note 5		0.6	1.8	mA
			V <sub>DD</sub> = 2.2 V ± 10 %Note 5		0.35	1.05	mA
		5.00-MHz crystal oscillation (fxx = 5.0 MHz) <sup>Note 3</sup>	V <sub>DD</sub> = 5.0 V ± 10 %Note 4		6.5	19.5	mA
		operating mode	V <sub>DD</sub> = 3.0 V ± 10 %Note 5		0.8	2.4	mA
	I <sub>DD2</sub>	5.00-MHz crystal oscillation (fxx = 2.5 MHz) <sup>Note 2</sup>	V <sub>DD</sub> = 5.0 V ± 10 %		1.4	4.2	mA
		HALT mode	V <sub>DD</sub> = 3.0 V ± 10 %		500	1500	μΑ
			V <sub>DD</sub> = 2.2 V ± 10 %		280	840	μΑ
		5.00-MHz crystal oscillation (fxx = 5.0 MHz) <sup>Note 3</sup>	VDD = 5.0 V ± 10 %		1.6	4.8	mA
		HALT mode	V <sub>DD</sub> = 3.0 V ± 10 %		650	1950	μΑ

**Notes** 1. The current flowing in V<sub>DD</sub> and AV<sub>DD</sub>, excluding the current flowing in an A/D converter, on-chip pull-up resistors and LCD split resistors

- 2. Main system clock fxx = fx/2 operation (when oscillation mode selection register (OSMS) is set to 00H)
- 3. Main system clock fxx = fx operation (when OSMS is set to 01H)
- 4. High-speed mode operation (when processor clock control register (PCC) is set to 00H)
- 5. Low-speed mode operation (when PCC is set to 04H)

Remark Unless otherwise specified, the characteristics of alternate-function pins are the same as those of port pins.



# DC CHARACTERISTICS (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 2.0 to 6.0 V)

	Parameter	Symbol	Test Conditions	s	MIN.	TYP.	MAX.	Unit
	Supply currentNote 1	I <sub>DD3</sub>	32.768-kHz crystal oscillation	V <sub>DD</sub> = 5.0 V ± 10 %		60	120	μΑ
			operating mode <sup>Note 2</sup>	V <sub>DD</sub> = 3.0 V ± 10 %		32	64	μΑ
				V <sub>DD</sub> = 2.2 V ± 10 %		24	48	μΑ
		I <sub>DD4</sub>	32.768-kHz crystal oscillation	V <sub>DD</sub> = 5.0 V ± 10 %		25	55	μΑ
			HALT mode <sup>Note 2</sup>	V <sub>DD</sub> = 3.0 V ± 10 %		5	15	μΑ
				$V_{DD} = 2.2 \text{ V} \pm 10 \%$		2.5	12.5	μΑ
*		I <sub>DD5</sub>	XT1 = V <sub>DD</sub>	$V_{DD} = 5.0 \text{ V} \pm 10 \%$		1	30	μΑ
			STOP mode	$V_{DD} = 3.0 \text{ V} \pm 10 \%$		0.5	10	μΑ
			When feedback resistor is connected	$V_{DD} = 2.2 \text{ V} \pm 10 \%$		0.3	10	μΑ
*		I <sub>DD6</sub>	XT1 = V <sub>DD</sub>	$V_{DD} = 5.0 \text{ V} \pm 10 \%$		0.1	30	μΑ
			STOP mode	$V_{DD} = 3.0 \text{ V} \pm 10 \%$		0.05	10	μΑ
			When feedback resistor is disconnected	V <sub>DD</sub> = 2.2 V ± 10 %		0.05	10	μΑ

**Notes** 1. The current flowing in V<sub>DD</sub> and AV<sub>DD</sub>, excluding the current flowing in an A/D converter, on-chip pull-up resistors and LCD split resistors

2. When the main system clock is stopped.



# DC CHARACTERISTICS ( $T_A = -10 \text{ to } +85^{\circ}\text{C}$ )

#### (1) Static Display Mode (VDD = 2.0 to 6.0 V)

Parameter	Symbol	Test Cond	itions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	VLCD			2.0		V <sub>DD</sub>	V
LCD split resistor	RLCD			60	100	150	kΩ
LCD output voltage	Vodc	Io = ±5 μA	2.0 V ≤ VLCD ≤ VDD	0		±0.2	V
deviationNote (common)			VLCD0 = VLCD				
LCD output voltage deviation Note (segment)	Vods	Io = ±1 μA		0		±0.2	V

**Note** The voltage deviation is the difference from the output voltage corresponding to the ideal value of the segment and common outputs ( $V_{LCDN}$ ; n = 0, 1, 2).

### (2) 1/3 Bias Method (V<sub>DD</sub> = 2.5 to 6.0 V)

Parameter	Symbol	Test Cond	itions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	VLCD					V <sub>DD</sub>	V
LCD split resistor	RLCD			60	100	150	kΩ
LCD output voltage	Vodc	Io = ±5 μA	2.5 V ≤ VLCD ≤ VDD	0		±0.2	V
deviationNote (common)			VLCD0 = VLCD				
LCD output voltage	Vods	$Io = \pm 1 \mu A$	$V_{LCD1} = V_{LCD} \times 2/3$	0		±0.2	V
deviation Note (segment)			VLCD2 = VLCD × 1/3				

**Note** The voltage deviation is the difference from the output voltage corresponding to the ideal value of the segment and common outputs ( $V_{LCDN}$ ; n = 0, 1, 2).

### (3) 1/2 Bias Method (V<sub>DD</sub> = 2.7 to 6.0 V)

Parameter	Symbol	Test Cond	litions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	VLCD			2.7		V <sub>DD</sub>	V
LCD split resistor	RLCD			60	100	150	kΩ
LCD output voltage	Vodc	$Io = \pm 5 \mu A$	2.7 V ≤ V <sub>LCD</sub> ≤ V <sub>DD</sub>	0		±0.2	V
deviation Note (common)			VLCD0 = VLCD				
LCD output voltage	Vods	$Io = \pm 1 \mu A$	VLCD1 = VLCD × 1/2	0		±0.2	V
deviation Note (segment)			VLCD2 = VLCD1				

**Note** The voltage deviation is the difference from the output voltage corresponding to the ideal value of the segment and common outputs ( $V_{LCDN}$ ; n = 0, 1, 2).



### **AC CHARACTERISTICS**

# (1) Basic Operation ( $T_A = -40 \text{ to } +85^{\circ}\text{C}$ , $V_{DD} = 2.0 \text{ to } 6.0 \text{ V}$ )


	Parameter	Symbol	Test Conditions	6	MIN.	TYP.	MAX.	Unit
Ī	Cycle time	Тсү	Operating on main system clock	$V_{DD} = 2.7 \text{ to } 6.0 \text{ V}$	0.8		64	μs
	(Minimum		(fxx = 2.5 MHz)Note 1		2.2		64	μs
	instruction		Operating on main system clock	4.5 ≤ V <sub>DD</sub> ≤ 6.0 V	0.4		32	μs
	execution time)		(fxx = 5.0 MHz)Note 2	2.7 ≤ V <sub>DD</sub> < 4.5 V	0.8		32	μs
			Operating on subsystem clock		40Note 3	122	125	μs
*	TI00 input	<b>t</b> тіноо,	4.5 V ≤ V <sub>DD</sub> ≤ 6.0 V		2/f <sub>sam</sub> + 0.1 Note 4			μs
	high-/low-level width	<b>t</b> TIL00	2.7 V ≤ V <sub>DD</sub> < 4.5 V		2/f <sub>sam</sub> + 0.2 <sup>Note 4</sup>			μs
			2.0 V ≤ V <sub>DD</sub> < 2.7 V		2/f <sub>sam</sub> + 0.5 <sup>Note 4</sup>			μs
*	TI01 input	<b>t</b> TIH01,	V <sub>DD</sub> = 2.7 to 6.0 V		10			μs
	high-/low-level width	<b>t</b> TIL01			20			μs
Ī	TI1, TI2 input	f <sub>Tl1</sub>	V <sub>DD</sub> = 4.5 to 6.0 V		0		4	MHz
	frequency				0		275	kHz
Ī	TI1, TI2 input	tтıнı,	V <sub>DD</sub> = 4.5 to 6.0 V		100			ns
	high-/low-level width	tintl1			1.8			μs
Ī	Interrupt input	tinth,	INTP0		8/f <sub>sam</sub> Note 4			μs
	high-/low-level	tintl	INTP1 to INTP5,	$V_{DD} = 2.7 \text{ to } 6.0 \text{ V}$	10			μs
	width		P110 to P117		20			μs
Ī	RESET low-level	trsl	V <sub>DD</sub> = 2.7 to 6.0 V		10			μs
	width				20			μs


**Notes** 1. Main system clock fxx = fx/2 operation (when oscillation mode selection register (OSMS) is set to 00H)

- **2.** Main system clock fxx = fx operation (when OSMS is set to 01H)
- 3. This is the value when the external clock is used. The value is 114  $\mu$ s (MIN.) when the crystal resonator is used
- **4.** In combination with bits 0 (SCS0) and 1 (SCS1) of sampling clock select register (SCS), selection of  $f_{sam}$  is possible between  $f_{xx/2}^N$ ,  $f_{xx/3}^N$ ,  $f_{xx/6}^N$ ,  $f_{xx/12}^N$  (when N=0 to 4).

Tcy vs  $V_{DD}$  (At main system clock fxx = fx/2 operation)









# (2) Serial Interface ( $T_A = -40 \text{ to } +85^{\circ}\text{C}$ , $V_{DD} = 2.0 \text{ to } 6.0 \text{ V}$ )

#### (a) Serial interface channel 0

# (i) 3-wire serial I/O mode (SCK0... Internal clock output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	tkcy1	4.5 V ≤ V <sub>DD</sub> ≤ 6.0 V	800			ns
		2.7 V ≤ V <sub>DD</sub> < 4.5 V	1600			ns
			3200			ns
SCK0 high-/low-level width	tкн1,	V <sub>DD</sub> = 4.5 to 6.0 V	tксү1/2 - 50			ns
	t <sub>KL1</sub>		tксү1/2 - 100			ns
SI0 setup time (to SCK0↑)	tsık1	4.5 V ≤ V <sub>DD</sub> ≤ 6.0 V	100			ns
		2.7 V ≤ V <sub>DD</sub> < 4.5 V	150			ns
			300			ns
SI0 hold time (from SCK0↑)	tksi1		400			ns
SO0 output delay time from SCK0↓	<b>t</b> kso1	C = 100 pF <sup>Note</sup>			300	ns

**Note** C is the load capacitance of  $\overline{SCK0}$ , SO0 output line.

# (ii) 3-wire serial I/O mode (SCK0... External clock input)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	tkcy2	4.5 V ≤ V <sub>DD</sub> ≤ 6.0 V	800			ns
		2.7 V ≤ V <sub>DD</sub> < 4.5 V	1600			ns
			3200			ns
SCK0 high-/low-level width	<b>t</b> кн2,	4.5 V ≤ V <sub>DD</sub> ≤ 6.0 V	400			ns
	t <sub>KL2</sub>	2.7 V ≤ V <sub>DD</sub> < 4.5 V	800			ns
			1600			ns
SI0 setup time (to SCK0↑)	tsik2		100			ns
SI0 hold time (from SCK0↑)	tks12		400			ns
SO0 output delay time from SCK0↓	<b>t</b> KSO2	C = 100 pFNote			300	ns
SCK0 rise, fall time	t <sub>R2</sub> ,				1000	ns

Note C is the load capacitance of SO0 output line.



# (iii) SBI mode (SCK0... Internal clock output)

Parameter	Symbol	Test (	Conditions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	tксүз	$V_{DD} = 4.5 \text{ to } 6.0$	V	800			ns
				3200			ns
SCK0 high-/low-level	<b>t</b> кнз,	$V_{DD} = 4.5 \text{ to } 6.0$	V	tксүз/2 — 50			ns
width	<b>t</b> ĸĿ3			tксүз/2 – 150			ns
SB0, SB1 setup time	tsıкз	$V_{DD} = 4.5 \text{ to } 6.0$	V	100			ns
(to SCK0↑)				300			ns
SB0, SB1 hold time	tкsıз			tксүз/2			ns
(from SCK0↑)							
SB0, SB1 output delay	tks03	$R = 1 k\Omega$ ,	V <sub>DD</sub> = 4.5 to 6.0 V	0		250	ns
time from SCK0↓		C = 100 pFNote		0		1000	ns
SB0, SB1↓ from SCK0↑	tкsв			tксүз			ns
SCK0↓ from SB0, SB1↓	tsвк			tксүз			ns
SB0, SB1 high-level width	tsвн			tксүз			ns
SB0, SB1 low-level width	tsbl			tксүз			ns

Note R and C are the load resistance and load capacitance of the SCKO, SBO and SB1 output line.

# (iv) SBI mode (SCK0... External clock input)

Parameter	Symbol	Test (	Conditions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	tkcy4	$V_{DD} = 4.5 \text{ to } 6.0$	V	800			ns
				3200			ns
SCK0 high-/low-level	<b>t</b> кн4,	$V_{DD} = 4.5 \text{ to } 6.0$	V	400			ns
width	t <sub>KL4</sub>			1600			ns
SB0, SB1 setup time	tsık4	$V_{DD} = 4.5 \text{ to } 6.0$	V	100			ns
(to SCK0↑)				300			ns
SB0, SB1 hold time (from $\overline{SCK0}$ ↑)	tksi4			tkcy4/2			ns
SB0, SB1 output delay	tkso4	$R = 1 k\Omega$ ,	V <sub>DD</sub> = 4.5 to 6.0 V	0		300	ns
time from SCK0↓		C = 100 pF <sup>Note</sup>		0		1000	ns
SB0, SB1↓ from SCK0↑	tкsв			tkcy4			ns
SCK0↓ from SB0, SB1↓	tsвк			tkcy4			ns
SB0, SB1 high-level width	tsвн			tkcy4			ns
SB0, SB1 low-level width	tsbl			tkcy4			ns
SCK0 rise, fall time	tr4, tr4					1000	ns

Note R and C are the load resistance and load capacitance of the SB0 and SB1 output line.



# (v) 2-wire serial I/O mode (SCK0... Internal clock output)

Parameter	Symbol	Test	Conditions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	tkcy5	$R = 1 k\Omega$ ,	V <sub>DD</sub> = 2.7 to 6.0 V	1600			ns
		C = 100 pFNote		3200			ns
SCK0 high-level width	<b>t</b> кн5		V <sub>DD</sub> = 2.7 to 6.0 V	tксу5/2 - 160			ns
				tксү5/2 – 190			ns
SCK0 low-level width	t <sub>KL5</sub>		V <sub>DD</sub> = 4.5 to 6.0 V	tксү5/2 – 50			ns
				tксү5/2 – 100			ns
SB0, SB1 setup time	tsik5		$4.5 \text{ V} \leq \text{V}_{DD} \leq 6.0 \text{ V}$	300			ns
(to SCK0↑)			2.7 V ≤ V <sub>DD</sub> < 4.5 V	350			ns
				400			ns
SB0, SB1 hold time (from SCK0↑)	tksi5			600			ns
SB0, SB1 output delay time from SCK0↓	tkso5					300	ns

Note R and C are the load resistance and load capacitance of the SCKO, SBO and SB1 output line.

# (vi) 2-wire serial I/O mode (SCK0... External clock input)

Parameter	Symbol	Test	t Conditions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	tkcy6	$V_{DD} = 2.7 \text{ to } 6.0$	) V	1600			ns
				3200			ns
SCK0 high-level width	<b>t</b> кн6	$V_{DD} = 2.7 \text{ to } 6.0$	) V	650			ns
				1300			ns
SCK0 low-level width	tĸL6	$V_{DD} = 2.7 \text{ to } 6.0$	) V	800			ns
				1600			ns
SB0, SB1 setup time (to SCK0↑)	tsik6			100			ns
SB0, SB1 hold time (from SCK0↑)	tksi6			tксу6/2			ns
SB0, SB1 output delay	tkso6	$R = 1 k\Omega$ ,	V <sub>DD</sub> = 4.5 to 6.0 V	0		300	ns
time from SCK0↓		C = 100 pFNote		0		500	ns
SCK0 rise, fall time	tre,					1000	ns

Note R and C are the load resistance and load capacitance of the SB0 and SB1 output line.



# (b) Serial interface channel 2

# (i) 3-wire serial I/O mode (SCK2... Internal clock output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK2 cycle time	<b>t</b> ксү7	4.5 V ≤ V <sub>DD</sub> ≤ 6.0 V	800			ns
		2.7 V ≤ V <sub>DD</sub> < 4.5 V	1600			ns
			3200			ns
SCK2 high-/low-level width	<b>t</b> кн7,	4.5 V ≤ V <sub>DD</sub> ≤ 6.0 V	tксүт/2 - 50			ns
	t <sub>KL7</sub>		tксүт/2 - 100			ns
SI2 setup time (to SCK2↑)	tsık7	4.5 V ≤ V <sub>DD</sub> ≤ 6.0 V	100			ns
		2.7 V ≤ V <sub>DD</sub> < 4.5 V	150			ns
			300			ns
SI2 hold time (from SCK2↑)	tksi7		400			ns
SO2 output delay time from SCK2↓	<b>t</b> ks07	C = 100 pF <sup>Note</sup>			300	ns

Note C is the load capacitance of SCK2, SO2 output line.

# (ii) 3-wire serial I/O mode (SCK2... External clock input)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK2 cycle time	tkcy8	4.5 V ≤ V <sub>DD</sub> ≤ 6.0 V	800			ns
		2.7 V ≤ V <sub>DD</sub> < 4.5 V	1600			ns
			3200			ns
SCK2 high-/low-level width	tкнв,	4.5 V ≤ V <sub>DD</sub> ≤ 6.0 V	400			ns
	t <sub>KL8</sub>	2.7 V ≤ V <sub>DD</sub> < 4.5 V	800			ns
			1600			ns
SI2 setup time (to SCK2↑)	tsik8		100			ns
SI2 hold time (from SCK2↑)	tksi8		400			ns
SO2 output delay time from SCK2↓	tks08	C = 100 pFNote			300	ns
SCK2 rise, fall time	t <sub>R8</sub> , t <sub>F8</sub>				1000	ns

 $\textbf{Note} \quad \textbf{C} \text{ is the load capacitance of SO2 output line.}$ 



# (iii) UART mode (Dedicated baud rate generator output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		4.5 V ≤ V <sub>DD</sub> ≤ 6.0 V			78125	bps
		2.7 V ≤ V <sub>DD</sub> < 4.5 V			39063	bps
					19531	bps

# (iv) UART mode (External clock input)


Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
ASCK cycle time	tkcy9	4.5 V ≤ V <sub>DD</sub> ≤ 6.0 V	800			ns
		2.7 V ≤ V <sub>DD</sub> < 4.5 V	1600			ns
			3200			ns
ASCK high-/low-level	<b>t</b> кн9,	4.5 V ≤ V <sub>DD</sub> ≤ 6.0 V	400			ns
width	t <sub>KL9</sub>	2.7 V ≤ V <sub>DD</sub> < 4.5 V	800			ns
			1600			ns
Transfer rate		4.5 V ≤ V <sub>DD</sub> ≤ 6.0 V			39063	bps
		2.7 V ≤ V <sub>DD</sub> < 4.5 V			19531	bps
					9766	bps
ASCK rise, fall time	<b>t</b> R9,				1000	ns
	t <sub>F9</sub>					




# AC Timing Test Point (Excluding X1, XT1 Input)




# **Clock Timing**






# **TI Timing**






# **Serial Transfer Timing**


#### 3-wire serial I/O mode:



SBI mode (bus release signal transfer):




# SBI mode (command signal transfer):






### 2-wire serial I/O mode:



### **UART** mode:



A/D Converter Characteristics ( $T_A = -40 \text{ to } +85^{\circ}\text{C}$ ,  $AV_{DD} = V_{DD} = 2.0 \text{ to } 6.0 \text{ V}$ ,  $AV_{SS} = V_{SS} = 0 \text{ V}$ )

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Resolution			8	8	8	bit
Total errorNote		2.7 V ≤ AV <sub>REF</sub> ≤ 6.0 V			±0.6	%
					±1.4	%
Conversion time	tconv		19.1		200	μs
Sampling time	<b>t</b> samp		12/fxx			μs
Analog input voltage	VIAN		AVss		AVREF	V
Reference voltage	AVREF		2.0		AV <sub>DD</sub>	V
AV <sub>REF</sub> -AV <sub>SS</sub> resistance	Rairef		4	14		kΩ

**Note** Quantization error  $(\pm 1/2 \text{ LSB})$  is not included. This is expressed in proportion to the full-scale value.




### DATA MEMORY STOP MODE LOW SUPPLY VOLTAGE DATA RETENTION CHARACTERISTICS (TA = -40 to +85°C)


Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	VDDDR		1.8		6.0	V
Data retention supply current	IDDDR	V <sub>DDDR</sub> = 1.8 V Subsystem clock stopped and feedback resistor disconnected		0.1	10	μΑ
Release signal set time	tsrel		0			μs
Oscillation stabilization	twait	Release by RESET		2 <sup>17</sup> /f <sub>x</sub>		ms
wait time		Release by interrupt		Note		ms

**Note** In combination with bit 0 to bit 2 (OSTS0 to OSTS2) of oscillation stabilization time select register (OSTS), selection of  $2^{12}$ /fxx and  $2^{14}$ /fxx to  $2^{17}$ /fxx is possible.

### Data Retention Timing (STOP Mode Release by RESET)




### Data Retention Timing (Standby Release Signal: STOP Mode Release by Interrupt Signal)






# **Interrupt Input Timing**




# **RESET** Input Timing






### 11. PACKAGE DRAWINGS

# 100-PIN PLASTIC QFP (FINE PITCH) (14×14 mm)



detail of lead end



#### NOTE

Each lead centerline is located within 0.10 mm (0.004 inch) of its true position (T.P.) at maximum material condition.


ITEM	MILLIMETERS	INCHES
Α	16.0±0.2	0.630±0.008
В	14.0±0.2	$0.551^{+0.009}_{-0.008}$
С	14.0±0.2	0.551+0.009
D	16.0±0.2	0.630±0.008
F	1.0	0.039
G	1.0	0.039
Н	$0.22^{+0.05}_{-0.04}$	0.009±0.002
I	0.10	0.004
J	0.5 (T.P.)	0.020 (T.P.)
K	1.0±0.2	0.039+0.009
L	0.5±0.2	0.020+0.008
М	0.17+0.03	0.007 + 0.001 - 0.003
N	0.10	0.004
Р	1.45	0.057
Q	0.125±0.075	0.005±0.003
R	5°±5°	5°±5°
S	1.7 MAX.	0.067 MAX.

P100GC-50-7EA-2


Remark Dimensions and materials of ES products are the same as those of mass-produced products.



# 100-PIN PLASTIC LQFP (FINE PITCH) (14 $\times$ 14 mm)



detail of lead end



#### NOTE


Each lead centerline is located within 0.08 mm (0.003 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
Α	16.00±0.20	0.630±0.008
В	14.00±0.20	0.551 <sup>+0.009</sup> -0.008
С	14.00±0.20	$0.551^{+0.009}_{-0.008}$
D	16.00±0.20	0.630±0.008
F	1.00	0.039
G	1.00	0.039
Н	$0.22^{+0.05}_{-0.04}$	0.009±0.002
I	0.08	0.003
J	0.50 (T.P.)	0.020 (T.P.)
K	1.00±0.20	$0.039^{+0.009}_{-0.008}$
L	0.50±0.20	$0.020^{+0.008}_{-0.009}$
М	0.17+0.03	0.007+0.001
N	0.08	0.003
Р	1.40±0.05	0.055±0.002
Q	0.10±0.05	0.004±0.002
R	3°+7°	3°+7°
S	1.60 MAX.	0.063 MAX.
		S100GC-50-8EU

**Remark** Dimensions and materials of ES products are the same as those of mass-produced products.



# 100-PIN PLASTIC QFP (14 $\times$ 20 mm)



NOTE

Each lead centerline is located within 0.15 mm (0.006 inch) of its true position (T.P.) at maximum material condition.

	P100GF-65-3BA1-		
ITEM	MILLIMETERS	INCHES	
Α	23.6±0.4	0.929±0.016	
В	20.0±0.2	$0.795^{+0.009}_{-0.008}$	
С	14.0±0.2	0.551 <sup>+0.009</sup> <sub>-0.008</sub>	
D	17.6±0.4	0.693±0.016	
F	0.8	0.031	
G	0.6	0.024	
Н	0.30±0.10	$0.012^{+0.004}_{-0.005}$	
I	0.15	0.006	
J	0.65 (T.P.)	0.026 (T.P.)	
K	1.8±0.2	$0.071^{+0.008}_{-0.009}$	
L	0.8±0.2	$0.031^{+0.009}_{-0.008}$	
М	$0.15^{+0.10}_{-0.05}$	$0.006^{+0.004}_{-0.003}$	
N	0.10	0.004	
Р	2.7	0.106	
Q	0.1±0.1	0.004±0.004	
S	3.0 MAX.	0.119 MAX.	

**Remark** Dimensions and materials of ES products are the same as those of mass-produced products.



#### 12. RECOMMENDED SOLDERING CONDITIONS

The  $\mu$ PD78064B should be soldered and mounted under the conditions recommended in the table below.

For details of recommended soldering conditions, refer to the information document **Semiconductor Device Mounting Technology Manual (C10535E)**.

For soldering methods and conditions other than those recommended below, contact an NEC sales representative.

Table 12-1. Surface Mounting Type Soldering Conditions

(1)  $\mu$ PD78064BGC-xxx-7EA : 100-pin plastic QFP (fine pitch) (14 x 14 mm)  $\mu$ PD78064BGC-xxx-8EU : 100-pin plastic LQFP (fine pitch) (14 x 14 mm)

Soldering Method	Soldering Conditions	Symbol
Infrared reflow	Package peak temperature: 235°C, Duration: 30 sec. max. (at 210°C or above), Number of times: Twice max., Time limit: 7 days Note (thereafter 10 hours prebaking required at 125°C)	IR35-107-2
VPS	Package peak temperature: 215°C, Duration: 40 sec. (at 200°C or above), Number of times: Twice max., Time limit: 7 days Note (thereafter 10 hours prebaking required at 125°C)	VP15-107-2
Partial heating	Pin temperature: 300°C max. Duration: 3 sec. max. (per device side)	_

Note For the storage period after dry-pack decapsulation, storage conditions are max. 25°C, 65% RH.

# (2) $\mu$ PD78064BGF- $\times\!\times\!\!\times$ -3BA: 100-pin plastic QFP (14 $\times$ 20 mm)

Soldering Method	Soldering Conditions	Symbol
Infrared reflow	Package peak temperature: 235 °C, Duration: 30 sec. max. (at 210 °C or above), Number of times: 3 times max.	IR35-00-3
VPS	Package peak temperature: 215 °C, Duration: 40 sec. max. (at 200 °C or above), Number of times: 3 times max.	VP15-00-3
Wave soldering	Solder bath temperature: 260 °C max., Duration: 10 sec. max., Number of times: Once, Preliminary heat temperature: 120 °C max. (Package surface temperature)	WS60-00-1
Partial heating	Pin temperature: 300 °C max. Duration: 3 sec. max. (per device side)	_

Caution Use of more than one soldering method should be avoided (except in the case of partial heating).



# APPENDIX A. DEVELOPMENT TOOLS

The following development tools are available for system development using the  $\mu PD78064B$ .

# **Language Processing Software**

RA78K/0Notes 1, 2, 3, 4	78K/0 Series common assembler package
CC78K/0Notes 1, 2, 3, 4	78K/0 Series common C compiler package
DF78064 <sup>Notes 1, 2, 3, 4</sup>	$\mu$ PD78064 Subseries common device file
CC78K/0-LNotes 1, 2, 3, 4	78K/0 Series common C compiler library source file

# **PROM Writing Tools**

PG-1500	PROM programmer
PA-78P0308GC, PA-78P064GC PA-78P0308GF, PA-78P064GF	Programmer adapters connected to PG-1500
PG-1500 controllerNotes 1, 2	PG-1500 control program

# **Debugging Tools**

	IE-78000-R	78K/0 Series common in-circuit emulator	
	IE-78000-R-A	78K/0 Series common in-circuit emulator (for integrated debugger)	
	IE-78000-R-BK	78K/0 Series common break board	
*	IE-780308-R-EM	$\mu$ PD780308 Subseries common emulation board	
	EP-78064GC-R	$\mu$ PD78064 Subseries common emulation probes	
	EP-78064GF-R		
7EA and GC-8EU types). This product is manufactured by TOKYO ELETECH Corporation. Consult		Adapter to be mounted on a target system board made for 100-pin plastic QFP (GC-7EA and GC-8EU types).  This product is manufactured by TOKYO ELETECH Corporation. Consult your local NEC sales representative when purchasing it.	
		Socket to be mounted on a target system board made for 100-pin plastic QFP (GF-3BA type)	
	SM78K0 <sup>Notes 5, 6, 7</sup>	78K/0 Series common system simulator	
	ID78K0 <sup>Notes 4, 5, 6, 7</sup>	IE-78000-R-A integrated debugger	
	SD78K/0Notes 1, 2 IE-78000-R screen debugger		
	DF78064Notes 1, 2, 4, 5, 6, 7	7 μPD78064 Subseries common device file	

# Real-time OS

RX78K/0 <sup>Notes 1, 2, 3, 4</sup>	78K/0 Series real-time OS
MX78K0Notes 1, 2, 3, 4	78K/0 Series OS



#### **Fuzzy Inference Development Support System**

FE9000 <sup>Note 1</sup> , FE9200 <sup>Note 6</sup>	Fuzzy knowledge data creation tool
FT9080 <sup>Note 1</sup> , FT9085 <sup>Note 2</sup>	Translator
FI78K0Notes 1, 2	Fuzzy inference module
FD78K0Notes 1, 2	Fuzzy inference debugger

### Notes 1. PC-9800 Series (MS-DOS<sup>TM</sup>) based

- 2. IBM PC/AT<sup>TM</sup> and compatibles (PC DOS<sup>TM</sup>/IBM DOS<sup>TM</sup>/MS-DOS) based
- 3. HP9000 Series 300<sup>TM</sup> (HP-UX<sup>TM</sup>) based
- **4.** HP9000 Series 700<sup>TM</sup> (HP-UX) based, SPARCstation<sup>TM</sup> (SunOS<sup>TM</sup>) based, EWS-4800 Series (EWS-UX/V) based
- 5. PC-9800 Series (MS-DOS + Windows<sup>TM</sup>) based
- 6. IBM PC/AT and compatibles (PC DOS/IBM DOS/MS-DOS + Windows) based
- 7. NEWS<sup>TM</sup> (NEWS-OS<sup>TM</sup>) based

### Remarks 1. For third party development tools, see the 78K/0 Series Selection Guide (IF-1185).

2. RA78K/0, CC78K/0, SM78K0, ID78K0, SD78K/0, and RX78K/0 are used in combination with DF78064.



# \* APPENDIX B. RELATED DOCUMENTS

#### **Device Related Documents**

Document Name	Document No.	
	English	Japanese
μPD78064B Subseries User's Manual	U10785E	U10785J
μPD78064B Data Sheet	This manual	U11590J
μPD78064B(A) Data Sheet	U11597E	U11597J
78K/0 Series User's Manual Instructions	U12326E	U12326J
78K/0 Series Instruction Table	_	U10903J
78K/0 Series Instruction Set	_	U10904J
μPD78064B Subseries Special Function Register Table	_	To be prepared

#### **Development Tool Related Documents (User's Manual)**

Document Name		Document No.	
		English	Japanese
RA78K Series Assembler Package	Operation	EEU-1399	EEU-809
	Language	EEU-1404	EEU-815
RA78K Series Structured Assembler Preprocessor		EEU-1402	EEU-817
RA78K0 Assembler Package	Operation	U11802E	U11802J
	Assembly Language	U11801E	U11801J
	Structured Assembly Language	U11789E	U11789J
CC78K Series C Compiler	Operation	EEU-1280	EEU-656
	Language	EEU-1284	EEU-655
CC78K0 C Compiler	Operation	U11517E	U11517J
	Language	U11518E	U11518J
CC78K/0 C Compiler Application Note	Programming know-how	EEA-1208	EEA-618
CC78K Series Library Source File		_	U12322J
PG-1500 PROM Programmer		EEU-1335	U11940J
PG-1500 Controller PC-9800 Series (MS-DOS) based		EEU-1291	EEU-704
PG-1500 Controller IBM PC Series (PC DOS) based		U10540E	EEU-5008
IE-78000-R		U11376E	EEU-810
IE-78000-R-A		U10057E	U10057J
IE-78000-R-BK		EEU-1427	EEU-867
IE-780308-R-EM		U11362E	U11362J
EP-78064		EEU-1469	EEU-934
SM78K0 System Simulator Windows based	Reference	U10181E	EEU-5002
SM78K Series System Simulator	External Parts User	U10092E	U10092J
	Open Interface Specifications		
ID78K0 Integrated Debugger EWS based	Reference	_	U11151J
ID78K0 Integrated Debugger PC based	Reference	U11539E	U11539J
ID78K0 Integrated Debugger Windows based	Guides	U11649E	U11649J
SD78K/0 Screen Debugger	Introduction	U10539E	EEU-852
PC-9800 Series (MS-DOS) based	Reference	_	U10952J
SD78K/0 Screen Debugger	Introduction	EEU-1414	EEU-5024
IBM PC/AT (PC DOS) based	Reference	U11279E	U11279J

Caution The above related documents are subject to change without prior notice. Be sure to use the latest version when starting design.



# **Embedded Software Related Documents (User's Manual)**

Document Name		Document No.	
		English	Japanese
78K/0 Series Real-time OS	Basics	_	EEU-912
	Installation	_	EEU-911
78K/0 Series OS MX78K0	Basics	_	U12257J
Fuzzy Knowledge Data Creation Tool		EEU-1438	EEU-829
78K/0, 78K/II, 87AD Series Fuzzy Inference Development Support System Translator		EEU-1444	EEU-862
78K/0 Series Fuzzy Inference Development Support System Fuzzy Inference Module		EEU-1441	EEU-858
78K/0 Series Fuzzy Inference Development Support Syste	m Fuzzy Inference Debugger	EEU-1458	EEU-921

#### **Other Related Documents**

Document Name	Document No.	
	English	Japanese
IC Package Manual	C10943X	
Semiconductor Device Mounting Technology Manual	C10535E	C10535J
Quality Grades on NEC Semiconductor Devices	C11531E	C11531J
Reliable Quality Maintenance on NEC Semiconductor Devices	C10983E	C10983J
Electrostatic Discharge (ESD) Test	_	MEM-539
Semiconductor Devices Quality Guarantee Guide	MEI-1202	C11893J
Microcomputer Product Series Guide	_	U11416J

Caution The above related documents are subject to change without prior notice. Be sure to use the latest version when starting design.



# **NOTES FOR CMOS DEVICES -**

# 1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

# (2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

# (3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

NEC  $\mu$ PD78064B

# **Regional Information**

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- · Ordering information
- · Product release schedule
- · Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

#### **NEC Electronics Inc. (U.S.)**

Santa Clara, California Tel: 800-366-9782 Fax: 800-729-9288

#### **NEC Electronics (Germany) GmbH**

Duesseldorf, Germany Tel: 0211-65 03 02 Fax: 0211-65 03 490

# **NEC Electronics (UK) Ltd.**

Milton Keynes, UK Tel: 01908-691-133 Fax: 01908-670-290

#### NEC Electronics Italiana s.r.1.

Milano, Italy Tel: 02-66 75 41 Fax: 02-66 75 42 99

### **NEC Electronics (Germany) GmbH**

Benelux Office Eindhoven, The Netherlands Tel: 040-2445845 Fax: 040-2444580

#### **NEC Electronics (France) S.A.**

Velizy-Villacoublay, France Tel: 01-30-67 58 00 Fax: 01-30-67 58 99

### **NEC Electronics (France) S.A.**

Spain Office Madrid, Spain Tel: 01-504-2787 Fax: 01-504-2860

#### **NEC Electronics (Germany) GmbH**

Scandinavia Office Taeby, Sweden Tel: 08-63 80 820 Fax: 08-63 80 388

#### **NEC Electronics Hong Kong Ltd.**

Hong Kong Tel: 2886-9318 Fax: 2886-9022/9044

#### **NEC Electronics Hong Kong Ltd.**

Seoul Branch Seoul, Korea Tel: 02-528-0303 Fax: 02-528-4411

#### **NEC Electronics Singapore Pte. Ltd.**

United Square, Singapore 1130

Tel: 253-8311 Fax: 250-3583

### **NEC Electronics Taiwan Ltd.**

Taipei, Taiwan Tel: 02-719-2377 Fax: 02-719-5951

#### NEC do Brasil S.A.

Sao Paulo-SP, Brasil Tel: 011-889-1680 Fax: 011-889-1689

J96. 8



FIP and IEBus are trademarks of NEC Corporation.

MS-DOS and Windows are either registered trademarks or trademarks of Microsoft Corporation in the United States and/or other countries.

IBM DOS, PC/AT, and PC DOS are trademarks of International Business Machines Corporation.

HP9000 Series 300, HP9000 Series 700, and HP-UX are trademarks of Hewlett-Packard Company.

SPARCstation is a trademark of SPARC International, Inc.

SunOS is a trademark of Sun Microsystems, Inc.

**NEWS and NEWS-OS are trademarks of Sony Corporation.** 

The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document. NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.