# RENESAS

# DATASHEET

## TW6865

4-in-1 Video Decoders with PCI Express Media Bridge

FN8304 Rev.1.00 Feb 15, 2016

The <u>TW6865</u> is a highly integrated solution that supports multi-channel video and audio capture via PCIe x1 interface for PC DVR system and video analytic application. It contains high quality four-channel NTSC/PAL/SECAM video decoders that convert analog composite video signal to digital component YCbCr data and utilize adaptive 4H comb filter for separating luminance and chrominance to reduce cross noise artifacts.

The TW6865 contains a high performance proprietary DMA controller that fully optimizes the utilization of PCle x1 bandwidth and enables it to transfer video and audio data at a high throughput rate that closely approaches the theoretical limit of PCle x1 interface. The TW6865 is able to simultaneously decode and transfer 4 real time D1 video, or up to 16-channel non-real time D1, plus 8-channel audio.

The TW6865 decreases the complexity and workload of client-side software development, and significantly reduces the strains on PC hardware and resources. TW6865 also includes a Software Development Kit (SDK) with Windows and Linux compliant drivers and reference application software.

## **Applications**

- PC-based DVR system
- Video analytic system

PART NUMBER	VIDE0 INPUTS	AUDIO INPUTS	AMBIENT OPERATING TEMPERATURE (°C)
TW6865-TA1-CR	4	8	0 to +70
TW6865-TA1-CRH	4	8	-40 to +85
TW6869-TA1-CR	8	8	0 to +70
TW6869-TA1-CRH	8	8	-40 to +85

#### TABLE 1. KEY DIFFERENCES BETWEEN FAMILY OF PARTS

## Features

## Video Decoders

- Accepts all NTSC(M/N/4.43)/ PAL(B/D/G/H/I/K/L/M/N/60) standards with auto detection
- Integrated eight video analog anti-alias filters and 10-bit CMOS ADCs
- IF compensation filter for improvement of color demodulation
- Color Transient Improvement (CTI)
- White peak AGC control
- Programmable hue, saturation, contrast, brightness and sharpness
- High quality proprietary fast video locking system for non real time application
- High performance adaptive 4H comb filters for all NTSC and PAL standards
- Audio Codecs
- Integrated eight audio ADCs
- 8/16 bit audio word length
- Sample audio with 8/16/32/44.1/48kHz

## **DMA Controller**

- Highly-efficient DMA design can support up to 4 real time D1 video and 8 real time audio channels, or up to 16 non-real time video with optimization of full PCIe x1 bandwidth
- Multiple video format output support: UYVY/Y422, YUYV/YUY2, IYU1/Y411, Y41P, YUV420, RGB555 and RGB565
- Integrated internal video and audio generator simplifies system test and development
- Built-in motion detection engine for each video channel
- Hardware-friendly design enables smooth data transfer and virtually eliminates unwanted big-block data jamming among PC devices, resulting in optimized PC internal bandwidth consumption
- PCIe configurations
- PCI Express Base Specification 1.1 Compliant
- Flexible PCIe packet size configuration: 128 byte, 256 byte and 512 byte options



## **Table of Contents**

Block Diagram
Pin Configuration
Pin Descriptions
Ordering Information
Absolute Maximum Ratings
hermal Information
Recommended Operating Conditions
Electrical Specifications
- Functional Description
Video Decoder10Color Decoding14Chrominance Processing15Video Cropping16Video Scaler16Motion Detection18Audio Codec18Audio Detection18DMA Controller18Internal Video And Audio Generator18Control Unit18GPIO And External Controller18PCI Express End Point Controller18Host Interface19Register Description19(Starting from 0x100)16PCI Endopint Controller19PCI Endopint Controller19Register Description19Starting from 0x100)66
Audio Decimation Filter Response
Application Schematic
Revision History
About Intersil
Package Outline Drawing



## **Block Diagram**



FIGURE 1. BLOCK DIAGRAM



## **Pin Configuration**



## **Pin Descriptions**

NAME	NUMBER	TYPE	DESCRIPTION
ANALOG INTERFACE PINS (24	)		·
VIN1A	139	Α	Composite video inputs
VIN1B	140	Α	Composite video inputs
VIN1C	141	Α	Composite video inputs
VIN1D	142	Α	Composite video inputs
VIN2A	4	Α	Composite video inputs
VIN2B	3	Α	Composite video inputs
VIN2C	2	Α	Composite video inputs
VIN2D	1	Α	Composite video inputs
VIN3A	7	Α	Composite video inputs
VIN3B	8	Α	Composite video inputs
VIN3C	9	Α	Composite video inputs
VIN3D	10	Α	Composite video inputs
VIN4A	16	Α	Composite video inputs
VIN4B	15	Α	Composite video inputs
VIN4C	14	Α	Composite video inputs
VIN4D	13	Α	Composite video inputs
AIN1	133	Α	Analog audio inputs
AIN2	134	Α	Analog audio inputs
AIN3	135	Α	Analog audio inputs
AIN4	136	Α	Analog audio inputs
AIN5	48	Α	Analog audio inputs
AIN6	47	Α	Analog audio inputs
AIN7	46	Α	Analog audio inputs
AIN8	45	Α	Analog audio inputs
PCI EXPRESS INTERFACE (7)			
TX_M	87	0	High-Speed Differential Transmit Pair
TX_P	88	0	
RX_P	90	I	High-Speed Differential Receive Pair
RX_M	91	I	
REXT	93	10	Reference Resistor Connection. 190 $\Omega$ 1% precision resistor to ground
REFCLK_P	95	I	Differential Reference Clock Input
REFCLK_M	96	I	

## Pin Descriptions (Continued)

NAME	NUMBER	TYPE	DESCRIPTION
SYSTEM CONTROL PINS (5	60)		
XTALI	109	10	System reference clock crystal input (27MHz)
XTALO	110	10	System reference clock crystal output
PERST_N	84	I	System reset.
TEST[1:0]	53, 52	I	Test mode selection, tie to ground
GP[42:0]	129, 128, 127, 126, 125, 124, 123, 122, 121, 118, 117, 116, 115, 114, 113, 108, 107, 106, 105, 104, 103, 102, 101, 81, 80, 79, 78, 77, 76, 75, 70, 69, 68, 67, 66, 65, 64, 63, 62, 59, 58, 57, 56	10	GPIO control ports
T_SEL	54	I	NC
R_SEL	55	I	NC
POWER/GROUND PINS (4	7)		
VP	85, 98	Р	Low-Voltage Supply (1.2V)
VPH	86, 97	Р	High-Voltage I/O Supply (3.3V)
GD	89, 92, 94	G	Digital Ground
VDD33	51, 71, 82, 100, 119	Р	Digital I/O Power, 3.3V
VSS33	50, 72, 83, 99, 120	G	Digital Ground
VDD12	19, 61, 74, 111, 131	Р	Digital Core Power, 1.2V
VSS12	18, 60, 73, 112, 130	G	Digital Core Ground
VDDAx	132, 49	Р	Analog Power for Audio ADC, 3.3V
VSSAx	137, 44	G	Analog Ground for Audio ADC
VDDVx	138, 5, 6, 17, 20, 31, 32, 43	Ρ	Analog Power for Video ADC, 3.3V
VSSVx	143, 144, 11, 12, 25, 26, 37, 38	G	Analog Ground for Video ADC
NC PINS (16)			
NC	21, 22, 23, 24, 27, 28, 29, 30, 33, 34, 35, 36, 39, 40, 41, 42		No Connection

## **Ordering Information**

PART NUMBER ( <u>Notes 1, 2</u> )	PART MARKING	TEMP RANGE (°C)	PACKAGE (RoHS Compliant)	PKG. DWG. #
TW6865-TA1-CR	TW6865 TA1-CR	0 to +70	144 Ld TQFP (20mmx20mm	Q144.20x20C
TW6865-TA1-CRH ( <u>Note 3</u> )	TW6865 TA1-CRH	-40 to +85	144 Ld TQFP (20mmx20mm	Q144.20x20C

NOTES:

 These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

2. For Moisture Sensitivity Level (MSL), please see product information page for TW6865. For more information on MSL, please see tech brief TB363.

3. "H" version supports Industrial Temperature operation. See "SUPPLY CURRENT AND POWER DISSIPATION" on page 8.



### **Absolute Maximum Ratings**

#### Supply Pins

•	
VDDA <sub>VM</sub> , VDDA (Measured to VSSA)	0.5 to 4.5V
VDDV <sub>AM</sub> , VDDV (Measured to VSSV)	0.5 to 4.5V
VDD12 <sub>M</sub> , VDD12 (Measured to VSS12)	0.5 to 2.3V
VDD33 <sub>M</sub> , VDD33 (Measured to VSS33)	0.5 to 4.5V
ESD Ratings	
Human Body Model (JS-001-2010)	2kV
Charged Device Model (JESD22-C101E)	750V

### **Thermal Information**

Thermal Resistance (Typical)	θ <sub>JA</sub> (°C/W)	θ <sub>JC</sub> (°C/W)
144 Ld TQFP Package ( <u>Notes 4</u> , <u>5</u> )	41	7
Power DissipationSee Ele	ectrical Specifi	ications <u>page 8</u>
Maximum Die Temperature		+125°C
Storage Temperature	6	5°C to +150°C
Pb-Free Reflow Profile		see <u>TB493</u>

### **Recommended Operating Conditions**

Ambient Operating Temperature	
CR	0°C to +70°C
CRH	40°C to +85°C
VDDA (Measured to VSSA), VDDA <sub>VM</sub>	3.0V to 3.6V
VDDV (Measured to VSSV), VDDV <sub>AM</sub>	3.0V to 3.6V
VDD12 (Measured to VSS12), VDD12 <sub>M</sub>	1.08V to 1.32V
VDD33 (Measured to VSS33), VDD33 $_M\!$	3.0 to 3.6V

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

4. θ<sub>JA</sub> is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.

5. For  $\theta_{\text{JC}}$  the "case temp" location is taken at the package top center.

#### Electrical Specifications Boldface limits apply across the operating temperature range, -0°C to +70°C or -40°C to 85°C.

PARAMETER	SYMBOL	MIN ( <u>Note 8</u> )	TYP	MAX ( <u>Note 8</u> )	UNIT
DIGITAL INPUTS					<u>.</u>
Input High Voltage (TTL)	VIH	2.0		3.6	v
Input Low Voltage (TTL)	V <sub>IL</sub>	-0.3		0.8	v
Input Leakage Current (At V <sub>I</sub> = 2.5V or 0V)	١L			±10	μA
Input Capacitance	C <sub>IN</sub>		6		pF
DIGITAL OUTPUTS	I	<u>I</u>			-
Output High Voltage	V <sub>OH</sub>	2.4			v
Output Low Voltage	V <sub>OL</sub>			0.4	v
High Level Output Current (At V <sub>OH</sub> = 2.4V)	I <sub>ОН</sub>	9.3	18.2	29.2	mA
Low Level Output Current (At V <sub>OL</sub> = 0.4V)	l <sub>OL</sub>	7.4	11.8	16.5	mA
Tri-State Output Leakage Current (At $V_0 = 2.5V$ or $0V$ )	I <sub>OZ</sub>			±10	μA
Output Capacitance	C <sub>O</sub>		6		pF
Analog Pin Input Capacitance	C <sub>A</sub>		6		pF

PARAMETER	SYMBOL	MIN ( <u>Note 8</u> )	ТҮР	MAX ( <u>Note 8</u> )	UNIT
SUPPLY CURRENT AND POWER DISSIPATION					
Analog Video Supply Current (VDDV, 3.3V)	IDDV		110		mA
Analog Audio Supply Current (VDDA, 3.3V)	I <sub>DDA</sub>		37		mA
Digital Internal Supply Current (VDD12, 1.2V)	IDDI		190		mA
Digital I/O Supply Current (VDDV, 3.3V)	IDDS		4		mA
PCIe Core Current (VP, 1.2V)	I <sub>VP</sub>		21		mA
PCIe IO Current (VPH, 3.3V)	IVPH		21		mA
Ambient Operating Temperature		0		+70	°C
Ambient Operating Temperature (H version only)		-40		+85	°C
Total Power Dissipation	Р		820.7		mW
VIDEO DECODER PARAMETER 1			L	1	1
ADCs					
ADC Resolution	ADCR		10		Bits
ADC Integral Nonlinearity	AINL		±1		LSB
ADC Differential Nonlinearity	ADNL		±1		LSB
ADC Clock Rate	f <sub>ADC</sub>	24	27	30	MHz
Video Bandwidth (-3dB)	BW		10		MHz
Horizontal PLL					
Line Frequency (50Hz)	f <sub>LN</sub>		15.625		kHz
Line Frequency (60Hz)	f <sub>LN</sub>		15.734		kHz
Static Deviation	∆f <sub>H</sub>			6.2	%
Subcarrier PLL			L		
Subcarrier Frequency (NTSC-M)	f <sub>SC</sub>		3.579545		MHz
Subcarrier Frequency (PAL-BDGHI)	f <sub>SC</sub>		4.433619		MHz
Subcarrier Frequency (PAL-M)	f <sub>SC</sub>		3.575612		MHz
Subcarrier Frequency (PAL-N)	f <sub>SC</sub>		3.582056		MHz
Lock-In Range	∆f <sub>H</sub>				Hz
Oscillator Input					
Nominal Frequency			27		MHz
Deviation				±50	ppm
Duty cycle				55	%



PARAMETER	SYMBOL	MIN ( <u>Note 8</u> )	TYP	MAX ( <u>Note 8</u> )	UNIT
VIDEO DECODER PARAMETER 2					
Lock Specification	I				1
Sync Amplitude Range		1		200	%
Color Burst Range		5		200	%
Horizontal Lock Range		-5		5	%
Vertical Lock Range		45		65	Hz
f <sub>sc</sub> Lock Range			±450		Hz
Color Burst Position Range			±2.2		μs
Color Burst Width Range		1			cycle
Video Bandwidth					
B/W			6		MHz
Noise Specification					
SNR (Luma Flat Field)			57		dB
Non-linear Specification				1	
Y Non-Linearity			0.5	0.7	%
Differential Phase	DP		0.4	0.6	۰
Differential Gain	DG		0.6	0.8	%
Chroma Specification					
Hue Accuracy			1		۰
Chroma ACC Range				400	%
Chroma Amplitude Error			1		%
Chroma Phase Error			0.3		%
Chroma Luma Intermodulation			0.2		%
K-Factor		ļļ			
кат			0.5		%
Kpulse/Bar			0.5		%
ANALOG AUDIO INPUT CHARACTERISTICS		ļļ			
AIN1-4 Input Impedance	RINX	10			kΩ
Interchannel Gain Mismatch			0.2		dB
Input Voltage Range				2	V <sub>P-P</sub>
Full Scale Input Voltage ( <u>Note 6</u> )	V <sub>iFULL</sub>		1		V <sub>P-P</sub>
Interchannel Isolation (Note 7)			90		dB

### Electrical Specifications Boldface limits apply across the operating temperature range, -0°C to +70°C or -40°C to 85°C. (Continued)

NOTES:

6. Tested at input gain of 0 dB,  $F_{IN} = 1$ kHz.

7. Tested at input gain of 0 dB, FS = 8kHz and 16kHz.

8. Parameters with MIN and/or MAX limits are tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested.



## **Functional Description**

## Video Decoder

#### **VIDEO INPUT FORMATS**

The TW6865 has built-in automatic standard discrimination circuitry. The circuit uses burst-phase, burst-frequency and frame rate to identify NTSC, PAL or SECAM color signals. The standards that can be identified are NTSC (M), NTSC (4.43), PAL (B, D, G, H, I), PAL (M), PAL (N), PAL (60) and SECAM (M). Each standard can be included or excluded in the standard recognition process by software control. The exceptions are the base standard NTSC and PAL, which are always enabled. The identified standard is indicated by the Standard Selection (SDT) register. Automatic standard detection can be overridden by software controlled standard selection.

TW6865 supports all common video formats as shown in Table 2.

#### TABLE 2. VIDEO INPUT FORMATS SUPPORTED BY TW6865

FORMAT	LINES	FIELDS	<sup>f</sup> sc (MHz)	COUNTRY
NTSC-M	525	60	3.579545	U.S., many others
NTSC-Japan ( <u>Note 9</u> )	525	60	3.579545	Japan
PAL-B, G, N	625	50	4.433619	Many
PAL-D	625	50	4.433619	China
PAL-H	625	50	4.433619	Belgium
PAL-I	625	50	4.433619	Great Britain, others
PAL-M	525	60	3.575612	Brazil
PAL-CN	625	50	3.582056	Argentina
SECAM	625	50	4.406, 4.250	France, Eastern Europe, Middle East, Russia
PAL-60	525	60	4.433619	China
NTSC (4.43)	525	60	4.433619	Transcoding

NOTE:

9. NTSC-Japan has 0 IRE setup.

#### **ANALOG FRONTEND**

The TW6865 contains four 10-bit ADC (Analog to Digital Converters) to digitize the analog video inputs. The ADC can be put into power-down mode by the V\_ADC\_PWDN register. The TW6865 also contains an anti-aliasing filter to prevent out-of-band frequency in analog video input signal. Therefore, there is no need for external components in the analog input pin except for an AC coupling capacitor and a termination resistor. Figure 2 shows the frequency response of the anti-aliasing filter.



FN8304 Rev.1.00 Feb 15, 2016



#### **DECIMATION FILTER**

The digitized composite video data is over-sampled to simplify the design of the analog filter. The decimation filter is required to achieve optimum performance and prevent high frequency components from being aliased back into the video image when down-sampled. Figure 3 shows the characteristic of the decimation filter.



FIGURE 3. THE CHARACTERISTIC OF THE DECIMATION FILTER

#### **AUTOMATIC GAIN CONTROL AND CLAMPING**

All four analog channels have built-in clamping circuits that restore the signal DC level. The Y channel restores the back porch of the digitized video to a level of 60. This operation is automatic through internal feedback loop. The Automatic Gain Control (AGC) of the Y channel adjusts input gain so that the sync tip is at a desired level. Programmable white peak protection logic is included to prevent saturation in the case of abnormal signal proportion between sync and white peak level.

#### SYNC PROCESSING

The sync processor of TW6865 detects horizontal synchronization and vertical synchronization signals in the composite video or in the Y signal of an S-video or component signal. The processor contains a digital phase-locked-loop and decision logic to achieve reliable sync detection in stable signal as well as in unstable signals, such as those from VCR fast forward or backward.

The vertical sync separator detects the vertical synchronization pattern in the input video signals. In addition, the actual sync determination is controlled by a detection window to provide more reliable synchronization. An option is available to provide faster responses for certain applications. The field status is determined at vertical synchronization time. The field logic can also be controlled to toggle automatically while tracking the input.

#### Y/C SEPARATION

The color decoding block contains the luma/chroma separation for the composite video signal and multistandard color demodulation. For NTSC and PAL standard signals, the luma/chroma separation can be done either by comb filter or notch/band-pass filter combination. For SECAM standard signals, adaptive notch/band-pass filter is used. The default selection for NTSC/PAL is comb filter.

In the case of comb filter, the TW6865 separates luma (Y) and chroma (C) of a NTSC/PAL composite video signal using a proprietary 4H adaptive comb filter. The filter uses a four-line buffer. Adaptive logic combines the upper comb and the lower comb results based on the signal changes among the previous, current and next lines. This technique leads to excellent Y/C separation with small cross luma and cross color at both horizontal and vertical edges

Due to the line buffer used in the comb filter, there are always two lines processing delay at the output except for the component input mode, which has only one line delay.

If notch/band-pass filter is selected, the characteristics of the filters are shown in the filter curve section.

<u>Figures 4</u> shows the frequency response of the notch filter for each system NTSC and PAL. <u>Figure 5 on page 13</u> shows the frequency response of Chroma Band Pass Filter Curves.



FIGURE 4. THE CHARACTERISTICS OF LUMINANCE NOTCH FILTER





## **Color Decoding**

#### **CHROMINANCE DEMODULATION**

The color demodulation for NTSC and PAL standard is done by first quadrature mixing the chroma signal to the base band. A low-pass filter is then used to remove carrier signal and yield chroma components. The low-pass filter characteristic can be selected for optimized transient color performance. For the PAL system, the PAL ID or the burst phase switching is identified to aid the PAL color demodulation.

For SECAM, the color information is FM modulated onto a different carrier. The demodulation process therefore consists of

FM demodulator and de-emphasis filter. During the FM demodulation, the chroma carrier frequency is identified and used to control the SECAM color demodulation.

The sub-carrier signal for use in the color demodulator is generated by direct digital synthesis PLL that locks onto the input sub-carrier reference (color burst). This arrangement allows any sub-standard of NTSC and PAL to be demodulated easily with single crystal frequency.

Figure 6 shows the frequency response of the chrominance low-pass filter Curves.





#### ACC (AUTOMATIC COLOR GAIN CONTROL)

The Automatic Chroma Gain Control (ACC) compensates for reduced amplitudes caused by high-frequency loss in video signal. In the NTSC/PAL standard, the color reference signal is the burst on the back porch. It is measured to control the chroma output gain. The range of ACC control is -6dB to +24dB.

#### **Chrominance Processing**

#### **CHROMINANCE GAIN, OFFSET AND HUE ADJUSTMENT**

When decoding NTSC signals, TW6865 can adjust the hue of the chroma signal. The hue is defined as a phase shift of the subcarrier with respect to the burst. This phase shift of NTSC decoding can be programmed through a control register. For the PAL standard, the PAL delay line is provided to compensate any hue error; therefore, there is no hue adjustment available. The color saturation can be adjusted by changing the gain of Cb and Cr signals for all NTSC, PAL and SECAM formats. The Cb and Cr gain can be adjusted independently for flexibility.

#### **CTI (COLOR TRANSIENT IMPROVEMENT)**

The TW6865 provides the Color Transient Improvement function to further enhance the image quality. The CTI enhance the color edge transient without any overshoot or undershoot.

#### LUMINANCE PROCESSING

The TW6865 adjusts brightness by adding a programmable value (in register BRIGHTNESS) to the Y signal. It adjusts the picture contrast by changing the gain (in register CONTRAST) of the Y signal.

The TW6865 also provide programmable peaking function to further enhance the video sharpness. The peaking control has built-in coring function to prevent enhancement of noise.

Figure 7 shows the characteristics of the peaking filter for four different gain modes and different center frequencies.



FIGURE 7. CHARACTERISTICS OF THE PEAKING FILTER

## Video Cropping

Cropping allows only subsection of a video image to be output. The active video region is determined by HDELAY, HACTIVE, VDELAY and VACTIVE register as illustrated in Figure 8. The VACTIVE signal can be programmed to indicate the number of active lines to be displayed in a video field, and the HACTIVE signal can be programmed to indicate the number of active pixels to be displayed in a video line. The start of the field or frame in the vertical direction is indicated by the leading edge of VSYNC. The start of the line in the horizontal direction is indicated by the leading edge of the HSYNC. The start of the active lines from vertical sync edge is indicated by the VDELAY register. The start of the active pixels from the horizontal edge is indicated by the HDELAY register. The sizes and location of the active video are determined by HDELAY, HACTIVE, VDELAY and VACTIVE registers. These registers are 8-bit wide, the lower 8 bits is, respectively, in HDELAY\_LO, HACTIVE\_LO, VDELAY\_LO and VACTIVE\_LO. Their upper 2-bit shares the same register CROP\_HI.



FIGURE 8. THE EFFECT OF CROPPING REGISTERS

The Horizontal Delay register (HDELAY) determines the number of pixels delay between the leading edge of HSYNC and the leading edge of the HACTIVE. Note that this value is referenced to the unscaled pixel number. The Horizontal active register (HACTIVE) determines the number of active pixels to be output or scaled after the delay from the sync edge is met. This value is also referenced to the unscaled pixel number. Therefore, if the scaling ratio is changed, the active video region used for scaling remain unchanged as set by the HACTIVE register, but the valid pixels output are equal or reduced due to down scaling. In order for the cropping to work properly, the following equation should be satisfied.

HDELAY + HACTIVE < Total number of pixels per line

For NTSC output at 13.5MHz pixel rate, the total number of pixels is 858. For PAL output at 13.5MHz rate, the total number of pixels is 864. HACTIVE should be set to 720.

The Vertical Delay register (VDELAY) determines the number of lines delay between the leading edge of the VSYNC and the start of the active video lines. It indicates number of lines to skip at the start of a frame before asserting the VACTIVE signal. This value is referenced to the incoming scan lines before the vertical scaling. The number of scan lines is 525 for the 60Hz systems and 625 for the 50Hz systems. The Vertical Active register (VACTIVE) determines the number of lines to be used in the vertical scaling. Therefore, the number of scan lines output is equal or less than the value set in this register depending on the vertical scaling ratio. In order for the vertical cropping to work properly, the following equation should be observed.

VDELAY + VACTIVE < Total number of lines per field

## **Video Scaler**

The TW6865 can independently reduce the output video image size in both horizontal and vertical directions using arbitrary scaling ratios up to 1/16 in each direction. The horizontal scaling employs a dynamic 6-tap 32-phase interpolation filter for luma and a 2-tap 8-phase interpolation filter for chroma because of the limited bandwidth of the chroma data. The vertical scaling uses simple line dropping algorithm. Therefore, the use of non-integer vertical scaling ration is not recommended.

Downscaling is achieved by programming the Horizontal Scaling ratio register (HSCALE) and Vertical Scaling ratio register (VSCALE). When outputting unscaled video, the TW6865 will output CCIR601 compatible 720 pixels per line or any number of pixels per line as specified by the HACTIVE register. The standard output for square pixel mode is 640 pixels for 60Hz system and 768 pixels for 50Hz systems. If the number of output pixels required is smaller than 720 in CCIR601 compatible mode or the number specified by the HACTIVE register, the 12-bit HSCALE register, which is the concatenation of two 8-bit registers SCALE\_HI and HSCALE\_LO, is used to reduce the output pixels to the desired number.

Following is an example using pixel ratio to determine the horizontal scaling ratio. Equations 1 and 2 should be used to determine the scaling ratio to be written into the 12-bit HSCALE register assuming HACTIVE is programmed with 720 active pixels per line:

NTSC: HSCALE = $[720/N_{pixe}]$	I desired ]*256	(EQ. 1)
---------------------------------	-----------------	---------

PAL: HSCALE = 
$$[720/N_{\text{pixel desired}}]$$
\*256 (EQ. 2)

Where:  $N_{pixel\_desired}$  is the nominal number of pixel per line.

For example, to output a CCIR601 compatible NTSC stream at SIF resolution, the HSCALE value can be found as shown by Equation 3:

HSCALE = [720/320]*256 = 576 = 0x0240	(EQ. 3)
---------------------------------------	---------

However, to output a SQ compatible NTSC stream at SIF resolution, the HSCALE value should be found as shown by Equation 4:

HSCALE = 
$$[640/320]*256 = 512 = 0x200$$
 (EQ. 4)

In this case, with total resolution of 768 per line, the HACTIVE should have a value of 640.



The vertical scaling determines the number of vertical lines output by the TW6865. The Vertical Scaling register (VSCALE) is a 12-bit register, which is the concatenation of a 4-bit register SCALE\_HI and an 8-bit register VSCALE\_LO. The maximum scaling ratio is 16:1. <u>Equations 5</u> and 6 should be used to determine the scaling ratio to be written into the 12-bit VSCALE register assuming VACTIVE is programmed with 240 or 288 active lines per field.

60Hz system: VSCALE = $[240/N_{line\_desired}]$ *256	(EQ. 5)
50Hz system: VSCALE = $[288/N_{line\_desired}]$ *256	(EQ. 6)

Where:  $N_{line\_desired is}$  the number of active lines output per field.

The scaling ratios for some popular formats are listed in <u>Table 3</u>. Figure 9 shows the Horizontal Scaler Prefilter Curve.

SCALING RATIO	FORMAT	TOTAL RESOLUTION	OUTPUT RESOLUTION	HSCALE VALUES	VSCALE (FRAME)
1:1	NTSC SQ	780x525	640x480	0x0100	0x0100
	NTSC CCIR601	858x525	720x480	0x0100	0x0100
	PAL SQ	944x625	768x576	0x0100	0x0100
	PAL CCIR601	864x625	720x576	0x0100	0x0100
2:1 (CIF)	NTSC SQ	390x262	320x240	0x0200	0x0200
	NTSC CCIR601	429x262	360x240	0x0200	0x0200
	PAL SQ	472x312	384x288	0x0200	0x0200
	PAL CCIR601	432x312	360x288	0x0200	0x0200
4:1 (QCIF)	NTSC SQ	195x131	160x120	0x0400	0x0400
	NTSC CCIR601	214x131	180x120	0x0400	0x0400
	PAL SQ	236x156	192x144	0x0400	0x0400
	PAL CCIR601	<b>216x156</b>	180x144	0x0400	0x0400



### **Motion Detection**

The TW6865 supports a motion detector for each of the 8 video decoders. The built-in motion detection algorithm uses the difference of luminance level between current and the reference field. To detect motion properly according to situation needed, the TW6865 provides several sensitivity and velocity control parameters for each motion detector. The TW6865 supports manual strobe function to update motion detection so that it is more appropriate for user-defined motion sensitivity control. When motion is detected in any video inputs, the TW6865 updates its motion status registers. Through which the host processor can read the motion information.

### **Audio Codec**

The audio codec in the TW6865 is composed of 8 audio analog-to-digital converters, audio mixer and audio detector. The TW6865 can accept 8 analog audio signals, and produce 8-channel digital audio data.

The level of analog audio input signal AIN1 ~ AIN8 can be adjusted respectively by internal programmable gain amplifiers that are defined via the AIGAIN1, AIGAIN2, AIGAIN3 and AIGAIN4 registers and then sampled by each analog-to-digital converter.

The TW6865 can mix all of analog audio inputs according to the predefined mixing ratio for each audio via the MIX\_RATIO1 ~ MIX\_RATIO4 registers. This mixing audio output can also be transferred through PCIe interface.

### **Audio Detection**

The TW6865 has an audio detector for individual 8 channels. There are 2 kinds of audio detection method defined by the AAMPMD. One is the detection of absolute amplitude and the other is of differential amplitude. For both detection methods, the accumulating period is defined by the ADET\_FILT register and the detecting threshold value is defined by the ADET\_TH1 ~ ADET\_TH4 registers.

## **DMA Controller**

This module mainly packs the received video and audio data to the defined maximum payload size and manages the target address of each transaction layer package. It uses round-robin arbitration among DMA channels to choose current on-duty one. The Legacy PCI INT\_A compatible interrupt emulation is supported to interrupt PC.

#### **Internal Video And Audio Generator**

To assist video debugging, this generator outputs 8 different colorbar patterns for each video DMA channel. Each colorbar pattern includes 7 vertical color bars and 1 horizontal black/grey color whose position and width are adjustable.

To assist audio debugging, this generator outputs 8 different single tones with adjustable sampling rate. The 9<sup>th</sup> audio pattern is a mixing mode whose tone is chosen from one of others with register setting.

### **Control Unit**

This module handles configuration and control through PCIe to all internal blocks and registers such as DMA controller and PCIe endpoint controller.

## **GPIO And External Controller**

This module controls all GPIO pins, configures external TW2864 through serial control pins (SCLK and SDAT) and resets external TW2864 through RST\_TO\_2864 pin.

## **PCI Express End Point Controller**

This controller contains three main PCI Express protocol layers: Transaction later, Data Link Layer, and Physical Layer. It complies with PCI Express Base Specification, Revision 1.1, and PCI Express 2.0 Base Specification, Revision 2.0. It works with external x1 PHY through the standard PHY Interface for PCI Express (PIPE).

## **PCI Express PHY**

This module is the PCI express physical layer.

### **Host Interface**

The TW6865 provides with PCI Express interface for programming and controlling.

## **Register Description**

#### DMA CONTROLLER

					INT_S	STATUS						
INDEX	(	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT		
0x00	В3	RSV	RSV	RSV	RSV	BAD_ FMT_3	BAD_ FMT_2	BAD_ FMT_1	BAD_ FMT_0	0x00		
	B2	0	0	0	0	0	0	DMA_TOUT	0	0x00		
	B1	INTSTA_ DMA15	INTSTA_ DMA14	INTSTA_ DMA13	INTSTA_ DMA12	INTSTA_ DMA11	INTSTA_ DMA10	INTSTA_ DMA9	INTSTA_ DMA8	0x00		
	BO	RSV	RSV	RSV	RSV	INTSTA_ DMA3	INTSTA_ DMA2	INTSTA_ DMA1	INTSTA_ DMA0	0x00		
			1 = Wron * This bi ** BAD_	t status is con FMT = P_BAD		incoming data _CONFIG[27:24	4]					
BAD_FMT_2		B[26]	Bad inco	ming data forr	nat flag of vide	eo input -2						
BAD_FMT_1		B[25]		0	nat flag of vide	•						
BAD_FMT_0		B[24]	Bad inco	ming data forr	nat flag of vide	eo input -0						
DMA_TOUT		B[17]	Time out	Time out flag of DMA channels								
INTSTA_DMA[	15:8]	B[15:8]	Interrupt 0 = No in 1 = Interr	terrupt	DMA Channel-:	15 to Channel-	8					
INTSTA_DMA[	3:0]	B[3:0]	Interrupt 0 = No in 1 = Interr	terrupt	DMA Channel-	3 to Channel-0						

			PB_STATUS									
INDEX		[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT		
0x01	B3	RSV	RSV	RSV	RSV	FFLAG_ DMA3	FFLAG_ DMA2	FFLAG_ DMA1	FFLAG_ DMA0	0x00		
	B2	0	0	0	0	0	0	0	0	0x00		
	B1	PBFLAG_ DMA15	PBFLAG_ DMA14	PBFLAG_ DMA13	PBFLAG_ DMA12	PBFLAG_ DMA11	PBFLAG_ DMA10	PBFLAG_ DMA9	PBFLAG_ DMA8	OxFF		
	В0	RSV	RSV	RSV	RSV	PBFLAG_ DMA3	PBFLAG_ DMA2	PBFLAG_ DMA1	PBFLAG_ DMA0	0xFF		
FFLAG_DMA3		B[27]	Field flag of DMA Channel-3 0 = Field 1 1 = Field 2 * It is valid only under block DMA mode. See PHASE REF									
FFLAG_DMA2		B[26]	Field flag of DMA Channel-2									
FFLAG_DMA1		B[25]	Field flag of	DMA Channe	l-1							
FFLAG_DMA0		B[24]	Field flag of	DMA Channe	1-0							
PBFLAG_DMA15		B[15]	PB flag of <b>D</b> 0 = P 1 = B	MA Channel-1	15							
PBFLAG_DMA14		B[14]		MA Channel-1	L4							
PBFLAG_DMA13		B[13]	-	MA Channel-1								
PBFLAG_DMA12		B[12]	-	MA Channel-1								
PBFLAG_DMA11		B[11]		MA Channel-1								
PBFLAG_DMA10		B[10]	PB flag of D	MA Channel-1	LO							
PBFLAG_DMA9		B[9]	PB flag of D	MA Channel-9	)							
PBFLAG_DMA8		B[8]	PB flag of D	MA Channel-8	3							
PBFLAG_DMA3		B[3]	PB flag of D	MA Channel-3	3							
PBFLAG_DMA2		B[2]	0	MA Channel-2								
PBFLAG_DMA1		B[1]	-	MA Channel-1								
PBFLAG_DMA0		B[0]	PB flag of D	MA Channel-C	)							

			DMA_CMD										
INDEX		[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT			
0x02	B3	DMA_ ENABLE	0	0	0	0	0	0	0	0x00			
	B2	0	0	0	0	0	0	0	0	0x00			
	B1	RESET_ DMA15	RESET_ DMA14	RESET_ DMA13	RESET_ DMA12	RESET_ DMA11	RESET_ DMA10	RESET_ DMA9	RESET_ DMA8	0xFF			
	BO	RSV	RSV	RSV	RSV	RESET_ DMA3	RESET_ DMA2	RESET_ DMA1	RESET_ DMA0	OxFF			

DMA_ENABLE	B[31]	General DMA enable bit 0 = Stop 1 = Start
RESET_DMA15	B[15]	Reset for DMA Channel-15 0 = Reset 1 = Normal
RESET_DMA14	B[14]	Reset for DMA Channel-14
RESET_DMA13	B[13]	Reset for DMA Channel-13
RESET_DMA12	B[12]	Reset for DMA Channel-12
RESET_DMA11	B[11]	Reset for DMA Channel-11
RESET_DMA10	B[10]	Reset for DMA Channel-10
RESET_DMA9	B[9]	Reset for DMA Channel-9
RESET_DMA8	B[8]	Reset for DMA Channel-8
RESET_DMA3	B[3]	Reset for DMA Channel-3
RESET_DMA2	B[2]	Reset for DMA Channel-2
RESET_DMA1	B[1]	Reset for DMA Channel-1
RESET_DMA0	B[0]	Reset for DMA Channel-0



					FIFO_	_STATUS							
IN	DEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT			
0x03	B3	RSV	RSV	RSV	RSV	OV3	0V2	0V1	OV0	0x00			
	B2	RSV	RSV	RSV	RSV	BAD_ PTR_3	BAD_ PTR_2	BAD_ PTR_1	BAD_ PTR_0	0x00			
	B1	0	0	0	0	0	0	0	0	0x00			
	BO	RSV	RSV	RSV	RSV	VDLOSS3	VDL0SS2	VDLOSS1	VDLOSS0	0x00			
BAD_FM1	Т_З	B[27]		FO overflow fla overflow erflow	ig of DMA Cha	annel-3							
BAD_FM1	T_2	B[26]	DMA FI	DMA FIFO overflow flag of DMA Channel-2									
BAD_FMT_1 B[25]			DMA FIFO overflow flag of DMA Channel-1										
BAD_FM1	T_0	B[24]	DMA FI	FO overflow fla	ig of DMA Cha	nnel-0							
BAD_PTR	₹_3	B[19]	DMA FI 0 = No 1 = Has		or in DMA Cha	nnel-3							
BAD PTR	22	B[18]			or in DMA Cha	nnel-2							
BAD PTR	-	B[17]	DMA FIFO pointer error in DMA Channel-2 DMA FIFO pointer error in DMA Channel-1										
BAD_PTR	-	B[16]		FO pointer erro									
DLOSS_	_3	B[3]	Video signal lost for Channel-3 0 = No error 1 = Has error										
DLOSS	_2	B[2]			hannel-2								
VDLOSS_2     B[2]     Video signal lost for Channel-2       VDLOSS_1     B[1]     Video signal lost for Channel-1													
DLOSS	_ <b>⊥</b>	D[T]	Video signal lost for Channel-1 Video signal lost for Channel-0										

		VIDEO_CHANNEL_ID									
INDEX		[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT	
0x04	B3	0	0	0	0	0	0	0	0	0x00	
	B2		7			6		5	5	0x92	
	B1			4			3			0x46	
	в0	2	2		1			0		0x88	

					VIDEO_PAF	RSER_STATUS				
INC	DEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT
0x05	B3	0	0	0	0	0	0	0	0	0x00
	B2	0	0	0	0	0	0	0	0	0x00
	B1	RSV	RSV	RSV	RSV	P_0V3	P_0V2	P_0V1	P_0V0	0x00
	В0	RSV	RSV	RSV	RSV	P_BAD3	P_BAD2	P_BAD1	P_BAD0	0x00
P_0V3 P_0V2 P_0V1 P_0V0		B[11] B[10] B[9] B[8]	Parser Parser Parser	FIFO overflow f FIFO overflow f FIFO overflow f FIFO overflow f e status bits ar	lag for video i lag for video i lag for video i	input-2 input-1	ad			
P_BAD 3 P_BAD 2 P_BAD 1 P_BAD 0		B[3] B[2] B[1] B[0]	Parser Parser Parser	Parser found bad format at incoming video input-3 Parser found bad format at incoming video input-2 Parser found bad format at incoming video input-1 Parser found bad format at incoming video input-0 * The status bits are kept asserted until been read						



			SYS_SOFT_RST										
INC	DEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT			
0x06	B3	0	0	0	0	0	0	0	0	0x00			
	B2	0	0	0	0	0	0	0	0	0x00			
	B1	0	0	0	0	0	0	0	0	0x00			
	BO	0	0	0	0	RESET_AV_ REG	RESET_ DMA_CTRL	RESET_ DEC_INTF	RESET_ EXT_PHY	0x07			

RESET\_AV\_REG RESET\_DMA\_CTRL RESET\_DEC\_INTF RESET\_EXT\_PHY Reset for registers of internal AV decoder.

B[2] Reset for DMA controller.

B[3]

B[1]Reset for decode interface.B[0]Reset for external PHY. It is

Reset for external PHY. It is a software reset, active low and self clear.

					DMA_PAGE_	TABLE_ADDR				
INC	DEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT
0x08	B3			P	AGE_TABLEO_A	ADDR (Channel (	0)			0x00
	B2									0x00
	B1									0x00
	B0									0x00
0x09	B3			P	AGE_TABLE1_A	ADDR (Channel (	<b>)</b> )			0x00
	B2									0x00
	B1									0x00
	В0									0x00
0xD0	B3			P	AGE_TABLEO_A	ADDR (Channel :	1)			0x00
	B2									0x00
	B1									0x00
	В0									0x00
0xD1	B3			P	AGE_TABLE1_A	ADDR (Channel :	1)			0x00
	B2									0x00
	B1									0x00
	В0									0x00
0xD2	B3			P	AGE_TABLEO_A	ADDR (Channel :	2)			0x00
	B2									0x00
	B1									0x00
	В0									0x00
0xD3	B3			P	AGE_TABLE1_A	ADDR (Channel :	2)			0x00
	B2									0x00
	B1									0x00
	BO									0x00
0xD4	В3			P	AGE_TABLEO_A	ADDR (Channel 3	3)			0x00
	B2									0x00
	B1									0x00
	BO									0x00



				DMA	_PAGE_TABLE_	_ADDR (Contin	ued)			
IND	EX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULI
0xD5	B3			P/	AGE_TABLE1_A	DDR (Channel	3)			0x00
-	B2									0x00
	B1									0x00
	в0									0x00
	B2									0x00
	B1									0x00
-	В0									0x00

PAGE\_TABLE0\_ADDR B[31:0] The address of page0 table PAGE\_TABLE1\_ADDR B[31:0] The address of page1 table

Driver needs to allocate 2 pages of non-pageable memory, and saves allocated addresses to these 2 registers for each video DMA channel.

Each page is 4096-bytes continuously buffer.

Every 8-bytes (2 DWord) is called one descriptor. Each page has 4096/8 = 512 video descriptors.

The following is the video descriptor's data structure (little endian format)

B[63:32] = target address of DMA

B[31:30] = descriptor status

- 0 = Host buffer unavailable
  - 1 = Host buffer available
- 2 = This buffer has been filled by DMA successfully
- 3 = This buffer has been filled by DMA with error

B[29] = New frame flag

- B[28:21] = Do not care
- B[20:14] = Do not care
- B[13] = Do not care

B[12:0] = Total byte length requirement

			DMA_CHANNEL_ENABLE										
IND	DEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT			
0x0A	B3	0	0	0	0	0	0	0	0	0x00			
	B2	0	0	0	0	0	0	0	0	0x00			
	B1	ENA_ DMA15	ENA_ DMA14	ENA_ DMA13	ENA_ DMA12	ENA_ DMA11	ENA_ DMA10	ENA_ DMA9	ENA_ DMA8	0x00			
·	BO	RSV	RSV	RSV	RSV	ENA_ DMA3	ENA_ DMA2	ENA_ DMA1	ENA_ DMAO	0x00			

ENA_DMA15	B[15]	Enable DMA Channel-15
ENA_DMA14	B[14]	Enable DMA Channel-14
ENA_DMA13	B[13]	Enable DMA Channel-13
ENA_DMA12	B[12]	Enable DMA Channel-12
ENA_DMA11	B[11]	Enable DMA Channel-11
ENA_DMA10	B[10]	Enable DMA Channel-10
ENA_DMA9	B[9]	Enable DMA Channel-9
ENA_DMA8	B[8]	Enable DMA Channel-8
ENA_DMA3	B[3]	Enable DMA Channel-3
ENA_DMA2	B[2]	Enable DMA Channel-2
ENA_DMA1	B[1]	Enable DMA Channel-1
ENA_DMA0	B[0]	Enable DMA Channel-0



					DMA	_CONFIG				
IN	DEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT
ОВ	В3	RSV	RSV	RSV	RSV	MASK_ BAD_FMT3	MASK_ BAD_FMT2	MASK_ BAD_FMT1	MASK_ BAD_FMT0	0x00
	B2	RSV	RSV	RSV	RSV	MASK_ BAD_PTR3	MASK_ BAD_PTR2 MASK_ OV_2	MASK_ BAD_PTR1 MASK_ OV_1	MASK_ BAD_PTRO MASK_ OV_0	0x00
	B1	RSV	RSV	RSV	RSV	MASK_ OV_3				0x00
	во	0	0	0	0	ENA_CPL_ WAIT	ENA_INTX	0	BIG_ENDIAN	0x04
MASK_B	-	B[27:24] B[19:16]	0 = Ma 1 = ON Enable	sk off, no repor DMA FIFO poin sk off, no repor	t ter check of	; data of DMA Ch DMA Channel				
MASK_O	VF	B[11:8]		sk off, no repor		f DMA Channel				
ENA_CPL	WAIT	B[3]	Wait fo 0 = Dis 1 = Ena		ing initializat	ion stage				
ENA_INT BIG_END		B[2] B[0]	Big end 0 = Litt	iable, should be lian enable le endian ; endian	e set to 1 by (	driver				

			DMA_TIMER_INTERVAL										
IND	EX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT			
0x0C	B3	0	0	0	0	0	0	0	0	0x00			
-	B2	0	0	DMA_INT_TIMER[21:16]						0x09			
-	B1	ł		1	DMA_INT_	TIMER[15:0]				0x89			
-	В0		DMA_INT_TIMER[15:0]										
MA_INT	TIMER	B[21:0	)] Minim	um time span f	for DMA interro	upting host.							

			DMA_CHANNEL_TIMEOUT										
INC	DEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT			
0x0D	B3	0	0 PRE_TIMEOUT_OFST										
	B2	·		DMA_DAT_CH_TIMEOUT[11:4]									
	B1	[	DMA_DAT_CH	CH_TIMEOUT[3:0] DMA_VDO_CH_TIMEOUT[11:8]									
	в0				DMA_VDO_CH	I_TIMEOUT[7:0]				0x84			
DMA_DAT	EOUT_OFST T_CH_TIMEC O_CH_TIME	OUT B[23:1:	2] Servic Note: I	e timeout of ea t should be set	out to final time ach DMA data c a big value to ach DMA video	hannel avoid time out.							



					DMA_CHAN	-					
	DEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT	
0x10	В3	VIN_MU	X_SELO	FIELD_OUTO	ENA_FIELD_ DROP0	ENA_ MASTER0	MASTER	R_CHID0	ENA_ VDECIO	0x00	
	B2	ENA_ HDECIO	VID	EO_OUT_FORM	IATO		END_IDX_	DMA0[9:6]		0x00	
	B1			END_IDX_	DMA0[5:0]			START_IDX	_DMA0[9:8]	0x00	
	BO				START_IDX	_DMA0[7:0]				0x00	
0x11	B3	VIN_MU	X_SEL1	FIELD_OUT1	ENA_FIELD_ DROP1	ENA_ MASTER1	MASTER	R_CHID1	ENA_ VDECI1	0x00	
	B2	ENA_ HDECI1	VID	EO_OUT_FORM	IAT1		END_IDX_	DMA1[9:6]	I	0x00	
	B1			END_IDX_	DMA1[5:0]			START_IDX	DMA1[9:8]	0x00	
	BO		END_IDX_DMA1[5:0] START_IDX_DMA1[9:8] START_IDX_DMA1[7:0]								
0x12	B3	VIN_MU	X_SEL2	FIELD_OUT2	ENA_FIELD_ DROP2	ENA_ MASTER2	ENA_ MASTER_CHID2 ENA		ENA_ VDECI2	0x00 0x00	
	B2	ENA_ HDECI2	VID	EO_OUT_FORM			END_IDX_	DMA2[9:6]		0x00	
	B1			END IDX	DMA2[5:0]			START IDX	_DMA2[9:8]	0x00	
	BO					_DMA2[7:0]				0x00	
0x13	B3	VIN_MU	X SEL3	FIELD_OUT3	ENA_FIELD_	ENA_	MASTE	R_CHID3	ENA_	0x00	
UX10					DROP3	MASTER3			VDECI3		
	B2	ENA_ HDECI3	VID	EO_OUT_FORM	IAT3		END_IDX_	DMA3[9:6]		0x00	
B1 END_IDX_DMA3[5:0] START_IDX_DMA3[9:8]								0x00			
	BO				START_IDX	_DMA3[7:0]				0x00	
IELD_OU	IT D_DROP	B[29] B[28]	1 = Sel 2 = Sel 3 = Sel Which 0 = Fie	ect input 0 ect input 1 ect input 2 ect input 3 field dropped (a ld1 dropped ld2 dropped ff field drop	applicable for r	naster only)					
ENA_MAS		B[27] B[26:2	0 = Sla 1 = Ma	ster	he current one.	For master ch	annel it is				
	-	-	itself			Tor master end					
NA_VDE	CI	B[24]	0 = No	l (line) decimat decimation . Decimation	ion						
NA_HDE	CI	B[23]	0 = No	ntal (pixel) decin decimation . Decimation	mation						
'IDEO_0	JT_FORMAT	Г B[22:24	000b = 001b = 010b = 011b = 100b = 101b = 110b =	IYU1 / Y411	at						





#### NOTES:

10. B[29:25] are used for field dropping purpose.

11. DMA0-3 and DMA4-7 are 2 big groups.

12. Master means this DMA channel has higher priority to drop preferred field (odd/even), and slave means this channel is affected by master. Whenever master channel is sending data, it must drop the received.

	DMA_PB_CONFIG									
INDEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAUL	
0x18		l	I	DMA8_	P_ADDR	1	<u></u>		0x0000 0000	
0x19				DMA8_	B_ADDR				0x0000 0000	
0x1A				DMA9_	P_ADDR				0x0000 0000	
0x1B				DMA9_	B_ADDR				0x0000 0000	
0x1C				DMAA_	P_ADDR				0x0000 0000	
0x1D				DMAA_	B_ADDR				0x0000 0000	
0x1E				DMAB_	P_ADDR				0x0000 0000	
0x1F				DMAB_	B_ADDR				0x0000 0000	
0x20				DMAC_	P_ADDR				0x0000 0000	
0x21				DMAC_	B_ADDR				0x0000 0000	
0x22				DMAD_	P_ADDR				0x0000 0000	
0x23				DMAD_	B_ADDR				0x0000 0000	
0x24				DMAE_	P_ADDR				0x0000 0000	
0x25				DMAE_	B_ADDR				0x0000 0000	
0x26				DMAF_	P_ADDR				0x0000 0000	
0x27				DMAF_	B_ADDR				0x0000 0000	

DMA\_P/B\_ADDR

[31:0] Starting addresses for DMA Channel-8 ~ Channel-16.

Each Channel has 2 starting addresses for P-buffer and B-buffer respectively.

These buffer addresses are allocated by Driver during initialization. They are called as Common Buffer. Driver needs to copy data from these buffers to their destination.



					VIDEO_C	ONTROL1				
IN	DEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT
0x2A	B3	0	0	0	0	0	0	0	0	0x00
	B2	0	0	0	0	0	0	0	SYS_MODE_ DMA3	0x00
	B1	SYS_MODE_ DMA2	SYS_MODE_ DMA1	SYS_MODE_ DMA0	0	0	VSCL_ ENA_1	0	0	0x00
	В0	HSCL_ ENA_0	VSCL_ ENA_0	0	0	0	0	0	0	0x01
SYS_MOI	DE_DMA3	B[16]	0 = 52	n mode for DM/ 5 Lines 5 Lines	A Channel-3					
SYS_MOD	DE_DMA2	B[15]	System	n mode for DM	A Channel-2					
SYS_MOD	DE_DMA1	B[14]	System	n mode for DM	A Channel-1					
SYS_MOD	DE_DMA0	B[13]	System	n mode for DM/	A Channel-0					
3[10] set	the input	format of DMA	Channel-4 ~ C	hannel-7.						
/SCL_EN	A_1	B[10]		l scaler						
			0 = Dis							
			1 = Ena	abled (360x24)	0)					
B[7:6] set	t the input	format of DMA	Channel-0~Ch	annel-3.						
HSCL_EN	IA_0	B[7]	0 = Dis	ntal scaler abled (full D1) able – 360x480		360x240(B[6] =	= 1)			
/SCL_EN	A_0	B[6]	Vertica 0 = Dis	l scaler	· · · /		,			

					VIDEO_C	ONTROL2							
IN	DEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT			
0x2B	B3	0	0	0	0	0	0	0	0	0x00			
	B2	0	0	0	0	RST_GEN3 PAT_SEL_ GEN3	RST_GEN2	RST_GEN1	RST_GEN0	OxFF			
	B1	0	0	0	0		PAT_SEL_ GEN2	PAT_SEL_ GEN1	PAT_SEL_ GEN0	0x00			
	BO	0	0	0	0	EXT_VDAT _ENA3	EXT_VDAT _ENA2	EXT_VDAT _ENA1	EXT_VDAT _ENAO	OxFF			
RST_GEN	13	B[19]	0 = Re	control for YUV eset ot reset	Generator-3								
RST_GEN	2	B[18]	Reset	control for YUV	Generator-2								
RST_GEN	11	B[17]	Reset	Reset control for YUV Generator-1									
RST_GEN	10	B[16]	Reset	Reset control for YUV Generator-0									
PAT_SEL	_GEN3	B[11]	0 = Co	n selector for Y lor Bar quenced Data	UV Generator-	7							
PAT SEL	GEN2	B[10]		n selector for Y	UV Generator-	2							
PAT_SEL		B[9]	Patter	n selector for Y	UV Generator-	1							
PAT_SEL	GEN0	B[8]	Patter	n selector for Y	UV Generator-	0							
EXT_VDA	T_ENA3	B[3]	0 = Us	ion for each vio e build in YUV e external inpu	Generator	nel-7							
EXT_VDA EXT_VDA EXT_VDA	T_ENA1	B[2] B[1] B[0]	Selection for each video DMA Channel-2 Selection for each video DMA Channel-1 Selection for each video DMA Channel-0										

					AUDIO_C	ONTROL1					
IND	DEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT	
0x2C	B3			В	YTE_LENGTH_D	MA8T016[12	:5]			0x80	
	B2		BYTE_L	ENGTH_DMA8T	016[4:0]		INT_G	EN_ADAT_RAT	E[13:11]	0x07	
	B1				INT_GEN_ADAT_RATE[10:3]						
	В0	INT_GEN	_ADAT_RA	TE[2:0]	PAT_SEL_ ADO		MIX_MODE	0x21			
BYTE_LENGTH_ DMA8T016		B[31:19]	Total	byte length req	uirement of Au	dio DMA Chanı	nel-8 ~ Channe	el-16 (default: 4	4096 bytes)		
- NT_GEN_ADAT _RATE		B[18:5]	Internal audio generator sampling rate For example, if sampling rate is 8k, the value should be 125M/8k = 15625 = 0x3d09 (default)								
PAT_SEL_ADO		B[4]	0 = S	Pattern selector for internal audio signal generator 0 = Sine wave							
MIX_MO	DE	B[3:1]	Mix n	1 = Sequenced Data Mix mode of internal mixed audio generator 111b = output audio channel-7 data							
EXT_ADAT_ENA		B[0]	0 = U								



		AUDIO_CONTROL2								
IND	INDEX [7] [6] [5] [4] [3] [2] [1] [0]									DEFAULT
0x2D	B3	0	0			0x3D				
	B2				AUDIO_CLI	{_REF[23:0]				0x09
	B1									0x00
-	BO									0x00

AUDIO\_CLK\_REF

B[29:0]

Audio sampling frequency reference A\_ref =  $(2^{24})*125$ MHz/(256\*Fs)

Sampling Rate (kHz)	Value (HEX)
8	0x3D09_0000
16	0x1E84_8000
32	0x0F42_4000
44.1	0x0B12_7795
48	0x0A2C_2AAA

					PHAS	E_REF					
IND	DEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT	
0x2E	B3	(	0	1	0		0		0	0x00	
	B2	DMA_I	MODE3	DMA_	MODE2	DMA_	MODE1	DMA_	MODEO	0x00	
	B1	0	0	0 PHASE_REF[13:8]							
	B0		PHASE_REF[7:0]							0x4D	
DMA_MODE3       B[23:22]       DMA mode configuration of DMA Chann         00b = S and G mode       01b = Reserved         10b = Frame mode       11b = Field mode         DMA_MODE2       B[21:20]       DMA mode configuration of DMA Chann         DMA_MODE1       B[19:18]       DMA mode configuration of DMA Chann		nannel-2 nannel-1									
DMA_MODE0 PHASE_REF		B[17:1 B[13:0		DMA mode configuration of DMA Channel-O Phase reference for rate conversion at each video DMA							

channel. Valid range is [4800:5400]



					GPIO	_REG				
INC	DEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT
0x2F	B3	GPP_C15	GPP_C14	GPP_C13	GPP_C12	GPP_C11	GPP_C10	GPP_C9	GPP_C8	OxFF
	B2	GPP_C7	GPP_C6	GPP_C5	GPP_C4	GPP_C3	GPP_C2	SDA_C1	GPP_C0	OxFF
	B1	GPP_D15	GPP_D14	GPP_D13	GPP_D12	GPP_D11	GPP_D10	GPP_D9	GPP_D8	0x00
	В0	GPP_D7	GPP_D6	GPP_D5	GPP_D4	GPP_D3	GPP_D2	DPP_D1	GPP_D0	0x00
0xE0	B3	GPP_C31	GPP_C30	GPP_C29	GPP_DC8	GPP_C27	GPP_C26	GPP_C25	GPP_C24	OxFF
	B2	GPP_C23	GPP_C22	GPP_C21	GPP_DC0	GPP_C19	GPP_C18	DPP_C17	GPP_C16	OxFF
	B1	GPP_D31	GPP_D30	GPP_D29	GPP_D28	GPP_D27	GPP_D26	GPP_D25	GPP_D24	0x00
	В0	GPP_D23	GPP_D22	GPP_D21	GPP_D20	GPP_D19	GPP_D18	DPP_D17	GPP_D16	0x00
0xE1	B3	GPP_C47	GPP_C46	GPP_C45	GPP_C44	GPP_C43	GPP_C42	GPP_C41	GPP_C40	OxFF
	B2	GPP_C39	GPP_C38	GPP_C37	GPP_C36	GPP_C35	GPP_C34	DPP_C33	GPP_C32	OxFF
	B1	GPP_D47	GPP_D46	GPP_D45	GPP_D44	GPP_D43	GPP_D42	GPP_D41	GPP_D40	0x00
	В0	GPP_D39	GPP_D38	GPP_D37	GPP_D36	GPP_D35	GPP_D34	DPP_D33	GPP_D32	0x00

..... GPP\_Dn

GPP\_Cn

GPIO pin

1 = Pin is input

utput

I/O control of GPIO pin
0 = Pin is output
1 = Pin is input

FN8304 Rev.1.00 Feb 15, 2016



INI	DEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	DEFAULT			
0x30	B3	0	0	0	0	0	0	0	0	0x00		
	B2	0	0	0	0	0	0	0	0	0x00		
	B1		1		HEIGHT	_HBAR0	1	4		0x0A		
	BO				ST_LINE	_HBAR0				0x0A		
0x31	B3	0	0	0	0	0	0	0	0	0x00		
	B2	0	0	0	0	0	0	0	0	0x00		
	B1				HEIGHT	HBAR1				0x0A		
	BO		ST_LINE_HBAR1						0x14			
0x32	B3	0	0	0	0	0	0	0	0	0x00		
	B2	0	0	0	0	0	0	0	0	0x00		
	B1	HEIGHT_HBAR2										
	в0				ST_LINE	_HBAR2				Ox1E		
0x33	B3	0	0	0	0	0	0	0	0	0x00		
	B2	0	0	0	0	0	0	0	0	0x00		
	B1	HEIGHT_HBAR3										
	В0				ST_LINE	_HBAR3				0x28		
_	HEIGHT_HBARB[15:8]Height (lines) of horizontal bar.ST_LINE_HBARB[7:0]Start line (position) of horizontal bar, ranges at [10 = 255]											

INTL\_HBAR\_CTRL

		AUDIO_CONTROL3									
INE	DEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT	
0x38	B3	0	0	0	0	0	0	0	0	0x00	
	B2	0	0	0	0	0	0	0	0	0x00	
	B1	0	0	0	0	0	0	0	OUT_ BITWIDTH	0x00	
	В0	0	0	0	0	0	0	0	0	0x40	

OUT\_BITWIDTH

Audio DMA output bit width

0 = 16 bits 1 = 8 bits

B[8]

					VIDEO_FI	ELD_CTRL				
INC	DEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT
0x39	B3	FLD_CTRL_ ENA0	START_ FLD0			FLD_OUT_C	OPT0[29:24]			0x00
	B2			L	FLD_OUT_	OPT0[23:0]				0x00
	B1									0x00
	В0	_								0x00
0x3A	B3	FLD_CTRL_ ENA1	START_ FLD1			FLD_OUT_C	OPT1[29:24]			0x00
	B2				FLD_OUT_	OPT1[23:0]				0x00
	B1	_								0x00
	B0									0x00
0x3B		FLD_CTRL_ ENA2	START_ FLD2			FLD_OUT_C	)PT2[29:24]			0x00
	B2			ľ	FLD_OUT_	OPT2[23:0]				0x00
	B1									0x00
	В0									0x00
0x3C	B3	FLD_CTRL_ ENA3	START_ FLD3							0x00
	B2				FLD_OUT_	OPT3[23:0]				0x00
	B1									0x00
	В0									0x00
	LD_CTRL_ENA B[31]		0 = 0u 1 = 0u Startir 0 = Sta	e bit for each fi itput both odd itput according ng field control arting from fiel arting from fiel	and even field to B20~B0 bit d 2	ister				•
LD_OUT	.D_OUT_OPT B[2		B[29:0] Output flag of consecutive 30(NTSC)/25(PAL) fields 0 = Not output							

1 = Output



					HSCAL	ER_CTRL					
INC	DEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT	
0x42	B3	HSCALER_ ENAO			Р	HASE_REF0[15:	9]			0x7C	
	B2				PHASE_	REF0[8:1]				0x71	
	B1	PHASE_ REF0[0]				END_POS0[9:3]	]			0xD8	
	B0	E	ND_POS0[2:0]				START_POS0			0xCA	
0x43	B3	HSCALER_ ENA1			Р	HASE_REF1[15:	9]			0x7C	
	B2				PHASE_	REF1[8:1]				0x71	
	B1	PHASE_ REF1[0]				END_POS1[9:3]	]			0xD8	
	B0	E	ND_POS1[2:0]	OS1[2:0] START_POS1							
0x44	B3	HSCALER_ ENA2		PHASE_REF2[15:9]							
	B2				PHASE_	REF2[8:1]				0x71	
	B1	PHASE_ REF2[0]		END_POS2[9:3]							
	B0	E	END_POS2[2:0] START_POS2						0xCA		
0x45	B3	HSCALER_ ENA3		PHASE_REF3[15:9]						0x7C	
	B2		PHASE_REF3[8:1]								
	B1	PHASE_ REF3[0]				END_POS3[9:3]	]			0xD8	
	В0	E	ND_P0S3[2:0]				START_POS3			OxCA	
SCALER_ENA		B[31] B[30:1	0 = Dis 1 = Ena 5] Scaler Phase_ For exa	Customize horizontal scaler enable bit 0 = Disable 1 = Enable Scaler phase reference. Its calculation is as follows: Phase_ref = (END_POS-START_POS)*(2 <sup>16</sup> )/Total_Active_Pixel_Per_Line For example, START_POS = 10, END_POS = 710							
ND_POS	5	B[14:5	Total_A Phase_ ] End pix	ctive_Pixel_Pe ref = (710 - 10 el position of e	er_Line = 720 ))*2 <sup>16</sup> /720 = each line. This	pixel will NOT					
TART_P	os	B[4:0]	Start p	xel position of	ting must be a each line. This g must be an e						



					VIDEC	)_SIZE						
IND	EX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT		
0x4A	B3	VS_EN0	VS_F2_EN0	0	0	0	0	0	V_SIZE0[8]	0x00		
	B2		1		V_SIZ	E0[7:0]	1	1	1	0xF0		
	B1	0	0	0	0	0		H_SIZE0[10:8]		0x02		
	В0		¥		H_SIZ	E0[7:0]			0xD0			
0x4B	B3	VS_EN1	VS_F2_EN1	0	0	0	0	0	V_SIZE1[8]	0x00		
	B2				V_SIZ	E1[7:0]				0xF0		
	B1	0	0	0	0	0		H_SIZE1[10:	0x02			
	В0		<u>I</u> I		H_SIZ	E1[7:0]		0xD0				
0x4C	B3	VS_EN2	VS_F2_EN2	0	0	0	0	0	V_SIZE2[8]	0x00		
	B2				V_SIZ	E2[7:0]				0xF0		
	B1	0	0	0	0	0		H_SIZE2[10:8]				
	B0				H_SIZ	E2[7:0]			0xD0			
0x4D	B3	VS_EN3	VS_F2_EN3	0	0	0	0	0	V_SIZE3[8]	0x00		
	B2	V_SIZE3[7:0]										
	B1	0	0	0	0	0		H_SIZE3[10:	8]	0x02		
	B0				H_SIZ	E3[7:0]				0xD0		
/S_EN       B[31]       Customize video size enable bit         0 = Disable       1 = Enable         /S_F2_EN       B[30]       Enable to field 2 video size control registers         0 = Field 2 video size controlled by       VIDE0_SIZEx         1 = Field 2 video size controlled by       VIDE0_SIZEx         1 = Field 2 video size controlled by       VIDE0_SIZEx         1 = Field 2 video size controlled by       VIDE0_SIZEx         1 = Field 2 video size controlled by       VIDE0_SIZEx         1 = Field 2 video size controlled by       VIDE0_SIZEx_F2         Note: "x" means DMA channel number (0 ~ 7)												
/_SIZE B[24:16] Height of field I_SIZE B[10:0] Width of field												

					VIDEO_	SIZE_F2				
INDEX		[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT
0x52	В3	0	0	0	0	0	0	0	V_SIZEO_ F2[8]	0x00
	B2	V_SIZE0_F2[7:0]								0xF0
	B1	0	0	0	0	0	H	0x02		
	во	H_SIZE0_F2[7:0]								
0x53	В3	0	0	0	0	0	0	0	V_SIZE1_ F2[8]	0x00
	B2	V_SIZE1_F2[7:0]								0xF0
	B1	0	0	0	0	0	H	0x02		
	во	H_SIZE1_F2[7:0]								0xD0
0x54	В3	0	0	0	0	0	0	0	V_SIZE2_F2 [8]	0x00
	B2	V_SIZE2_F2[7:0]								0xF0
	B1	0	0	0	0	0	H	0x02		
	В0	H_SIZE2_F2[7:0]								
0x55	В3	0	0	0	0	0	0	0	V_SIZE3_F2 [8]	0x00
	B2	V_SIZE3_F2[7:0]								
	B1	0	0	0	0	0	H	_SIZE3_F2[1	.0:8]	0x02
	BO	H_SIZE3_F2[7:0]								

V\_SIZE\_F2 H\_SIZE\_F2

B[24:16] B[10:0]

Height of field 2 Width of field 2



		MD_CONF								
INDEX		[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT
0x60	B3	0	0	0	0	0	0	0	0	0x00
	B2	MD0_TSCALE			MDO_ ENABLE	MD0_ ACT_FLD	MD0_MODE	MD0_THRES	0x05	
	B1				MD0_THRES	MD0_THRESHOLD[15:8]				
_	BO	MD0				D0_THRESHOLD[7:0]				
0x61	B3	0	0	0	0	0	0	0	0	0x00
	B2	MD1_TSCALE			MD1_ ENABLE	MD1_ ACT_FLD	MD1_MODE	MD1_THRES	0x05	
	B1	MD1_THRESHOLD[15:8]								0x04
	BO	MD1_THRESHOLD[7:0]								0x10
0x62	B3	0	0	0	0	0	0	0	0	0x00
	B2	MD2_TSCALE			MD2_ ENABLE	MD2_ ACT_FLD	MD2_MODE	MD2_THRES	0x05	
	B1	MD2_THRESH0LD[15:8]							0x04	
	BO		MD2_THRESHOLD[7:0]							0x10
0x63	В3	0	0	0	0	0	0	0	0	0x00
	B2		MD3_TSCALE		MD3_ ENABLE	MD3_ ACT_FLD	MD3_MODE	MD3_THRESHOLD[17:16]		0x05
	B1		MD3_THRESHOLD[15:8]							0x04
	BO	MD3_THRESHOLD[7:0]								0x10
—		B[23:21] B[20]								
ND_ACT_FLD B [		B [19]	[19] Motion Detection Active Field 0 = Field 0 1 = Field 1							
ID_MODE B		B [18]								
D_TRESHOLD B[17:0]		B[17:0]								
					MD.	_INIT				
------	-----	-----	-----	-----	-----	-------	-----	-----	----------	---------
INC	DEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT
0x68	B3	0	0	0	0	0	0	0	0	0x00
	B2	0	0	0	0	0	0	0	0	0x00
	B1	0	0	0	0	0	0	0	0	0x00
	BO	0	0	0	0	0	0	0	MD0_INIT	0x00
0x69	B3	0	0	0	0	0	0	0	0	0x00
	B2	0	0	0	0	0	0	0	0	0x00
	B1	0	0	0	0	0	0	0	0	0x00
	BO	0	0	0	0	0	0	0	MD1_INIT	0x00
0x6A	B3	0	0	0	0	0	0	0	0	0x00
	B2	0	0	0	0	0	0	0	0	0x00
	B1	0	0	0	0	0	0	0	0	0x00
	BO	0	0	0	0	0	0	0	MD2_INIT	0x00
0x6B	B3	0	0	0	0	0	0	0	0	0x00
	B2	0	0	0	0	0	0	0	0	0x00
	B1	0	0	0	0	0	0	0	0	0x00
	BO	0	0	0	0	0	0	0	MD3_INIT	0x00

#### MD\_INIT

B[0]

Motion Detection Read Pointer Initialization. By writing any value to it, the read pointer will be reset.

					MD_I	MAPO						
IND	EX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULI		
0x70	B3	0	0	0	0	0	0	0	0	0x00		
	B2				MD0_MA	P0[23:16]				0x00		
	B1				MD0_MA	PO[15:8]				0x00		
	В0				MD0_M	APO[7:0]				0x00		
0x71	B3	0	0	0	0	0	0	0	0	0x00		
	B2		MD1_MAP0[23:16]									
	B1		MD1_MAP0[15:8]									
	В0				MD1_M	APO[7:0]				0x00		
0x72	B3	0	0	0	0	0	0	0	0	0x00		
	B2				MD2_MA	P0[23:16]				0x00		
	B1				MD2_MA	PO[15:8]				0x00		
	В0				MD2_M	APO[7:0]				0x00		
0x73	B3	0	0	0	0	0	0	0	0	0x00		
	B2		MD3_MAP0[23:16]									
	B1		MD3_MAP0[15:8]									
	BO		MD3_MAP0[7:0]									

MD\_MAPO

B[23:0] Map of motion detection output for blocks of current slice.

Note: Video frame is partitioned into multiple slices (number of vertical blocks). After MD\_INIT, the output of first slice will be read through one register read operation and read pointer will be moved to the next slice. Host can issue read command until all the slices have been read. MD\_MAPO[0] maps to the first block in current slice.

					ADDR_	P_DMA				
INE	DEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAUL
0x80	В3				ADDR_I	P_DMA0				0x00
	B2									0x00
	B1									0x00
	В0									0x00
0x88	В3				ADDR_I	P_DMA1				0x00
	B2									0x00
	B1									0x00
	B0									0x00
0x90	В3				ADDR_I	P_DMA2				0x00
	B2									0x00
	B1									0x00
	BO									0x00
0x98	B3				ADDR_I	P_DMA3				0x00
	B2									0x00
	B1									0x00
	B0									0x00

ADDR\_P\_DMA

B[31:0]

Start address of P-buffer for DMA Channel-0 ~ Channel-3.

					WHP	_DMA				
IND	EX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT
0x81	B3				HEIGH	T0[9:2]				0x3C
	B2	HEIGH	T0[1:0]			LINE_WID	TH0[10:5]			0x2E
	B1		LI	NE_WIDTH0 [4:	0]		AC	FIVE_WIDTH0[1	.0:8]	0xA5
	в0				ACTIVE_W	/IDTH0[7:0]				0xA0
0x89	B3				HEIGH	T1[9:2]				0x3C
	B2	HEIGH	T1[1:0]			LINE_WID	TH1[10:5]			0x2E
	B1		L	INE_WIDTH1[4:	0]		AC	FIVE_WIDTH1[1	.0:8]	0xA5
	B0				ACTIVE_W	/IDTH1[7:0]				0xA0
0x91	B3				HEIGH	T2[9:2]				0x3C
	B2	HEIGH	T2[1:0]			LINE_WID	TH2[10:5]			0x2E
	B1		L	INE_WIDTH2[4:	0]		AC <sup>-</sup>	FIVE_WIDTH2[1	.0:8]	0xA5
	B0				ACTIVE_W	/IDTH2[7:0]	•			0xA0
0x99	B3				HEIGH	T3[9:2]				0x3C
	B2	HEIGH	T3[1:0]			LINE_WID	TH3[10:5]			0x2E
	B1		L	INE_WIDTH3[4:	0]		AC	FIVE_WIDTH3[1	.0:8]	0xA5
	B0				ACTIVE_W	/IDTH3[7:0]				0xA0

For DMA Channel-0~Channel-3: HEIGHT

B[31:22] Total active lines B[21:11]

Total bytes per line

B[10:0] Total active bytes per line

FN8304 Rev.1.00 Feb 15, 2016

LINE\_WIDTH

ACTIVE\_WIDTH



					ADDR_	B_DMA				
INC	DEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT
0x82	B3				ADDR_E	B_DMA0				0x00
	B2									0x00
	B1									0x00
	BO									0x00
0x8A	В3				ADDR_E	B_DMA1				0x00
	B2									0x00
	B1									0x00
	BO									0x00
0x92	В3				ADDR_E	B_DMA2				0x00
	B2									0x00
	B1									0x00
	BO									0x00

ADDR\_B\_DMA B[31:0] Start address of B-buffer for DMA Channel-0 ~ Channel-3

					F2_ADD	R_P_DMA				
IND	EX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAUL
0x84	B3				F2_ADDR	R_P_DMA0				0x00
	B2									0x00
	B1									0x00
	BO									0x00
0x8C	В3				F2_ADDR	P_DMA1				0x00
	B2									0x00
	B1									0x00
	BO									0x00
0x94	В3				F2_ADDF	P_DMA2				0x00
	B2									0x00
	B1									0x00
	BO									0x00
0x9C	В3				F2_ADDR	R_P_DMA3				0x00
	B2									0x00
	B1									0x00
	В0									0x00

					F2_WH	IP_DMA				
IND	DEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT
0x85	B3				F2_HEIG	HT0[9:2]				0x3C
	B2	F2_HEIG	HT0[1:0]			F2_LINE_W	IDTH0[10:5]			0x2E
	B1		F2_I	LINE_WIDTH0	[4:0]		F2_A	CTIVE_WIDTH	0[10:8]	0xA5
	BO				F2_ACTIVE_	WIDTH0[7:0]				0xA0
0x8D	В3				F2_HEIG	HT1[9:2]				0x3C
-	B2	F2_HEIG	HT1[1:0]			F2_LINE_W	IDTH1[10:5]			0x2E
-	B1		F2_	LINE_WIDTH1[	4:0]		F2_A	CTIVE_WIDTH:	1[10:8]	0xA5
-	BO				F2_ACTIVE_	WIDTH1[7:0]				0xA0
0x95	В3				F2_HEIG	iHT2[9:2]				0x3C
-	B2	F2_HEIG	HT2[1:0]			F2_LINE_W	IDTH2[10:5]			0x2E
-	B1		F2_	LINE_WIDTH2[	4:0]		F2_A	CTIVE_WIDTH:	2[10:8]	0xA5
-	BO				F2_ACTIVE_	WIDTH2[7:0]	•			0xA0
0x9D	В3				F2_HEIG	iHT3[9:2]				0x3C
	B2	F2_HEIG	HT3[1:0]			F2_LINE_W	IDTH3[10:5]			0x2E
	B1		F2_	LINE_WIDTH3[	4:0]		F2_A	CTIVE_WIDTH:	3[10:8]	0xA5
-	BO				F2_ACTIVE_	WIDTH3[7:0]				0xA0

For DMA Channel-0~Channel-3: F2\_HEIGHT B[31:22] F2\_LINE\_WIDTH

Total active lines in field 2 B[21:11] Total bytes per line in field 2 B[10:0]

F2\_ACTIVE\_WIDTH

Total active bytes per line in field 2

					F2_ADDI	R_B_DMA				
IND	EX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT
0x86	B3				F2_ADDR	_B_DMA0				0x00
	B2									0x00
	B1									0x00
	BO									0x00
0x8E	B3				F2_ADDR	_B_DMA1				0x00
	B2									0x00
	B1									0x00
	BO									0x00
0x96	B3				F2_ADDR	_B_DMA2				0x00
	B2									0x00
	B1									0x00
	В0									0x00
0x9E	В3				F2_ADDR	_B_DMA3				0x00
	B2									0x00
	B1									0x00
	BO									0x00



					RG_NR	DET_CFG						
I	INDEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT		
0xC0	B3			·	RG_NRD	ET_PARA3				0x14		
	B2				RG_NRD	ET_PARA2				0x32		
	B1				RG_NRD	ET_PARA1				0x3C		
	В0		RG_NRDET_PARA0									
0xC1	B3		RG_NRDET_PARA7									
	B2		RG_NRDET_PARA6									
	B1				RG_NRD	ET_PARA5				0xA5		
	В0				RG_NRD	ET_PARA4				0x28		
0xC2	B3				RG_NRD	T_PARA11				0x28		
	B2				RG_NRD	T_PARA10				0xA5		
	B1				RG_NRD	ET_PARA9				OxAA		
	В0				RG_NRD	ET_PARA8				0x0F		
0xC3	B30	0	0	0	0	0	0	0	0	0x00		
	B2				RG_NRDE	T_PARA14				0x0F		
	B1				RG_NRD	T_PARA13				0x14		
	В0				RG_NRD	T_PARA12				0xAA		

					RG_NRI	DET_CFG				
INC	DEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT
0xC4	B3				RG_NR2	D_THD4				0x0F
	B2				RG_NR2	D_THD3				0x08
	B1				RG_NR2	D_THD2				0x0A
	B0				RG_NR2	D_THD1				0x05

NOTE: These registers are used to configure NR2D detection thresholds.

					RG_NR_	CTRL						
IND	DEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAUL		
0xC8	B3	0	0	0	0	0	0	0	0	0x00		
	B2	NR2D_ENA0	SKIP_CNT1	SKIP_CNTO	RGA_RST_ NRDET0		RG_NRE	RG_NRDET_CTL0				
-	B1			1	RG_FRONT_	GEN_CTLO			0x00			
-	B0				RG_FRON	T_CTLO				0x00		
0xC9	B3	0	0	0	0	0	0	0	0	0x00		
	B2	NR2D_ENA1	0	0	RGA_RST_ NRDET1		RG_NRD		0x00			
	B1				RG_FRONT_	GEN_CTL1				0x00		
	В0				RG_FRON	T_CTL1				0x00		
OxCA	B3	0	0	0	0	0	0	0	0	0x00		
	B2	NR2D_ENA2	0	0	RGA_RST_ NRDET2		RG_NRD	DET_CTL2		0x00		
	B1				RG_FRONT_	GEN_CTL2				0x00		
	B0				RG_FRON	T_CTL2				0x00		
OxCB	B3	0	0	0	0	0	0	0	0	0x00		
	B2	NR2D_ENA3	0	0	RGA_RST_ NRDET3		RG_NRD	DET_CTL3		0x00		
	B1				RG_FRONT_	GEN_CTL3				0x00		
	B0				RG_FRON	T_CTL3				0x00		
R2D_ENA KIP_CNT[ GA_RST_ G_NRDE1 G_FRONT	1:0] NRDET	B[23] B[22:21 B [20] B [19:10 L B [15:8]	0 = Disa 1 = Enal ] Define h Reset no 6] Noise de	ble ow many fields bise detection etection control	to be skipped b	efore process	fore processing.					

					PIN_CI	G_CTRL				
IND	EX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT
OxFB	B3	0	0	0	0	0	0	0	0	0x00
-	B2	ACH7 DTEST	ACH6 DTEST	ACH5 DTEST	ACH4 DTEST	ACH3 DTEST	ACH2 DTEST	ACH1 DTEST	ACH0 DTEST	0x00
-	B1	0	0	0	0	VCH3 DTEST	VCH2 DTEST	VCH0 DTEST	VCH0 DTEST	0x00
	в0	0	(	0	0	0	0	Mode1	Mode0	0xA0

This register is cleared to default value only by hardware reset.

ACHDTEST	B[23:16]
VCHDTEST	B[11:8]
Mode	B[1:0]

Audio codec input data selection

0 = From internal AFE

1 = From external pin

Video decoder input data selection

0 = From internal AFE

1 = From external pin

Pin configuration

0 = JTAG enable

1 = Debug port enable

2 = Full GPIO

3 = External ADC input data

		DBGPORT_CTRL										
IND	EX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT		
OxFC	B3	0	0	0	0	0	0	0	0	0x00		
-	B2	0	0	0	0	0	0	0	0	0x00		
-	B1 MSB16_EN				1	BLOCK_SEL		1	L	0x00		
-	BO				SUBMO	DULE_SEL				0x00		
MSB16_E	N	B[15]	Enable MSB 16 bits of debug signal at output ports									

nal at ou ut ports 0 = Disable (so that LSB 16 bits are wired to ports)

1 = Enable

B[14:8]

B[7:0]

BLOCK\_SEL SUBMODULE\_SEL Block selection for debug port output Sub-module of block selection

BLOCK_SEL	SUBMODULE_SEL	DEBUG PORTS
0	0x0	PIPE Interface
	0x1	PCIE EndPoint
	0x2	PCIE EndPoint
	0x3	Status of DMA Parser
	0x4	I2S Receiver
1	0x0	DMA_CH0
	0x1	DMA_CH1
	0x2	DMA_CH2
	0x3	DMA_CH3
	0x4	Reserved
	0x5	Reserved
	0x6	Reserved
	0x7	Reserved
	0x8	DMA_CH8
	0x9	DMA_CH9
	OxA	DMA_CH10
	0xB	DMA_CH11
	0xC	DMA_CH12
	0xD	DMA_CH13
	OxE	DMA_CH14
	0xF	DMA_CH15
	0x10	Schedule
	0x11	MSI
	0x12	Client
	0x13	Cpl
	0x14	DMA_CH16
2	0x0	Parser1
	0x1	Parser2
	0x2	Parser3
	0x3	Parser4
	0x4	Parser5
	0x5	Parser6
	0x6	Parser7
	0x7	Parser8



			EP_REG_ADDR											
INE	DEX	[7]	[7]         [6]         [5]         [4]         [3]         [2]         [1]         [0]											
OxFE	B3	0	0	0	0	0	0	0	0	0x00				
	B2	0	0	0	0	0	0	0	0	0x00				
	B1	0	0	0	0		EP_REG	ADDR		0x00				
	В0	EP_REG_ADDR												

EP\_REG\_ADDR

Address of PCIE\_EP core register Note: DWORD aligned

			EP_REG_DATA											
INC	DEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT				
0xFF	B3				EP_RE	G_DATA				0x00				
	B2									0x00				
	B1									0x00				
	B0									0x00				
EP_REG_	DATA	B[31:0	] Data r	ead from or wr	ite to PCIE_EP	core register								

B[31:0] Note:

B[11:0]

(1) It must follow EP\_REG\_ADDR and could not be used alone.

(2) Write steps:

(a) write target PCIE\_EP register address to "EP\_REG\_ADDR"; (b) write target data to "EP\_REG\_DATA".

(3) Read steps:

(a) write target PCIE\_EP register address to "EP\_REG\_ADDR"; (b) read data from "EP\_REG\_DATA".

## Video Decoder AND Audio Codec (CH0 ~ CH3)

### (Starting from 0x100)

#### (B[31:8] are hardwired to 0 in all registers)

B[7:0]

	INC	DEX					VIDEO STATI	JS REGISTER				
CH1	CH2	СНЗ	CH4	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT
0x100	0x110	0x120	0x130	VDLOSS	HLOCK	SLOCK	FIELD	VLOCK	0	MONO	DET50	0x00
VDLOSS		E	B[7]		ve line perio	(sync is not dis specified l						
HLOCK		E	B[6]		•	L is locked to L is not lock.		ng video sour	rce			
SLOCK		E	B[5]	1 = Subca	•	ocked to the		deo source				
FIELD		E	B[4]		eld is being field is being							
VLOCK		E	3[3]		al logic is loc al logic is no	ked to the in t locked	icoming vide	o source				
MONO		E	3[1]		lor burst sigr burst signal							
DET50		E	3[0]	1 = 50Hz	source deteo source deteo I vertical sca	cted	ency depends	s on the curre	ent standard	invoked.		

	INC	DEX			BRIGHTNESS CONTROL REGISTER										
CH1	CH2	СНЗ	CH4	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT			
0x101	0x111	0x121	0x131		BRIGHT										

```
BRIGHT
```

These bits control the brightness. They have value of -128 to 127 in 2's complement form. Positive value increases brightness. A value 0 has no effect on the data.

	INC	DEX			CONTRAST CONTROL REGISTER									
CH1	CH2	СНЗ	CH4	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT		
0x102	0x112	0x122	0x132		CNTRST									
CNTRST		В	[7:0]	These bits	These bits control the contrast. They have value of 0 to 3.98 (FFh)									

A value of 1 ("100\_0000") has not effect on the video data.

	INC	DEX		SHARPNESS CONTROL REGISTER									
CH1	CH2	СНЗ	CH4	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT	
0x103	0x113	0x123	0x133	SCURVE	VSF	(	ст		SH	ARP		0x11	
SCURVE			8[7]	0 = Low 1 = Cente		·	icy of the pea	ıking filter. Tl	he correspon	ding gain ad	justment is	HFLT.	
СТІ		B	8[5:4]	CTI level s 0 = None 3 = Highe									
SHARP		В	8[3:0]	luminance	These bits control the amount of sharpness enhancement on the luminance signals. There are 16 levels of control with '0' having no effect on the output image. 1 thr provides sharpness enhancement with 'F' being the strongest.								



	INC	DEX				CHR	OMA (U) COI	NTROL REGIS	STER					
CH1	CH2	СНЗ	CH4	[7]	[6] [5] [4] [3] [2] [1] [0]									
0x104	0x114	0x124	0x134		SAT_U									

SAT\_U

B[7:0]

These bits control the digital gain adjustment to the U (or Cb)

component of the digital video signal. The color saturation can be adjusted by adjusting the U and V color gain components by the same amount in the normal situation. The U and V can also be adjusted independently to provide greater flexibility. The range of adjustment is 0 to 200%.

	INE	DEX			CHROMA (V) CONTROL REGISTER									
CH1	CH2	СНЗ	CH4	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT		
0x105	0x115	0x125	0x135		SAT_V									
SAT_V	L.	В	[7:0]	These bits	These bits control the digital gain adjustment to the V (or Cr)									

component of the digital video signal. The color saturation can be adjusted by adjusting the U and V color gain components by the same amount in the normal situation. The U and V can also be adjusted independently to provide greater flexibility. The range of adjustment is 0 to 200%.

	INC	DEX			HUE CONTROL REGISTER									
CH1	CH2	СНЗ	CH4	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT		
0x106	0x116	0x126	0x136		HUE									
HUE		В	[7:0]	These bits	These bits control the color hue as 2's complement number. They									

have value from +36° (7Fh) to -36° (80h) with an increment of 0.28°. The positive value gives greenish tone

and negative value gives purplish tone. The default value is 0° (00h). This is effective only on NTSC system.

	INC	DEX				CR	OPPING CON	TROL REGIS	TER			
CH1	CH2	СНЗ	CH4	[7]         [6]         [5]         [4]         [3]         [2]         [1]         [0]           VDELAY_HI         VACTIVE_HI         HDELAY_HI         HACTIVE_HI					DEFAULT			
0x107	0x117	0x127	0x137	VDEL	AY_HI	VACTI	VE_HI	HDEL	AY_HI	HACT	IVE_HI	0x02
VDELAY_I VACTIVE_			[7:6] [5:4]	These bits	are Bit 9 to	8 of the 10-b	oit Vertical De oit VACTIVE re adow register	gister. Refer	to			
HDELAY_ HACTIVE_			[3:2] 5[1:0]				oit Horizontal Dit HACTIVE re		er.			

	INC	DEX				VER	TICAL DELA	Y REGISTER	LOW			
CH1	CH2	СНЗ	CH4	[7]	[7] [6] [5] [4] [3] [2] [1] [0]						DEFAULT	
0x108	0x118	0x128	0x138		VDELAY_LO						0x12	
VDELAY_				These bits	are Bit 7 to	0 of the 10-b	it Vertical De	elay register.	The two MSE	Bs are in the	CROP_HI rea	gister.

These bits are Bit 7 to 0 of the 10-bit Vertical Delay register. The two MSBs are in the CROP\_HI register. It defines the number of lines between the leading edge of VSYNC and the start of the active video.

	INE	DEX				VER	TICAL ACTIV	E REGISTER	LOW			
CH1	CH2	СНЗ	CH4	[7]	[7]         [6]         [5]         [4]         [3]         [2]         [1]							DEFAULT
0x109	0x119	0x129	0x139		VACTIVE_LO							0xF0
VACTIVE	LO	В	[7:0]				oit Vertical Ac	0		Bs are in the	CROP_HI r	egister.

It defines the number of active video lines per frame output.

The VACTIVE register has a shadow register for use with 50Hz source when ATREG of

Reg0x10E/11E/12E/13E is not set. This register can be accessed through the same index address by first changing the format standard to any 50Hz standard.



	INC	DEX				HORI	ZONTAL DEL	AY REGISTER	LOW				
CH1	CH2	СНЗ	CH4	[7]	[7] [6] [5] [4] [3] [2] [1] [0]								
0x10A	0x11A	0x12A	0x13A				HDEL	AY_LO				0x0F	

HDELAY\_LO

B[7:0] These bits are Bit 7 to 0 of the 10-bit Horizontal Delay register. The

two MSBs are in the CROP\_HI register. It defines the number of pixels between the leading edge of the HSYNC and the start of the image cropping for active video.

The HDELAY\_LO register has two shadow registers for use with PAL and SECAM sources respectively. These registers can be accessed using the same index address by first changing the decoding format to the corresponding standard.

	INC	DEX				HORIZ	ZONTAL ACTI	VE REGISTER	RLOW			
CH1	CH2	СНЗ	CH4	[7]	[7] [6] [5] [4] [3] [2] [1] [0]						DEFAULT	
0x10B	0x11B	0x12B	0x13B		HACTIVE_LO						0xD0	
ULACTIVE		-			<b>D</b> <sup>1</sup> <b>H H</b>			-				

HACTIVE\_LO

B[7:0]

These bits are Bit 7 to 0 of the 10-bit Horizontal Active register. The two MSBs are in the CROP\_HI register. It defines the number of active pixels per line output.

	INE	DEX					MACROVISI	ON DETECTIO	N					
CH1	CH2	СНЗ	CH4	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT		
0x10C	0x11C	0x12C	0x13C	SF*	PF*	FF*	KF*	CSBAD*	MSCSN*	CSTRIPE*	CTYPE*	0x00		
Read only	y register	r			I	4	-			-	r	-		
SF		В	8[7]	This bit is	for internal	use								
PF		В	8[6]	This bit is	for internal	use								
FF		В	8[5]	This bit is	s bit is for internal use									
KF		В	8[4]	This bit is	is bit is for internal use									
CSBAD		B	8[3]	1 = Macro	vision color	stripe detect	tion may be	unreliable						
MVCSN		В	8[2]	1 = Macro	vision AGC	oulse detecte	ed.							
				0 = Not d	etected									
CSTRIPE		В	8[1]	1 = Macro	vision color	stripe protec	tion burst d	etected						
				0 = Not d	etected.									
CTYPE		В	8[0]	This bit is	valid only w	hen color str	ipe protectio	on is detected,	i.e.					
				Cstripe =	1									
				1 = Type 2	2 color stripe	protection								
				0 = Type 3	3 color stripe	protection								

	INE	DEX					CHIP S	TATUS II						
CH1	CH2	СНЗ	CH4	[7]	[7] [6] [5] [4] [3] [2] [1] [0]									
0x10D	0x11D	0x12D	0x13D	VCR*	WKAIR*	WKAIR1*	VSTD*	NINTL*		RESERVED		0x00		

Read only register

VCR signal indicator.

B[7]

B[6]

B[5]

B[4]

B[3]

Weak signal indicator 2. Weak signal indicator controlled by WKTH.

1 = Standard signal

NINTL

VCR

WKAIR

VSTD

WKAIR1

0 = Non-standard signal 1 = Non-interlaced signal

0 = interlaced signal

	INC	DEX					STANDAR	<b>SELECTION</b>				
CH1	CH2	СНЗ	CH4	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT
0x10E	0x11E	0x12E	0x13E	DETSTUS*		STDNOW*		ATREG*		STD		0x07
DETSTUS	L	E	8[7]	0 = Idle 1 = detect	ion in progre	ess		- <b>L</b>				
STDNOW			3[6:4]	Current st 0 = NTSC( 1 = PAL (F 2 = SECA 3 = NTSC 4 = PAL (F 5 = PAL (C 6 = PAL 6 7 = Not va	andard invol M) B, D, G, H, I) I I.43 A) SN) O	ked						
				0 = Enabl	e VACTIVE ar	0	adow regist	ters value dep	ending on st	andard		
STD		E	3[2:0]	Standard 0 = NTSC 1 = PAL (E 2 = SECA 3 = NTSC 4 = PAL (E 5 = PAL (C 6 = PAL 6 7 = Auto c	M) 8, D, G, H, I) 4 4.43 7) 2N) 0							

	INE	DEX					STANDARD F	RECOGNITION	4			
CH1	CH2	СНЗ	CH4	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT
0x10F	0x11F	0x12F	0x13F	ATSTART	PAL6_EN*	PALN_EN	PALM_EN	NT44_EN	SEC_EN	PALB_EN	NTSC_EN	0x7F
ATSTART PAL6_EN PALN_EN		E	8[7] 8[6] 8[5]	1 = Enabl 0 = Disab 1 = Enabl 0 = Disab	e recognition le recognition e recognition le recognition	of PAL60 n of PAL (CN) n	litiate the au	to format def	tection proce	ess. This bit is	a self-reset	ting bit.
PALM_EN			3[4] 3[3]	1 = Enable recognition of PAL (M) 0 = Disable recognition 1 = Enable recognition of NTSC 4.43								
SEC_EN	0 = Disable recognition C_EN B[2] 1 = Enable recognition of SECAM 0 = Disable recognition											
PALB_EN B[1] 1 = Enable recognition of PAL (B, D, G, H, I) 0 = Disable recognition												
PALB_EN B[1] 1 = Enable recognition of PAL (B, D, G, H, I)												

	INC	DEX				VERT	ICAL SCALIN	G REGISTER	, LOW			
CH1	CH2	СНЗ	CH4	[7]	[7] [6] [5] [4] [3] [2] [1] [0]							DEFAULT
0x144	0x154	0x164	0x174				VSCA	LE_LO				0x00
VSCALE_	LO	В	[7:0]	These bits	are Bit 7 to	0 of the <b>12</b> -b	oit vertical sc	aling ratio re	egister			

	INE	DEX					SCALING REC	GISTER, HIGH	I			
CH1	CH2	СНЗ	CH4	[7]	[7]         [6]         [5]         [4]         [3]         [2]         [1]         [0]							DEFAULT
0x145	0x155	0x165	0x175		VSCALE_HI HSCALE_HI							0x11
VSCALE_ HSCALE_			8[7:4] 8[3:0]				-bit vertical s -bit horizonta	-	-			

FN8304 Rev.1.00 Feb 15, 2016



	INC	DEX				HORIZ	ONTAL SCAL	ING REGISTE	R, LOW						
CH1	CH2	СНЗ	CH4	[7]	[7] [6] [5] [4] [3] [2] [1] [0]										
0x146	0x156	0x166	0x176				HSCA	LE_LO				0x00			

HSCALE\_LO

H2ACTIVE\_HI

B[7:0] These bits are bit 7 to 0 of the 12-bit horizontal scaling ratio register.

	INC	DEX				CROPP	ING CONTRO	L REGISTER	FIELD 2			
CH1	CH2	СНЗ	CH4	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT
0x147	0x157	0x167	0x177	V2DEL	V2DELAY_HI V2ACTIVE_HI H2DELAY_HI H2ACTIVE_HI							

This register is for field	l 2 setting:
V2DELAY_HI	B[7:6]
V2ACTIVE_HI	B[5:4]
H2DELAY_HI	B[3:2]

B[1:0]

These bits are bit 9 to 8 of the 10-bit Vertical Delay register.	
These bits are bit 9 to 8 of the 10-bit VACTIVE register.	
These bits are bit 9 to 8 of the 10-bit Horizontal Delay register.	
These bits are bit 9 to 8 of the 10-bit HACTIVE register.	

	INC	DEX				VERTICA	AL DELAY RE	GISTER LOW	FIELD 2			
CH1	CH2	СНЗ	CH4	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT
0x148	0x158	0x168	0x178				V2DEL	AY_LO				0x12

This register is for field 2 setting: V2DELAY\_LO B[7:0]

These bits are bit 7 to 0 of the 10-bit Vertical Delay register. The

two MSBs are in the CROP\_HI register. It defines the number of lines between the leading edge of VSYNC and the start of the active video.

	INC	DEX				VERTICA	L ACTIVE RE	GISTER LOW	FIELD 2			
CH1	CH2	СНЗ	CH4	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT
0x149	0x159	0x169	0x179				V2ACT	IVE_LO				0xF0

This register is for field 2 setting:

V2ACTIVE\_LO B[7:0]

These bits are bit 7 to 0 of the 10-bit Vertical Active register. The two MSBs are in the CROP\_HI register. It defines the number of active video lines per frame output.

	INC	DEX				HORIZON	TAL DELAY R	EGISTER LO	N FIELD 2			
CH1	CH2	СНЗ	CH4	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT
0x14A	0x15A	0x16A	0x17A		H2DELAY_LO							

This register is for field 2 setting: H2DELAY\_LO B[7:0]

These bits are bit 7 to 0 of the 10-bit Horizontal Delay register. The

two MSBs are in the CROP\_HI register. It defines the number of pixels between the leading edge of the HSYNC and the start of the image cropping for active video.

	INE	DEX				HORIZON	TAL ACTIVE R	EGISTER LO	W FIELD 2			
CH1	CH2	СНЗ	CH4	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT
0x14B	0x15B	0x16B	0x17B				H2ACT	IVE_LO				0xD0

This register is for field 2 setting: H2ACTIVE\_L0 B[7:0]

These bits are bit 7 to 0 of the 10-bit Horizontal Active register. The

two MSBs are in the CROP\_HI register. It defines the number of active pixels per line output.



	INC	DEX				VERTICA	L SCALING R	EGISTER LOV	V FIELD 2			
CH1	CH2	СНЗ	CH4	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT
0x14C	0x15C	0x16C	0x17C		V2SCALE_LO							

This register is for field 2 setting: V2SCALE\_LO B[7:0]

These bits are bit 7 to 0 of the 12-bit vertical scaling ratio register

	INE	DEX				SCA	LING REGIST	ER HIGH FIE	LD 2			
CH1	CH2	СНЗ	CH4	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT
0x14D	0x15D	0x16D	0x17D		V2SCALE_HI H2SCALE_HI							0x11

This register is for field 2 setting: V2SCALE\_HI B[7:4] H2SCALE\_HI B[3:0]

These bits are bit 11 to 8 of the 12-bit vertical scaling ratio register. These bits are bit 11 to 8 of the 12-bit horizontal scaling ratio register.

	INC	DEX				HORIZONT	AL SCALING	REGISTER LO	W FIELD 2			
CH1	CH2	СНЗ	CH4	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT
0x14E	0x15E	0x16E	0x17E				H2SCA	LE_LO				0x00

This register is for field 2 setting: H2SCALE\_LO B[7:0]

These bits are bit 7 to 0 of the 12-bit horizontal scaling ratio register.

	INC	DEX					F20	CNT					
CH1	CH2	СНЗ	CH4	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT	
0x14F	0x15F	0x16F	0x17F	0	0	0	0	0	0	0	F2CNT	0x00	
F2CNT		В	[0]	Field 2 co	Field 2 configuration registers								

0 = Field2 Video Capture Controlled by VDELAY, VACTIVE, HDELAY, HACTIVE, VSCALE, HSCALE registers.

1 = Field2 Video Capture Controlled by V2DELAY, V2ACTIVE,

H2DELAY and H2ACTIVE, V2SCALE, H2SCALE field2 registers

	INE	DEX					RESE	RVED				
CH1	CH2	СНЗ	CH4	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT
0x1A0	0x1A1	0x1A2	0x1A3	0	RESERVED RESERVED							

	INE	DEX		ID DETECTION CONTROL								
CH1	CH2	СНЗ	CH4	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT
0x1A4	0x1A5	0x1A6	0x1A7	I	DX	NSEN						
						SSEN PSEN						
						WKTH						0x11
IDX		E	8[7:6]	currently	o bits indicate being control D,000000} se ter.	led. The write	e sequence is	s a two steps	process unl		-	
B[5:0] NSEN SSEN PSEN WKTH		 	IDX = 0 controls the NTSC color carrier detection sensitivity (NSEN) IDX = 1 controls the SECAM ID detection sensitivity (SSEN) IDX = 2 controls the PAL ID detection sensitivity (PSEN) IDX = 3 controls the weak signal detection sensitivity (WKTH)									



		SOFTWARE RESET CONTROL REGISTER									
INDEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT		
0x180	0	0	0	AUDIORST	VDEC4RST	VDEC3RST	VDEC2RST	VDEC1RST	0x00		
AUDIORST	B[4]			esets the Audio remain unchan	•						
VDEC4RST	B[3]		A 1 written to this bit resets the Video4 Decoder portion to its default state but all register content remain unchanged. This bit is self-resetting.								
VDEC3RST	B[2]			esets the Video3	•		self-resetting.				
VDEC2RST	B[1]		default state but all register content remain unchanged. This bit is self-resetting. A 1 written to this bit resets the Video2 Decoder portion to its default state but all register content remain unchanged. This bit is self-resetting.								
VDEC1RST	B[0]	A 1 writter	A 1 written to this bit resets the Video1 Decoder portion to its default state but all register content remain unchanged. This bit is self-resetting.								

				ANALOG CONT	ROL REGISTE	R						
INDEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT			
0x181	RESERVED	IREF	VREF	RESERVED	CLKPDN	AINSWTEST	YFLEN	YSV	0x02			
IREF	B[6]		Internal current reference 1. Internal current reference increase 30%.									
VREF	B[5]		Internal voltage reference. Internal voltage reference shut down.									
CLKPDN	B[3]	1 = All 4-ch	<ul> <li>Normal clock operation.</li> <li>All 4-channel video decoder system clock in power-down mode, but the MPU INTERFACE module and utput clocks (CLKP and CLKN) are still active.</li> </ul>									
AINSWTEST	B[2]	0 = Norma 1 = AINSW	operation (m TEST	nust be 0)								
YFLEN	B[1]	Analog Vid 1 = Enable 0 = Disable	, ,	CH3/CH4 anti-	alias filter co	ntrol						
YSV	B[0]	Analog Vid 1 = Enable 0 = Disable		CH3/CH4 Red	uced power n	node						

			А	ANALOG CONTROL REGISTER 2										
INDEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT					
0x182	CTEST	YCLEN	CKIPOL	AFLTEN	GTEST	VLPF	CKLY	CKLC	0x10					
CTEST	B[7]	Clamping	amping control for debugging use (test purpose only)											
YCLEN	B[6]		1 = Y channel clamp disabled (test purpose only)											
CKIPOL	B[5]	27MHz clo 0 = Chang	0 = Enabled 27MHz clock output signal rise/fall timing 0 = Change by 54MHz clock output falling edge 1 = Change by 54MHz clock output rising edge											
AFLTEN	B[4]	-		nti-aliasing filt for no audio Ir		) (default)								
GTEST	B[3]	1 = Test (te	0 = Disabled (must be 0 for no audio Input crosstalk) (default) 1 = Test (test purpose only) 0 = Normal operation											
VLPF	B[2]	Clamping f	Clamping filter control											
CKLY	B[1]	Clamping	Clamping current control 1											
CKLC	B[0]	Clamping	current control	12										



		CONTROL REGISTER I									
INDEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT		
0x183	PBW	DEM PALSW	SET7	СОМВ	HCOMP	YCOMB	PDLY	OxCC			
PBW	B[7]	1 = Wide Chroma BPF BW									
		0 = Norma	al Chroma BPF	BW							
DEM	B[6]	Reserved									
PALSW	B[5]	B[5] 1 = PAL switch sensitivity low.									
		0 = PAL sv	vitch sensitivity	/ normal.							
SET7	B[4]	1 = The bl	ack level is 7.5	IRE above the	e blank level.						
		0 = The bl	ack level is the	same as the	blank level.						
СОМВ	B[3]	1 = Adapti	ve comb filter	for NTSC and	PAL (recomm	ended). Not for	r SECAM.				
		0 = Notch	filter. For SECA	M							
HCOMP	B[2]	1 = Adapt	ve comb filter	for NTSC and	PAL (recomm	ended). Not for	r SECAM.				
		0 = Notch	filter. For SECA	M.							
YCOMB	B[1]	1 = Bypas	s Comb filter w	hen no burst	presence						
		0 = No by	oass								
PDLY	B[0]	PAL delay									
		0 = Enable	ed								
		1 = Disabl	ed								

		COLOR KILLER HYSTERESIS CONTROL REGISTER									
INDEX	[7]	[6]	[5]	[5] [4] [3]			[1]	[0]	DEFAULT		
0x184	GMEN	GMEN CKHY			HSDLY						
GMEN	B[7]	Reserved	Reserved								
СКНҮ	B[6:5]	Color killer 00b - fastes 01b - fast 10b - media 11b - slow	st								
HSDLY	B[4:0]	Reserved for									

		VERTICAL SHARPNESS										
INDEX	[7]	[6]	[5]	[4]	[3]	DEFAULT						
0x185		SHO	COR			0x80						
SHCOR	B[7:4]	These bits	provide coring	g function for t	control.			<u></u>				

		CORING CONTROL REGISTER									
INDEX	[7]	[6]	[5] [4] [3] [2]					[0]	DEFAULT		
0x186	CT	COR	cc	OR	VC	OR	C	CIF			
CTCOR	B[7:6]	These bits	These bits control the coring for CTI.								
CCOR	B[5:4]	These bits	control the lov	w level coring f	unction for the	e Cb/Cr output	t.				
VCOR	B[3:2]	These bits	control the co	ring function o	f vertical peak	king.					
CIF	B[1:0]	These bits	control the IF	compensation	level.	-					
		00b = None	e	•							
		01b = 1.5d	В								
		10b = 3dB									

11b = 6dB



		CLAMPING GAIN									
INDEX	[7]	[6]	[5]	[4]	[3]	DEFAULT					
0x187		CLP	END				0x50				
CLPEND	B[7:4] These 4 bits set the end time of the o					Its value					

CLPST

	should be larger than the value of CLPST.
B[3:0]	These 4 bits set the start time of the clamping. It is referenced to PCLAMP position.

INDIVIDUAL AGC GAIN										
INDEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT	
0x188		NMC	GAIN			WPGAIN		RESERVED	0x22	
NMGAIN	B[7:4] These bits control the normal AGC loop maximum correction value.									

WPGAIN

B[3:0]

Peak AGC loop gain control

		INDIVIDUAL AGC GAIN										
INDEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT			
0x189	RESERVED	FC27	VYCOMB	VCCOMB		WB	LINE		0x40			
FC27	B[6]		al ITU-R656 op ed pixel mode	eration								
VYCOMB	B[5]	Independe	ent VSCALER co	ontrol								
VCCOMB	B[4]	Independe	ent VSCALER co	ontrol								
VVBLINE	B[3:0]	VBI line en	ahla									

				WHITE PEAK	THRESHOLD				
INDEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT
0x18A				PEA	KWT				0xD8
PEAKWT	B[7:0]	These bits	control the wh	nite peak deteo	tion threshold	. Setting 'FF'	can disable thi	s function.	·

				CLAM	P LEVEL				
INDEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT
0x18B	CLMPLD				CLMPL				OxBC
CLMPLD	B[7]		ng level is set ng level prese	•					
CLMPL	B[6:0]		• •		el of the Y cha	nnel.			

				SYNC AN	IPLITUDE				
INDEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT
0x18C	SYNCTD				SYNCT				0xB8
SYNCTD	B[7]		nce sync ampl nce sync ampl						
SYNCT	B[6:0]	These bits of	determine the	standard syn	c pulse amplit	ude for AGC re	eference.		

			ę	SYNC MISS CO	UNT REGISTEI	२			
INDEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT
0x18D		MISS	CNT			0x44			
MISSCNT HSWIN	B[7:4] B[3:0]				ital sync miss etection thresh	count threshold old.	d.		



				CLAMP POSIT	ION REGISTER	2			
INDEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT
0x18E				PCL	AMP				0x38

PCLAMP

B[7:0] These bits set the clamping position from the PLL sync edge

				VERTICA	L CONTROL I				
INDEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT
0x18F	v	LCK	VL	СКО	VMODE	DETV	AFLD	VINT	0x00
VLCKI	B[7:6]	Vertical loc 0 = Fastes 3 = Slowes	t						
VLCKO	B[5:4]	Vertical loc 0 = Fastes 3 = Slowes							
VMODE	B[3]	1 = Search	ntrols the vert 1 mode 11 count down		window				
DETV	B[2]		nmended for s Il Vsync logic	pecial applica	ation only				
AFLD	B[1]		generation co	ntrol					
VINT	B[0]	Vertical int 1 = Short 0 = Norma	egration time	control					

				VERTICAL (	CONTROL II				
INDEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT
0x190		BSHT				VSHT			0x00
BSHT VSHT	B[7:4] B[3:0]		enter frequen out delay cont	cy control. rol in the incre	ment of half l	ine length.			

			C	OLOR KILLER	LEVEL CONTR	OL			
INDEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT
0x191		CKILMAX				CKILMIN		÷	0x78
CKILMAX	B[7:5]			nount of color portional to th	killer hysteres ie value.	sis. The			
CKILMIN	B[4:0]	These bits of lower killer		lor killer thres	hold. Larger v	alue gives			

		COMB FILTER CONTROL								
INDEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT	
0x192	HTL_MD		HTL			0x44				
HTL_MD	B[7]	0 = Adaptiv 1 = Fixed co								
HTL	B[6:4]	Adaptive co	omb filter thre	shold control 1						
VTL	B[3:0]	Adaptive co	Adaptive comb filter threshold control 2							



		LUMA DELAY AND H FILTER CONTROL									
INDEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT		
0x193	CKLM		YDLY		0	ASAVE	BP	HPF_RES	0x30		
CKLM	B[7]	Color Killer 0 = Norma 1 = Fast (fo		ication)							
YDLY ASAVE BP HPF_RES	B[6:4] B[2] B[1] B[0]	Luma dela Audio ADC Audio ADC	• • • •	ent. This 2's c control ypass	·	number provides	s -4 to +3 ur	iit delay control.			

			I	MISCELLANE	OUS CONTROL	I			
INDEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT
0x194	HPLC	EVCNT	PALC	SDET	TBC_EN	BYPASS	SYOUT	RESERVED	0x14
HPLC	B[7]	Reserved f	or internal use					-	
EVCNT	B[6]	1 = Even fi 0 = Norma	eld counter in operation	special mode	e				
PALC	B[5]	Reserved f	or future use						
SDET	B[4]	ID detectio	n sensitivity. A	'1' is recom	mended				
TBC_EN	B[3]		x2 for NTSC/F		r line on Video and 864x2 for		iOHz)		
BYPASS SYOUT	B[2] B[1]	It controls t 1 = HSYNC	he standard d	bled when vi	should be set deo loss is dete		l use		

				LOOP CONTR	OL REGISTER					
INDEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT	
0x195	Н	PM	A	ССТ	SI	PM			0xA5	
НРМ	B[7:6]	0 = Norma 1 = Auto2 3 = Fast								
ACCT	B[5:4]	ACC time o 0 = No ACC 1 = Slow 2 = medius 3 = Fast	;							
SPM	B[3:2]	Burst PLL o 0 = Slowes 1 = Slow 2 = Fast 3 = Fastes	t							
CBW	B[1:0]									



			ĺ	MISCELLANEO	US CONTROL	II			
INDEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT
0x196	NKILL	PKILL	SKILL	CBAL	FCS	LCS	CCS	BST	0xE0
NKILL	B[7]	1 = Enable 0 = Disable		color killer fund	ction in NTSC	mode	1	1	
PKILL	B[6]	1 = Enable 0 = Disable		oisy color killer	function in PA	AL mode			
SKILL	B[5]	1 = Enable 0 = Disable		oisy color killer	function in SE	ECAM mode			
CBAL	B[4]	0 = Norma 1 = special	l output output mode						
FCS	B[3]	1 = Force d 0 = Disable	•	t value determ	ined by CCS				
LCS	B[2]	1 = Enable 0 = Disable	•	ed output valu	e indicated by	CCS when vid	leo loss is dete	ected	
CCS	B[1]		one of two co	video loss con olors display ca					
BST	B[0]	1 = Enable 0 = Disable	blue stretch. ed.						

			N	AISCELLANEC	US CONTROL	II			
INDEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT
0x197	F	RM	YN	IR	CL	MD	Р	SP	0x05
FRM YNR	B[7:6] B[5:4]	0 = Auto 2 = Defaul 3 = Defaul Y HF noise 0 = None 1 = Smalle 2 = Small	t to 50Hz reduction st						
CLMD	B[3:2]	3 = Mediun Clamping n 0 = Sync to 1 = Auto 2 = Pedest 3 = N/A	node control op						
PSP	B[1:0	Slice level 0 = Low 1 = Mediu 2 = High							

			HORIZO	NTAL SCALER	PRE-FILTER C	ONTROL					
INDEX	[7]	7] [6] [5] [4] [3] [2] [1] [0]									
0x1A8		HF	LT2			0x00					
0x1A9		HF	LT4				0x00				
HFLT	If HSCALE	Pre-filter selection for Video CH1/CH2/CH3/CH4 horizontal scaler f HSCALE [11-8] = 1, HFLT [3:0] controls the peaking function. f HSCALE [11-8] > 1, HFLT [2:0] function is below.									

1\*\* = Bypass

000 = Auto selection based on Horizontal scaling ratio. (default)

001 = Recommended for CIF size image

010 = Recommended for QCIF size image

011 = Recommended for ICON size image



				VIDEO AG	CONTROL				
INDEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT
0x1AA	AGCEN4	AGCEN3	AGCEN2	AGCEN1	AGCGAIN4 [8]	AGCGAIN3 [8]	AGCGAIN2 [8]	AGCGAIN1 [8]	0x00
0x1AB				AGCGA	IN1[7:0]				0xF0
Ox1AC				AGCGA	IN2[7:0]				0xF0
0x1AD				AGCGA	IN3[7:0]				0xF0
Ox1AE				AGCGA	IN4[7:0]				0xF0

AGCEN

Select Video AGC loop function on AIN1 ~ AIN4

0 = AGC loop function enabled (recommended for most application cases) (default)

1 = AGC loop function disabled. Gain is set by AGCGAIN1 ~ 4

AGCGAIN

These registers control the AGC gain when AGC loop is disabled. Default value is 0xF0.

			VER	TICAL PEAKIN	IG LEVEL CONTR	ROL			
INDEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT
0x1AF	RESERVED		VSHP2		RESERVED		VSHP1		0x00
0x1B0	RESERVED		VSHP4		RESERVED		VSHP3		0x00

VSHP

Select Video Vertical peaking level (see Note)

0 = None (default) 7 = Highest

NOTE: VSHP must be set to '0' if Reg0x183 COMB = 0.

			AUDIO A	ADC DIGITAL II	IPUT OFFSET C	ONTROL			
INDEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT
0x1B3	AADC4	ADC40FS[9:8] AADC30FS[9:8] AADC20FS[9:8] AADC10FS[9:8]							
0x1B4		AADC10FS[7:0]							0x00
0x1B5				AADC2	0FS[7:0]				0x00
0x1B6				AADC3	0FS[7:0]				0x00
0x1B7		AADC40FS[7:0]							

Digital ADC input data offset control. Digital ADC input data is adjusted by following: ADJAADCn = AUDnADC + AADCnOFS

AUDnADC is 2's formatted Analog Audio ADC output

AADCnOFS is adjusted offset value by 2's format



			ANALOG	AUDIO ADC	DIGITAL OUTPL	JT VALUE				
INDEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT	
0x1B8	AUD4A	AUD4ADC[9:8]* AUD3ADC[9:8]* AUD2ADC[9:8]* AUD1ADC[9:8]*								
0x1B9		AUD1ADC[7:0]*								
0x1BA				AUD2A	DC[7:0]*				0x00	
0x1BB		AUD3ADC[7:0]*								
0x1BC		AUD4ADC[7:0]*								

These bits are read only.

AUDnADC shows current Analog Audio n ADC Digital Output Value by 2's format.

			ADJUSTED A		ADC DIGITAL	INPUT VALUE				
INDEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT	
0x1BD	ADJAAI	DJAADC4[9:8]* ADJAADC3[9:8]* ADJAADC2[9:8]* ADJAADC1[9:8]*								
0x1BE		ADJAADC1[7:0]*								
0x1BF				ADJAAD	C2[7:0]*				0x00	
0x1C0		ADJAADC3[7:0]*								
0x1C1		ADJAADC4[7:0]*								

These bits are read only.

ADJAADCn shows current adjusted Audio ADC Digital input data value by 2's format. These value show the first input data value in front of digital audio decimation filtering process.

		ANALOG POWER-DOWN								
INDEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT	
0x1CE	AAUTOMUTE	RESERVED	RESERVED	A_ADC_ PWDN		V_ADC	_PWDN		0x00	
AAUTOMUTE	B[7]		l data will be C	ata is less than 0x0000(0x00).	-		200.			
A_ADC_PWDN	B[4]		n the audio AD operation (de down	•						
V_ADC_PWDN	B[3:0]	Power dow V_ADC_PW	n the video AD /DN[3:0] stand operation (de	s for CH4 to CH	11					

				ANALOG AUE	IO INPUT GAIN							
INDEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT			
0x1D0	0				AIGAIN1				0x20			
0x1D1	0				AIGAIN2				0x20			
0x1D2	0		AIGAIN3									
0x1D3	0				AIGAIN4				0x20			
AIGAIN	Gain Steps Gain Rang	s: 128 je: 0.5 ~ 2.484 Size: 0.015629	375	ilog audio inpi	It AIN1 ~ AIN4.							



				MIX MUTE	CONTROL					
INDEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT	
Ox1DC	LA'	WMD	MIX_ DERATIO			MIX_MUTE			0x00	
LAWMD	B[7:6]	B[7:6]       Select u-Law/A-Law/PCM/SB data output format on ADATR and ADATM pin.         0 = PCM output (default)         1 = SB (signed MSB bit in PCM data is inverted) output         2 = u-Law output         3 = A-Law output								
MIX_DERATIO	B[5]	3 = A-Law output Disable the mixing ratio value for all audio. 0 = Apply individual mixing ratio value for each audio (default) 1 = Apply nominal value for all audio commonly								
MIX_MUTE	B[3:0]	Enable the MIX_MUTE MIX_MUTE MIX_MUTE MIX_MUTE MIX_MUTE	mute function 0]: Audio input 1]: Audio input 2]: Audio input 3]: Audio input 4]: Playback au hly for single ch	for each audio AIN1 AIN2 AIN3 AIN4 udio input	o. It effects on	ly for mixing.				

		MIX RATIO VALUE											
INDEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT				
0x1DD		MIX_F	ATIO2			MIX_F	RATIO1		0x00				
0x1DE		MIX_F	ATIO4			MIX_F	RATIO3		0x00				
MIX_RATIO	MIX_RATIC MIX_RATIC MIX_RATIC MIX_RATIC	ratio values fo D1: Audio input D2: Audio input D3: Audio input D4: Audio input ol4: Audio input ol4: Audio input ol5: (Recol 0.31 0.38 0.44 0.50 0.63 0.75	AIN1 AIN2 AIN3 AIN4 hip or the last	stage chip.	AIN1/AIN2/AIP	N3/AIN4) (defa	ault)						
	7 8 9 10 11 12 13 14 15	0.88 1.00 1.25 1.50 1.75 2.00 2.25 2.50 2.75											

					MIX OUTPUT	SELECTION				
INDEX		[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULI
0x1E0		VADCCK POL	AADCCK POL	ADACCK POL			MIX_OUTSEL			0x14
VADCCKPOL	B[7]		at purpose on default)	ly						_
AADCCKPOL	B[6]	Tes	st purpose on default)	ly						
ADACCKPOL	B[5]	Tes	st purpose on (default)	ly						
MIX_OUTSEL	B[4:0]	De 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19	Select re Select re	audio output cord audio of cord audio of ayback audio ayback audio ayback audio	Channel-1 Channel-2 Channel-3 Channel-4 Channel-5 Channel-6 Channel-7 Channel-7 Channel-7 Channel-9 Channel-10 Channel-11 Channel-12 Channel-13 Channel-14 Channel-15 Channel-16 of the first s of the secon of the third s	tage chip d stage chip tage chip				

20	Select mixed audio (default)
----	------------------------------

					AUDIO DETECTIO	N PERIOD					
INDEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT		
0x1E1	AAMPMD		ADET_FILT	Г	ADET_TH4[4]	ADET_TH3[4]	ADET_TH2[4]	ADET_TH1[4]	0xC0		
AAMPMD	B[7]	0 = Dete	efine the audio detection method. = Detect audio if absolute amplitude is greater than threshold (default) = Detect audio if differential amplitude is greater than threshold								
ADET_FILT B[6:5] Select the filter for audio detection 0 = Wide LPF (default) 7 = Narrow LPE											

7 = Narrow LPF

		AUDIO DETECTION THRESHOLD										
INDEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT			
0x1E1	AAMPMD		ADET_FILT		ADET_TH4[4]	ADET_TH3[4]	ADET_TH2[4]	ADET_TH1[4]	0xC0			
0x1E2		ADET_TH	2[3:0]				0xAA					
0x1E3		ADET_TH	4[3:0]				0xAA					

ADET\_TH

Define the threshold value for audio detection.

ADET\_TH1: Audio input AIN1

ADET\_TH2: Audio input AIN2

ADET\_TH3: Audio input AIN3

ADET\_TH4: Audio input AIN4

0 Low value (default) 31

High value

If fs = 8kHz Audio Clock setting mode:

Reg0x1E1 = 0xC0, Reg0x1E2 = 0xAA, Reg0x1E3 = 0xAA are typical setting value.

If fs = 16kHz/32kHz/44.1kHz/48kHz Audio Clock setting mode:

Reg0x1E1=0xE0, Reg0x1E2 = 0xBB, Reg0x1E3 = 0xBB are typical setting value.

		AADC_TEST									
INDEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT		
0x1FC	0	ASYNSERIAL	AADC_ PFTEST	AINSWFIX		AINSV	VNUM		0x00		

Audio ADC test controls These bits are not for normal usage.

		VADC_TEST										
INDEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT			
0x1FD	0	0	0	0	0	VADC_ PFTEST	VADC_	PFSEL	0x00			

Video ADC test controls These bits are not for normal usage.

INDEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	DEFAULT			
0x1FE	DEV_ID[	DEV_ID[5:4]*: 0h		0	0	0	0	0	0x00			
0x1FF		DEV_ID[	3:0]*: 7h		0	0	0	1	0x71			

DEV\_ID

Device ID (0x07)

### **PCIe Endpoint Controller**

			EP_HEADER_REGO											
OFF	SET	[7]	[5]	[6]	[4]	[3]	[2]	[1]	[0]	DEFAULT				
0x00	B3				DEVI	CE_ID				0x68				
	B2													
	B1				VEND	OR_ID				0x17				
	В0	-								0x97				
DEVICE_I	D	B[31:16	6] Device	e ID						1				

VENDOR\_ID

B[15:0] Vendor ID

				EP_HEA	DER_REG1				
OFFSET	[7]	[5]	[6]	[4]	[3]	[2]	[1]	[0]	DEFAULT
0x04 B3				STAT	US_REG				0x00
B2	-								0x10
B1				COMM	AND_REG				0x00
BO									0x00
STATUS_REG COMMAND_REG	B[31] B[30] B[29] B[28] B[27] B[26:2 B[24] B[23:2 B[20] B[19] B[18:1 B[19] B[15:1 B[10] B[9] B[8] B[7] B[6]	Signa Recei Signa 25] 2'b00 Maste 21] 3'b00 Capal INTx s 16] Reser INTx a 1'b0 SERR 1'b0	er data parity en 0 bilities list. Indi status ved	or ort rt t icates presenc le	e of an extende	d capability ite	em. Hardwired t	01	

		EP_HEADER_REG2											
OFF	SET	[7]	[5]	[6]	[4]	[3]	[2]	[1]	[0]	DEFAULT			
0x08	B3				CLAS	S_CODE				0x00			
	B2									0x00			
	B1									0x00			
-	В0				REVIS	ION_ID				0x01			
CLASS_CO	ODE	B[31:24] B[23:16] B[15:8]	Subcla	lass code lss code Imming interfa	се								
REVISION	LID	B[7:0]	Revisi	on ID									



					EP_HEAD	ER_REG3							
OFF	SET	[7]	[5]	[6]	[4]	[3]	[2]	[1]	[0]	DEFAULT			
0x0C	B3				BI	ST				0x00			
	B2		HEADER_TYPE										
	B1		LATENCY_TIMER										
	В0		CACHE_LINE_SIZE										
BIST		B[31:24]	8'h00										
HEADER_	TYPE	B[23] B[22:16]	1'b0 ] Config	uration heade	er format (hardw	ired to 0 for ty	pe 0.)						
LATENCY	TIMER	B[15:8]	B[15:8] 8'h00										
CACHE_L	INE_SIZE	B[7:0] 8'h00											

				EP_H	HEADER_REG4	~ EP_HEADER_	REG9			
OFF	SET	[7]	[5]	[6]	[4]	[3]	[2]	[1]	[0]	DEFAULI
0x10	B3				BASE_ADD	RESS_REG0				0x00
	B2									0x00
-	B1									0x00
-	BO									0x08
0x14	B3				BASE_ADD	RESS_REG1				0x00
-	B2									0x00
-	B1									0x00
-	BO									0x00
0x18	B3				BASE_ADD	RESS_REG2				0x00
-	B2									0x00
-	B1									0x00
-	BO									0x00
0x1C	В3				BASE_ADD	RESS_REG3				0x00
-	B2									0x00
-	B1									0x00
-	BO									0x00
0x20	B3				BASE_ADD	RESS_REG4				0x00
-	B2									0x00
-	B1									0x00
-	BO									0x00
0x24	B3				BASE_ADD	RESS_REG5				0x00
-	B2									0x00
-	B1									0x00
-	BO									0x00
BASE_AD	DRESS	B[31:4] B[3] B[2:1] B[0]	If BAR 0 = Noi 1 = Pre If BAR 2'b00	n-prefetchable efetchable	BAR, bit 3 indic e R, bit 3 is the sec					

0 = BAR is a memory BAR 1 = BAR is an I/O BAR



					EP_HEAD	ER_REGA				
OFF	SET	[7]	[5]	[6]	[4]	[3]	[2]	[1]	[0]	DEFAULT
0x28	В3				CARDBUS_C	IS_POINTER				0x00
	B2									0x00
	B1									0x00
	BO									0x00

CARDBUS\_CIS\_POINTER B[31:0] CardBus CIS pointer

					EP_HEAD	ER_REGB				
OFF	SET	[7]	[5]	[6]	[4]	[3]	[2]	[1]	[0]	DEFAULT
0x2C	B3				SUBSYS	YEM_ID				0x00
	B2									0x00
	B1				SUBSYSYEM	_VENDOR_ID				0x00
	BO									0x00
SUBSYSY	EM_ID	B[31:1	L6] Subsy	stem ID						I

SUBSYSYEM\_IDB[31:16]SUBSYSYEM\_VENDOR\_IDB[15:0]

Subsystem Vendor ID

					EP_HEAD	ER_REGC				
OFF	SET	[7]	[5]	[6]	[4]	[3]	[2]	[1]	[0]	DEFAULT
0x30	B3			I	EXPANSION_RO	M_BASE_ADDF	2			0x00
-	B2									0x00
-	B1									0x00
-	BO									0x00

EXPANSION\_ROM\_BASE\_ADDR

B[31:11]Expansion ROM AddressB[10:1]ReservedB[0]Expansion ROM Enable

					EP_HEAD	ER_REGD				
OFF	SET	[7]	[5]	[6]	[4]	[3]	[2]	[1]	[0]	DEFAULT
0x34	B3									0x00
	B2									0x00
-	B1									0x00
-	В0				CAP	_PTR				0x40

CAP\_PTR

B[7:0]

First capability pointer. Points to power management capability structure by default.

					EP_HEAD	ER_REGF					
OFF	FSET	[7]	[5]	[6]	[4]	[3]	[2]	[1]	[0]	DEFAULT	
0x3C	B3				RESE	RVED				0x00	
	B2				RESE	RVED				0x00	
	B1				INTERR	UPT_PIN				0x01	
	BO				INTERRI	JPT_LINE				OxFF	
NTERRU	PT_LINE	B[15:8] B[7:0]	01h: 1 02h: 1 03h: 1 04h: 1	The device (or 1 The device (or 1 The device (or 1	ies the legacy ir function) uses II function) uses II function) uses II function) uses II	NTA NTB NTC	ge that the dev		unction) uses.		
					EP_PM_C	AP_REGO					
OF	FSET	[7]	[5]	[6]	[4]	[3]	[2]	[1]	[0]	DEFAULT	
0x40	B3				P	ИС				0xC9	
	B2									0xC3	
	B1	NEXT_CAP_POINTER									
	BO	CAP_ID									
MC		B[26] B[25] B[25] B[24:22 B[21] B[20] B[19]	7] PME_ Identi indica Bit 27 Bit 28 Bit 29 Bit 30 Bit 31 D2 Su D1 Su 2] AUX 0 Reser PME 0	tes that the de : If set, PME M : Unrent : Specific Initia ved Clock (1'bO)	states from whi evice (or functio lessages can be lessages can be lessages can be lessages can be	n) is not capab generated from generated from generated from generated from	le of generating m D0 m D1 m D2 m D3hot		•		
		B[18:16	o Power	r Management	Specification V	ersion					
EXT_CA	P_POINTER	B[18:16 B[15:8]	-	r Management	t Specification V ter	ersion					

					EP_PM_C	AP_REG1				
OFF	SET	[7]	[5]	[6]	[4]	[3]	[2]	[1]	[0]	DEFAULT
0x44	B3				DA	TA			1	0x00
	B2				PMCSR_	BSE_EXT				0x00
	B1				PM	CSR				0x00
	BO									0x00
DATA	I I I	B[31:24]	8'h00							
PMCSR_E	BSE_EXT	B[23] B[22] B[21:16]	B2/B3	3 support (hard	trol enable (ha wired to 0)	rdwired to 0)				
PMCSR		B[15] B[14:13] B[12:9] B[8] B[7:4] B[3] B[2] B[1:0]	Data s PME e Reser No so Reser Power	scale (not supp select (not supp mable. A value ved ft reset ved state ols the device p 00 01	ported) of 1 indicates t	hat the device	is enabled to g	generate PME		

					EP_PCIE_	_CAP_REG0				
OFF	SET	[7]	[5]	[6]	[4]	[3]	[2]	[1]	[0]	DEFAULT
0x70	B3	÷.			PCIE_0	CAP_REG				0x00
	B2									0x12
	B1				NEXT_CA	P_POINTER				0x00
	BO				CA	P_ID				0x10
PCIE_CAF	P_REG	B[31:30] B[29:25] B[24] B[23:20] B[19:16]	Slot in Device	upt message n	t must 0 for an	EP device)				

NEXT\_CAP\_POINTER B[15:8] Next capability pointer

11b: D3

CAP\_ID B[7:0] PCI Express capability ID

					EP_PCIE_	CAP_REG1				
OFF	SET	[7]	[5]	[6]	[4]	[3]	[2]	[1]	[0]	DEFAULT
0x74	B3				DEVIC	E_CAP				0x00
	B2									0x00
	B1									0x87
	В0									0x22
DEVICE_C	CAP	B[31:28]	Reserv	ved						
		B[27:26]	Captu	red slot power	limit scale. Fro	m message fro	m RC, upstrea	im port only.		
		B[25:18	] Captu	red slot power	limit value. Fro	om message fro	m RC, upstrea	am port only.		
		B[17:16]	Reserv	ved						
		B[15]	Role-b	ased error rep	orting					
		B[14:12	] 3'b00	0						
		B[11:9]	Endpo	int L1 accepta	ble latency					
		B[8:6]	Endpo	int LOs accept	able latency					

B[5] Extended tag field supported

B[4:3] B[2:0] Phantom function supported (must be 0)

Max\_Payload\_Size supported

					EP_PCIE_	CAP_REG2				
OFI	FSET	[7]	[5]	[6]	[4]	[3]	[2]	[1]	[0]	DEFAULT
0x78	B3				DEVICE	STATUS	•			0x00
	B2									0x10
	B1				DEVICE_	CONTROL				0x20
	BO									0x10
DEVICE_	STATUS	B[31:22]	Reser	ved						
_		B[21]		action pending	ated very sete					
		B[20]	Aux p	ower detected		are not yet com	ipleted and cl	ear when they a	re completed.	
		-		1 if Aux power						
		B[19]		ported request		ardlass of what		ting is enabled i	n tha daviaa a	ontrol rogicto
		B[18]		error detected	iis register reg	aruless of wheth	ler en or repor	ting is enabled i	in the device c	unition registe
		0[10]			nis register reg	ardless of whet	ner error repor	ting is enabled i	n the device c	ontrol registe
		B[17]		atal error detec						
			Errors	are logged in t	nis register reg	ardless of whet	her error repoi	ting is enabled i	n the device c	ontrol registe
		B[16]	Corre	ctable error det	ected			•		•
			Errors	are logged in tl	nis register reg	ardless of whet	ner error repor	ting is enabled i	n the device c	ontrol registe
DEVICE_	CONTROL	B[15]	Reser	ved						
		B[14:12]	Max_	Read_Request_	Size					
		B[11]		e no snoop						
		B[10]	•	ower PM enabl						
		B[9]		tom function en						
		B[8]		ded tag field en	able					
		B[7:5]	_	Payload_Size						
		B[4]		e relaxed order	0					
		B[3]		oported request		ble				
		B[2]		error reporting						
		B[1]		atal error repor	•					
		B[0]	Corre	ctable error rep	orting enable					



					EP_PCIE_0	CAP_REG3				
OFF	SET	[7]	[5]	[6]	[4]	[3]	[2]	[1]	[0]	DEFAULT
0x7C	B3				LINK	_CAP			·	0x00
	B2									0x07
	B1									0x3C
	в0									0x11
LINK_CAF	2	B[31:24 B[23:2: B[21] B[20] B[19] B[18] B[17:11 B[14:1: B[11:10]	2] Reserv Link ba Set to Data li Set to Surpris Not su Clock p 5] L1 exit 2] L0s exi	ed andwidth notif 1 for endpoint nk layer active 1 for endpoint	e reporting capa devices reporting capab wired to 0x0 ement	ble				
		B[9:4] B[3:0]	Maxim	um link width um link speed						

					EP_PCIE_	CAP_REG4				
OFI	FSET	[7]	[5]	[6]	[4]	[3]	[2]	[1]	[0]	DEFAULT
0x80	B3				LINK_	STATUS				0x10
	B2									0x11
	B1				LINK_C	ONTROL				0x00
	во									0x00
LINK_ST/	ATUS	B[31] B[30] B[29] B[28] B[27] B[26] B[25:20 B[19:16	Link I Data Slot c Link 1 Rese D] Nego Set a 6] Link s	autonomous ba bandwidth man link layer active clock configurat training (hardwi rved tiated link width utomatically by speed legotiated link s	agement statu e (hardwired to ion red to 0) h hardware after	s 0) <sup>r</sup> link initializati	on.			
LINK_CO	INTROL	B[15:12 B[11] B[10] B[9] B[8] B[8] B[6] B[6] B[4] B[3] B[2] B[1:0]	Link a Link I Hardy Enab Hardy Link d Exten Comr Retra Link d Read Rese	autonomous ba bandwidth man ware autonomo le clock power r wired to 0 if Clo capabilities regi ded synch mon clock confi in link (hardwir disable (hardwir completion bou	agement interr us width disabl management ck power mana ister. guration ed to 0) red to 0) undary (RCB)	upt enable (res e (not supporte	erved for endp ed)	,		



	EP_ERR_CAP_REGO										
OFFSET		[7]	[5]	[6]	[4]	[3]	[2]	[1]	[0]	DEFAULT	
0x100	В3	ENHANCE_CAP_HEADER									
	B2									0x01	
	B1									0x00	
-	BO									0x01	

ENHANCE\_CAP\_HEADER

B[31:20] Next capability offset

B[19:16] Capability version

B[15:0]

PCI Express extended capability ID

Default value is 0x1 for advanced error reporting

			EP_ERR_CAP_REG1										
OFFSET		[7]	[5]	[6]	[4]	[3]	[2]	[1]	[0]	DEFAULT			
0x104	B3		UNCORRECTABLE_ERROR_STATUS										
	B2									0x00			
-	B1									0x00			
-	BO									0x00			

#### UNCORRECTABLE\_ERROR\_STATUS

JIAIUS	
B[31:21]	Reserved
B[20]	Unsupported request error status
B[19]	ECRC error status
B[18]	Malformed TLP status
B[17]	Receiver overflow status
B[16]	Unexpected completion status
B[15]	Completer abort status
B[14]	Completion timeout status
B[13]	Flow control protocol error status
B[12]	Poisoned TLP status
B[11:6]	Reserved
B[5]	Surprise down error status (not supported)
B[4]	Data link protocol error status
B[3:0]	Reserved



			EP_ERR_CAP_REG2									
OFFSET		[7]	[5]	[6]	[4]	[3]	[2]	[1]	[0]	DEFAULT		
0x108	B3	UNCORRECTABLE_ERROR_MASK										
	B2									0x00		
	B1									0x00		
	BO									0x00		

B[31:21]	Reserved
B[20]	Unsupported request error mask
B[19]	ECRC error mask
B[18]	Malformed TLP mask
B[17]	Receiver overflow mask
B[16]	Unexpected completion mask
B[15]	Completer abort mask
B[14]	Completion timeout mask
B[13]	Flow control protocol error mask
B[12]	Poisoned TLP mask
B[11:6]	Reserved
B[5]	Surprise down error mask (not supported)
B[4]	Data link protocol error mask
B[3:0]	Reserved

	EP_ERR_CAP_REG3											
OFFSET		[7]	[5]	[6]	[4]	[3]	[2]	[1]	[0]	DEFAULT		
0x10C	B3		UNCORRECTABLE_ERROR_SEVERITY									
	B2									0x06		
-	B1									0x20		
-	B0									0x30		

UNCORRECTABLE\_ERROR\_SEVERITY

B[31:21]	Reserved
B[20]	Unsupported request error severity
B[19]	ECRC error severity
B[18]	Malformed TLP severity
B[17]	Receiver overflow severity
B[16]	Unexpected completion severity
B[15]	Completer abort severity
B[14]	Completion timeout severity
B[13]	Flow control protocol error severity
B[12]	Poisoned TLP severity
B[11:6]	Reserved
B[5]	Surprise down error severity (not supported)
B[4]	Data link protocol error severity
B[3:0]	Reserved



EP_ERR_CAP_REG4												
OFFSET		[7]	[5]	[6]	[4]	[3]	[2]	[1]	<b>[O]</b>	DEFAULT		
0x110	В3		CORRECTABLE_ERROR_STATUS									
	B2									0x00		
	B1									0x00		
	BO									0x00		

#### CORRECTABLE\_ERROR\_STATUS

B[31:14]	Reserved
B[13]	Advisory non-fatal error status
B[12]	Reply timer timeout status
B[11:9]	Reserved
B[8]	REPLAY_NUM rollover status
B[7]	Bad DLLP status
B[6]	Bad TLP status
B[5]	Reserved
B[4:0]	Receiver error status

		EP_ERR_CAP_REG5									
OFF	SET	[7]	[5]	[6]	[4]	[3]	[2]	[1]	[0]	DEFAULT	
0x114	B3	CORRECTABLE_ERROR_MASK									
	B2									0x00	
	B1									0x20	
	BO									0x00	

#### CORRECTABLE\_ERROR\_MASK

Reserved Advisory non-fatal error mask
Reply timer timeout mask
Reserved
REPLAY NUM rollover mask
Bad DLLP mask
Bad TLP mask
Reserved
Receiver error mask

			EP_ERR_CAP_REG6									
OFF	SET	[7]	[5]	[6]	[4]	[3]	[2]	[1]	[0]	DEFAULT		
0x118	B3			AD	VANCE_ERRO	R_CAP_CONTR	OL			0x00		
	B2									0x00		
	B1									0x00		
	BO									0xA0		

ADVANCE\_ERROR\_CAP\_CONTROL B[31

B[31:9]	Reserved
B[8]	ECRC check en

ECRC check enable B[7]

ECRC check capable **ECRC** generation enable

B[6] B[5] ECRC generation capability

B[4:0] First error pointer

		EP_ERR_CAP_REG7~ EP_ERR_CAP_REGA								
OFFSET		[7]	[5]	[6]	[4]	[3]	[2]	[1]	[0]	DEFAULT
0x11C	В3			÷	HEADER_LO	DG_1ST_DW				0x00
	B2									0x00
	B1									0x00
	BO									0x00
0x120	B3				HEADER_LC	G_2RD_DW				0x00
	B2									0x00
	B1									0x00
	BO									0x00
0x124	В3				HEADER_LC	G_3RD_DW				0x00
	B2									0x00
	B1									0x00
	BO									0x00
0x128	B3				HEADER_LO	DG_4TH_DW				0x00
	B2									0x00
	B1									0x00
	BO									0x00

These 4 header registers collect the header for the TLP corresponding to a detected error.



### Audio Decimation Filter Response





### **Application Schematic**



FIGURE 11. TW6865 APPLICATION SCHEMATIC



## **Revision History**

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to the web to make sure that you have the latest revision.

DATE	REVISION	CHANGE
February 15, 2016	FN8304.1	Updated datasheet to Intersil standard Frame format. Added About Intersil verbiage. Updated "Ordering Information" on page 6 by adding "H" part.
April 12, 2012	FN8304.0	Initial release.

## **About Intersil**

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.

For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at <u>www.intersil.com</u>.

You may report errors or suggestions for improving this datasheet by visiting <u>www.intersil.com/ask</u>.

Reliability reports are also available from our website at www.intersil.com/support.

© Copyright Intersil Americas LLC 2012-2016. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at <u>www.intersil.com/en/support/qualandreliability.html</u>

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

FN8304 Rev.1.00 Feb 15, 2016



# **Package Outline Drawing**

Q144.20x20C

144 LEAD THIN QUAD FLATPACK PACKAGE (TQFP) Rev 0, 2/12



3. Control dimensions are in millimeters.