

DDR 13-Bit to 26-Bit Registered Buffer

ICSSSTV16859C

Recommended Applications:

- DDR Memory Modules
- Provides complete DDR DIMM logic solution with ICS93V857 or ICS95V857
- SSTL_2 compatible data registers

Product Features:

- Differential clock signals
- Meets SSTL_2 signal data
- Supports SSTL_2 class II specifications on outputs
- Low-voltage operation
- $V_{DD} = 2.3V$ to $2.7V$
- Available in 64 pin TSSOP and 56 pin VFQFN (MLF2) packages


Truth Table¹

Inputs				Q Outputs
RESET#	CLK	CLK#	D	Q
L	X or Floating	X or Floating	X or Floating	L
H	↑	↓	H	H
H	↑	↓	L	L
H	L or H	L or H	X	$Q_0^{(2)}$

Notes:

1. H = "High" Signal Level
L = "Low" Signal Level
↑ = Transition "Low"-to-"High"
↓ = Transition "High"-to-"Low"
X = Don't Care
2. Output level before the indicated steady state input conditions were established.

Block Diagram




Pin Configurations

Q13A	1	64	VDDQ
Q12A	2	63	GND
Q11A	3	62	D13
Q10A	4	61	D12
Q9A	5	60	VDD
VDDQ	6	59	VDDQ
GND	7	58	GND
Q8A	8	57	D11
Q7A	9	56	D10
Q6A	10	55	D9
Q5A	11	54	GND
Q4A	12	53	D8
Q3A	13	52	D7
Q2A	14	51	RESET#
GND	15	50	GND
Q1A	16	49	CLK#
Q13B	17	48	CLK
VDDQ	18	47	VDDQ
Q12B	19	46	VDD
Q11B	20	45	VREF
Q10B	21	44	D6
Q9B	22	43	GND
Q8B	23	42	D5
Q7B	24	41	D4
Q6B	25	40	D3
GND	26	39	GND
VDDQ	27	38	VDDQ
Q5B	28	37	VDD
Q4B	29	36	D2
Q3B	30	35	D1
Q2B	31	34	GND
Q1B	32	33	VDDQ

ICSSSTV16859C

64-Pin TSSOP

6.10 mm. Body, 0.50 mm. pitch



ICSSSTV16859C

56-Pin VFQFN (MLF2)

General Description

The 13-bit-to-26-bit ICSSSTV16859C is a universal bus driver designed for 2.3V to 2.7V V_{DD} operation and SSTL_2 I/O levels, except for the LVCMS RESET# input.

Data flow from D to Q is controlled by the differential clock (CLK/CLK#) and a control signal (RESET#). The positive edge of CLK is used to trigger the data flow and CLK# is used to maintain sufficient noise margins where as RESET#, an LVCMS asynchronous signal, is intended for use at the time of power-up only. ICSSSTV16859C supports low-power standby operation. A logic level "Low" at RESET# assures that all internal registers and outputs (Q) are reset to the logic "Low" state, and all input receivers, data (D) and clock (CLK/CLK#) are switched off. Please note that RESET# must always be supported with LVCMS levels at a valid logic state because VREF may not be stable during power-up.

To ensure that outputs are at a defined logic state before a stable clock has been supplied, RESET# must be held at a logic "Low" level during power up.

In the DDR DIMM application, RESET# is specified to be completely asynchronous with respect to CLK and CLK#. Therefore, no timing relationship can be guaranteed between the two signals. When entering a low-power standby state, the register will be cleared and the outputs will be driven to a logic "Low" level quickly relative to the time to disable the differential input receivers. This ensures there are no glitches on the output. However, when coming out of low-power standby state, the register will become active quickly relative to the time to enable the differential input receivers. When the data inputs are at a logic level "Low" and the clock is stable during the "Low"-to-"High" transition of RESET# until the input receivers are fully enabled, the design ensures that the outputs will remain at a logic "Low" level.

Pin Configuration (64-Pin TSSOP)

PIN NUMBER	PIN NAME	TYPE	DESCRIPTION
1-5, 8-14, 16, 17, 19-25, 28-32	Q (13:1)	OUTPUT	Data output
7, 15, 26, 34, 39, 43, 50, 54, 58, 63	GND	PWR	Ground
6, 18, 27, 33, 38, 47, 59, 64	VDDQ	PWR	Output supply voltage, 2.5V nominal
35, 36, 40-42, 44, 52, 53, 55-57, 61, 62	D (13:1)	INPUT	Data input
48	CLK	INPUT	Positive master clock input
49	CLK#	INPUT	Negative master clock input
37, 46, 60	VDD	PWR	Core supply voltage, 2.5V nominal
51	RESET#	INPUT	Reset (active low)
45	VREF	INPUT	Input reference voltage, 2.5V nominal

Pin Configuration (56-Pin MLF2)

PIN NUMBER	PIN NAME	TYPE	DESCRIPTION
1-8, 10-16, 18-22, 50-54, 56	Q (13:1)	OUTPUT	Data output
37, 48	GND	PWR	Ground
9, 17, 23, 27, 34, 44, 49, 55	VDDQ	PWR	Output supply voltage, 2.5V nominal
24, 25, 28-31, 39-43, 46, 47	D (13:1)	INPUT	Data input
35	CLK	INPUT	Positive master clock input
36	CLK#	INPUT	Negative master clock input
26, 33, 45	VDD	PWR	Core supply voltage, 2.5V nominal
38	RESET#	INPUT	Reset (active low)
32	VREF	INPUT	Input reference voltage, 2.5V nominal
-	Center PAD	PWR	Ground (MLF2 package only)

Absolute Maximum Ratings

Storage Temperature	-65°C to +150°C
Supply Voltage.....	-0.5 to 3.6V
Input Voltage ¹	-0.5 to V _{DD} +0.5
Output Voltage ^{1,2}	-0.5 to V _{DDQ} +0.5
Input Clamp Current	±50 mA
Output Clamp Current.....	±50 mA
Continuous Output Current.....	±50 mA
V _{DD} , V _{DDQ} or GND Current/Pin	±100 mA
Package Thermal Impedance ³	55°C/W

Notes:

1. The input and output negative voltage ratings may be excluded if the input and output clamp ratings are observed.
2. This current will flow only when the output is in the high state level $V_0 > V_{DDQ}$.
3. The package thermal impedance is calculated in accordance with JESD 51.

Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Recommended Operating Conditions

PARAMETER	DESCRIPTION	MIN	TYP	MAX	UNITS
V _{DD}	Supply Voltage	2.3	2.5	2.7	V
V _{DDQ}	I/O Supply Voltage	2.3	2.5	2.7	
V _{REF}	Reference Voltage	1.15	1.25	1.35	
V _{TT}	Termination Voltage	V _{REF} - 0.04	V _{REF}	V _{REF} + 0.04	
V _I	Input Voltage	0		V _{DDQ}	
V _{IH} (DC)	DC Input High Voltage	V _{REF} + 0.15			
V _{IH} (AC)	AC Input High Voltage	V _{REF} + 0.31			
V _{IL} (DC)	DC Input Low Voltage			V _{REF} - 0.15	
V _{IL} (AC)	AC Input Low Voltage			V _{REF} - 0.31	
V _{IH}	Input High Voltage Level	1.7			
V _{IL}	Input Low Voltage Level	RESET#		0.7	
V _{ICR}	Common mode Input Range		0.97	1.53	
V _{ID}	Differential Input Voltage	CLK, CLK#	0.36		
V _{IX}	Cross Point Voltage of Differential Clock Pair	(V _{DDQ} /2) - 0.2		(V _{DDQ} /2) + 0.2	
I _{OH}	High-Level Output Current			-20	mA
I _{OL}	Low-Level Output Current			20	
T _A	Operating Free-Air Temperature	0		70	°C

¹Guaranteed by design, not 100% tested in production.

Electrical Characteristics - DC $T_A = 0 - 70^\circ C$; $V_{DD} = 2.5 \pm 0.2V$, $V_{DDQ} = 2.5 \pm 0.2V$; (unless otherwise stated)

SYMBOL	PARAMETERS	CONDITIONS	V_{DDQ}	MIN	TYP	MAX	UNITS
V_{IK}		$I_I = -18mA$	2.3V			-1.2	V
V_{OH}		$I_{OH} = -100\mu A$		2.3V-2.7V	$V_{DDQ} - 0.2$		
		$I_{OH} = -16mA$		2.3V	1.95		
V_{OL}		$I_{OL} = 100\mu A$		2.3V-2.7V		0.2	
		$I_{OL} = 16mA$		2.3V		0.35	
I_I	All Inputs	$V_I = V_{DD}$ or GND	2.7V			± 5	μA
I_{DD}	Standby (Static)	RESET# = GND	2.7V			0.01	μA
	Operating (Static)	$V_I = V_{IH(AC)}$ or $V_{IL(AC)}$, RESET# = V_{DD}			50		mA
I_{DDD}	Dynamic operating (clock only)	RESET# = V_{DD} , $V_I = V_{IH(AC)}$ or $V_{IL(AC)}$, CLK and CLK# switching 50% duty cycle.			70		$\mu A/\text{clock}$ MHz
	Dynamic Operating (per each data input)	RESET# = V_{DD} , $V_I = V_{IH(AC)}$ or $V_{IL(AC)}$, CLK and CLK# switching 50% duty cycle. One data input switching at half clock frequency, 50% duty cycle			30		$\mu A/\text{clock}$ MHz/data
r_{OH}	Output High	$I_{OH} = -20mA$	2.3V-2.7V	7	13.5	20	Ω
r_{OL}	Output Low	$I_{OL} = 20mA$	2.3V-2.7V	7	13	20	Ω
$r_{O(D)}$	[$r_{OH} - r_{OL}$] each separate bit	$I_O = 20mA$, $T_A = 25^\circ C$	2.5V			4	Ω
C_i	Data Inputs	$V_I = V_{REF} \pm 350mV$	2.5V	2.5		3.5	pF
	CLK and CLK#	$V_{ICR} = 1.25V$, $V_{I(PP)} = 360mV$		2.5		3.5	

Notes:

1 - Guaranteed by design, not 100% tested in production.

Timing Requirements¹

(over recommended operating free-air temperature range, unless otherwise noted)

SYMBOL	PARAMETERS		$V_{DDQ} = 2.5V \pm 0.2V$		UNITS
			MIN	MAX	
f_{clock}	Clock frequency			200	MHz
t_{PD}	Clock to output time	TSSOP	1.7	2.7	ns
		VFQFN [MLF2]	1.6	2.6	ns
t_{RST}	Reset to output time			3.5	ns
t_{SL}	Output slew rate		1	4	V/ns
t_s	Setup time, fast slew rate ^{2 & 4}	Data before CLK↑ , CLK#↓	0.4		ns
	Setup time, slow slew rate ^{3 & 4}		0.6		ns
T_h	Hold time, fast slew rate ^{2 & 4}	Data after CLK↑ , CLK#↓	0.4		ns
	Hold time, slow slew rate ^{3 & 4}		0.5		ns

Notes: 1 - Guaranteed by design, not 100% tested in production.

2 - For data signal input slew rate of $\geq 1V/ns$.


3 - For data signal input slew rate of $\geq 0.5V/ns$ and $< 1V/ns$.

4 - CLK, CLK# signals input slew rate of $\geq 1V/ns$.


Switching Characteristics

(over recommended operating free-air temperature range, unless otherwise noted) (see Figure 1)

SYMBOL	From (Input)	To (Output)	$V_{DD} = 2.5V \pm 0.2V$			UNITS
			MIN	TYP	MAX	
f_{max}			200			MHz
t_{PD}	CLK, CLK# (TSSOP)	Q	1.7	2.3	2.7	ns
	CLK, CLK# (VFQFN[MLF2])	Q	1.6	2.1	2.6	ns
t_{phl}	RESET#	Q			3.5	ns

Figure 1 - Parameter Measurement Information ($V_{DDQ} = 2.5V \pm 0.2V$)

- Notes:
1. C_L includes probe and jig capacitance.
 2. I_{DD} tested with clock and data inputs held at V_{DDQ} or GND, and $I_O = 0$ mA.
 3. All input pulses are supplied by generators having the following characteristics: PRR @10 MHz, $Z_0=50\Omega$, input slew rate = 1 V/ns $\pm 20\%$ (unless otherwise specified).
 4. The outputs are measured one at a time with one transition per measurement.
 5. $V_{TT} = V_{REF} = V_{DDQ}/2$
 6. $V_{IH} = V_{REF} + 310\text{mV}$ (AC voltage levels) for differential inputs. $V_{IH} = V_{DDQ}$ for LVCMS input.
 7. $V_{IL} = V_{REF} - 310\text{mV}$ (AC voltage levels) for differential inputs. $V_{IL} = \text{GND}$ for LVCMS input.
 8. t_{PLH} and t_{PHL} are the same as t_{pd}



**6.10 mm. Body, 0.50 mm. pitch TSSOP
(240 mil) (0.020 mil)**

SYMBOL	In Millimeters COMMON DIMENSIONS		In Inches COMMON DIMENSIONS	
	MIN	MAX	MIN	MAX
A	--	1.20	--	.047
A1	0.05	0.15	.002	.006
A2	0.80	1.05	.032	.041
b	0.17	0.27	.007	.011
c	0.09	0.20	.0035	.008
D	SEE VARIATIONS		SEE VARIATIONS	
E	8.10 BASIC		0.319 BASIC	
E1	6.00	6.20	.236	.244
e	0.50 BASIC		0.020 BASIC	
L	0.45	0.75	.018	.030
N	SEE VARIATIONS		SEE VARIATIONS	
α	0°	8°	0°	8°
aaa	--	0.10	--	.004

VARIATIONS

N	D mm.		D (inch)	
	MIN	MAX	MIN	MAX
64	16.90	17.10	.665	.673


Reference Doc.: JEDEC Publication 95, M O-153



10-0039

Ordering Information

ICSSSTV16859CG-T

Example:





56 pin MLF2

Symbol	Common Dimensions		
	A	0.85	1.00
A1	0.00	0.01	0.05
A2	-	0.65	0.80
A3	0.20 BSC		
D	8.00 BSC		
D1	7.75 BSC		
E	8.00 BSC		
E1	7.75 BSC		
Θ			12
P	0.24	0.42	0.60
R	0.13	0.17	0.23
Pitch Variation D			
e	0.50 BSC		
N	56		
N_d	14		
N_e	14		
L	0.30	0.40	0.50
b	0.18	0.23	0.30
Q	0.00	0.20	0.45
D2	4.35	4.50	4.65
E2	5.05	5.20	5.35

Ordering Information

ICSSSTV16859CK

Example:

ICS XXXX Y K - PPP - T

Designation for tape and reel packaging

Pattern Number (2 or 3 digit number for parts with ROM code patterns)

Package Type

Revision Designator (will not correlate with datasheet revision)

Device Type (consists of 3 or 4 digit numbers)

Prefix

ICS, AV = Standard Device

ICSSSTV16859C

DDR 13-Bit to 26-Bit Registered Buffer

TSD

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.