

# SLG59M1748C

## A Reverse Blocking 36 mΩ, 2.2 A pFET Load Switch in 0.64 mm<sup>2</sup> WLCSP


### General Description

Operating from a 1.6 V to 5 V power supply, the SLG59M1748C is a self-powered, high-performance, 36 mΩ pFET load switch designed for high-side power-rail applications up to 2.2 A. When ON, internal reverse-current protection will quickly open the switch in the event of a reverse-voltage condition is detected (a  $V_{OUT} > V_{IN} + 32$  mV condition opens the switch). When OFF, the pFET's internal body diode is connected to the higher voltage of  $V_{IN}/V_{OUT}$  to prevent reverse-path leakage current. The SLG59M1748C is an ideal pFET integrated load switch in any application where two power sources are likely to be multiplexed to one output.

### Features

- Integrated 2.2 A Continuous  $I_{DS}$  pFET Load Switch
- Low Typical  $R_{DS(ON)}$ :
  - 36 mΩ at  $V_{IN} = 5$  V
  - 46.9 mΩ at  $V_{IN} = 3.3$  V
  - 58.9 mΩ at  $V_{IN} = 2.5$  V
  - 100 mΩ at  $V_{IN} = 1.6$  V
- Input Voltage: 1.6 V to 5 V
- Operating Temperature: -40 °C to 85 °C
- Low  $\theta_{JA}$ , 4-pin 0.8 mm x 0.8 mm, 0.4 mm pitch 4L WLCSP Packaging
- Pb-Free / Halogen-Free / RoHS compliant


### Pin Configuration



### Applications

- Fast Turn On/Off power rail switching with big load capacitance
- Frequent wake & sleep power cycle
- Mobile devices and portable devices

### Block Diagram



## SLG59M1748C

A Reverse Blocking 36 mΩ, 2.2 A pFET  
Load Switch in 0.64 mm<sup>2</sup> WLCSP

### Pin Description

Pin #	Pin Name	Type	Pin Description
A1	ON	Input	A low-to-high transition on this pin initiates the operation of the SLG59M1748C. ON is an asserted HIGH, level-sensitive CMOS input with ON_V <sub>IL</sub> < 0.3 V and ON_V <sub>IH</sub> > 0.85 V. As the ON pin input circuit does not have an internal pull-down resistor, connect this pin to a general-purpose output (GPO) of a microcontroller, an application processor, or a system controller – do not allow this pin to be open-circuited.
B1	VIN	MOSFET	Input terminal connection of the p-channel MOSFET. Connect a 10 μF (or larger) low-ESR capacitor from this pin to ground. Capacitors used at VIN should be rated at 10 V or higher.
B2	VOUT	MOSFET	Output terminal connection of the p-channel MOSFET. Capacitors used at VOUT should be rated at 10 V or higher.
A2	GND	GND	Ground connection. Connect this pin to system analog or power ground plane.

### Ordering Information

Part Number	Type	Production Flow
SLG59M1748C	WLCSP 4L	Industrial, -40 °C to 85 °C
SLG59M1748CTR	WLCSP 4L (Tape and Reel)	Industrial, -40 °C to 85 °C

## SLG59M1748C

A Reverse Blocking 36 mΩ, 2.2 A pFET  
Load Switch in 0.64 mm<sup>2</sup> WLCSP

### Absolute Maximum Ratings

Parameter	Description	Conditions	Min.	Typ.	Max.	Unit	
V <sub>IN</sub>	Load Switch Input Voltage		--	--	6	V	
V <sub>OUT</sub> to GND	Load Switch Output Voltage to GND		-0.3	--	6	V	
ON to GND	ON Pin Voltage to GND		-0.3	--	V <sub>IN</sub>	V	
T <sub>S</sub>	Storage Temperature		-65	--	140	°C	
ESD <sub>HBM</sub>	ESD Protection	Human Body Model	2000	--	--	V	
ESD <sub>CDM</sub>	ESD Protection	Charged Device Model	500	--	--	V	
MSL	Moisture Sensitivity Level		1				
θ <sub>JA</sub>	Package Thermal Resistance, Junction-to-Ambient	0.8 x 0.8 mm 4L WLCSP; Determined using a 1 in <sup>2</sup> , 1 oz .copper pad under each VIN and VOUT terminal and FR4 pcb material.	--	110	--	°C/W	
W <sub>DIS</sub>	Package Power Dissipation		--	--	0.5	W	
MOSFET IDS <sub>PK</sub>	Peak Current from VIN to VOUT	Maximum pulsed switch current, pulse width < 1 ms, 1% duty cycle	V <sub>IN</sub> = 5 V	--	--	2.5	A
			V <sub>IN</sub> = 1.6 V	--	--	1.5	A

Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### Electrical Characteristics

T<sub>A</sub> = -40 °C to 85 °C. Typical values are at T<sub>A</sub> = 25 °C unless otherwise noted.

Parameter	Description	Conditions	Min.	Typ.	Max.	Unit
V <sub>IN</sub>	Load Switch Input Voltage	-40 °C to 85 °C	1.6	--	5	V
I <sub>IN</sub>	Load Switch Current (Pin B1)	When OFF, V <sub>IN</sub> = 5.0 V, No load	--	0.39	0.62	μA
		When OFF, V <sub>IN</sub> = 3.3 V, No load	--	0.28	0.50	μA
		When OFF, V <sub>IN</sub> = 2.5 V, No load	--	0.24	0.46	μA
		When OFF, V <sub>IN</sub> = 1.6 V, No load	--	0.22	0.43	μA
		When ON = V <sub>IN</sub> = 5.0 V, No load	--	0.47	0.72	μA
		When ON = V <sub>IN</sub> = 3.3 V, No load	--	0.36	0.53	μA
		When ON = V <sub>IN</sub> = 2.5 V, No load	--	0.33	0.47	μA
		When ON = V <sub>IN</sub> = 1.6 V, No load	--	0.30	0.44	μA
I <sub>ON_LKG</sub>	ON Pin Input Leakage		--	--	0.15	μA
RDS <sub>ON</sub>	ON Resistance, T <sub>A</sub> = 25°C	V <sub>IN</sub> = 5 V, I <sub>DS</sub> = 100 mA	--	36	45.1	mΩ
		V <sub>IN</sub> = 3.3 V, I <sub>DS</sub> = 100 mA	--	46.9	57.2	mΩ
		V <sub>IN</sub> = 2.5 V, I <sub>DS</sub> = 100 mA	--	58.9	72	mΩ
		V <sub>IN</sub> = 1.6 V, I <sub>DS</sub> = 100 mA	--	100	121	mΩ
RDS <sub>ON</sub>	ON Resistance, T <sub>A</sub> = 85°C	V <sub>IN</sub> = 5 V, I <sub>DS</sub> = 100 mA	--	42.4	51	mΩ
		V <sub>IN</sub> = 3.3 V, I <sub>DS</sub> = 100 mA	--	54.5	67.1	mΩ
		V <sub>IN</sub> = 2.5 V, I <sub>DS</sub> = 100 mA	--	69.2	84.2	mΩ
		V <sub>IN</sub> = 1.6 V, I <sub>DS</sub> = 100 mA	--	115	139	mΩ
MOSFET IDS	Current from VIN to VOUT	Continuous, V <sub>IN</sub> = 5 V	--	--	2.2	A
		Continuous, V <sub>IN</sub> = 1.6 V	--	--	1.2	A

## SLG59M1748C

A Reverse Blocking 36 mΩ, 2.2 A pFET  
Load Switch in 0.64 mm<sup>2</sup> WLCSP

### Electrical Characteristics (continued)


T<sub>A</sub> = -40 °C to 85 °C. Typical values are at T<sub>A</sub> = 25 °C unless otherwise noted.

Parameter	Description	Conditions	Min.	Typ.	Max.	Unit
I <sub>FET_OFF</sub>	MOSFET OFF Leakage Current	ON = LOW; V <sub>OUT</sub> = 0 V, V <sub>IN</sub> = 5 V	--	0.45	1.7	μA
V <sub>RVD_T</sub>	Reverse-voltage Detect Threshold Voltage	V <sub>OUT</sub> - V <sub>IN</sub> ; V <sub>IN</sub> = 5 V; ON = HIGH	--	32	--	mV
T <sub>RVD_T</sub>	Reverse-voltage Detect Threshold Response Time	V <sub>IN</sub> = 5 V; ON = HIGH	--	50	--	μs
T <sub>RVD_REARM</sub>	Reverse-voltage Detect Rearm Time	V <sub>IN</sub> = 5 V; ON = HIGH; From V <sub>IN</sub> rise higher than V <sub>OUT</sub> until V <sub>OUT</sub> = V <sub>IN</sub>	--	0.8	--	ms
V <sub>RVD_R</sub>	Reverse-voltage Detect Release Threshold Voltage	V <sub>IN</sub> - V <sub>OUT</sub> ; V <sub>IN</sub> = 5 V; ON = HIGH	--	2	--	mV
I <sub>REVERSE</sub>	MOSFET Reverse Leakage Current	ON = Don't Care; V <sub>IN</sub> = 0 V, V <sub>OUT</sub> = 5 V	--	0.4	1.7	μA
T <sub>ON_Delay</sub>	ON Delay Time	50% ON to 50% V <sub>OUT</sub> ↑; V <sub>IN</sub> = 5 V; R <sub>LOAD</sub> = 10 Ω, C <sub>LOAD</sub> = 0.1 μF	0.9	1.3	2	ms
		50% ON to 50% V <sub>OUT</sub> ↑; V <sub>IN</sub> = 2.5 V; R <sub>LOAD</sub> = 10 Ω, C <sub>LOAD</sub> = 0.1 μF	0.79	1.1	1.6	ms
		50% ON to 50% V <sub>OUT</sub> ↑; V <sub>IN</sub> = 1.6 V; R <sub>LOAD</sub> = 10 Ω, C <sub>LOAD</sub> = 0.1 μF	0.70	1	1.45	ms
T <sub>VOUT(R)</sub>	V <sub>OUT</sub> Rise Time	10% to 90% V <sub>OUT</sub> ↑; V <sub>IN</sub> = 5 V; R <sub>LOAD</sub> = 10 Ω, C <sub>LOAD</sub> = 0.1 μF	0.8	1.2	1.65	ms
		10% to 90% V <sub>OUT</sub> ↑; V <sub>IN</sub> = 2.5 V; R <sub>LOAD</sub> = 10 Ω, C <sub>LOAD</sub> = 0.1 μF	0.5	0.76	1.1	ms
		10% to 90% V <sub>OUT</sub> ↑; V <sub>IN</sub> = 1.6 V; R <sub>LOAD</sub> = 10 Ω, C <sub>LOAD</sub> = 0.1 μF	0.23	0.5	0.85	ms
T <sub>VOUT(F)</sub>	V <sub>OUT</sub> Fall Time	90% to 10% V <sub>OUT</sub> ↓; V <sub>IN</sub> = 5 V; R <sub>LOAD</sub> = 10 Ω, C <sub>LOAD</sub> = 0.1 μF	2.4	3.2	4	μs
		90% to 10% V <sub>OUT</sub> ↓; V <sub>IN</sub> = 2.5 V; R <sub>LOAD</sub> = 10 Ω, C <sub>LOAD</sub> = 0.1 μF	2	2.8	3.3	μs
		90% to 10% V <sub>OUT</sub> ↓; V <sub>IN</sub> = 1.6 V; R <sub>LOAD</sub> = 10 Ω, C <sub>LOAD</sub> = 0.1 μF	1.8	2.6	3.3	μs
T <sub>OFF_Delay</sub>	OFF Delay Time	50% ON to 50% V <sub>OUT</sub> ↓; V <sub>IN</sub> = 5 V; R <sub>LOAD</sub> = 10 Ω, C <sub>LOAD</sub> = 0.1 μF	4.8	6.2	7.65	μs
		50% ON to 50% V <sub>OUT</sub> ↓; V <sub>IN</sub> = 2.5 V; R <sub>LOAD</sub> = 10 Ω, C <sub>LOAD</sub> = 0.1 μF	3.9	5.4	6.9	μs
		50% ON to 50% V <sub>OUT</sub> ↓; V <sub>IN</sub> = 1.6 V; R <sub>LOAD</sub> = 10 Ω, C <sub>LOAD</sub> = 0.1 μF	4.7	6.6	8.6	μs
ON_V <sub>IH</sub>	Initial Turn On Voltage		0.85	--	V <sub>IN</sub>	V
ON_V <sub>IL</sub>	Low Input Voltage on ON pin		-0.3	0	0.3	V


SLG59M1748C

A Reverse Blocking 36 mΩ, 2.2 A pFET  
Load Switch in 0.64 mm<sup>2</sup> WLCSP

T<sub>Total\_ON</sub>, T<sub>ON\_Delay</sub> and Slew Rate Measurement



V<sub>IN</sub> vs. Max I<sub>DS</sub>, Safe Operation Area




SLG59M1748C


A Reverse Blocking 36 mΩ, 2.2 A pFET  
Load Switch in 0.64 mm<sup>2</sup> WLCSP

Applications Information

I<sub>IN</sub> (when OFF) vs. V<sub>IN</sub> and Temperature




I<sub>IN</sub> (when ON) vs. V<sub>IN</sub> and Temperature



SLG59M1748C

A Reverse Blocking 36 mΩ, 2.2 A pFET  
 Load Switch in 0.64 mm<sup>2</sup> WLCSP

RDS<sub>ON</sub> vs. Temperature and V<sub>IN</sub>



SLG59M1748C

A Reverse Blocking 36 mΩ, 2.2 A pFET  
Load Switch in 0.64 mm<sup>2</sup> WLCSP

Typical Turn-on Waveforms




Figure 1. Typical Turn ON operation waveform for  $V_{IN} = 1.6\text{ V}$ ,  $C_{LOAD} = 0.1\ \mu\text{F}$ ,  $R_{LOAD} = 10\ \Omega$




Figure 2. Typical Turn ON operation waveform for  $V_{IN} = 2.5\text{ V}$ ,  $C_{LOAD} = 0.1\ \mu\text{F}$ ,  $R_{LOAD} = 10\ \Omega$



SLG59M1748C

A Reverse Blocking 36 mΩ, 2.2 A pFET  
Load Switch in 0.64 mm<sup>2</sup> WLCSP




Figure 3. Typical Turn ON operation waveform for  $V_{IN} = 5\text{ V}$ ,  $C_{LOAD} = 0.1\ \mu\text{F}$ ,  $R_{LOAD} = 10\ \Omega$

Typical Turn-off Waveforms




Figure 4. Typical Turn OFF operation waveform for  $V_{IN} = 1.6\text{ V}$ ,  $C_{LOAD} = 0.1\ \mu\text{F}$ ,  $R_{LOAD} = 10\ \Omega$

SLG59M1748C

A Reverse Blocking 36 mΩ, 2.2 A pFET  
Load Switch in 0.64 mm<sup>2</sup> WLCSP




Figure 5. Typical Turn OFF operation waveform for  $V_{IN} = 2.5\text{ V}$ ,  $C_{LOAD} = 0.1\ \mu\text{F}$ ,  $R_{LOAD} = 10\ \Omega$




Figure 6. Typical Turn OFF operation waveform for  $V_{IN} = 5\text{ V}$ ,  $C_{LOAD} = 0.1\ \mu\text{F}$ ,  $R_{LOAD} = 10\ \Omega$

## SLG59M1748C

A Reverse Blocking 36 mΩ, 2.2 A pFET  
Load Switch in 0.64 mm<sup>2</sup> WLCSP

### V<sub>IN</sub> Inrush Current Details

When the SLG59M1748C is enabled with ON ↑, the load switch closes to charge the V<sub>OUT</sub> output capacitor to V<sub>IN</sub>. The charging current drawn from V<sub>IN</sub> is commonly referred to as “V<sub>IN</sub> inrush current” and can cause the input power source to collapse if the V<sub>IN</sub> inrush current is too high during the V<sub>OUT</sub> slew time.

Since the V<sub>OUT</sub> rise time of the SLG59M1748C is fixed, V<sub>IN</sub> inrush current is then a function of the output capacitance at V<sub>OUT</sub>. The expression relating V<sub>IN</sub> inrush current, the SLG59M1748C V<sub>OUT</sub> rise time, and C<sub>LOAD</sub> is:

$$V_{IN} \text{ Inrush Current} = C_{LOAD} \times \frac{\Delta V_{OUT} (10\% \text{ to } 90\%)}{T_{VOUT(R)} (10\% \text{ to } 90\%)}$$

where in this expression ΔV<sub>OUT</sub> is equivalent to V<sub>IN</sub> if the initial SLG59M1748C's output voltages are zero.

In the table below are examples of V<sub>IN</sub> inrush currents assuming zero initial charge on C<sub>LOAD</sub> as a function of V<sub>IN</sub>.

V <sub>IN</sub>	T <sub>VOUT(R)</sub>	C <sub>LOAD</sub>	Inrush Current
2.5 V	0.76 ms	100 μF	0.26 A
5 V	1.2 ms	100 μF	0.33 A

Since the relationship is linear and if C<sub>LOAD</sub> were increased to 250 μF, then V<sub>IN</sub> inrush currents would be 2.5x higher in either example. Since the V<sub>OUT</sub> slew time is fixed, an upper limit for C<sub>LOAD</sub> should be set by the SLG59M1748C's continuous I<sub>DS</sub>; e.g., 2.2 A for 5 V applications and 1.2 A for 1.6 V applications.

If a large C<sub>LOAD</sub> capacitor is required in the application and depending upon the strength of the input power source, it may very well be necessary to increase the C<sub>IN</sub>-to-C<sub>LOAD</sub> ratio to minimize V<sub>IN</sub> droop during turn-on.

For other V<sub>OUT</sub> rise time options, please contact Renesas for additional information.

### Power Dissipation Considerations

The junction temperature of the SLG59M1748C depends on factors such as board layout, ambient temperature, external air flow over the package, load current, and the RDS<sub>ON</sub> generated voltage drop across each power MOSFET. While the primary contributor to the increase in the junction temperature of the SLG59M1748C is the power dissipation of its power MOSFETs, its power dissipation and the junction temperature in nominal operating mode can be calculated using the following equations:

$$PD_{TOTAL} = RDS_{ON} \times I_{DS}^2$$

where:

PD<sub>TOTAL</sub> = Total package power dissipation, in Watts (W)

RDS<sub>ON</sub> = Power MOSFET ON resistance, in Ohms (Ω)

I<sub>DS</sub> = Output current, in Amps (A)

and

$$T_J = PD_{TOTAL} \times \theta_{JA} + T_A$$

where:

T<sub>J</sub> = Die junction temperature, in Celsius degrees (°C)

θ<sub>JA</sub> = Package thermal resistance, in Celsius degrees per Watt (°C/W) – highly dependent on pcb layout

T<sub>A</sub> = Ambient temperature, in Celsius degrees (°C)

## SLG59M1748C

A Reverse Blocking 36 mΩ, 2.2 A pFET  
Load Switch in 0.64 mm<sup>2</sup> WLCSP

### Power Dissipation Considerations (continued)

In nominal operating mode, the SLG59M1748C's power dissipation can also be calculated by taking into account the voltage drop across the switch ( $V_{IN} - V_{OUT}$ ) and the magnitude of the switch's output current ( $I_{DS}$ ):

$$PD_{TOTAL} = (V_{IN} - V_{OUT}) \times I_{DS} \text{ or}$$

$$PD_{TOTAL} = (V_{IN} - (R_{LOAD} \times I_{DS})) \times I_{DS}$$

where:

$PD_{TOTAL}$  = Total package power dissipation, in Watts (W)

$V_{IN}$  = Switch input Voltage, in Volts (V)


$R_{LOAD}$  = Output Load Resistance, in Ohms ( $\Omega$ )

$I_{DS}$  = Switch output current, in Amps (A)

$V_{OUT}$  = Switch output voltage, or  $R_{LOAD} \times I_{DS}$

### Multiplexing Two Power Sources to a Common Output

As mentioned in the General Description section on Page 1, the SLG59M1748C can be used in applications for multiplexing two power rails to a common output. A pair of SLG59M1748Cs is necessary for this application and the circuit is illustrated on Figure 7. In this application, a 5 V power rail is connected to VIN1 and 3.3 V power rail is connected to VIN2.



**Figure 7. A typical application schematic where a pair of SLG59M1748Cs is used to multiplex two power rails to a common output**

By toggling ON1 and ON2 High → Low → High, it is possible to switch between VIN1 and VIN2 power rails with minimal crossover transients.

In the case where VIN1 (the higher of the two power rails) is already turned ON and the output is to be switched to VIN2 (the lower power rail), it is necessary to toggle ON1 Low after ON2 is toggled High, otherwise, the circuit's VOUT will still be locked to VIN1. To minimize 5 V → 3.3 V → 5 V switchover transients, ON1 can be toggled Low or High while ON2 is always High. To reduce the voltage drop during a 5 V to 3.3 V switchover, it is recommended to use a larger load capacitance ( $C_3$ ) or a larger load resistance ( $R_3$ ). For more details of this application's operation with additional waveforms, please consult [AN-1096](#).

## SLG59M1748C

A Reverse Blocking 36 mΩ, 2.2 A pFET  
Load Switch in 0.64 mm<sup>2</sup> WLCSP

### Layout Guidelines:

1. Since the VIN and VOUT pins dissipate most of the heat generated during high-load current operation, it is highly recommended to make power traces as short, direct, and wide as possible. A good practice is to make power traces with an absolute minimum widths of 15 mils (0.381 mm) per Ampere. A representative layout, shown in [Figure 8](#), illustrates proper techniques for heat to transfer as efficiently as possible out of the device;
2. To minimize the effects of parasitic trace inductance on normal operation, it is recommended to connect input C<sub>IN</sub> and output C<sub>LOAD</sub> low-ESR capacitors as close as possible to the SLG59M1748C's VIN and VOUT pins;
3. The GND pin should be connected to system analog or power ground plane.

### SLG59M1748C Evaluation Board:

A GreenFET Evaluation Board for SLG59M1748C is designed according to the statements above and is illustrated on [Figure 8](#). Please note that evaluation board has D\_Sense and S\_Sense pads. They cannot carry high currents and dedicated only for RDS<sub>ON</sub> evaluation.




Figure 8. SLG59M1748C Evaluation Board

## SLG59M1748C

A Reverse Blocking 36 mΩ, 2.2 A pFET  
Load Switch in 0.64 mm<sup>2</sup> WLCSP




Figure 9. SLG59M1748C Evaluation Board Connection Circuit

### Basic Test Setup and Connections




Figure 10. SLG59M1748C Evaluation Board Connection Circuit


### EVB Configuration

1. Connect oscilloscope probes to D/VIN, S/VOUT, ON, etc.;
2. Turn on Power Supply and set desired  $V_{IN}$  from 1.6 V...5 V range;
3. Toggle the ON signal High or Low to observe SLG59M1748C operation.

**SLG59M1748C**

A Reverse Blocking 36 mΩ, 2.2 A pFET  
Load Switch in 0.64 mm<sup>2</sup> WLCSP

**Package Top Marking System Definition**



NN -Part Serial Number Field Line 1  
where each "N" character can be A-Z and 0-9  
N - Part Serial Number Field Line 2  
where each "N" character can be A-Z and 0-9


# SLG59M1748C

A Reverse Blocking 36 mΩ, 2.2 A pFET  
Load Switch in 0.64 mm<sup>2</sup> WLCSP



## Package Drawing and Dimensions

4 Pin WLCSP Green Package 0.8 x 0.8 mm

### Laser Marking View



### Bump View



### SIDE View

TERMINALS ASSIGNMENTS		
B	VIN	VOUT
A	ON	GND
	1	2

Unit: mm


Symbol	Min	Nom.	Max	Symbol	Min	Nom.	Max
A	0.380	-	0.500	D	0.77	0.80	0.83
A1	0.125	0.150	0.175	E	0.77	0.80	0.83
A2	0.240	0.265	0.290	e	0.40 BSC		
A3	0.015	0.025	0.035	N	4 (Bump)		
b	0.195	0.220	0.245				







**SLG59M1748C**

A Reverse Blocking 36 mΩ, 2.2 A pFET  
Load Switch in 0.64 mm<sup>2</sup> WLCSP

**SLG59M1748C 4 Pin WLCSP PCB Landing Pattern**

 Exposed Bump  
(Laser marking view)

 Recommended  
Land Pattern



Solder mask detail (not to scale)


**Unit: um**

## SLG59M1748C

A Reverse Blocking 36 mΩ, 2.2 A pFET  
Load Switch in 0.64 mm<sup>2</sup> WLCSP

### Recommended Reflow Soldering Profile

For successful reflow of the SLG59M1748C a recommended thermal profile is illustrated below:



Note: This reflow profile is for classification/preconditioning and are not meant to specify board assembly profile. Actual board assembly profiles should be developed based on specific process needs and board designs and should not exceed parameters depicted on figure above.

Please see more information on IPC/JEDEC J-STD-020: latest revision for reflow profile based on package volume of 0.186 mm<sup>3</sup> (nominal).

## SLG59M1748C


A Reverse Blocking 36 mΩ, 2.2 A pFET  
Load Switch in 0.64 mm<sup>2</sup> WLCSP

### Tape and Reel Specifications

Package Type	# of Pins	Nominal Package Size [mm]	Max Units		Reel & Hub Size [mm]	Leader (min)		Trailer (min)		Tape Width [mm]	Part Pitch [mm]
			per Reel	per Box		Pockets	Length [mm]	Pockets	Length [mm]		
WLCSP4L 0.8 x 0.8 mm 0.4P Green	4	0.8 x 0.8 x 0.44	3000	3000	178/60	100	400	100	400	8	4

### Carrier Tape Drawing and Dimensions

Package Type	Pocket BTM Length	Pocket BTM Width	Pocket Depth	Index Hole Pitch	Pocket Pitch	Index Hole Diameter	Index Hole to Tape Edge	Index Hole to Pocket Center	Tape Width	Tape Thickness
	A0	B0	K0	P0	P1	D0	E	F	W	T
WLCSP 4L 0.8x0.8mm 0.4P Green	0.87	0.87	0.56	4	4	1.5	1.75	3.5	8	0.2



Note: 1.Orientation in carrier: Pin1 is at upper left corner (Quadrant 1).

Refer to EIA-481 specification

## SLG59M1748C

A Reverse Blocking 36 mΩ, 2.2 A pFET  
Load Switch in 0.64 mm<sup>2</sup> WLCSP

### Revision History

Date	Version	Change
2/4/2022	1.04	Updated Company name and logo Fixed typos
12/10/2018	1.03	Updated style and formatting Added Layout Guidelines
7/24/2017	1.02	Updated Tape and Reel Specification
5/17/2017	1.01	Added Application Information
4/17/2017	1.00	Production Release

## IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

### Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,  
Koto-ku, Tokyo 135-0061, Japan  
[www.renesas.com](http://www.renesas.com)

### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

### Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit [www.renesas.com/contact-us/](http://www.renesas.com/contact-us/).