An Ultra-small, 4 m $\Omega$, 4 A Load Switch with Multiple Protection Features

## General Description

Operating from a 2.5 V to 5.5 V power supply and fully specified over the $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ temperature range, the SLG59M1709V is a high-performance $4 \mathrm{~m} \Omega, 4 \mathrm{~A}$ single-channel nFET load switch with adjustable inrush current control which is achieved by adjusting the $\mathrm{V}_{\text {OUT }}$ slew rate with an external capacitor. Using a proprietary MOSFET design, the SLG59M1709V achieves a stable $4 \mathrm{~m} \Omega \mathrm{RDS}_{\mathrm{ON}}$ across a wide input/supply voltage range. Incorporating two-stage current protection as well as thermal protection, the SLG59M1709V is designed for all 0.8 V to 5.5 V power rail applications. The SLG59M1709V is packaged in a space-efficient, low thermal resistance, RoHS-compliant $1.6 \mathrm{~mm} \times 2.5 \mathrm{~mm}$ STQFN package

## Features

- Low Typical RDS ${ }_{\text {ON }}$ nFET: $4 \mathrm{~m} \Omega$
- Maximum Continuous Switch Current: Up to 4 A
- Supply Voltage: $2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$
- Wide Input Voltage Range: $0.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{DD}}$
- Capacitor-adjustable Start-up and Inrush Current Control
- Two-stage Overcurrent Protection:
- Fixed threshold, 8 A Active Current Limit
- Fixed 0.5 A Short-circuit Current Limit
- Operating Temperature: $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
- Low $\theta_{\mathrm{JA}}$, 16-pin $1.6 \mathrm{~mm} \times 2.5 \mathrm{~mm}$ STQFN Packaging
- Pb-Free / Halogen-Free / RoHS compliant


## Pin Configuration



## 16-pin FC-STQFN <br> (Top View)

## Applications

- Notebook Power Rail Switching
- Tablet Power Rail Switching
- Smartphone Power Rail Switching


## Block Diagram



## Pin Description

| Pin \# | Pin Name | Type | Pin Description |
| :---: | :---: | :---: | :---: |
| 1 | VDD | Power | With an internal $1.9 \mathrm{~V} \mathrm{~V}_{\mathrm{DD}(U V L O)}$ threshold, VDD supplies the power for the operation of the load switch and internal control circuitry where its range is $2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$. Bypass the VDD pin to GND with a $0.1 \mu \mathrm{~F}$ (or larger) capacitor |
| 2 | NC | NC | No Connect |
| 3-7 | VIN | MOSFET | Drain terminal of Power MOSFET (Pins 3-7 fused together). Connect a $10 \mu \mathrm{~F}$ (or larger) low ESR capacitor from this pin to GND. Capacitors used at VIN should be rated at 10 V or higher. |
| 8-12 | VOUT | MOSFET | Source terminal of Power MOSFET (Pins 8-12 fused together). Connect a low ESR capacitor (up to $500 \mu \mathrm{~F}$ ) from this pin to GND. Capacitors used at VOUT should be rated at 10 V or higher. |
| 13 | NC | NC | No Connect |
| 14 | CAP | Input | A low-ESR, stable dielectric, ceramic surface-mount capacitor connected from CAP pin to GND sets the $\mathrm{V}_{\text {OUT }}$ slew rate and overall turn-on time of the SLG59M1709V. For best performance, the range for $\mathrm{C}_{\text {SLEW }}$ values are $2 \mathrm{nF} \leq \mathrm{C}_{\text {SLEW }} \leq 22 \mathrm{nF}$. Capacitors used at the CAP pin should be rated at 10 V or higher. |
| 15 | GND | GND | Ground |
| 16 | ON | Input | A low-to-high transition on this pin closes the load switch. ON is an asserted-HIGH, level-sensitive CMOS input with $\mathrm{ON}, \mathrm{V}_{\mathrm{IL}}<0.3 \mathrm{~V}$ and $\mathrm{ON}_{\mathrm{I}} \mathrm{V}_{\mathrm{IH}}>0.85 \mathrm{~V}$. While there is an internal pull down circuit to ground ( $\sim 4 \mathrm{M} \Omega$ ), connect this pin to the output of a general-purpose output (GPO) from a microcontroller or other application processor. |

## Ordering Information

| Part Number | Type | Production Flow |
| :---: | :---: | :---: |
| SLG59M1709V | STQFN 16L | Industrial, $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| SLG59M1709VTR | STQFN 16L (Tape and Reel) | Industrial, $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |

SLG59M1709V
An Ultra-small, $4 \mathrm{~m} \Omega$, 4 A Load Switch with Multiple Protection Features

## Absolute Maximum Ratings

| Parameter | Description | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {DD }}$ | Power Supply Pin to GND |  | -- | -- | 6 | V |
| $\mathrm{V}_{\text {IN }}$ to GND | Load Switch Input Voltage to GND |  | -0.3 | -- | 6 | V |
| $V_{\text {OUT }}$ to GND | Load Switch Output Voltage to GND |  | -0.3 | -- | $V_{\text {IN }}$ | V |
| ON, CAP to GND | ON and CAP Pin Voltages to GND |  | -0.3 | -- | 6 | V |
| $\mathrm{T}_{\mathrm{S}}$ | Storage Temperature |  | -65 | -- | 150 | ${ }^{\circ} \mathrm{C}$ |
| $E S D_{\text {HBM }}$ | ESD Protection | Human Body Model | 2000 | -- | -- | V |
| ESD ${ }_{\text {CDM }}$ | ESD Protection | Charged Device Model | 500 | -- | -- | V |
| MSL | Moisture Sensitivity Level |  | 1 |  |  |  |
| $\theta_{\text {JA }}$ | Package Thermal Resistance, Junction-to-Ambient | $1.6 \times 2.5 \mathrm{~mm}$ 16L STQFN; Determined using $1 \mathrm{in}^{2}, 1.2 \mathrm{oz}$. copper pads under each VIN and VOUT on FR4 pcb material | -- | 35 | -- | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{W}_{\text {DIS }}$ | Package Power Dissipation |  | -- | -- | 1.2 | W |
| MOSFET IDS $_{\text {CONT }}$ | Continuous Current from VIN to VOUT |  | -- | -- | 4 | A |
| MOSFET IDS ${ }_{\text {PK }}$ | Peak Current from VIN to VOUT | Maximum pulsed switch current, pulse width < $1 \mathrm{~ms}, 1 \%$ duty cycle | -- | -- | 6 | A |

Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## Electrical Characteristics

$\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, unless otherwise noted.

| Parameter | Description | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{D D}$ | Power Supply Voltage |  | 2.5 | 3.3 | 5.5 | V |
| $V_{\text {DD(UVLO) }}$ | $V_{D D}$ Undervoltage Lockout Threshold | $\mathrm{V}_{\mathrm{DD}} \uparrow$ | 1.6 | 1.9 | 2.2 | V |
|  |  | $V_{\text {DD } \downarrow}$ | 1.5 | 1.8 | 2.2 | V |
| $\mathrm{I}_{\mathrm{DD}}$ | Power Supply Current, when OFF | $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V} ; \mathrm{ON}=0$ | -- | 1 | 2 | $\mu \mathrm{A}$ |
|  | Power Supply Current, when ON | $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\text {IN }}=\mathrm{ON}=5.5 \mathrm{~V}$; No Load | -- | 120 | 170 | $\mu \mathrm{A}$ |
| $\mathrm{RDS}^{\text {ON }}$ | ON Resistance | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V} ; \\ & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{DS}}=0.1 \mathrm{~A} \end{aligned}$ | -- | 4 | 5.5 | $\mathrm{m} \Omega$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V} ; \\ & \mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{DS}}=0.1 \mathrm{~A} \end{aligned}$ |  | 5 | 6.8 | $\mathrm{m} \Omega$ |
| $\begin{gathered} \text { MOSFET } \\ \text { IDS } \end{gathered}$ | Current from VIN to VOUT | Continuous | -- | -- | 4 | A |
| IFET_OFF | MOSFET OFF Leakage Current | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V} ; \\ & \mathrm{V}_{\mathrm{OUT}}=0 \mathrm{~V} ; \mathrm{ON}=0 \mathrm{~V} \end{aligned}$ | -- | -- | 2 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IN }}$ | Drain Voltage |  | 0.8 | -- | $\mathrm{V}_{\mathrm{DD}}$ | V |
| $\mathrm{I}_{\text {LIMIT }}$ | Active Current Limit, $\mathrm{I}_{\text {ACL }}$ | $\mathrm{V}_{\text {OUT }}>0.3 \mathrm{~V}$ | 6 | 8 | 10 | A |
|  | Short-circuit Current Limit, ISCL | $\mathrm{V}_{\text {OUT }}<0.3 \mathrm{~V}$ | -- | 0.5 | -- | A |
| TON_Delay | ON Delay Time | $\begin{aligned} & 50 \% \text { ON to } V_{\text {OUT }} \text { Ramp Start } \\ & V_{D D}=V_{I N}=5 V_{;} C_{S L E W}=4 n F \\ & R_{\text {LOAD }}=20 \Omega, C_{\text {LOAD }}=10 \mu \mathrm{~F} \end{aligned}$ | -- | 200 | -- | $\mu \mathrm{s}$ |

Electrical Characteristics (continued)
$\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, unless otherwise noted.

| Parameter | Description | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OUT(SR) }}$ | $\mathrm{V}_{\text {Out }}$ Slew Rate | $10 \% \mathrm{~V}_{\text {OUT }}$ to $90 \% \mathrm{~V}_{\text {OUT }} \uparrow$ | Set by External $\mathrm{C}_{\text {SLEW }}{ }^{1}$ |  |  | V/ms |
|  |  | $\begin{aligned} & \text { Example: } \mathrm{C}_{\text {SLEW }}=4 \mathrm{nF} ; \\ & \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\text {IN }}=5 \mathrm{~V} ; \mathrm{R}_{\mathrm{LOAD}}=20 \Omega, \\ & \mathrm{C}_{\text {LOAD }}=10 \mu \mathrm{~F} \end{aligned}$ | 2.5 | 2.9 | 3.5 | V/ms |
|  |  | 50\% ON to 90\% $\mathrm{V}_{\text {OUT }} \uparrow$ | Set by External $\mathrm{C}_{\text {SLEW }}{ }^{1}$ |  |  | ms |
| $\mathrm{T}_{\text {Total_ON }}$ | Total Turn-on Time | $\begin{aligned} & \text { Example: } \mathrm{C}_{\text {SLEW }}=4 \mathrm{nF} ; \\ & \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\text {IN }}=5 \mathrm{~V} ; \mathrm{R}_{\text {LOAD }}=20 \Omega, \\ & \mathrm{C}_{\text {LOAD }}=10 \mu \mathrm{~F} \end{aligned}$ | 1.4 | 1.7 | 2 | ms |
| TofF_Delay | OFF Delay Time | $\begin{aligned} & 50 \% \text { ON to } V_{\text {OUT }} \text { Fall Start; } \\ & \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\text {IN }}=5 \mathrm{~V} ; \\ & \mathrm{R}_{\text {LAD }}=20 \Omega \text {, no } \mathrm{C}_{\text {LOAD }} \end{aligned}$ | -- | 8 | 15 | $\mu \mathrm{s}$ |
| $\mathrm{C}_{\text {LOAD }}$ | Output Load Capacitance | $\mathrm{C}_{\text {LOAD }}$ connected from VOUT to GND | -- | -- | 500 | $\mu \mathrm{F}$ |
| ON_V ${ }_{\text {IH }}$ | High Input Voltage on ON pin |  | 0.85 | -- | $\mathrm{V}_{\mathrm{DD}}$ | V |
| ON_V ${ }_{\text {IL }}$ | Low Input Voltage on ON pin |  | -0.3 | 0 | 0.3 | V |
| l ON(LKG) | ON Pin Leakage Current | $\mathrm{ON}=\mathrm{ON} \mathrm{V}_{\mathrm{IH}}$ or $\mathrm{ON}=\mathrm{GND}$ | -- | 1.5 | -- | $\mu \mathrm{A}$ |
| THERM $_{\text {ON }}$ | Thermal shutoff turn-on temperature |  | -- | 125 | -- | ${ }^{\circ} \mathrm{C}$ |
| THERM ${ }_{\text {OFF }}$ | Thermal shutoff turn-off temperature |  | -- | 100 | -- | ${ }^{\circ} \mathrm{C}$ |

## Notes:

1. Refer to typical Timing Parameter vs. $\mathrm{C}_{\text {SLEW }}$ performance charts for additional information when available.

TON_Delay, $\mathrm{V}_{\text {OUT(SR) }}$, and $\mathrm{T}_{\text {Total_ON }}$ Timing Details


## SLG59M1709V

An Ultra-small, $4 \mathrm{~m} \Omega$, 4 A Load Switch with Multiple Protection Features

## Typical Performance Characteristics

RDS $_{\mathrm{ON}}$ vs. $\mathrm{V}_{\mathrm{DD}}$ and Temperature


RDS $_{\text {ON }}$ vs. $\mathrm{V}_{\text {IN }}$ and $\mathrm{V}_{\mathrm{DD}}$


An Ultra-small, $4 \mathrm{~m} \Omega$, 4 A Load Switch with Multiple Protection Features
$\mathrm{V}_{\text {OUT }}$ Slew Rate vs. Temperature, $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\text {IN }}$, and $\mathrm{C}_{\text {SLEW }}$

$\mathrm{T}_{\text {Total_ON }}$ vs. $\mathrm{C}_{\mathrm{SLEW}}, \mathrm{V}_{\mathrm{IN}}, \mathrm{V}_{\mathrm{DD}}$, and Temperature


An Ultra-small, $4 \mathrm{~m} \Omega$, 4 A Load Switch with Multiple Protection Features

Timing Diagram - Basic Operation including Active Current Limit Protection


Timing Diagram - Active Current Limit \& Thermal Protection Operation


## SLG59M1709V Power-Up/Power-Down Sequence Considerations

To ensure glitch-free power-up under all conditions, apply $\mathrm{V}_{\mathrm{DD}}$ first, followed by $\mathrm{V}_{\mathbb{I N}}$ after $\mathrm{V}_{\mathrm{DD}}$ exceeds 1.9 V . Then allow $\mathrm{V}_{\mathbb{I N}}$ to reach $90 \%$ of its max value before toggling the ON pin from Low-to-High. Likewise, power-down in reverse order.

If $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{IN}}$ need to be powered up simultaneously, glitching can be minimized by having a suitable load capacitor. A $10 \mu \mathrm{~F}$ $\mathrm{C}_{\text {LOAD }}$ will prevent glitches for rise times of $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{IN}}$ higher than 2 ms .

If the ON pin is toggled HIGH before $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{I N}$ have reached their steady-state values, the load switch timing parameters may differ from datasheet specifications.

The slew rate of output $\mathrm{V}_{\text {OUT }}$ follows a linear ramp set by a capacitor connected to the CAP pin. A larger capacitor value at the CAP pin produces a slower ramp, reducing inrush current from capacitive loads.

## SLG59M1709V Current Limiting Operation

The SLG59M1709V has two types of current limiting triggered by the output $\mathrm{V}_{\text {OUT }}$ voltage.

## 1. Standard Current Limiting Mode (with Thermal Shutdown Protection)

When the $\mathrm{V}_{\text {OUT }}$ voltage $>300 \mathrm{mV}$, the output current is initially limited to the Active Current Limit $\left(\mathrm{I}_{\mathrm{ACL}}\right)$ specification listed in the Electrical Characteristics table. The ACL monitor's response time is very fast and is triggered within a few microseconds to sudden (transient) changes in load current. When a load current overload is detected, the ACL monitor increases the FET resistance to keep the current from exceeding the load switch's $\mathrm{I}_{\mathrm{ACL}}$ threshold. During active current-limit operation, $\mathrm{V}_{\mathrm{OUT}}$ is also reduced by $I_{A C L} \times$ RDS $_{\mathrm{ON}(\mathrm{ACL})}$. This observed behavior is illustrated in the timing diagrams on Pages 7 and 8.

However, if a load-current overload condition persists where the die temperature rises because of the increased FET resistance, the load switch's internal Thermal Shutdown Protection circuit can be activated. If the die temperature exceeds the listed THERM ${ }_{\text {ON }}$ specification, the FET is shut OFF completely, thereby allowing the die to cool. When the die cools to the listed THERM ${ }_{\text {OFF }}$ temperature threshold, the FET is allowed to turn back on. This process may repeat as long as the output current overload condition persists.

## 2. Short Circuit Current Limiting Mode (with Thermal Shutdown Protection)

When the $\mathrm{V}_{\text {OUT }}$ voltage $<300 \mathrm{mV}$ (which is the case with a hard short, such as a solder bridge on the power rail), the load switch's internal Short-circuit Current Limit (SCL) monitor limits the FET current to approximately 500 mA (the $I_{S C L}$ threshold). While the internal Thermal Shutdown Protection circuit remains enabled and since the $I_{S C L}$ threshold is much lower than the $I_{A C L}$ threshold, thermal shutdown protection may become activated only at higher ambient temperatures.

## SLG59M1709V Start-up Inrush Current Considerations with Capacitive Loads

In distributed power applications, the SLG59M1709V is generally implemented on the outboard or downstream side of switching regulator dc/dc converters with internal overcurrent protection. As an adjustable output voltage slew-rate load switch, it is important to understand the start-up operation of the SLG59M1709V with capacitive loads. An equivalent circuit of the SLG59M1709V's slew-rate control loop with capacitors at its VIN and VOUT pins is shown in Figure 1:

An Ultra-small, $4 \mathrm{~m} \Omega$, 4 A Load Switch with Multiple Protection Features

## SLG59M1709V Start-up Inrush Current Considerations with Capacitive Loads (continued)



Figure 1. SLG59M1709V's Equivalent Slew-rate Control Loop Circuit.
For a desired $\mathrm{V}_{\text {OUT }}$ slew-rate $\left(\mathrm{V}_{\mathrm{OUT}(\mathrm{SR})}\right)$, a corresponding $\mathrm{C}_{\text {SLEW }}$ value is selected. At the VOUT pin and with $\mathrm{ON}=\mathrm{LOW}$, the internal FET is OFF, $\mathrm{V}_{\text {OUT }}$ is initially at 0 V , and there is no stored charge on $\mathrm{C}_{\text {LOAD }}$. When a low-to-high transition is applied to the IC's ON pin, an internal current source $\left(\mathrm{I}_{1}\right)$ is enabled which, in turn, charges the external slew-rate capacitor, C CLEW. The SLG59M1709V's internal micropower op amp sets the circuit's $\mathrm{V}_{\mathrm{OUT}(\mathrm{SR})}$ based on the slew rate of the nodal voltage at its non-inverting pin (the voltage at the CAP pin).

As a function of $\mathrm{V}_{\text {OUT(SR) }}$ and $\mathrm{C}_{\text {LOAD }}$, a 1 st-order expression for the circuit's $F E T$ current (and inrush current) when a low-to-high transition on the ON pin is applied becomes:

$$
\text { Start-up Current } \mathrm{I}_{\mathrm{DS}} \text { or } \mathrm{I}_{\mathrm{INRUSH}}=\mathrm{V}_{\mathrm{OUT}(\mathrm{SR})} \times \mathrm{C}_{\mathrm{LOAD}}
$$

From the expression above and for a given $\mathrm{V}_{\mathrm{OUT}(\mathrm{SR})}$, $\mathrm{C}_{\text {LOAD }}$ determines the magnitude of the inrush current; that is, for large values of $\mathrm{C}_{\text {LOAD }}$, large inrush currents can result. If the inrush currents are large enough to trigger the overcurrent protection of an upstream dc/dc converter, the system can be shut down.

In applications where the desired $V_{\text {OUT(SR) }}$ is fast and $C_{\text {LOAD }}$ is very large ( $>200 \mu \mathrm{~F}$ ), there is a secondary effect on the observed $\mathrm{V}_{\text {OUT(SR) }}$ attributed to the SLG59M1709V's internal short-circuit current limit monitor (its SCL monitor). If the resultant inrush current is larger than the IC's $I_{S C L}$ threshold, the SCL current monitor limits the inrush current and the current to charge $C_{\text {LOAD }}$ until the $\mathrm{I}_{\mathrm{SCL}}$ OFF threshold is crossed $(\sim 0.3 \mathrm{~V})$. During the time the SCL monitor's been activated, the inrush current profile may exhibit an observable reduction in $\mathrm{V}_{\mathrm{OUT}(\mathrm{SR})}$ as shown in Figure 2 where $\mathrm{C}_{\text {SLEW }}$ was set to 4 nF and $470 \mu \mathrm{~F}$ was chosen for $\mathrm{C}_{\text {LOAD }}$.

An Ultra-small, 4 m , 4 A Load Switch with Multiple Protection Features

## SLG59M1709V Start-up Inrush Current Considerations with Capacitive Loads (continued)



Figure 2. A SLG59M1709V with $\mathrm{C}_{\text {SLEW }}$ set to 4 nF and $470 \mu \mathrm{~F}$ for $\mathrm{C}_{\text {LOAD }}$. $\mathrm{C}_{\text {LOAD }}$-to- $\mathrm{C}_{\text {SLEW }}$ ratio is greater than 33,600. Note that the internal SCL monitor's been triggered and $\mathrm{V}_{\text {OUT(SR) }}$ is reduced until $\mathrm{V}_{\text {OUT }}$ reaches $\sim 0.3 \mathrm{~V}$.

A closer analysis of the IC's internal slew-control large-scale yields the following:

$$
\frac{I_{\mathrm{SCL}}}{\mathrm{C}_{\mathrm{LOAD}}}=\mathrm{M}_{\mathrm{SR}} \times \frac{\mathrm{I}_{1}}{\mathrm{C}_{\mathrm{SLEW}}}
$$

where
$I_{S C L}=I C$ 's short-circuit current limit threshold, typically 0.5 A ;
$M_{S R}=A n$ internal slew-rate multiplier from the IC's CAP pin to the VOUT pin;
$l_{1}=A n$ internal current source to charge the external capacitor ( $C_{S L E W}$ ).
Rearranging the equation to isolate both $\mathrm{C}_{\text {LOAD }}$ and $\mathrm{C}_{\text {SLEW }}$ yields the following:

$$
\frac{\mathrm{C}_{\mathrm{LOAD}}}{\mathrm{C}_{\mathrm{SLEW}}}=\frac{\mathrm{I}_{\mathrm{SCL}}}{\mathrm{I}_{1} \times \mathrm{M}_{\mathrm{SR}}}
$$

For the SLG59M1709V device, the right-hand side of the expression is approximately 33,600 after taking into account part-to-part variations because of process, voltage, and temperature.

Referring to the configuration of Figure 2's scope capture, the $C_{\text {LOAD }}-t o-C_{\text {SLEW }}$ ratio is $117,500(470 \mu \mathrm{~F} / 4 \mathrm{nF})$ where it is evident that the SCL monitor circuit is charging CLOAD shortly after a low-to-high ON transition. If it is desired to avoid a reduction in $V_{\text {OUT(SR) }}$, the choices are decreasing $C_{\text {LOAD }}$ and/or increasing $C_{\text {SLEW }}$ so that the ratio is always less than 33,600 including taking into account external capacitor tolerances for initial accuracy and temperature.

As shown in Figure 3 , it was chosen to reduce $V_{\text {OUT(SR) }}$ by increasing $C_{S L E W}$ to $15 n \mathrm{~F}$ while keeping $\mathrm{C}_{\text {LOAD }}$ at $470 \mu \mathrm{~F}$. With this configuration, the ratio of $C_{\text {LOAD }}$ to $C_{S L E W}$ is about 31,333 (smaller than 33,600). Upon a low-to-high transition on the ON pin, the $\mathrm{V}_{\text {OUT }}$ increases smoothly with no evidence of SCL monitor's interaction.

## SLG59M1709V Start-up Inrush Current Considerations with Capacitive Loads (continued)



Figure 3. A SLG59M1709V with $\mathrm{C}_{\text {SLEW }}$ set to 15 nF and $470 \mu \mathrm{~F}$ retained for $\mathrm{C}_{\text {LOAD }}$ $\mathrm{C}_{\text {LOAD-to- }} \mathrm{C}_{\text {SLEW }}$ ratio is smaller than 33,600 . Note smooth $\mathrm{V}_{\text {OUT }}$ transition.

## Power Dissipation

The junction temperature of the SLG59M1709V depends on different factors such as board layout, ambient temperature, and other environmental factors. The primary contributor to the increase in the junction temperature of the SLG59M1709V is the power dissipation of its power MOSFET. Its power dissipation and the junction temperature in nominal operating mode can be calculated using the following equations:

$$
\mathrm{PD}=\mathrm{RDS}_{\mathrm{ON}} \times \mathrm{I}_{\mathrm{DS}}{ }^{2}
$$

where:
PD = Power dissipation, in Watts (W)
RDS $_{\text {ON }}=$ Power MOSFET ON resistance, in Ohms ( $\Omega$ )
$\mathrm{I}_{\mathrm{DS}}=$ Output current, in Amps (A)
and

$$
\mathrm{T}_{J}=\mathrm{PD} \times \theta_{\mathrm{JA}}+\mathrm{T}_{\mathrm{A}}
$$

where:
$\mathrm{T}_{\mathrm{J}}=$ Junction temperature, in Celsius degrees ( ${ }^{\circ} \mathrm{C}$ )
$\theta_{\mathrm{JA}}=$ Package thermal resistance, in Celsius degrees per Watt ( ${ }^{\circ} \mathrm{C} / \mathrm{W}$ )
$\mathrm{T}_{\mathrm{A}}=$ Ambient temperature, in Celsius degrees ( ${ }^{\circ} \mathrm{C}$ )

## Power Dissipation (continued)

During active current-limit operation, the SLG59M1709V's power dissipation can be calculated by taking into account the voltage drop across the load switch $\left(\mathrm{V}_{\mathrm{IN}^{-}}-\mathrm{V}_{\mathrm{OUT}}\right)$ and the magnitude of the output current in active current-limit operation ( $\mathrm{I}_{\mathrm{ACL}}$ ):

$$
\begin{gathered}
\mathrm{PD}=\left(\mathrm{V}_{\left.\mathrm{IN}^{-}-\mathrm{V}_{\mathrm{OUT}}\right) \times \mathrm{I}_{\mathrm{ACL}} \text { or }}^{\mathrm{PD}=\left(\mathrm{V}_{\mathrm{IN}}-\left(\mathrm{R}_{\mathrm{LOAD}} \times \mathrm{I}_{\mathrm{ACL}}\right)\right) \times \mathrm{I}_{\mathrm{ACL}}}\right.
\end{gathered}
$$

where:
$\mathrm{PD}=$ Power dissipation, in Watts (W)
$\mathrm{V}_{\mathrm{IN}}=$ Input Voltage, in Volts (V)
$R_{\text {LOAD }}=$ Load Resistance, in Ohms ( $\Omega$ )
$\mathrm{I}_{\mathrm{ACL}}=$ Output limited current, in Amps (A)
$\mathrm{V}_{\text {OUT }}=\mathrm{R}_{\text {LOAD }} \times \mathrm{I}_{\text {ACL }}$
For more information on GreenFET load switch features, please visit our website and see App Note "AN-1068 GreenFET and High Voltage GreenFET Load Switch Basics".

## Layout Guidelines:

1. The VDD pin needs a $0.1 \mu \mathrm{~F}$ (or larger) external capacitor to smooth pulses from the power supply. Locate this capacitor as close as possible to the SLG59M1709V's pin 1.
2. Since the VIN and VOUT pins dissipate most of the heat generated during high-load current operation, it is highly recommended to make power traces as short, direct, and wide as possible. A good practice is to make power traces with an absolute minimum widths of 15 mils ( 0.381 mm ) per Ampere. A representative layout, shown in Figure 4, illustrates proper techniques for heat to transfer as efficiently as possible out of the device;
3. To minimize the effects of parasitic trace inductance on normal operation, it is recommended to connect input $\mathrm{C}_{\mathbb{I N}}$ and output C LOAD low-ESR capacitors as close as possible to the SLG59M1709V's VIN and VOUT pins;
4. The GND pin should be connected to system analog or power ground plane.

## SLG59M1709V Evaluation Board:

A GreenFET Evaluation Board for SLG59M1709V is designed according to the statements above and is illustrated on Figure 4. Please note that evaluation board has D_Sense and S_Sense pads. They cannot carry high currents and dedicated only for $\mathrm{RDS}_{\mathrm{ON}}$ evaluation.


Figure 4. SLG59M1709V Evaluation Board.


Figure 5. SLG59M1709V Evaluation Board Connection Circuit.

## Basic Test Setup and Connections



Figure 6. Typical connections for GreenFET Evaluation.

## EVB Configuration

1. Connect oscilloscope probes to VIN, VOUT, ON, etc.;
2. Turn on Power Supply 1 and set desired $\mathrm{V}_{\mathrm{DD}}$ from 2.5 V ...5.5 V range;
3. Turn on Power Supply 2 and set desired $\mathrm{V}_{\mathrm{IN}}$ from $0.8 \mathrm{~V} \ldots \mathrm{~V}_{\mathrm{DD}}$ range;
4. Toggle the ON signal High or Low to observe SLG59M1709V operation.


PPPPP - Part ID Field
WW - Date Code Field ${ }^{1}$
NNN - Lot Traceability Code Field ${ }^{1}$
A - Assembly Site Code Field ${ }^{2}$
RR - Part Revision Code Field ${ }^{2}$
Note 1: Each character in code field can be alphanumeric A-Z and 0-9
Note 2: Character in code field can be alphabetic A-Z

An Ultra-small, $4 \mathrm{~m} \Omega$, 4 A Load Switch with Multiple Protection Features

Package Drawing and Dimensions
16 Lead STQFN Package $1.6 \mathrm{~mm} \times 2.5 \mathrm{~mm}$ (Fused Lead)


Top View
BTM View


Side View

Unit: mm

| Symbol | Min | Nom. | Max | Symbol | Min | Nom. | Max |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | 0.50 | 0.55 | 0.60 | D | 2.45 | 2.50 | 2.55 |
| A1 | 0.005 | - | 0.05 | E | 1.55 | 1.60 | 1.65 |
| A2 | 0.10 | 0.15 | 0.20 | L | 0.25 | 0.30 | 0.35 |
| b | 0.13 | 0.18 | 0.23 | L1 | 0.64 | 0.69 | 0.74 |
| e | 0.40 BSC |  |  |  | L2 | 0.15 | 0.20 |
|  | 0.25 |  |  |  |  |  |  |

## SLG59M1709V

An Ultra-small, 4 m , 4 A Load Switch with Multiple Protection Features

## SLG59M1709V 16-pin STQFN PCB Landing Pattern



Unit: um

An Ultra-small, $4 \mathrm{~m} \Omega$, 4 A Load Switch with Multiple Protection Features

## Tape and Reel Specifications

| Package Type | \# of Pins | Nominal Package Size [mm] | Max Units |  | Reel \& Hub Size [mm] | Leader (min) |  | Trailer (min) |  | Tape Width [mm] | Part <br> Pitch <br> [mm] |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | per Reel | per Box |  | Pockets | Length [mm] | Pockets | Length [mm] |  |  |
| $\begin{array}{\|c\|} \hline \text { STQFN } \\ 16 \mathrm{~L} \\ 1.6 \times 2.5 \mathrm{~mm} \\ 0.4 \mathrm{P} \mathrm{FCA} \\ \text { Green } \end{array}$ | 16 | $\begin{aligned} & 1.6 x 2.5 \mathrm{x} \\ & 0.55 \mathrm{~mm} \end{aligned}$ | 3000 | 3000 | 178/60 | 100 | 400 | 100 | 400 | 8 | 4 |

## Carrier Tape Drawing and Dimensions

| Package Type | $\begin{aligned} & \text { PocketBTMF } \\ & \text { Length } \end{aligned}$ | PocketBTM Width | Pocket Depth | Index Hole Pitch | Pocket Pitch | Index Hole Diameter | Index Hole to Tape Edge | Index Hole to Pocket Center | Tape Width |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A0 | B0 | K0 | P0 | P1 | D0 | E | F | W |
| $\begin{array}{\|c\|} \hline \text { STQFN 16L } \\ 1.6 \times 2.5 \mathrm{~mm} \\ 0.4 \mathrm{P} \mathrm{FCA} \\ \text { Green } \end{array}$ | 1.8 | 2.8 | 0.7 | 4 | 4 | 1.55 | 1.75 | 3.5 | 8 |



Refer to EIA-481 specification

## Recommended Reflow Soldering Profile

Please see IPC/JEDEC J-STD-020: latest revision for reflow profile based on package volume of $2.2 \mathrm{~mm}^{3}$ (nominal). More information can be found at www.jedec.org.

An Ultra-small, $4 \mathrm{~m} \Omega$, 4 A Load Switch with Multiple Protection Features

Revision History

| Date | Version | Change |
| :---: | :---: | :--- |
| $2 / 4 / 2022$ | 1.02 | Updated Company name and logo <br> Fixed typos |
| $10 / 19 / 2018$ | 1.01 | Updated style and formatting <br> Added Layout Guidelines <br> Fixed typos |
| $1 / 30 / 2017$ | 1.00 | Production Release |

# IMPORTANT NOTICE AND DISCLAIMER 

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

## Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

## Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.

## Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

