

An Ultra-small 1.6 mm², 17 mΩ, 2.5 A, 125°C-Rated Internally-protected Load Switch with Discharge

General Description

The SLG59M1658V is a high performance 17 m Ω , 2.5 A single-channel nFET load switch which can operate with a 2.5 V to 5.5 V V_{DD} supply to switch power rails from as low as 0.9 V up to the supply voltage. The SLG59M1658V incorporates two-level overload current protection, thermal shutdown protection, fast output voltage discharge, and in-rush current control which can easily be adjusted by a small external capacitor.


Using a proprietary MOSFET design, the SLG59M1658V achieves a stable 17 m Ω RDS $_{ON}$ across a wide input voltage range. In addition, the SLG59M1658V's package also exhibits low thermal resistance for high-current operation using Renesas's proprietary CuFET technology.

Fully specified over the -40 $^{\circ}$ C to 125 $^{\circ}$ C temperature range, the SLG59M1658V is packaged in a space-efficient, low thermal resistance, RoHS-compliant 1.0 mm x 1.6 mm STDFN package.

Features

- 1.0 x 1.6 x 0.55 mm STDFN 8L package (2 fused pins for drain and 2 fused pins for source)
- Logic level ON pin capable of supporting 0.85 V CMOS Logic
- · User selectable ramp rate with external capacitor
- 17 m Ω RDS_{ON} while supporting 2.5 A
- · Discharges load when off
- Two Over Current Protection Modes
 - · Short Circuit Current Limit
 - · Active Current Limit
- Over Temperature Protection
- · Pb-Free / Halogen-Free / RoHS compliant
- Operating Temperature: -40 °C to 125°C
- Operating Voltage: 2.5 V to 5.5 V


Pin Configuration



Applications

- · Notebook Power Rail Switching
- Tablet Power Rail Switching
- · Smartphone Power Rail Switching

Block Diagram







Pin Description

Pin#	Pin Name	Туре	Pin Description
1	VDD	PWR	With an internal 1.8 V UVLO threshold, VDD supplies the power for the operation of the load switch and internal control circuitry. Bypass the VDD pin to GND with a 0.1 μ F (or larger) capacitor.
2	ON	Input	A low-to-high transition on this pin initiates the operation of the SLG59M1658V's state machine. ON is a CMOS input with V _{IL} < 0.25 V and V _{IH} > 0.85 V thresholds. While there is an internal pull-down circuit to GND (~4 M Ω), connect this pin directly to a general-purpose output (GPO) of a microcontroller, an application processor, or a system controller. Do not allow this pin to be open-circuited.
3, 4	D	MOSFET	Drain terminal connection of the n-channel MOSFET (2 pins fused for V_D). Connect at least a low-ESR 0.1 μ F capacitor from this pin to ground. Capacitors used at V_D should be rated at 10 V or higher.
5, 6	S	MOSFET	Source terminal connection of the n-channel MOSFET (2 pins fused for V_S). Connect a low-ESR capacitor from this pin to ground and consult the Electrical Characteristics table for recommended C_{LOAD} range. Capacitors used at V_S should be rated at 10 V or higher.
7	CAP	Input	A low-ESR, stable dielectric, ceramic surface-mount capacitor connected from CAP pin to GND sets the V_S slew rate and overall turn-on time of the SLG59M1658V. For best performance C_{SLEW} value should be \geq 1.5 nF and voltage level should be rated at 10 V or higher.
8	GND	GND	Ground connection. Connect this pin to system analog or power ground plane.

Ordering Information

Part Number	Туре	Production Flow
SLG59M1658V	STDFN 8L	Extended Industrial, -40 °C to 125 °C
SLG59M1658VTR	STDFN 8L (Tape and Reel)	Extended Industrial, -40 °C to 125 °C

000-0059M1658-101 Page 2 of 14



Absolute Maximum Ratings

Parameter	Description	Conditions	Min.	Тур.	Max.	Unit
V _{DD}	Power Supply				7	V
V _D to GND	Load Switch Input Voltage to GND		-0.3		7	V
V _S to GND	Load Switch Output Voltage to GND		-0.3		V _D	V
ON and CAP to GND	ON and CAP Pin Voltages to GND		-0.3		7	V
T _S	Storage Temperature		-65		150	°C
ESD _{HBM}	ESD Protection	Human Body Model	2000			V
ESD _{CDM}	ESD Protection	Charged Device Model	1000			V
MSL	Moisture Sensitivity Level				1	
θ_{JA}	Thermal Resistance	1.0 x 1.6 mm, 8L STDFN; Determined using 1 in ² , 1 oz. copper pads under each VD and VS terminals and FR4 pcb material		74		°C/W
W _{DIS}	Package Power Dissipation				0.4	W
MOSFET IDS	Max Continuous Switch Current				2.5	Α
		For no more than 1 ms with 1% duty cycle			3.5	Α

Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Electrical Characteristics

 T_A = -40 to 125 °C (unless otherwise stated)

Parameter	Description	Conditions	Min.	Тур.	Max.	Unit
V _{DD}	Power Supply Voltage	-40 to 125°C	2.5		5.5	V
V _{DD_UVLO}	V _{DD} Undervoltage Lockout Threshold	V _{DD} ↑		1.8		V
		when OFF; T _A = 70 °C; V _S = 0 V; V _D = V _{DD} = 5.5 V			1	μА
I _{DD}	Power Supply Current (PIN 1)	when OFF; $T_A = 85 ^{\circ}\text{C}$; $V_S = 0 \text{V}$; $V_D = V_{DD} = 5.5 \text{V}$			1	μА
		when OFF; $T_A = 125 ^{\circ}\text{C}$; $V_S = 0 \text{V}$; $V_D = V_{DD} = 5.5 \text{V}$			1	μА
		when ON, no Load		75	100	μΑ
		T _A 25°C @ 100 mA		17	20.4	mΩ
RDS_{ON}	Static Drain to Source ON Resistance	T _A 85°C @ 100 mA		20.5	24	mΩ
		T _A 125°C @ 100 mA		24	28.8	mΩ
V_{D}	Drain Voltage		0.9		V_{DD}	V
		V _D = V _{DD} = 5.5 V; V _S = 0 V; ON = 0 V; T _A = 70°C			1	μА
I _{FET_OFF}	MOSFET OFF Leakage Current	V _D = V _{DD} = 5.5 V; V _S = 0 V; ON = 0 V; T _A = 85°C			1	μА
		V _D = V _{DD} = 5.5 V; V _S = 0 V; ON = 0 V; T _A = 125°C			5	μА
T _{ON_Delay}	ON pin Delay Time	50% ON to Ramp Begin		200		μs

000-0059M1658-101 Page 3 of 14





Electrical Characteristics (continued)

 T_A = -40 to 125 °C (unless otherwise stated)


Parameter	Description	Conditions	Min.	Тур.	Max.	Unit
		10% V _S to 90% V _S	Co	onfigurable	e ¹	V/ms
$V_{S(SR)}$	Slew Rate	Example: C_{SLEW} (PIN 7) = 4 nF, V_{DD} = V_{D} = 5 V, C_{LOAD} = 10 μ F, R_{LOAD} = 20 Ω		3.3		V/ms
		50% ON to 90% V _S	Co	onfigurable	e ¹	ms
T _{Total_ON}	Total Turn On Time	Example: C_{SLEW} (PIN 7) = 4 nF, V_{DD} = V_{D} = 5 V, C_{LOAD} = 10 μ F, R_{LOAD} = 20 Ω		1.50		ms
T _{OFF_Delay}	OFF Delay Time	50% ON to V_S Fall Start, $V_{DD} = V_D = 5 V$, no C_{LOAD} , $R_{LOAD} = 20 \Omega$		8		μs
T _{FALL}	V _S Fall Time	90% V_S to 10% V_S , V_{DD} = V_D = 5 V , no C_{LOAD} , R_{LOAD} = 20 Ω		3.3		μs
C_{LOAD}	Output Load Capacitance	C _{LOAD} connected from V _S to GND			500	μF
R _{DIS}	Discharge Resistance		100	200	300	Ω
ON_V _{IH}	High Input Voltage on ON pin		0.85		V _{DD}	V
ON_V _{IL}	Low Input Voltage on ON pin		-0.3	0	0.25	V
1	Active Current Limit (I _{ACL})	MOSFET will automatically limit current when $V_S > 250 \text{ mV}$		4.5		Α
I _{LIMIT}	Short Circuit Current Limit (I _{SCL})	MOSFET will automatically limit current when $V_{\rm S}$ < 250 mV		0.5		Α
THERMON	Thermal shutoff turn-on temperature			150		°C
THERM _{OFF}	Thermal shutoff turn-off temperature			130		°C
THERM _{TIME}	Thermal shutoff time				1	ms

^{1.} Refer to table for configuration details.

000-0059M1658-101 Page 4 of 14



$\rm T_{Total_ON}, \rm T_{ON_Delay}$ and Slew Rate Measurement




Note: Rise and Fall times of the ON signal are 100 ns

000-0059M1658-101 Page 5 of 14




Typical Performance Characteristics

$\ensuremath{\mathsf{RDS_{ON}}}$ vs. $\ensuremath{\mathsf{V_{DD}}},$ and Temperature




$\rm RDS_{ON}$ vs. $\rm V_D$ and $\rm V_{DD}$




000-0059M1658-101 Page 6 of 14



 $V_{S(SR)}$ vs. Temperature, V_D , V_{DD} , and C_{SLEW}



 $\rm T_{Total~ON}$ vs. $\rm C_{SLEW}, \, \rm V_D, \, \rm V_{DD}, \, and \, Temperature$



000-0059M1658-101 Page 7 of 14



Typical Operation Waveforms




Figure 1. Typical Turn ON operation waveform for V_{DD} = V_D = 5 V, C_{SLEW} = 4 nF, C_{LOAD} = 10 μ F, R_{LOAD} = 20 Ω



Figure 2. Typical Turn ON operation waveform for V_{DD} = V_D = 5 V, C_{SLEW} = 12 nF, C_{LOAD} = 10 μ F, R_{LOAD} = 20 Ω

000-0059M1658-101 Page 8 of 14






Figure 3. Typical Turn OFF operation waveform for V_{DD} = V_D = 5 V, C_{SLEW} = 4 nF, no C_{LOAD}, R_{LOAD} = 20 Ω




Figure 4. Typical Turn OFF operation waveform for V_{DD} = V_D = 5 V, C_{SLEW} = 4 nF, C_{LOAD} = 10 μ F, R_{LOAD} = 20 Ω

000-0059M1658-101 Page 9 of 14





SLG59M1658V Power-Up/Power-Down Sequence Considerations

To ensure glitch-free power-up under all conditions, apply V_{DD} first, followed by V_{D} after V_{DD} exceeds 1 V. Then allow V_{D} to reach 90% of its max value before toggling the ON pin from Low-to-High. Likewise, power-down in reverse order.

If V_{DD} and V_{D} need to be powered up simultaneously, glitching can be minimized by having a suitable load capacitor. A 10 μ F C_{LOAD} will prevent glitches for rise times of V_{DD} and V_{D} higher than 2 ms.

If the ON pin is toggled HIGH before V_{DD} and V_{D} have reached their steady-state values, the IPS timing parameters may differ from datasheet specifications.

The slew rate of output V_S follows a linear ramp set by a capacitor connected to the CAP pin. A larger capacitor value at the CAP pin produces a slower ramp, reducing inrush current from capacitive loads.

SLG59M1658V Current Limiting

The SLG59M1658V has two modes of current limiting, differentiated by the output (Source pin) voltage.

1. Standard Current Limiting Mode (with Thermal Protection)

When V(S) > 250 mV, the output current is initially limited to the Active Current Limit specification given in the Electrical Characteristics table. The current limiting circuit is very fast and responds within a few micro-seconds to sudden loads. When overload is sensed, the current limiting circuit increases the FET resistance to keep the current from exceeding the Active Current Limit.

However, if an overload condition persists, the die temperature rise due to the increased FET resistance while at maximum current can activate Thermal Protection. If the die temperature exceeds the THERM_{ON} specification, the FET is shut completely OFF, allowing the die to cool. When the die cools to the THERM_{OFF} temperature, the FET is allowed to turn back on. This process may repeat as long as the overload condition is present.

2. Short Circuit Current Limiting Mode (with Thermal Protection)


When V(S) < 250 mV (which is the case with a hard short, such as a solder bridge on the power rail), the current is limited to approximately 500 mA. Thermal Protection is also present, but since the Short Circuit Current Limit is much lower than Standard Current Limit, activation may only occur at higher ambient temperatures.

For more information on GreenFET load switch features, please visit our website and see App Note "AN-1068 GreenFET and High Voltage GreenFET Load Switch Basics.

000-0059M1658-101 Page 10 of 14



Package Top Marking System Definition




ABC - Part Serial Number Field each A, B, and C character can be A-Z and 0-9

000-0059M1658-101 Page 11 of 14



Package Drawing and Dimensions

8 Lead STDFN Package 1.0 x 1.6 mm (Fused Lead)



Symbol	Min	Nom.	Max	Symbol	Min	Nom.	Max
Α	0.50	0.55	0.60	D	1.55	1.60	1.65
A1	0.005	-	0.060	E	0.95	1.00	1.05
A2	0.10	0.15	0.20	L	0.35	0.40	0.45
b	0.13	0.18	0.23	L1	0.10	0.15	0.20
е	0.40 BSC			S	(0.2 REF	

000-0059M1658-101 Page 12 of 14




Tape and Reel Specifications

Dookogo	# of	Nominal	Nominal Max Units		Reel &	Leader (min)		Trailer (min)		Tape	Part
Package Type	# OI Pins	Package Size [mm]	per Reel	per Box	Hub Size [mm]	Pockets	Length [mm]	Pockets	Length [mm]	Width [mm]	Pitch [mm]
STDFN 8L 1x1.6mm 0.4P FC Green		1.0 x 1.6 x 0.55	3,000	3,000	178 / 60	100	400	100	400	8	4

Carrier Tape Drawing and Dimensions

Package Type	PocketBTM Length	PocketBTM Width	Pocket Depth	Index Hole Pitch	Pocket Pitch	Index Hole Diameter	Index Hole to Tape Edge		Tape Width
	A0	В0	K0	P0	P1	D0	E	F	W
STDFN 8L 1x1.6mm 0.4P FC Green	1.12	1.72	0.7	4	4	1.55	1.75	3.5	8



Recommended Reflow Soldering Profile

Please see IPC/JEDEC J-STD-020: latest revision for reflow profile based on package volume of 0.88 mm³ (nominal). More information can be found at www.jedec.org.

000-0059M1658-101 Page 13 of 14





Revision History

Date	Version	Change
2/14/2022	1.01	Renesas rebranding Fixed typos
2/23/2017	1.00	Production Release

000-0059M1658-101 Page 14 of 14

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.