## RENESAS

# RMQCEA3636DGBA, RMQCEA3618DGBA

36-Mbit DDR<sup>™</sup> II+ SRAM 2-word Burst

R10DS0245EJ0100 Rev. 1.00 Jul. 15, 2015

## Architecture (2.5 Cycle Read latency) with ODT

## Description

The RMQCEA3636DGBA is a 1,048,576-word by 36-bit and the RMQCEA3618DGBA is a 2,097,152-word by 18-bit synchronous quad data rate static RAM fabricated with advanced CMOS technology using full CMOS six-transistor memory cell. It integrates unique synchronous peripheral circuitry and a burst counter. All input registers are controlled by an input clock pair (K and /K) and are latched on the positive edge of K and /K. These products are suitable for applications which require synchronous operation, high speed, low voltage, high density and wide bit configuration. These products are packaged in 165-pin plastic FBGA package.


## Features

- Power Supply
  - 1.8 V for core (V<sub>DD</sub>), 1.4 V to V<sub>DD</sub> for I/O (V<sub>DDQ</sub>)
- Clock
  - Fast clock cycle time for high bandwidth
  - Two input clocks (K and /K) for precise DDR timing at clock rising edges only
  - Two output echo clocks (CQ and /CQ) simplify data capture in high-speed systems
  - Clock-stop capability with µs restart
- I/O
  - Common data input/output bus
  - Pipelined double data rate operation
  - HSTL I/O
  - User programmable output impedance
  - PLL circuitry for wide output data valid window and future frequency scaling
  - Data valid pin (QVLD) to indicate valid data on the output
- Function
  - Two-tick burst for low DDR transaction size
  - Internally self-timed write control
  - Simple control logic for easy depth expansion
  - JTAG 1149.1 compatible test access port
- Package
  - 165 FBGA package (13 x 15 x 1.4 mm)



## **Orderable Part Name Definition**

Column No.	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22
Example	R	М	Q	X	X	Α	X	X	X	X	D	G	В	Α	•	1	8	2	#	Α	С	0





## **Order Information**

Orderable Part Name	Organization (word x bit)	Cycle time	Clock frequency	Operating Ambient Temperature	Core Supply Voltage (V)	Package
RMQCEA3636DGBA-182#AC0	1M x 36	1.81ns	550MHz	$T_{A} = -40$ to $85^{\circ}C$	$1.8\pm0.1$	165-pin
RMQCEA3636DGBA-202#AC0		2.00ns	500MHz			PLASTIC BGA
RMQCEA3618DGBA-182#AC0	2M x 18	1.81ns	550MHz			(13 x 15)
RMQCEA3618DGBA-202#AC0		2.00ns	500MHz			Pb-free



## Pin Arrangement

#### [RMQCEA3636DGBA]

#### 1M x 36

#### (Top View)

	1	2	3	4	5	6	7	8	9	10	11
Α	/CQ	NC	SA	R-/W	/BW2	/K	/BW1	/LD	SA	NC	CQ
в	NC	DQ27	DQ18	SA	/BW3	K	/BW0	SA	NC	NC	DQ8
С	NC	NC	DQ28	$V_{\text{SS}}$	SA	NC	SA	V <sub>SS</sub>	NC	DQ17	DQ7
D	NC	DQ29	DQ19	Vss	Vss	Vss	Vss	Vss	NC	NC	DQ16
Е	NC	NC	DQ20	$V_{\text{DDQ}}$	V <sub>SS</sub>	V <sub>SS</sub>	$V_{SS}$	$V_{DDQ}$	NC	DQ15	DQ6
F	NC	DQ30	DQ21	Vddq	Vdd	Vss	Vdd	Vddq	NC	NC	DQ5
G	NC	DQ31	DQ22	Vddq	Vdd	Vss	Vdd	Vddq	NC	NC	DQ14
н	/DOFF	$V_{REF}$	$V_{\text{DDQ}}$	V <sub>DDQ</sub>	V <sub>DD</sub>	Vss	V <sub>DD</sub>	V <sub>DDQ</sub>	$V_{\text{DDQ}}$	V <sub>REF</sub>	ZQ
J	NC	NC	DQ32	V <sub>DDQ</sub>	V <sub>DD</sub>	Vss	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	DQ13	DQ4
κ	NC	NC	DQ23	Vddq	Vdd	Vss	Vdd	Vddq	NC	DQ12	DQ3
L	NC	DQ33	DQ24	Vddq	Vss	Vss	Vss	Vddq	NC	NC	DQ2
м	NC	NC	DQ34	$V_{\text{SS}}$	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	NC	DQ11	DQ1
Ν	NC	DQ35	DQ25	Vss	SA	SA	SA	Vss	NC	NC	DQ10
Ρ	NC	NC	DQ26	SA	SA	QVLD	SA	SA	NC	DQ9	DQ0
R	TDO	ТСК	SA	SA	SA	ODT	SA	SA	SA	TMS	TDI

Notes: 1. Address expansion order for future higher density SRAMs:  $9A \rightarrow 3A \rightarrow 10A \rightarrow 2A \rightarrow 7A \rightarrow 5B$ .

2. NC pins can be left floating or connected to 0V to  $V_{DDQ}$ 



#### [RMQCEA3618DGBA]

2M x 18

(Top View)

	1	2	3	4	5	6	7	8	9	10	11
Α	/CQ	NC	SA	R-/W	/BW1	/K	NC	/LD	SA	SA	CQ
в	NC	DQ9	NC	SA	NC	K	/BW0	SA	NC	NC	DQ8
С	NC	NC	NC	Vss	SA	NC	SA	Vss	NC	DQ7	NC
D	NC	NC	DQ10	Vss	Vss	Vss	Vss	Vss	NC	NC	NC
Е	NC	NC	DQ11	$V_{\text{DDQ}}$	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	$V_{\text{DDQ}}$	NC	NC	DQ6
F	NC	DQ12	NC	Vddq	Vdd	Vss	V <sub>DD</sub>	$V_{\text{DDQ}}$	NC	NC	DQ5
G	NC	NC	DQ13	Vddq	Vdd	Vss	V <sub>DD</sub>	$V_{\text{DDQ}}$	NC	NC	NC
н	/DOFF	$V_{REF}$	$V_{\text{DDQ}}$	$V_{\text{DDQ}}$	V <sub>DD</sub>	V <sub>SS</sub>	$V_{DD}$	$V_{\text{DDQ}}$	$V_{DDQ}$	$V_{REF}$	ZQ
J	NC	NC	NC	$V_{\text{DDQ}}$	V <sub>DD</sub>	V <sub>SS</sub>	$V_{DD}$	$V_{\text{DDQ}}$	NC	DQ4	NC
к	NC	NC	DQ14	Vddq	Vdd	Vss	Vdd	Vddq	NC	NC	DQ3
L	NC	DQ15	NC	Vddq	Vss	Vss	Vss	$V_{\text{DDQ}}$	NC	NC	DQ2
м	NC	NC	NC	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	NC	DQ1	NC
Ν	NC	NC	DQ16	Vss	SA	SA	SA	Vss	NC	NC	NC
Р	NC	NC	DQ17	SA	SA	QVLD	SA	SA	NC	NC	DQ0
R	TDO	ТСК	SA	SA	SA	ODT	SA	SA	SA	TMS	TDI

Notes: 1. Address expansion order for future higher density SRAMs:  $9A \rightarrow 3A \rightarrow 10A \rightarrow 2A \rightarrow 7A \rightarrow 5B$ .

2. NC pins can be left floating or connected to 0V to  $V_{DDQ}$ 



## **Pin Descriptions**

Name	I/O type	Descriptions	Note
SA	Input	Synchronous address inputs: These inputs are registered and must meet the setup and hold times around the rising edge of K. These inputs are ignored when device is deselected.	
/LD	Input	Synchronous load: This input is brought low when a bus cycle sequence is to be defined. This definition includes address and READ / WRITE direction.	
R-/W	Input	Synchronous read / write Input: When /LD is low, this input designates the access type (READ when R-/W is high, WRITE when R-/W is low) for the loaded address. R-/W must meet the setup and hold times around the rising edge of K.	
/BW <sub>x</sub>	Input	Synchronous byte writes: When low, these inputs cause their respective byte to be registered and written during WRITE cycles. These signals are sampled on the same edge as the corresponding data and must meet setup and hold times around the rising edges of K and /K for each of the rising edge comprising the WRITE cycle. See Byte Write Truth Table for signal to data relationship.	
К, /К	Input	Input clock: This input clock pair registers address and control inputs on the rising edge of K, and registers data on the rising edge of K and the rising edge of /K. /K is ideally 180 degrees out of phase with K. All synchronous inputs must meet setup and hold times around the clock rising edges. These balls cannot remain V <sub>REF</sub> level.	
/DOFF	Input	PLL disable: When low, this input causes the PLL to be bypassed for stable, low frequency operation.	
TMS TDI	Input	IEEE1149.1 test inputs: 1.8 V I/O levels. These balls may be left unconnected if the JTAG function is not used in the circuit.	
ТСК	Input	IEEE1149.1 clock input: 1.8 V I/O levels. This ball must be tied to $V_{\rm SS}$ if the JTAG function is not used in the circuit.	
ZQ	Input	Output impedance matching input: This input is used to tune the device outputs to the system data bus impedance. Q and CQ output impedance are set to $0.2 \times RQ$ , where RQ is a resistor from this ball to ground. This ball can be connected directly to $V_{DDQ}$ , which enables the minimum impedance mode. This ball cannot be connected directly to $V_{SS}$ or left unconnected. The ODT termination values tracks the value of RQ. The ODT range is selected by ODT control input.	
ODT	Input	ODT control: When low;	
		Low range mode is selected. The impedance range is between 52 $\Omega$ and 105 $\Omega$ (Thevenin equivalent), which follows 0.3 $\cdot$ RQ for 175 $\Omega \leq$ RQ $\leq$ 350 $\Omega$ .	
		ODT control: When high;	
		High range mode is selected. The impedance range is between 105 $\Omega$ and 150 $\Omega$ (Thevenin equivalent), which follows 0.6 $\cdot$ RQ for 175 $\Omega \leq$ RQ $\leq$ 250 $\Omega$	
		ODT control: When floating; High range mode is selected.	




Name	I/O type	Descriptions	Note
DQo to DQn	Input Output	Synchronous data I/Os: Input data must meet setup and hold times around the rising edges of K and /K. Output data is synchronized to the K clock. The ·18 device uses DQ0~DQ17. DQ18~DQ35 should be treated as NC pin. The ·36 device uses DQ0 to DQ35.	
CQ, /CQ	Output	Synchronous echo clock outputs: The edges of these outputs are tightly matched to the synchronous data outputs and can be used as a data valid indication. These signals run freely and do not stop when Q tri-states.	
TDO	Output	IEEE 1149.1 test output: 1.8 V I/O level.	
QVLD	Output	Valid output indicator: The Q Valid indicates valid output data. QVLD is edge aligned with CQ and /CQ.	
Vdd	Supply	Power supply: 1.8 V nominal. See DC Characteristics and Operating Conditions for range.	1
Vddq	Supply	Power supply: Isolated output buffer supply. Nominally 1.5 V. See DC Characteristics and Operating Conditions for range.	1
Vss	Supply	Power supply: Ground.	1
VREF	-	HSTL input reference voltage: Nominally $V_{DDQ}/2$ , but may be adjusted to improve system noise margin. Provides a reference voltage for the HSTL input buffers.	
NC	-	No connect: These pins can be left floating or connected to 0V to $V_{DDQ}$ .	

Notes:


1. All power supply and ground balls must be connected for proper operation of the device.



### **Block Diagram**



#### [RMQCEA3618DGBA]




## **Power-up and Initialization Sequence**

- $V_{DD}$  must be stable before K, /K clocks are applied.
- Recommended voltage application sequence :  $V_{SS} \rightarrow V_{DD} \rightarrow V_{DDQ} \& V_{REF} \rightarrow V_{IN}$ . (0 V to  $V_{DD}$ ,  $V_{DDQ} < 200 \text{ ms}$ )
- Apply  $V_{\text{REF}}$  after  $V_{\text{DDQ}}$  or at the same time as  $V_{\text{DDQ}}.$
- Then execute either one of the following three sequences.

#### 1. Single Clock Mode

- Drive /DOFF high (/DOFF can be tied high from the start).
- Then provide stable clocks (K, /K) for at least 20 us.



#### 2. PLL Off Mode (/DOFF tied low)

- In the "NOP and setup stage", provide stable clocks (K, /K) for at least 20 us.

## **PLL Constraints**

- 1. These chips use the PLL. The clock input should have low phase jitter which is specified as tKC var.
- 2. The lower end of the frequency at which the PLL can operate is 250 MHz. (Please refer to AC Characteristics table for detail.)
- 3. When the operating frequency is changed or /DOFF level is changed, setup cycles are required again.



## **Programmable Output Impedance**

1. Output buffer impedance can be programmed by terminating the ZQ ball to VSS through a precision resistor (RQ). The value of RQ is five times the output impedance desired. The allowable range of RQ to guarantee impedance matching with a tolerance of 15% is between 175  $\Omega$  and 350  $\Omega$ . The total external capacitance of ZQ ball must be less than 7.5 pF.

## QVLD (Valid data indicator)

1. QVLD is provided on the QDR-II+ and DDR-II+ to simplify data capture on high speed systems. The Q Valid indicates valid output data. QVLD is activated half cycle before the read data for the receiver to be ready for capturing the data. QVLD is inactivated half cycle before the read finish for the receiver to stop capturing the data. QVLD is edge aligned with CQ and /CQ.

## **ODT (On Die Termination)**

- 1. To reduce reflection which produces noise and lowers signal quality, the signals should be terminated, especially at high frequency. Renesas offers ODT on the input signals to QDR-II+ and DDR-II+ family of devices.
- 2. The ODT termination values tracks the value of RQ. The ODT range is selected by ODT control input.
- 3. In DDR-II+ devices having common I/O bus, ODT is automatically enabled when the device inputs data and disabled when the device outputs data.
- 4. There is no difference in AC timing characteristics between the SRAMs with ODT and SRAMs without ODT.
- 5. There is no increase in the IDD of SRAMs with ODT, however, there is an increase in the IDDQ (current consumption from the I/O voltage supply) with ODT.


#### **ODT** range

ODT control pin	Thevenin equivalent resistance (RTHEV)	Unit	Note
Low	0.3 x RQ	Ω	1, 3
High	0.6 x RQ	Ω	2
Floating	0.6 x RQ	Ω	2

- 1. Allowable range of RQ to guarantee impedance matching a tolerance of  $\pm 20$  % is 175  $\Omega \le RQ \le 350 \Omega$ .
- 2. Allowable range of RQ to guarantee impedance matching a tolerance of  $\pm 20$  % is 175  $\Omega \le RQ \le 250 \Omega$ .
- 3. ODT control pin is connected to  $V_{DD}Q$  through 3.5 k $\Omega$ . Therefore it is recommended to connect it to  $V_{SS}$  through less than 100  $\Omega$  to make it low.



## Thevenin termination



## ODT pin

Pin name	ODT On / Off
	Off: First Read Command
	+ Read Latency
	- 0.5 cycle
DQ <sub>0</sub> to DQ <sub>n</sub>	On: Last Read Command
	+ Read Latency
	+ BL/2 cycle + 0.5 cycle
	(See below timing chart)
/BW <sub>x</sub>	Always On
К, /К	Always On



## **K Truth Table**

Operation	к	/LD	R-/W		DQ	
				Data in		
Write Cycle:				Input	D(A+0)	D(A+1)
Load address, input write data on two consecutive	1	L	L	data	D(/(10)	
K and /K rising edges				Input	K(t+1) ↑	/K(t+1) ↑
				clock		//((+ /)
				Data out		
Read Cycle:				Output	Q(A+0)	Q(A+1)
Load address, output read data on two consecutive	$\uparrow$	L	Н	data	Q(A+0)	Q(A+1)
C and /C rising edges				Input	/K(t+2) ↑	K(t+3) ↑
				clock	//((/2)	
NOP (No operation)	1	Н	х	High-Z		
Standby (Clock stopped)	Stopped	х	х	Previous	state	

- 1. H: high level, L: low level,  $\times$ : don't care,  $\uparrow$ : rising edge.
- 2. Data inputs are registered at K and /K rising edges. Data outputs are delivered at K clock edges.
- 3. /LD and R-/W must meet setup/hold times around the rising edges (low to high) of K and are registered at the rising edge of K.
- 4. This device contains circuitry that will ensure the outputs will be in high-Z during power-up.
- 5. Refer to state diagram and timing diagrams for clarification.
- 6. When clocks are stopped, the following cases are recommended; the case of K = low, /K = high, or the case of K = high, /K = low. This condition is not essential, but permits most rapid restart by overcoming transmission line charging symmetrically.



## Byte Write Truth Table ( x 36 )

Operation	К	/К	/BW0	/BW1	/BW2	/BW3
Write D0 to D35	<b>↑</b>	-	L	L	L	L
	-	<b>↑</b>	L	L	L	L
Write D0 to D8	↑	-	L	Н	Н	Н
	-	<b>↑</b>	L	Н	Н	Н
Write D9 to D17	↑	-	Н	L	Н	Н
	-	↑	Н	L	Н	Н
Write D18 to D26	↑	-	Н	Н	L	Н
	-	↑	Н	Н	L	Н
Write D27 to D35	↑	-	Н	Н	Н	L
	-	<b>↑</b>	Н	Н	Н	L
Write nothing	↑	-	Н	Н	Н	Н
	-	<b>↑</b>	Н	Н	Н	Н

Notes:


- 1. H: high level, L: low level,  $\uparrow$ : rising edge.
- 2. Assumes a WRITE cycle was initiated. /BWx can be altered for any portion of the BURST WRITE operation provided that the setup and hold requirements are satisfied.

## Byte Write Truth Table (x 18)

Operation	К	/К	/BW0	/BW1
Write D0 to D17	1	-	L	L
	-	<u>↑</u>	L	L
Write D0 to D8	1	-	L	Н
	-	↑ (	L	Н
Write D9 to D17	1	-	Н	L
	-	↑ (	Н	L
Write nothing	1	-	Н	Н
	-	↑ (	Н	Н

- 1. H: high level, L: low level,  $\uparrow$ : rising edge.
- 2. Assumes a WRITE cycle was initiated. /BWx can be altered for any portion of the BURST WRITE operation provided that the setup and hold requirements are satisfied.

## Bus Cycle State Diagram



- 1. Bus cycle is terminated at the end of this sequence (burst count = 2).
- 2. State machine control timing sequence is controlled by K.



#### **Electrical Characteristics**

#### **Absolute Maximum Ratings**

Parameter	Symbol	Rating	Unit	Notes
Input voltage on any ball	V <sub>IN</sub>	–0.5 to V <sub>DD</sub> + 0.5 (2.5 V max.)	V	1,4
Input/output voltage	Vi/o	-0.5 to V <sub>DDQ</sub> + 0.5 (2.5 V max.)	V	1,4
Core supply voltage	V <sub>DD</sub>	-0.5 to 2.5	V	1,4
Output supply voltage	Vddq	–0.5 to V <sub>DD</sub>	V	1,4
Junction temperature	Tj	+125 (max)	°C	5
Storage temperature	T <sub>STG</sub>	–55 to +125	°C	

Notes:

- 1. All voltage is referenced to V<sub>SS</sub>.
- 2. Permanent device damage may occur if Absolute Maximum Ratings are exceeded. Functional operation should be restricted the Operation Conditions. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.
- 3. These CMOS memory circuits have been designed to meet the DC and AC specifications shown in the tables after thermal equilibrium has been established.
- 4. The following supply voltage application sequence is recommended: V<sub>SS</sub>, V<sub>DD</sub>, V<sub>DDQ</sub>, V<sub>REF</sub> then V<sub>IN</sub>. Remember, according to the Absolute Maximum Ratings table, V<sub>DDQ</sub> is not to exceed 2.5 V, whatever the instantaneous value of V<sub>DDQ</sub>.
- 5. Some method of cooling or airflow should be considered in the system.

#### **Recommended DC Operating Conditions**

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Power supply voltage core	V <sub>DD</sub>	1.7	1.8	1.9	V	1
Power supply voltage I/O	Vddq	1.4	1.5	V <sub>DD</sub>	V	1,2
Input reference voltage I/O	V <sub>REF</sub>	0.68	0.75	0.95	V	3
Input high voltage	VIH (DC)	V <sub>REF</sub> + 0.1	-	V <sub>DDQ</sub> + 0.3	V	1,4,5
Input low voltage	VIL (DC)	-0.3	-	V <sub>REF</sub> - 0.1	V	1,4,5

Notes:

- 1. At power-up,  $V_{DD}$  and  $V_{DDQ}$  are assumed to be a linear ramp from 0V to  $V_{DD}$ (min.) or  $V_{DDQ}$ (min.) within 200ms. During this time,  $V_{DDQ} < V_{DD}$  and  $V_{IH} < V_{DDQ}$ . During normal operation,  $V_{DDQ}$  must not exceed  $V_{DD}$ .
- 2. Please pay attention to Tj not to exceed the temperature shown in the absolute maximum ratings table due to current from V<sub>DDQ</sub>.
- 3. Peak to peak AC component superimposed on  $V_{REF}$  may not exceed 5% of  $V_{REF}$ .
- 4. These are DC test criteria. The AC  $V_{IH}$  /  $V_{IL}$  levels are defined separately to measure timing parameters.
- 5. Overshoot:  $V_{IH (AC)} \le V_{DDQ} + 0.5 V$  for  $t \le t_{KHKH}/2$

Undershoot:  $V_{IL (AC)} \ge -0.5 \text{ V}$  for  $t \le t_{KHKH/2}$ 

During normal operation,  $V_{\rm IH(DC)}\,$  must not exceed  $V_{DDQ}$  and  $V_{\rm IL(DC)}$  must not be lower than  $V_{SS.}$ 



#### **DC Characteristics**

Parameter	Symbol	Test condition	MIN.		MA	X.		Unit	Notes
				550MHz	500MHz	450MHz	400MHz		
Operating Supply	IDD	(x36)		850	790	740	680	mA	
Current		(x18)		700	660	620	570		1,2,3
(Write / Read)									
Standby Supply	Isb1	(x36)		510	490	460	430	mA	
Current		(x18)		490	460	440	410		2,4,5
(NOP)									
Input leakage current	ILI		-2		2			μA	9
Output leakage current	ILO		-5		5			μΑ	10
Output high voltage	V <sub>он</sub> (Low)	I <sub>OH</sub>   ≤ 0.1 mA	V <sub>DDQ</sub> – 0.2		VDI	DQ		V	8
	Vон	Note 6	$V_{DDQ}/2 - 0.12$	V <sub>DDQ</sub> /2 + 0.12				V	8
Output low voltage	V <sub>o∟</sub> (Low)	$I_{OL} \leq 0.1 \text{ mA}$	Vss	0.2			V	8	
	Vol	Note 7	V <sub>DDQ</sub> /2-0.12		V <sub>DDQ</sub> /2	+ 0.12		V	8

(T<sub>A</sub>= -40 to +85°C, V<sub>DD</sub> = 1.8V  $\pm$  0.1V, V<sub>DDQ</sub> = 1.5V, V<sub>REF</sub> = 0.75V)

- 1. All inputs (except ZQ,  $V_{REF}$ ) are held at either  $V_{IH}$  or  $V_{IL}$ .
- 2.  $I_{OUT} = 0$  mA.  $V_{DD} = V_{DD}$  max,  $t_{KHKH} = t_{KHKH}$  min.
- 3. Operating supply currents (I<sub>DD</sub>) are measured at 100% bus utilization. I<sub>DD</sub> of DDR family is current of device with 100% write cycle (if I<sub>DD</sub>(Write) > I<sub>DD</sub>(Read)) or 100% read cycle (if I<sub>DD</sub>(Write) < I<sub>DD</sub>(Read)).
- 4. All address / data inputs are static at either  $V_{IN} > V_{IH}$  or  $V_{IN} < V_{IL}$ .
- 5. Reference value. (Condition = NOP currents are valid when entering NOP after all pending READ and WRITE cycles are completed. )
- 6. Outputs are impedance-controlled.  $|I_{OH}| = (V_{DDQ}/2)/(RQ/5)$  for values of 175  $\Omega \le RQ \le 350 \Omega$ .
- 7. Outputs are impedance-controlled.  $I_{OL} = (V_{DDQ}/2)/(RQ/5)$  for values of 175  $\Omega \le RQ \le 350 \Omega$ .
- 8. AC load current is higher than the shown DC values. AC I/O curves are available upon request.
- 9.  $0 \le V_{IN} \le V_{DDQ}$  for all input balls (except  $V_{REF}$ , ZQ, TCK, TMS, TDI ball).
- 10.  $0 \le V_{OUT} \le V_{DDQ}$  (except TDO ball), output disabled.



#### **Thermal Resistance**

Parameter	Symbol	Airflow	Тур	Unit	Test condition	Notes
Junction to Ambient	θ <sub>JA</sub>	1 m/s	13	°C/W	EIA/JEDEC JESD51	4
Junction to Case	θις	-	6.3	-0/00	EIA/JEDEC JESDST	I

Notes:

1. These parameters are calculated under the condition. These are reference values.

 $2. \quad Tj=Ta+\theta_{JA}\times Pd$ 

 $Tj = Tc + \theta_{JC} \times Pd$ 

where

Tj: junction temperature when the device has achieved a steady-state after application of Pd (°C) Ta :ambient temperature (°C)

Tc :temperature of external surface of the package or case (°C)

 $\theta_{JA}$  :thermal resistance from junction-to-ambient (°C/W)

 $\theta_{JC}$  :thermal resistance from junction-to-case (package) (°C/W)

Pd :power dissipation that produced change in junction temperature (W) (cf.JESD51-2A)

#### Capacitance

 $(T_A = +25^{\circ}C, Frequency = 1.0MHz, V_{DD} = 1.8V, V_{DDQ} = 1.5V)$ 

Parameter	Symbol	Min	Тур	Max	Unit	Test condition	Note
Input capacitance (SA, /R, /W, /BW)	CIN	-	4	5	pF	$V_{IN} = 0 V$	1,2
Clock input capacitance (K, /K, C, /C)	Ссік	-	4	5	pF	V <sub>CLK</sub> = 0 V	1,2
Output capacitance (DQ, CQ, /CQ)	CI/O	-	5	6	pF	$V_{I/O} = 0 V$	1,2


Notes:

1. These parameters are sampled and not 100% tested.

2. Except JTAG (TCK, TMS, TDI, TDO) pins.


#### AC Test Conditions

Input waveform (Rise/fall time  $\leq 0.3$  ns)





Output load conditions



#### **AC Operating Conditions**

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Input high voltage	VIH (AC)	V <sub>REF</sub> + 0.2	-	-	V	1,2,3,4
Input low voltage	VIL (AC)	-	-	$V_{\text{REF}} - 0.2$	V	1,2,3,4

- 1. All voltages referenced to  $V_{SS}$  (GND). During normal operation,  $V_{DDQ}$  must not exceed  $V_{DD}$ .
- 2. These conditions are for AC functions only, not for AC parameter test.
- 3. Overshoot:  $V_{IH (AC)} \le V_{DDQ} + 0.5 V$  for  $t \le t_{KHKH}/2$ Undershoot:  $V_{IL (AC)} \ge -0.5 V$  for  $t \le t_{KHKH}/2$ Control input signals may not have pulse widths less than  $t_{KHKL}$  (min) or operate at cycle rates less than  $t_{KHKH}$  (min).
- 4. To maintain a valid level, the transitioning edge of the input must:
  - a. Sustain a constant slew rate from the current AC level through the target AC level,  $V_{IL (AC)}$  or  $V_{IH (AC)}$ .
  - b. Reach at least the target AC level.
  - c. After the AC target level is reached, continue to maintain at least the target DC level,  $V_{IL (DC)}$  or  $V_{IH (DC)}$ .



(T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 1.8V  $\pm$  0.1V, V<sub>DDQ</sub> = 1.5V, V<sub>REF</sub> = 0.75V)

Parameter	Symbol	550N	ЛНz	500MHz		450MHz		400MHz		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Clock	T	ī.	T		T						1
Average clock cycle time (K, /K, C, /C)	t <sub>ĸнĸн</sub>	1.81	4.00	2.00	4.00	2.20	4.00	2.50	4.00	ns	
Clock high time (K, /K)	t <sub>KHKL</sub>	0.40	-	0.40	-	0.40	-	0.40	-	Cycle	
Clock low time (K, /K)	t <sub>KLKH</sub>	0.40	-	0.40	-	0.40	-	0.40	-	Cycle	
Clock to /clock (K to /K)	t <sub>ĸн/ĸн</sub>	0.425	-	0.425	-	0.425	-	0.425	-	Cycle	
/Clock to clock (/K to K)	t <sub>/KHKH</sub>	0.425	-	0.425	-	0.425	-	0.425	-	Cycle	
PLL Timing											
Clock phase jitter (K, /K)	t <sub>ĸc</sub> var	-	0.15	-	0.15	-	0.15	-	0.20	ns	3
Lock time (K)	$t_{\text{KC}}$ lock	20	-	20	-	20	-	20	-	us	2
K static to PLL reset	t <sub>KC</sub> reset	30	-	30	-	30	-	30	-	ns	5
Output Times											
K, /K high to output valid	t <sub>CHQV</sub>	-	0.45	-	0.45	-	0.45	-	0.45	ns	
K, /K high to output hold	t <sub>CHQX</sub>	-0.45	-	-0.45	-	-0.45	-	-0.45	-	ns	
K, /K high to echo clock valid	t <sub>CHCQV</sub>	-	0.45	-	0.45	-	0.45	-	0.45	ns	
K, /K high to echo clock hold	t <sub>CHCQX</sub>	-0.45	-	-0.45	-	-0.45	-	-0.45	-	ns	
CQ, /CQ high to output valid	t <sub>CQHQV</sub>	-	0.15	-	0.15	-	0.15	-	0.20	ns	5
CQ, /CQ high to output hold	t <sub>CQHQX</sub>	-0.15		-0.15		-0.15		-0.20		ns	5
Clock to /Clock (CQ to /CQ)	t <sub>CQH/CQH</sub>	0.655	-	0.75	-	0.85	-	1.00	-	ns	5
/Clock to Clock (/CQ to CQ)	t <sub>/CQHCQH</sub>	0.655	-	0.75	-	0.85	-	1.00	-	ns	5
K, /K high to output high-Z	t <sub>CHQZ</sub>	-	0.45	-	0.45	-	0.45	-	0.45	ns	4
K, /K high to output low-Z	t <sub>CHQX1</sub>	-0.45	-	-0.45	-	-0.45	-	-0.45	-	ns	4
CQ high to QVLD valid	t <sub>QVLD</sub>	-0.15	0.15	-0.15	0.15	-0.15	0.15	-0.20	0.20	ns	5
Setup Times		• •									
Address valid to K rising edge	t <sub>AVKH</sub>	0.30	-	0.33	-	0.40	-	0.40	-	ns	1
Control inputs valid to K rising edge	t <sub>IVKH</sub>	0.30	-	0.33	-	0.40	-	0.40	-	ns	1
Data-in valid to K, /K rising edge	t <sub>DVKH</sub>	0.20	-	0.22	-	0.25	-	0.28	-	ns	1
Hold Times											
K rising edge to address hold	t <sub>KHAX</sub>	0.30	-	0.33	-	0.40	-	0.40	-	ns	1
K rising edge to control inputs $t_{KHIX}$ 0.30 -		-	0.33	-	0.40	-	0.40	-	ns	1	
K, /K rising edge to data-in hold	t <sub>KHDX</sub>	0.20	-	0.22	-	0.25	-	0.28	-	ns	1

Notes:

- 1. This is a synchronous device. All addresses, data and control lines must meet the specified setup and hold times for all latching clock edges.
- 2.  $V_{DD}$  and  $V_{DDQ}$  slew rate must be less than 0.1 V DC per 50 ns for PLL lock retention. PLL lock time begins once  $V_{DD}$ ,  $V_{DDQ}$  and input clock are stable.
- It is recommended that the device is kept inactive during these cycles.
- 3. Clock phase jitter is the variance from clock rising edge to the next expected clock rising edge.
- 4. Transitions are measured  $\pm 100 \text{ mV}$  from steady-state voltage.
- 5. These parameters are only guaranteed by design and are not tested in production.

#### Remarks:


1. Test conditions as specified with the output loading as shown in AC Test Conditions unless otherwise noted.

- 2. Control input signals may not be operated with pulse widths less than t<sub>KHKL</sub> (min).
- 3.  $V_{DDQ}$  is +1.5 V DC.  $V_{REF}$  is +0.75 V DC.
- 4. Control signals are /LD and R-/W.
  - Setup and hold times of /BWx signals must be the same as those of Data-in signals.
- 5. In the case of running frequency between 400MHz and 450MHz, all the AC/DC parameters follow 450MHz.

In the case of running frequency between 450MHz and 500MHz, all the AC/DC parameters follow 500MHz.

In the case of running frequency between 500MHz and 550MHz, all the AC/DC parameters follow 550MHz.

## Read and Write Timing



- 1. Q00 refers to output from address A0. Q01 refers to output from the next internal burst address following A0, i.e., A0+1.
- 2. In this example, if address A8 = A7, then data Q80 = D70, Q81 = D71, etc. Write data is forwarded immediately as read results.
- 3. To control read and write operations, /BW signals must operate at the same timing as Data-in signals.
- 4. It recommends three NOP cycles during transition from READ to WRITE cycle for correct device operation.



## JTAG Specification

These products support a limited set of JTAG functions as in IEEE standard 1149.1.

#### **Disabling the Test Access Port**

It is possible to use this device without utilizing the TAP. To disable the TAP controller without interfering with normal operation of the device, TCK must be tied to  $V_{SS}$  to preclude mid level inputs. TDI and TMS are internally pulled up and may be unconnected, or may be connected to  $V_{DD}$  through a pull up resistor. TDO should be left unconnected.

#### **Test Access Port (TAP) Pins**

Symbol I/O	Pin assignments	Description	Notes
тск	2R	Test clock input. All inputs are captured on the rising edge of TCK and all outputs propagate from the falling edge of TCK.	
TMS	10R	Test mode select. This is the command input for the TAP controller state machine.	
TDI	11R	Test data input. This is the input side of the serial registers placed between TDI and TDO. The register placed between TDI and TDO is determined by the state of the TAP controller state machine and the instruction that is currently loaded in the TAP instruction.	
TDO	1R	Test data output. Output changes in response to the falling edge of TCK. This is the output side of the serial registers placed between TDI and TDO.	

Notes:

The device does not have TRST (TAP reset). The Test-Logic Reset state is entered while TMS is held high for five rising edges of TCK. The TAP controller state is also reset on SRAM POWER-UP.

#### **TAP DC Operating Characteristics**

 $(T_{\rm A}$  = -40 to +85°C ,  $V_{\rm DD}$  = 1.8V  $\pm 0.1V)$ 

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Input high voltage	Vін	+1.3	-	V <sub>DD</sub> + 0.3	V	
Input low voltage	VIL	-0.3	-	+0.5	V	
Input leakage current	ILI	-5.0	-	+5.0	μΑ	$0~V \leq V_{\text{IN}} \leq V_{\text{DD}}$
Output leakage current	Ilo	-5.0	-	+5.0	μA	$0 V \le V_{IN} \le V_{DD}$ , output disabled
	Vol1	-	-	0.2	V	Ιοις = 100 μΑ
Output low voltage	Vol2	-	-	0.4	V	I <sub>OLT</sub> = 2 mA
	V <sub>OH1</sub>	1.6	-	-	V	І <sub>ОНС</sub>   = 100 µА
Output high voltage	V <sub>OH2</sub>	1.4	-	-	V	I <sub>ОНТ</sub>   = 2 mA

Notes:

1. All voltages referenced to  $V_{SS}$  (GND).


2. At power-up,  $V_{DD}$  and  $V_{DDQ}$  are assumed to be a linear ramp from 0V to  $V_{DD}$ (min.) or  $V_{DDQ}$ (min.) within 200ms. During this time,  $V_{DDQ} < V_{DD}$  and  $V_{IH} < V_{DDQ}$ .

During normal operation,  $V_{DDQ}$  must not exceed  $V_{DD}$ .


#### TAP AC Test Conditions

Parameter	Symbol	Conditions	Unit	Notes
Input timing measurement reference levels	VREF	0.9	V	
Input pulse levels	Vil, Vih	0 to 1.8	V	
Input rise/fall time	tr, tf	≤ 1.0	ns	
Output timing measurement reference levels		0.9	V	
Test load termination supply voltage ( $V_{TT}$ )		0.9	V	
Output load		See figures		


#### Input waveform



#### Output waveform



#### **Output load condition**



#### **TAP AC Operating Characteristics**

 $(T_{\rm A}$  = -40 to +85°C ,  $V_{\rm DD}$  = 1.8V ±0.1V)


Parameter	Symbol	Min	Тур	Max	Unit	Notes
Test clock (TCK) cycle time	tтнтн	50	-	-	ns	
TCK high pulse width	tтнт∟	20	-	-	ns	
TCK low pulse width	tт∟тн	20	-	-	ns	
Test mode select (TMS) setup	tм∨тн	5	-	-	ns	
TMS hold	tтнмх	5	-	-	ns	
Capture setup	tcs	5	-	-	ns	
Capture hold	tсн	5	-	-	ns	
TDI valid to TCK high	tdvth	5	-	-	ns	
TCK high to TDI invalid	<b>t</b> thdx	5	-	-	ns	
TCK low to TDO unknown	tτlqx	0	-	-	ns	
TCK low to TDO valid	<b>t</b> tlqv	-	-	10	ns	

Notes:

1.  $t_{CS} + t_{CH}$  defines the minimum pause in RAM I/O pad transitions to assure pad data capture.



## **TAP Controller Timing Diagram**



## **Test Access Port Registers**

Register name	Length	Symbol	Notes
Instruction register	3 bits	IR [2:0]	
Bypass register	1 bits	BP	
ID register	32 bits	ID [31:0]	
Boundary scan register	109 bit	BS [109:1]	



#### **TAP Controller Instruction Set**

IR2	IR1	IR0	Instruction	Description	Notes
0	0	0	EXTEST	The EXTEST instruction allows circuitry external to the component package to be tested. Boundary scan register cells at output balls are used to apply test vectors, while those at input balls capture test results. Typically, the first test vector to be applied using the EXTEST instruction will be shifted into the boundary scan register using the PRELOAD instruction. Thus, during the Update-IR state of EXTEST, the output driver is turned on and the PRELOAD data is driven onto the output balls.	1,2,3,4
0	0	1	IDCODE	The IDCODE instruction causes the ID ROM to be loaded into the ID register when the controller is in capture-DR mode and places the ID register between the TDI and TDO balls in shift-DR mode. The IDCODE instruction is the default instruction loaded in at power up and any time the controller is placed in the Test-Logic-Reset state.	
0	1	0	SAMPLE-Z	If the SAMPLE-Z instruction is loaded in the instruction register, all RAM outputs are forced to an inactive drive state (high-Z), moving the TAP controller into the capture-DR state loads the data in the RAMs input into the boundary scan register, and the boundary scan register is connected between TDI and TDO when the TAP controller is moved to the shift-DR state.	3,4
0	1	1	RESERVED	The RESERVED instruction is not implemented but is reserved for future use. Do not use this instruction.	
1	0	0	SAMPLE (/PRELOAD)	When the SAMPLE instruction is loaded in the instruction register, moving the TAP controller into the capture-DR state loads the data in the RAMs input and I/O buffers into the boundary scan register. Because the RAM clock(s) are independent from the TAP clock (TCK) it is possible for the TAP to attempt to capture the I/O ring contents while the input buffers are in transition (i.e., in a metastable state). Although allowing the TAP to SAMPLE metastable input will not harm the device, repeatable results cannot be expected. Moving the controller to shift-DR state then places the boundary scan register between the TDI and TDO balls.	3,4
1	0	1	RESERVED	The RESERVED instruction is not implemented but is reserved for future use. Do not use this instruction.	
1	1	0	RESERVED	The RESERVED instruction is not implemented but is reserved for future use. Do not use this instruction.	
1	1	1	BYPASS	The BYPASS instruction is loaded in the instruction register when the bypass register is placed between TDI and TDO. This occurs when the TAP controller is moved to the shift-DR state. This allows the board level scan path to be shortened to facilitate testing of other devices in the scan path.	

- 1. Data in output register is not guaranteed if EXTEST instruction is loaded.
- 2. After performing EXTEST, power-up conditions are required in order to return part to normal operation.
- 3. RAM input signals must be stabilized for long enough to meet the TAPs input data capture setup plus hold time (t<sub>CS</sub> plus t<sub>CH</sub>). The RAMs clock inputs need not be paused for any other TAP operation except capturing the I/O ring contents into the boundary scan register.
- 4. Clock recovery initialization cycles are required after boundary scan.



## **Boundary Scan Order**

	Ball	Signal		Ball	Signal	names	] [		Ball	Signal	names	
Bit#	ID	x18	x36	Bit#	ID	x18	x36		Bit#	ID	x18	x36
1	6R	ODT	ODT	38	9E	NC	NC	1 1	75	2D	NC	DQ29
2	6P	QVLD	QVLD	39	10C	DQ7	DQ17		76	2E	NC	NC
3	6N	SA	SA	40	11D	NC	DQ16		77	1E	NC	NC
4	7P	SA	SA	41	9C	NC	NC		78	2F	DQ12	DQ30
5	7N	SA	SA	42	9D	NC	NC		79	3F	NC	DQ21
6	7R	SA	SA	43	11B	DQ8	DQ8		80	1G	NC	NC
7	8R	SA	SA	44	11C	NC	DQ7		81	1F	NC	NC
8	8P	SA	SA	45	9B	NC	NC	1	82	3G	DQ13	DQ22
9	9R	SA	SA	46	10B	NC	NC	1	83	2G	NC	DQ31
10	11P	DQ0	DQ0	47	11A	CQ	CQ	1	84	1H	/DOFF	/DOFF
11	10P	NC	DQ9	48	10A	SA	NC	1	85	1J	NC	NC
12	10N	NC	NC	49	9A	SA	SA	1	86	2J	NC	NC
13	9P	NC	NC	50	8B	SA	SA	1	87	3K	DQ14	DQ23
14	10M	DQ1	DQ11	51	7C	SA	SA	1	88	3J	NC	DQ32
15	11N	NC	DQ10	52	6C	NC	NC	1	89	2K	NC	NC
16	9M	NC	NC	53	8A	/LD	/LD	1	90	1K	NC	NC
17	9N	NC	NC	54	7A	NC	/BW1	1	91	2L	DQ15	DQ33
18	11L	DQ2	DQ2	55	7B	/BW0	/BW0	1	92	3L	NC	DQ24
19	11M	NC	DQ1	56	6B	K	K		93	1M	NC	NC
20	9L	NC	NC	57	6A	/K	/K	1	94	1L	NC	NC
21	10L	NC	NC	58	5B	NC	/BW3	1	95	3N	DQ16	DQ25
22	11K	DQ3	DQ3	59	5A	/BW1	/BW2	1	96	ЗM	NC	DQ34
23	10K	NC	DQ12	60	4A	R-/W	R-/W	1	97	1N	NC	NC
24	9J	NC	NC	61	5C	SA	SA	1	98	2M	NC	NC
25	9K	NC	NC	62	4B	SA	SA		99	3P	DQ17	DQ26
26	10J	DQ4	DQ13	63	3A	SA	SA		100	2N	NC	DQ35
27	11J	NC	DQ4	64	2A	NC	NC		101	2P	NC	NC
28	11H	ZQ	ZQ	65	1A	/CQ	/CQ		102	1P	NC	NC
29	10G	NC	NC	66	2B	DQ9	DQ27		103	3R	SA	SA
30	9G	NC	NC	67	3B	NC	DQ18		104	4R	SA	SA
31	11F	DQ5	DQ5	68	1C	NC	NC	] [	105	4P	SA	SA
32	11G	NC	DQ14	69	1B	NC	NC	] [	106	5P	SA	SA
33	9F	NC	NC	70	3D	DQ10	DQ19	ן ו	107	5N	SA	SA
34	10F	NC	NC	71	3C	NC	DQ28	1 [	108	5R	SA	SA
35	11E	DQ6	DQ6	72	1D	NC	NC	1 [	109	-	Internal	Internal
36	10E	NC	DQ15	73	2C	NC	NC	1 -		•	•	•
37	10D	NC	NC	74	3E	DQ11	DQ20	1				

#### Notes:

In boundary scan mode,


- 1. Clock balls (K, /K) are referenced to each other and must be at opposite logic levels for reliable operation.
- 2. CQ and /CQ data are synchronized to the K clock (except EXTEST, SAMPLE-Z).



## **ID Register**

		Rev	ision																								St	art bit	(0)	$\rightarrow$	$\rightarrow$	
		nun	nber								Т	ype r	umbe	r										V	endor	JED	EC co	de				Ļ
		(31	:28)									(27	:12)													(11:1	)					Ļ
#	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RMQCEA3636DGBA	0	0	0	0	1	0	0	0	0	0	1	0	0	1	0	1	0	1	1	0	0	1	0	0	0	1	0	0	0	1	1	1
RMQCEA3618DGBA	0	0	0	0	1	0	0	0	0	0	1	0	0	1	0	1	0	1	1	1	0	1	0	0	0	1	0	0	0	1	1	1

## **TAP Controller State Diagram**



The value adjacent to each state transition in this figure represents the signal present at TMS at the time of a rising edge at TCK.

No matter what the original state of the controller, it will enter Test-Logic-Reset when TMS is held high for at least five rising edges of TCK.



е


Θ

ZE

#### Package Dimensions

165-pin FBGA (13 x 15 x 1.4 mm)

JEITA Package Code	RENESAS Code	Previous Code	MASS[Typ.]
P-LBGA165-13x15-1.00	PLBG0165FE-A	165FHG-A	0.5g



Reference	Dimension in Millimete								
Symbol	Min	Nom	Max						
D	12.9	13.0	13.1						
E	14.9	15.0	15.1						
A			1.4						
A <sub>1</sub>	0.31	0.36	0.41						
е		1.0							
b	0.45	0.5	0.6						
х			0.2						
У			0.15						
Z <sub>D</sub>		1.5							
Z <sub>E</sub>		0.5							



## **Revision History**

#### RMQCEA3636DGBA, RMQCEA3618DGBA

			Description								
Rev.	Date	Page	Summary								
Rev. 0.01	'14.04.25	-	New Preliminary Datasheet.								
Rev. 0.02	'14.12.01	P.16, 17	Modify the "Supply Current" and "Thermal Resistance".								
Rev. 1.00	'15.07.15	-	New Datasheet								

QDR RAMs and Quad Data Rate RAMs comprise a new family of products developed by Cypress Semiconductor, and Renesas Electronics Corporation.

http://www.qdrconsortium.org/

The information contained herein is subject to change without notice.



#### Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for
  the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the
  use of these circuits, software, or information.
- Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
- \*Standard\*: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electro equipment; and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended by Renesas Electronics hall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for enduct is not intended by Renesas Electronics.

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
- It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
- 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Refer to "http://www.renesas.com/" for the latest and detailed information



#### SALES OFFICES

## Renesas Electronics Corporation

http://www.renesas.com

Renesas Electronics America Inc. 2801 Scott Boulevard Santa Clara, CA 95050-2549, U.S.A. Tei: +1-408-588-6000, Fax: +1-408-588-6130 Renesas Electronics Canada Limited 9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3 Tei: +1-905-237-2004 Renesas Electronics Curope Limited Dukes Meadow, Milboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tei: +44-1628-585-100, Fax: +44-1628-585-900 Renesas Electronics Curope CmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tei: +49-21-6503-0, Fax: +49-211-6503-1327 Renesas Electronics (China) Co., Ltd. Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China Tei: +48-11-650-30, Fax: +49-211-6503-1327 Renesas Electronics (Shanghai) Co., Ltd. Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China Tei: +48-12-155, Fax: +86-10-8235-7679 Renesas Electronics (Shanghai) Co., Ltd. Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333 Tei: +48-21-2226-0888, Fax: +86-21-2226-0999 Renesas Electronics Rok Mong Limited Unit 1801-1611, 16F, Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tei: +852-245-5688, Fax: +86-21-2226-0999 Renesas Electronics Taiwan Co., Ltd. Unit 305, No, 356, TU Shing North Road, Taipei 10543, Taiwan Tei: +886-24175-9600, Fax: +862-28175-9670 Renesas Electronics Taiwan Co., Ltd. 058 Podemeer Road, Unit #06-02 Hylitx Innovation Centre, Singapore 339949 Tei: +65-213-0200, Fax: +65-213-0300 Renesas Electronics India Pvt. Ltd. No 1777C, 100-Fert Road, Hull: Stage, Indiranagar, Bangalore, India Tei: +00-37955-9390, Fax: +65-25-9510 Renesas Electronics India Pvt. Ltd. No 777C, 100-Fert Road, Hull: Stage, Indiranagar, Bangalore, India Tei: +91-80-67208700, Fax: +91-80-67208777 Renesas Electronics Kora Co., Ltd. 127, 234 Teheran-ro, Gangama-Gu, Seoul, 135-080, Korea Tei: +92-2568-3737, Fax: +82-2568-5111