

FEATURES:

- Enhanced N channel FET with no inherent diode to Vcc
- 5Ω bidirectional switches connect inputs to outputs
- Dual '245 function
- Zero propagation delay, zero ground bounce
- Undershoot clamp diodes on all switch and control inputs
- TTL-compatible control inputs
- Available in 40-pin QVSOP package

APPLICATIONS:

- Hot-swapping, hot-docking
- Voltage translation (5V to 3.3V)
- Bus switching and isolation
- Power conservation
- Clock gating
- Logic replacement


DESCRIPTION:

The QS32X245 provides a set of 16 high-speed CMOS TTL-compatible bus switches in a flow-through pinout. The low ON resistance of the QS32X245 allows inputs to be connected to outputs without adding propagation delay and without generating additional ground bounce noise. The Output Enable ($\overline{OE}n$) signals turn the switches on similar to the $\overline{OE}n$ signal of the 74'245.


QuickSwitch devices provide an order of magnitude faster speed than conventional logic devices.

The QS32X245 is characterized for operation at -40°C to +85°C.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



QVSOP
TOP VIEW

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Description	Max	Unit
V _{TERM} (2)	Supply Voltage to Ground	-0.5 to +7	V
V _{TERM} (3)	DC Switch Voltage V _s	-0.5 to +7	V
V _{TERM} (3)	DC Input Voltage V _{IN}	-0.5 to +7	V
V _{AC}	AC Input Voltage (pulse width ≤ 20ns)	-3	V
I _{OUT}	DC Output Current	120	mA
P _{MAX}	Maximum Power Dissipation (T _A = 85°C)	0.92	W
T _{STG}	Storage Temperature	-65 to +150	°C

NOTE:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- V_{CC} terminals.
- All terminals except V_{CC}.

CAPACITANCE

(T_A = +25°C, f = 1.0MHz, V_{IN} = 0V, V_{OUT} = 0V)

Pins	Typ.	Max.(1)	Unit
Control Pins	3	5	pF
Quickswitch Channels (Switch OFF)	5	7	pF

NOTE:

- This parameter is measured at characterization but not tested.

PIN DESCRIPTION

Pin Names	I/O	Description
$\overline{OE1}$, $\overline{OE2}$	I	Bus Enable
A _n	I/O	Bus A
B _n	I/O	Bus B

FUNCTION TABLE(1)

$\overline{OE1}$	$\overline{OE2}$	A ₀ - A ₇	A ₈ - A ₁₅	Function
H	H	Z	Z	Disconnect
L	H	B ₀ - B ₇	Z	Connect
H	L	Z	B ₈ - B ₁₅	Connect
L	L	B ₀ - B ₇	B ₈ - B ₁₅	Connect

NOTE:

- H = HIGH Voltage Level
L = LOW Voltage Level
Z = High-Impedance

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:


Industrial: $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{CC} = 5.0\text{V} \pm 5\%$

Symbol	Parameter	Test Conditions	Min.	Typ. ⁽¹⁾	Max.	Unit
V_{IH}	Input HIGH Level	Guaranteed Logic HIGH for Control Pins	2	—	—	V
V_{IL}	Input LOW Level	Guaranteed Logic LOW for Control Pins	—	—	0.8	V
I_{IN}	Input Leakage Current (Control Inputs)	$0\text{V} \leq V_{IN} \leq V_{CC}$	—	± 0.01	± 1	μA
I_{OZ}	Off-State Output Current (Hi-Z)	$0\text{V} \leq V_{OUT} \leq V_{CC}$, Switches OFF	—	± 0.01	± 1	μA
R_{ON}	Switch ON Resistance	$V_{CC} = \text{Min.}, V_{IN} = 0\text{V}, I_{ON} = 30\text{mA}$	—	5	7	Ω
		$V_{CC} = \text{Min.}, V_{IN} = 2.4\text{V}, I_{ON} = 15\text{mA}$	—	10	15	
V_P	Pass Voltage ⁽²⁾	$V_{IN} = V_{CC} = 5\text{V}, I_{OUT} = -5\mu\text{A}$	3.7	4	4.2	V

NOTES:

1. Typical values are at $V_{CC} = 5.0\text{V}$, $T_A = 25^{\circ}\text{C}$.
2. Pass Voltage is guaranteed but not production tested.

TYPICAL ON RESISTANCE vs V_{IN} AT $V_{CC} = 5\text{V}$



POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾	Max.	Unit
I _{CCQ}	Quiescent Power Supply Current	V _{CC} = Max., V _{IN} = GND or V _{CC} , f = 0	6	μA
ΔI _{CC}	Power Supply Current per Control Input HIGH ⁽²⁾	V _{CC} = Max., V _{IN} = 3.4V, f = 0	1.5	mA
I _{CCD}	Dynamic Power Supply Current per MHz ⁽³⁾	V _{CC} = Max., A and B pins open Control Inputs Toggling at 50% Duty Cycle	0.25	mA/MHz

NOTES:

- For conditions shown as Min. or Max., use the appropriate values specified under DC Electrical Characteristics.
- Per TLL driven input (V_{IN} = 3.4V, control inputs only). A and B pins do not contribute to ΔI_{CC}.
- This current applies to the control inputs only and represents the current required to switch internal capacitance at the specified frequency. The A and B inputs generate no significant AC or DC currents as they transition. This parameter is guaranteed but not production tested.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

T_A = -40°C to +85°C, V_{CC} = 5.0V ± 5%;


C_{LOAD} = 50pF, R_{LOAD} = 500Ω unless otherwise noted.

Symbol	Parameter	Min. ⁽¹⁾	Typ.	Max.	Unit
t _{PLH}	Data Propagation Delay ^(2,3)	—	—	0.25	ns
t _{PHL}	An to/from Bn	—	—	—	—
t _{PZL}	Switch Turn-on Delay	0.5	—	5.6	ns
t _{PZH}	$\overline{\text{OEn}}$ to An/Bn	—	—	—	—
t _{PLZ}	Switch Turn-off Delay ⁽²⁾	0.5	—	4.5	ns
t _{PHZ}	$\overline{\text{OEn}}$ to An/Bn	—	—	—	—

NOTES:

- Minimums are guaranteed but not production tested.
- This parameter is guaranteed but not production tested.
- The bus switch contributes no propagation delay other than the RC delay of the ON resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.25ns for C_L = 50pF. Since this time constant is much smaller than the rise and fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay of the bus switch, when used in a system, is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.

ORDERING INFORMATION



Datasheet Document History

- 01/08/09 Pg. 5 Updated the ordering information by removing the "IDT" notation and non RoHS part.
- 02/16/11 Pg. 5 Updated the ordering information by adding Tape and Reel.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.