NRND – Not Recommend for New Designs

The MPC9658 is a 3.3 V compatible, 1:10 PLL based clock generator and zero-delay buffer targeted for high performance low-skew clock distribution in mid-range to high-performance telecom, networking and computing applications. With output frequencies up to 250 MHz and output skews less than 120 ps the device meets the needs of the most demanding clock applications. The MPC9658 is specified for the temperature range of 0°C to +70°C.

Features

- 1:10 PLL based low-voltage clock generator
- · Supports zero-delay operation
- 3.3 V power supply
- · Generates clock signals up to 250 MHz
- · Maximum output skew of 120 ps
- Differential LVPECL reference clock input
- External PLL feedback
- Drives up to 20 clock lines
- 32-lead LQFP packaging
- 32-lead Pb-free Package Available
- · Pin and function compatible to the MPC958
- NRND Not Recommend for New Designs


The MPC9658 utilizes PLL technology to frequency lock its outputs onto an input reference clock. Normal operation of the MPC9658 requires the connection of the QFB output to the feedback input to close the PLL feedback path (external feedback). With the PLL locked, the output frequency is equal to the reference frequency of the device and VCO_SEL selects the operating frequency range of 50 to 125 MHz or 100 to 250 MHz. The two available post-PLL dividers selected

by VCO_SEL (divide-by-2 or divide-by-4) and the reference clock frequency determine the VCO frequency. Both must be selected to match the VCO frequency range. The internal VCO of the MPC9658 is running at either 2x or 4x of the reference clock frequency.

The MPC9658 has a differential LVPECL reference input along with an external feedback input. The MPC9658 is ideal for use as a zero delay, low skew fanout buffer. The device performance has been tuned and optimized for zero delay performance.

The PLL_EN and BYPASS controls select the PLL bypass configuration for test and diagnosis. In this configuration, the selected input reference clock is bypassing the PLL and routed either to the output dividers or directly to the outputs. The PLL bypass configurations are fully static and the minimum clock frequency specification and all other PLL characteristics do not apply. The outputs can be disabled (high-impedance) and the device reset by asserting the MR/OE pin. Asserting MR/OE also causes the PLL to loose lock due to missing feedback signal presence at FB_IN. Deasserting MR/OE will enable the outputs and close the phase locked loop, enabling the PLL to recover to normal operation.


The MPC9658 is fully 3.3 V compatible and requires no external loop filter components. The inputs (except PCLK) accept LVCMOS except signals while the outputs provide LVCMOS compatible levels with the capability to drive terminated 50 Ω transmission lines. For series terminated transmission lines, each of the MPC9658 outputs can drive one or two traces giving the devices an effective fanout of 1:16. The device is packaged in a 7x7 mm² 32-lead LQFP package.



MPC9658

NRND










Figure 2. MPC9658 32-Lead Pinout (Top View)

Table 1. Pin Configurations

Number	Name	Туре	Description
PCLK, PCLK	Input	LVPECL	PECL reference clock signal
FB_IN	Input	LVCMOS	PLL feedback signal input, connect to QFB
VCO_SEL	Input	LVCMOS	Operating frequency range select
BYPASS	Input	LVCMOS	PLL and output divider bypass select
PLL_EN	Input	LVCMOS	PLL enable/disable
MR/OE	Input	LVCMOS	Output enable/disable (high-impedance tristate) and device reset
Q0–9	Output	LVCMOS	Clock outputs
QFB	Output	LVCMOS	Clock output for PLL feedback, connect to FB_IN
GND	Supply	Ground	Negative power supply (GND)
V _{CC_PLL}	Supply	V _{CC}	PLL positive power supply (analog power supply). It is recommended to use an external RC filter for the analog power supply pin V_{CC_PLL} . Refer to APPLICATIONS INFORMATION for details.
V _{CC}	Supply	V _{CC}	Positive power supply for I/O and core. All V_{CC} pins must be connected to the positive power supply for correct operation.

Table 2. Function Table

Control	Default	0	1
PLL_EN	1	Test mode with PLL bypassed. The reference clock (PCLK) is substituted for the internal VCO output. MPC9658 is fully static and no minimum frequency limit applies. All PLL related AC characteristics are not applicable.	Selects the VCO output. ⁽¹⁾
BYPASS	1	Test mode with PLL and output dividers bypassed. The reference clock (PCLK) is directly routed to the outputs. MPC9658 is fully static and no minimum frequency limit applies. All PLL related AC characteristics are not applicable.	Selects the output dividers.
VCO_SEL	1	VCO ÷ 1 (High frequency range). $f_{REF} = f_{Q0-9} = 2 \cdot f_{VCO}$	VCO \div 2 (Low output range). $f_{REF} = f_{Q0-9} = 4 \cdot f_{VCO}$
MR/OE	0	Outputs enabled (active)	Outputs disabled (high-impedance state) and reset of the device. During reset the PLL feedback loop is open. The VCO is tied to its lowest frequency. The length of the reset pulse should be greater than one reference clock cycle (PCLK).

1. PLL operation requires $\overline{\text{BYPASS}}$ = 1 and PLL_EN = 1.

Table 3. Absolute Maximum Ratings⁽¹⁾

Symbol	Characteristics	Min	Max	Unit	Condition
V _{CC}	Supply Voltage	-0.3	3.9	V	
V _{IN}	DC Input Voltage	-0.3	V _{CC} +0.3	V	
V _{OUT}	DC Output Voltage	-0.3	V _{CC} +0.3	V	
I _{IN}	DC Input Current		±20	mA	
I _{OUT}	DC Output Current		±50	mA	
Τ _S	Storage Temperature	-65	125	°C	

1. Absolute maximum continuous ratings are those maximum values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation at absolute-maximum-rated conditions is not implied.

RENESAS

Table 4. General Specifications

Symbol	Characteristics	Min	Тур	Max	Unit	Condition
V _{TT}	Output Termination Voltage		V _{CC} ÷ 2		V	
MM	ESD Protection (Machine Model)	200			V	
HBM	ESD Protection (Human Body Model)	2000			V	
LU	Latch-Up Immunity	200			mA	
C _{PD}	Power Dissipation Capacitance		10		pF	Per output
CIN	Input Capacitance		4.0		pF	Inputs
θ_{JA}	LQFP 32 Thermal resistance junction to ambient JESD 51-3, single layer test board JESD 51-6, 2S2P multilayer test board		83.1 73.3 68.9 63.8 57.4 59.0 54.4 52.5 50.4 47.8	86.0 75.4 70.9 65.3 59.6 60.6 55.7 53.8 51.5 48.8	°C/W °C/W °C/W °C/W °C/W °C/W °C/W °C/W	Natural convection 100 ft/min 200 ft/min 400 ft/min 800 ft/min Natural convection 100 ft/min 200 ft/min 400 ft/min 800 ft/min
θ_{JC}	LQFP 32 Thermal resistance junction to case		23.0	26.3	°C/W	MIL-SPEC 883E Method 1012.1

Table 5. DC Characteristics (V_{CC} = 3.3 V \pm 5%, T_A = 0°C to 70°C)

Symbol	Characteristics	Min	Тур	Max	Unit	Condition	
V _{IH}	Input High Voltage		2.0		V _{CC} + 0.3	V	LVCMOS
V _{IL}	Input Low Voltage				0.8	V	LVCMOS
V _{PP}	Peak-to-Peak Input Voltage	(PCLK)	250			mV	LVPECL
V _{CMR} ⁽¹⁾	Common Mode Range	(PCLK)	1.0		V _{CC} –0.6	V	LVPECL
V _{OH}	Output High Voltage		2.4			V	I _{OH} = -24 mA ⁽²⁾
V _{OL}	Output Low Voltage ⁽³⁾				0.55 0.30	V V	I _{OL} = 24 mA I _{OL} = 12 mA
Z _{OUT}	Output Impedance			14 – 17		Ω	
I _{IN}	Input Current ⁽⁴⁾				±200	μA	$V_{IN} = V_{CC}$ or GND
I _{CC_PLL}	Maximum PLL Supply Current			12	20	mA	V _{CC_PLL} Pin
I _{CCQ}	Maximum Quiescent Supply Current			13	20	mA	All V_{CC} Pins

1. V_{CMR} (DC) is the crosspoint of the differential input signal. Functional operation is obtained when the crosspoint is within the V_{CMR} range and the input swing lies within the V_{PP} (DC) specification.

2. The MPC9658 is capable of driving 50 Ω transmission lines on the incident edge. Each output drives one 50 Ω parallel terminated transmission line to a termination voltage of V_{TT}. Alternatively, the device drives up to two 50 Ω series terminated transmission lines. 3. The MPC9658 output levels are compatible to the MPC958 output levels.

4. Inputs have pull-down resistors affecting the input current.

Symbol	Characteristics	Min	Тур	Max	Unit	Condition
f _{REF}	$\begin{array}{llllllllllllllllllllllllllllllllllll$	100 50		250 125	MHz MHz	PLL locked PLL locked
	······································	0		250	MHz	
f _{VCO}	VCO lock frequency range ⁽⁵⁾	200		500	MHz	
f _{MAX}	Output Frequency \div 2 feedback ⁽³⁾ \div 4 feedback ⁽⁴⁾	100 50		250 125	MHz MHz	PLL locked PLL locked
V _{PP}	Peak-to-peak input voltage (PCLK)	500		1000	mV	LVPECL
V _{CMR} ⁽⁶⁾	Common Mode Range (PCLK)	1.2		V _{CC} –0.9	V	LVPECL
t _{PW,MIN}	Input Reference Pulse Width ⁽⁷⁾	2.0			ns	
t _(∅)	Propagation Delay (static phase offset) PCLK to FB_IN f _{REF} = 100 MHz any frequency	-70 -125		+80 +125	ps ps	PLL locked
t _{PD}	Propagation Delay (PLL and divider bypass) PCLK to Q0-9	1.0		4.0	ns	
t _{sk(O)}	Output-to-output Skew ⁽⁸⁾			120	ps	
DC	Output Duty Cycle ⁽⁹⁾	(T ÷ 2)–400	T ÷ 2	(T ÷ 2)+400	ps	
t _r , t _f	Output Rise/Fall Time	0.1		1.0	ns	0.55 to 2.4 \
t _{PLZ, HZ}	Output Disable Time			7.0	ns	
t _{PZL, LZ}	Output Enable Time			6.0	ns	
t _{JIT(CC)}	Cycle-to-cycle jitter			80	ps	
t _{JIT(PER)}	Period Jitter			80	ps	
t _{JIT(∅)}	I/O Phase Jitter f _{VCO} = 500 MHz and \div 2 feedback, RMS (1 σ) ⁽¹⁰⁾ f _{VCO} = 500 MHz and \div 4 feedback, RMS (1 σ)			5.5 6.5	ps ps	
BW	$ \begin{array}{llllllllllllllllllllllllllllllllllll$		6 – 20 2 – 8		MHz MHz	
t _{LOCK}	Maximum PLL Lock Time			10	ms	

Table 6. AC Characteristics (V_{CC} = 3.3 V ± 5%, T_A = 0°C to 70°C)⁽¹⁾

1. AC characteristics apply for parallel output termination of 50 Ω to V_TT.

2. ÷ 2 PLL feedback (high frequency range) requires VCO_SEL = 0, PLL_EN = 1, BYPASS = 1 and MR/OE = 0.

3. ÷ 4 PLL feedback (low frequency range) requires VCO_SEL = 1, PLL_EN = 1, BYPASS = 1 and MR/OE = 0.

4. In bypass mode, the MPC9658 divides the input reference clock.

5. The input frequency f_{REF} must match the VCO frequency range divided by the feedback divider ratio FB: $f_{REF} = f_{VCO} \div FB$.

 V_{CMR} (AC) is the crosspoint of the differential input signal. Normal AC operation is obtained when the crosspoint is within the V_{CMR} range and the input swing lies within the V_{PP} (AC) specification. Violation of V_{CMR} or V_{PP} impacts static phase offset t_(∅).

7. Calculation of reference duty cycle limits: $DC_{REF,MIN} = t_{PW,MIN} \cdot f_{REF} \cdot 100\%$ and $DC_{REF,MAX} = 100\% - DC_{REF,MIN}$.

8. Refer to APPLICATIONS INFORMATION for part-to-part skew calculation in PLL zero-delay mode.

9. Output duty cycle is DC = $(0.5 \pm 400 \text{ ps} \cdot f_{OUT}) \Rightarrow 100\%$. For example, the DC range at $f_{OUT} = 100MHz$ is 46% < DC < 54%. T = output period.

10. Refer to APPLICATIONS INFORMATION for a jitter calculation for other confidence factors than 1 σ and a characteristic for other VCO

frequencies.

11. –3 dB point of PLL transfer characteristics.

APPLICATIONS INFORMATION

Programming the MPC9658

The MPC9658 supports output clock frequencies from 50 to 250 MHz. Two different feedback divider configurations can be used to achieve the desired frequency operation range. The feedback divider (VCO_SEL) should be used to situate the VCO in the frequency lock range between 200 and 500 MHz for stable and optimal operation. Two operating

frequency ranges are supported: 50 to 125 MHz and 100 to 250 MHz. Table 7. MPC9658 Configurations (QFB connected to FB_IN) illustrates the configurations supported by the MPC9658. PLL zero-delay is supported if BYPASS = 1, PLL_EN = 1, and the input frequency is within the specified PLL reference frequency range.

BYPASS	PLL EN	VCO SEL	Operation	Frequency				
DIFASS	FLL_EN	VCO_SEL	Operation	Ratio	Output range (f _{Q0–9})	vco		
0	Х	Х	Test mode: PLL and divider bypass	$f_{Q0-9} = f_{REF}$	0 – 250 MHz	n/a		
1	0	0	Test mode: PLL bypass	$f_{Q0-9} = f_{REF} \div 2$	0 – 125 MHz	n/a		
1	0	1	Test mode: PLL bypass	$f_{Q0-9} = f_{REF} \div 4$	0 – 62.5 MHz	n/a		
1	1	0	PLL mode (high frequency range)	$f_{Q0-9} = f_{REF}$	100 – 250 MHz	$f_{VCO} = f_{REF} \cdot 2$		
1	1	1	PLL mode (low frequency range)	$f_{Q0-9} = f_{REF}$	50 – 125 MHz	$f_{VCO} = f_{REF} \cdot 4$		

Table 7. MPC9658 Configurations (QFB connected to FB_IN)

Power Supply Filtering

The MPC9658 is a mixed analog/digital product. Its analog circuitry is naturally susceptible to random noise, especially if this noise is seen on the power supply pins. Random noise on the V_{CCA PLI} power supply impacts the device characteristics, for instance I/O jitter. The MPC9658 provides separate power supplies for the output buffers (V_{CC}) and the phase-locked loop (V_{CCA PLL}) of the device. The purpose of this design technique is to isolate the high switching noise digital outputs from the relatively sensitive internal analog phase-locked loop. In a digital system environment where it is more difficult to minimize noise on the power supplies a second level of isolation may be required. The simple but effective form of isolation is a power supply filter on the V_{CC PLL} pin for the MPC9658. Figure 3 illustrates a typical power supply filter scheme. The MPC9658 frequency and phase stability is most susceptible to noise with spectral content in the 100 kHz to 20 MHz range. Therefore the filter should be designed to target this range. The key parameter that needs to be met in the final filter design is the DC voltage drop across the series filter resistor R_F. From the data sheet the I_{CC PLL} current (the current sourced through the V_{CC PLL} pin) is typically 12 mA (20 mA maximum), assuming that a minimum of 2.835 V must be maintained on the V_{CC PLL} pin.

$$R_{\rm F} = 5 - 15 \,\Omega$$
 $C_{\rm F} = 22 \,\mu{\rm F}$




Figure 3. V_{CC_PLL} Power Supply Filter

The minimum values for R_F and the filter capacitor C_F are defined by the required filter characteristics: the RC filter should provide an attenuation greater than 40 dB for noise whose spectral content is above 100 kHz. In the example RC filter shown in Figure 3, the filter cut-off frequency is around 3-5 kHz and the noise attenuation at 100 kHz is better than 42 dB.

As the noise frequency crosses the series resonant point of an individual capacitor its overall impedance begins to look inductive and thus increases with increasing frequency. The parallel capacitor combination shown ensures that a low impedance path to ground exists for frequencies well above the bandwidth of the PLL. Although the MPC9658 has several design features to minimize the susceptibility to power supply noise (isolated power and grounds and fully differential PLL) there still may be applications in which overall performance is being degraded due to system power supply noise. The power supply filter schemes discussed in this section should be adequate to eliminate power supply noise related problems in most designs.

Using the MPC9658 in Zero-Delay Applications

Nested clock trees are typical applications for the MPC9658. Designs using the MPC9658 as LVCMOS PLL fanout buffer with zero insertion delay will show significantly lower clock skew than clock distributions developed from CMOS fanout buffers. The external feedback option of the MPC9658 clock driver allows for its use as a zero delay buffer. The PLL aligns the feedback clock output edge with the clock input reference edge resulting a near zero delay through the device (the propagation delay through the device is virtually eliminated). The maximum insertion delay of the device in zero-delay applications is measured between the reference clock input and any output. This effective delay consists of the static phase offset, I/O jitter (phase or long-term jitter), feedback path delay and the output-to-output skew error relative to the feedback output.

RENESAS

Calculation of Part-to-Part Skew

The MPC9658 zero delay buffer supports applications where critical clock signal timing can be maintained across several devices. If the reference clock inputs of two or more MPC9658 are connected together, the maximum overall timing uncertainty from the common PCLK input to any output is:

 $t_{SK(PP)} = t_{(\emptyset)} + t_{SK(O)} + t_{PD, \ LINE(FB)} + t_{JIT(\emptyset)} \cdot CF$

This maximum timing uncertainty consist of four components: static phase offset, output skew, feedback board trace delay, and I/O (phase) jitter:




Figure 4. MPC9658 Max. Device-to-Device Skew

Due to the statistical nature of I/O jitter a RMS value (1σ) is specified. I/O jitter numbers for other confidence factors (CF) can be derived from Table 8.

Table 8. Confidence Factor CF

CF	Probability of clock edge within the distribution
$\pm 1\sigma$	0.68268948
$\pm 2\sigma$	0.95449988
$\pm 3\sigma$	0.99730007
$\pm 4\sigma$	0.99993663
$\pm 5\sigma$	0.99999943
$\pm 6\sigma$	0.99999999

The feedback trace delay is determined by the board layout and can be used to fine-tune the effective delay through each device. In the following example calculation a I/O jitter confidence factor of 99.7% (\pm 3 σ) is assumed, resulting in a worst case timing uncertainty from input to any output of –214 ps to 224 ps relative to PCKL (f_{REF} = 100 MHz, FB = ³4, t_{jit(\odot)} = 8 ps RMS at f_{VCO} = 400 MHz):

 $t_{SK(PP)} = [-70ps...80ps] + [-120ps...120ps] + [(8ps \cdot -3)...(8ps \cdot 3)] + t_{PD, LINE(FB)}$

 $t_{SK(PP)} = [-214ps...224ps] + t_{PD, LINE(FB)}$

Due to the frequency dependence of the I/O jitter, Figure 5 can be used for a more precise timing performance analysis.




Figure 5. Max. I/O Jitter versus Frequency

Driving Transmission Lines

The MPC9658 clock driver was designed to drive high speed signals in a terminated transmission line environment. To provide the optimum flexibility to the user, the output drivers were designed to exhibit the lowest impedance possible. With an output impedance of less than 20 Ω the drivers can drive either parallel or series terminated transmission lines. For more information on transmission lines, the reader is referred to Freescale Semiconductor Application Note AN1091. In most high performance clock networks, point-to-point distribution of signals is the method of choice. In a point-to-point scheme, either series terminated or parallel terminated transmission lines can be used. The parallel technique terminates the signal at the end of the line with a 50 Ω resistance to $V_{\rm CC} \div 2$.

This technique draws a fairly high level of DC current and thus only a single terminated line can be driven by each output of the MPC9658 clock driver. However, for the series terminated case there is no DC current draw, thus the outputs can drive multiple series terminated lines. Figure 6 illustrates an output driving a single series terminated line versus two series terminated lines in parallel. When taken to its extreme, the fanout of the MPC9658 clock driver is effectively doubled due to its capability to drive multiple lines.




Figure 6. Single versus Dual Transmission Lines

The waveform plots in Figure 7 show the simulation results of an output driving a single line versus two lines. In both cases the drive capability of the MPC9658 output buffer is more than sufficient to drive 50 Ω transmission lines on the incident edge. Note from the delay measurements in the simulations a delta of only 43 ps exists between the two differently loaded outputs. This suggests that the dual line driving need not be used exclusively to maintain the tight output-to-output skew of the MPC9658. The output waveform in Figure 7 shows a step in the waveform. This step is caused by the impedance mismatch seen looking into the driver. The parallel combination of the 36 Ω series resistor plus the output impedances. The voltage wave launched down the two lines will equal:

$$V_{L} = V_{S} (Z_{0} \div (R_{S}+R_{0}+Z_{0}))$$

$$Z_{0} = 50 \Omega \parallel 50 \Omega$$

$$R_{S} = 36 \Omega \parallel 36 \Omega$$

$$R_{0} = 14 \Omega$$

$$V_{L} = 3.0 (25 \div (18+14+25))$$

$$= 1.31 V$$

At the load end the voltage will double, due to the near unity reflection coefficient, to 2.6 V. It will then increment towards the quiescent 3.0 V in steps separated by one round trip delay (in this case 4.0 ns).




Figure 7. Single versus Dual Waveforms

Since this step is well above the threshold region it will not cause any false clock triggering. However, designers may be uncomfortable with unwanted reflections on the line. To better match the impedances when driving multiple lines, the situation in Figure 8 should be used. In this case, the series terminating resistors are reduced such that, when the parallel combination is added to the output buffer impedance, the line impedance is perfectly matched.






Figure 8. Optimized Dual Line Termination









The pin-to-pin skew is defined as the worst case difference in propagation delay between any similar delay path within a single device





The time from the PLL controlled edge to the non controlled edge, divided by the time between PLL controlled edges, expressed as a percentage

Figure 12. Output Duty Cycle (DC)



The variation in cycle time of a signal between adjacent cycles, over a random sample of adjacent cycle pairs

Figure 14. Cycle-to-Cycle Jitter






Figure 11. Propagation Delay (t_(PD), static phase offset) Test Reference



The deviation in t_0 for a controlled edge with respect to a T_0 mean in a random sample of cycles

Figure 13. I/O Jitter



The deviation in cycle time of a signal with respect to the ideal period over a random sample of cycles

Figure 15. Period Jitter





Figure 16. Output Transition Time Test Reference



CASE 873A-03 **ISSUE B** 32-LEAD LQFP PACKAGE 3 A, B, D

F

F

DETAIL G

MILLIMETERS

MIN MAX

 c
 0.09
 0.20

 c1
 0.09
 0.16

 D
 9.00 BSC

7.00 BSC

0.80 BSC 9.00 BSC

7.00 BSC

0.50 0.70

1.00 REF

12 REF

0.08 0.20

0.20 REF

0°

R2 0.08 S

1.60 0.05 0.15 1.35 1.45

0.45

0.40

DIM

A A1 A2 1.40

b 0.30

b1 0.30

D1

e E

E1

L

L1

q

q1

R1

e/2

Revision History Sheet

Rev	Table	Page	Description of Change	Date
6		1	NRND – Not Recommend for New Designs	1/8/13



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.