RENESAS Low-Cost, 3.3V Zero Delay Buffer

MPC962305

PRODUCT DISCONTINUATION NOTICE - LAST TIME BUY EXPIRES SEPTEMBER 7, 2016

DATASHEET

The MPC962309 is a zero delay buffer designed to distribute high-speed clocks. Available in a 16-pin SOIC or TSSOP package, the device accepts one reference input and drives nine low-skew clocks. The MPC962305 is the 8-pin version of the MPC962309 which drives five outputs with one reference input. The -1H versions of these devices have higher drive than the -1 devices and can operate up to 100/-133 MHz frequencies. These parts have on-chip PLLs which lock to an input clock presented on the REF pin. The PLL feedback is on-chip and is obtained from the CLOCKOUT pad.

Features

- 1:5 LVCMOS zero-delay buffer (MPC962305)
- 1:9 LVCMOS zero-delay buffer (MPC962309)
- Zero input-output propagation delay
- Multiple low-skew outputs
- 250 ps max output-output skew
- 700 ps max device-device skew
- Supports a clock I/O frequency range of 10 MHz to 133 MHz, compatible with CPU and PCI bus frequencies
- Low jitter, 200 ps max cycle-cycle, and compatible with Pentium[®] based systems
- Test Mode to bypass PLL (MPC962309 only. See Table 3)
- 8-pin SOIC or 8-pin TSSOP package (MPC962305);16-pin SOIC or 16-pin TSSOP package (MPC962309), all Pb-free
- Single 3.3 V supply
- Ambient temperature range: -40°C to +85°C
- Compatible with the CY2305, CY23S05, CY2309, CY23S09
- Spread spectrum compatible
- For drop in replacement for MPC962305 use 2305
- For drop in replacement for MPC962309 use 2309



The MPC962305 and MPC962309 PLLs enters a power down state when there are no rising edges on the REF input. During this state, all of the outputs are in tristate, the PLL is turned off, and there is less than 25.0 μ A of current draw for the device. The PLL shuts down in one additional case as shown in Table 3.

Multiple MPC962305 and MPC962309 devices can accept the same input clock and distribute it throughout the system. In this situation, the difference between the output skews of two devices will be less than 700 ps.

All outputs have less than 200 ps of cycle-cycle jitter. The input-to-output propagation delay on both devices is guaranteed to be less than 350 ps and the output-to-output skew is guaranteed to be less than 250 ps.

The MPC962305 and MPC962309 are available in two/three different configurations, as shown on the ordering information page. The MPC962305-1/MPC962309-1 are the base parts. High drive versions of those devices, MPC962305-1H and MPC962309-1H, are available to provide faster rise and fall times of the base device.





RENESAS

Block Diagram CLKOUT PLL MUX CLKA1 REF 🖂 CLKA2 < -X CLKA3 CLKA4 CLKB1 S2 🖂 \langle Select Input 🛛 CLKB2 Decoding S1 🖂 - CLKB3 < CLKB4



Table 1. Pin Description for MPC962309

Pin	Signal	Description
1	REF ⁽¹⁾	Input reference frequency, 5 V-tolerant input
2	CLKA1 ⁽²⁾	Buffered clock output, Bank A
3	CLKA2 ⁽²⁾	Buffered clock output, Bank A
4	V _{DD}	3.3 V supply
5	GND	Ground
6	CLKB1 ⁽²⁾	Buffered clock output, Bank B
7	CLKB2 ⁽²⁾	Buffered clock output, Bank B
8	S2 ⁽³⁾	Select input, bit 2
9	S1 ⁽³⁾	Select input, bit 1
10	CLKB3 ⁽²⁾	Buffered clock output, Bank B
11	CLKB4 ⁽²⁾	Buffered clock output, Bank B
12	GND	Ground
13	V _{DD}	3.3 V supply
14	CLKA3 ⁽²⁾	Buffered clock output, Bank A
15	CLKA4 ⁽²⁾	Buffered clock output, Bank A
16	CLKOUT ⁽²⁾	Buffered output, internal feedback on this pin

1. Weak pull-down.

2. Weak pull-down on all outputs.

3. Weak pull-ups on these inputs.

Table 2. Pin Description for MPC962305

Pin	Signal	Description		
1	REF ⁽¹⁾	Input reference frequency, 5 V-tolerant input		
2	CLK2 ⁽²⁾	Buffered clock output		
3	CLK1 ⁽²⁾	Buffered clock output		
4	GND	Ground		
5	CLK3 ⁽²⁾	Buffered clock output		
6	V _{DD}	3.3 V supply		
7	CLK4 ⁽²⁾	Buffered clock output		
8	CLKOUT ⁽²⁾	Buffered clock output, internal feedback on this pin		

1. Weak pull-down.

2. Weak pull-down on all outputs.

S2	S1	CLOCK A1-A4	CLOCK B1-B4	CLKOUT ⁽¹⁾	Output Source	PLL Shutdown
0	0	Three-State	Three-State	Driven	PLL	Ν
0	1	Driven	Three-State	Driven	PLL	Ν
1	0	Driven	Driven	Driven	Reference	Y
1	1	Driven	Driven	Driven	PLL	N

Table 3. Select Input Decoding for MPC962309

1. This output is driven and has an internal feedback for the PLL. The load on this output can be adjusted to change the skew between the reference and output.

Table 4. Maximum Ratings

Characteristics	Value	Unit
Supply Voltage to Ground Potential	-0.5 to +3.9	V
DC Input Voltage (Except Ref)	–0.5 to V _{DD} +0.5	V
DC Input Voltage REF	-0.5 to 5.5	V
Storage Temperature	-65 to +150	°C
Junction Temperature	150	°C
Static Discharge Voltage (per MIL-STD-883, Method 3015)	>2000	V

Table 5. Operating Conditions for MPC962305-X and MPC962309-X Industrial Temperature Devices

Parameter	Description	Min	Мах	Unit
V _{DD}	Supply Voltage	3.0	3.6	V
T _A	Operating Temperature (Ambient Temperature)	-40	85	°C
CL	Load Capacitance, below 100 MHz		30	pF
CL	Load Capacitance, from 100 MHz to 133 MHz		10	pF
C _{IN}	Input Capacitance		7	pF

Table 6. Electrical Characteristics for MPC962305-X and MPC962309-X Industrial Temperature Devices⁽¹⁾

Parameter	Description	Test Conditions	Min	Max	Unit
V _{IL}	Input LOW Voltage ⁽²⁾			0.8	V
V _{IH}	Input HIGH Voltage ⁽²⁾		2.0		V
I _{IL}	Input LOW Current	$V_{IN} = 0 V$		50.0	μΑ
I _{IH}	Input HIGH Current	$V_{IN} = V_{DD}$		100.0	μΑ
V _{OL}	Output LOW Voltage ⁽³⁾	I _{OL} = 8 mA (-1) I _{OH} = 12 mA (-1H)		0.4	V
V _{OH}	Output HIGH Voltage ⁽³⁾	I _{OH} = -8 mA (-1) I _{OL} = -12 mA (-1H)	2.4		V
I _{DD} (PD mode)	Power Down Supply Current	REF = 0 MHz		25.0	μΑ
I _{DD}	Supply Current	Unloaded outputs at 66.67 MHz, SEL inputs at V _{DD}		35.0	mA

1. All parameters are specified with loaded outputs.

2. REF input has a threshold voltage of $V_{PP}/2$.

3. Parameter is guaranteed by design and characterization. Not 100% tested in production.

Parameter	Name	Test Conditions	Min	Тур	Мах	Unit
t ₁	Output Frequency	30-pF load	10		100	MHz
		10-pF load	10		133.33	MHz
	Duty Cycle ⁽²⁾ = $t_2 \div t_1$	Measured at 1.4 V, F _{OUT} = 66.67 MHz	40.0	50.0	60.0	%
t ₃	Rise Time ⁽²⁾	Measured between 0.8 V and 2.0 V			2.50	ns
t ₄	Fall Time ⁽²⁾	Measured between 0.8 V and 2.0 V			2.50	ns
t ₅	Output to Output Skew ⁽²⁾	All outputs equally loaded			250	ps
t _{6A}	Delay, REF Rising Edge to	Measured at V _{DD} /2		0	±350	ps
	CLKOUT Rising Edge ⁽²⁾					
t _{6B}	Delay, REF Rising Edge to	Measured at V _{DD} /2. Measured in PLL Bypass Mode,	1	5	8.7	ns
	CLKOUT Rising Edge ⁽²⁾	MPC962309 device only				
t ₇	Device to Device Skew ⁽²⁾	Measured at $V_{DD}/2$ on the CLKOUT pins of devices		0	700	ps
tj	Cycle to Cycle Jitter ⁽²⁾	Measured at 66.67 MHz, loaded outputs			200	ps
t _{LOCK}	PLL Lock Time ⁽²⁾	Stable power supply, valid clock presented on REF pin			1.0	ms

Table 7. Switching Characteristics for MPC962305-1 and MPC962309-1 Industrial Temperature Devices⁽¹⁾

1. All parameters are specified with loaded outputs.

2. Parameter is guaranteed by design and characterization. Not 100% tested in production.

Table 8. Switching Characteristics for MPC962305-1H and MPC962309-1H Industrial Temperature Devi
--

Parameter	Name	Test Conditions		Тур	Мах	Unit
t ₁	Output Frequency	30-pF load 10-pF load	10 10		100 133.33	MHz MHz
	Duty $Cycle^{(2)} = t2 \div t1$	Measured at 1.4 V, F _{OUT} = 66.67 MHz	40.0	50.0	60.0	%
	Duty Cycle ⁽²⁾ = $t2 \div t1$	Measured at 1.4 V, F _{OUT} < 50 MHz	45.0	55.0	55.0	%
t ₃	Rise Time ⁽²⁾	Measured between 0.8 V and 2.0 V			1.50	ns
t ₄	Fall Time ⁽²⁾	Measured between 0.8 V and 2.0 V			1.50	ns
t ₅	Output to Output Skew ⁽²⁾	All outputs equally loaded			250	ps
t _{6A}	Delay, REF Rising Edge to CLKOUT Rising Edge ⁽²⁾	Measured at V _{DD} /2		0	±350	ps
t _{6B}	Delay, REF Rising Edge to CLKOUT Rising Edge ⁽²⁾	Measured at V _{DD} /2. Measured in PLL Bypass Mode, MPC962309 device only	1	5	8.7	ns
t ₇	Device to Device Skew ⁽²⁾	Measured at $V_{DD}/2$ on the CLKOUT pins of devices		0	700	ps
t ₈	Output Slew Rate ⁽²⁾	Measured between 0.8 V and 2.0 V using Test Circuit #2	1			V/ns
tj	Cycle to Cycle Jitter ⁽²⁾	Measured at 66.67 MHz, loaded outputs			200	ps
t _{LOCK}	PLL Lock Time ⁽²⁾	Stable power supply, valid clock presented on REF pin			1.0	ms

1. All parameters are specified with loaded outputs.

2. Parameter is guaranteed by design and characterization. Not 100% tested in production.

APPLICATIONS INFORMATION



The pin-to-pin skew is defined as the worst case difference in propagation delay between any similar delay path within a single device

Figure 1. Output-to-Output Skew t_{SK(O)}



The time from the PLL controlled edge to the non-controlled edge, divided by the time between PLL controlled edges, expressed as a percentage





Figure 2. Static Phase Offset Test Reference



Figure 4. Device-to-Device Skew



The variation in cycle time of a signal between adjacent cycles, over a random sample of adjacent cycle pairs

Figure 5. Cycle-to-Cycle Jitter



Figure 6. Output Transition Time Test Reference



Test Circuit for all parameters except t₈



Test Circuit for t_8 , Output slew rate on -1H, -5 device

Table 9. Ordering Information

Ordering Code	Package Type
MPC962305D-1	8-pin 150-mil SOIC
MPC962305D-1R2	8-pin 150-mil SOIC - Tape and Reel
MPC962305EF-1	8-pin 150-mil SOIC (Pb-free)
MPC962305EF-1R2	8-pin 150-mil SOIC (Pb-free) - Tape and Reel
MPC962305D-1H	8-pin 150-mil SOIC
MPC962305D-1HR2	8-pin 150-mil SOIC - Tape and Reel
MPC962305EF-1H	8-pin 150-mil SOIC (Pb-free)
MPC962305EF-1HR2	8-pin 150-mil SOIC (Pb-free) - Tape and Reel
MPC962305DT-1H	8-pin 150-mil TSSOP
MPC962305DT-1HR2	8-pin 150-mil TSSOP - Tape and Reel
MPC962305EJ-1H	8-pin 150-mil TSSOP (Pb-free)
MPC962305EJ-1HR2	8-pin 150-mil TSSOP (Pb-free) - Tape and Reel
MPC962309D-1	16-pin 150-mil SOIC
MPC962309D-1R2	16-pin 150-mil SOIC - Tape and Reel
MPC962309EF-1	16-pin 150-mil SOIC (Pb-free)
MPC962309EF-1R2	16-pin 150-mil SOIC (Pb-free) - Tape and Reel
MPC962309D-1H	16-pin 150-mil SOIC
MPC962309D-1HR2	16-pin 150-mil SOIC - Tape and Reel
MPC962309EF-1H	16-pin 150-mil SOIC (Pb-free)
MPC962309EF-1HR2	16-pin 150-mil SOIC (Pb-free) - Tape and Reel
MPC962309DT-1H	16-pin 4.4-mm TSSOP
MPC962309DT-1HR2	16-pin 4.4-mm TSSOP - Tape and Reel
MPC962309EJ-1H	16-pin 4.4-mm TSSOP (Pb-free)
MPC962309EJ-1HR2	16-pin 4.4-mm TSSOP (Pb-free) - Tape and Reel





© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	LOUTLINE	PRINT VERSION NO	DT TO SCALE
TITLE:		DOCUMENT NO): 98ASB42564B	REV: U
8LD SOIC NARROW	BODY	CASE NUMBER	R: 751–07	07 APR 2005
		STANDARD: JE	EDEC MS-012AA	

PAGE 1 OF 2

CASE 751-07 ISSUE U 8-LEAD SOIC PLASTIC PACKAGE



NOTES:

- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- DIMENSION DOES NOT INCLUDE MOLD PROTRUSION. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
- A. DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 TOTAL IN EXCESS OF THE DIMENSION AT MAXIMUM MATERIAL CONDITION.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	DT TO SCALE
TITLE:		DOCUMENT NO): 98ASB42564B	REV: U
8LD SOIC NARROW BODY		CASE NUMBER	8: 751–07	07 APR 2005
		STANDARD: JE	DEC MS-012AA	

PAGE 2 OF 2

CASE 751-07 ISSUE U 8-LEAD SOIC PLASTIC PACKAGE



© FREESCALE SEMICONDUCTOR, INC. All RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	DT TO SCALE
TITLE:	DOCUMENT NO	: 98ASB42566B	REV: L	
16LD SOIC N/B, 1.2/	CASE NUMBER	R: 751B-05	11 APR 2005	
CASE OUTEINE		STANDARD: JE	CCDEC MS-012AC	

PAGE 1 OF 2

CASE 751B-05 ISSUE L 16-LEAD SOIC PLASTIC PACKAGE



NOTES:

- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 3. DATUMS A AND B TO BE DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
- /4 This dimension does not include mold flash, protrusion or gate burrs. Mold FLASH, PROTRUSION OR GATE BURRS SHALL NOT EXCEED 0.15 MM PER SIDE. THIS DIMENSION IS DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.



/5. THIS DIMENSION DOES NOT INCLUDE INTER-LEAD FLASH OR PROTRUSIONS. INTER-LEAD FLASH AND PROTRUSIONS SHALL NOT EXCEED 0.25 MM PER SIDE. THIS DIMENSION IS DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.

6. THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 0.62 mm.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	LOUTLINE	PRINT VERSION NO	DT TO SCALE
TITLE:		DOCUMENT NO): 98ASB42566B	REV: L
16LD SOIC N/B, 1.27 PITCH		CASE NUMBER	R: 751B-05	11 APR 2005
	-	STANDARD: JE	DEC MS-012AC	

PAGE 2 OF 2

CASE 751B-05 **ISSUE L 16-LEAD SOIC PLASTIC PACKAGE**



MECHANICA	L OUTLINE	PRINT VERSION NO	IT TO SCALE
TITLE: 16 I.D. TSSOP, PITCH 0.65MM			REV: B
			19 MAY 2005
	STANDARD: JE	DEC	
	Mechanica 5MM	MECHANICAL OUTLINE DECUMENT NE CASE NUMBER STANDARD: JE	MECHANICAL OUTLINE PRINT VERSION NO DOCUMENT NO: 98ASH70247A CASE NUMBER: 948F-01 STANDARD: JEDEC

PAGE 1 OF 3

CASE 948F-01 ISSUE B 16-LEAD TSSOP PLASTIC PACKAGE





© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	L OUTLINE	PRINT VERSION NO	IT TO SCALE
TITLE:	DOCUMENT NE]: 98ASH70247A	REV: B
16 LD ISSOP PITCH 0	CASE NUMBER: 948F-01 19 MAY 2005		
	STANDARD: JE	DEC	

PAGE 2 OF 3

CASE 948F-01 ISSUE B 16-LEAD TSSOP PLASTIC PACKAGE



NOTES:

- 1. CONTROLLING DIMENSION: MILLIMETER
- 2. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M-1982.
- 3 DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE.
- /4 dimension does not include interlead flash or protrusion. Interlead flash or protrusion shall not exceed 0.25 per side.

5 DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 TOTAL IN EXCESS OF THE DIMENSION AT MAXIMUM MATERIAL CONDITION.

6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.

 $\overline{7}$ dimensions are to be determined at datum plane $\overline{-w}$ -

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	Mechanica	L OUTLINE	PRINT VERSION NO	IT TO SCALE
TITLE:	DOCUMENT NE]: 98ASH70247A	REV: B	
16 LD TSSOP, PITCH 0.6	CASE NUMBER: 948F-01 19 MAY 2005			
		STANDARD: JE	IDEC	
	STANDARD: JE	IDEC		

PAGE 3 OF 3

CASE 948F-01 ISSUE B 16-LEAD TSSOP PLASTIC PACKAGE

RENESAS

CASE 948J-01 **ISSUE B 8-LEAD TSSOP PLASTIC PACKAGE**

PAGE 1 OF 3

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	JT TO SCALE
TITLE:		DOCUMENT NE]: 98ASH70382A	RE∨: B
	.65MM	CASE NUMBER	2: 948J-01	19 MAY 2005
0 LD ISSUE, FIICH U		STANDARD: JE	DEC	

© FREESCALE SEMICONDUCTOR, INC. MECHA ALL RIGHTS RESERVED.		L OUTLINE	PRINT VERSION NE	JT TO SCALE
TITLE:		DOCUMENT NE]: 98ASH70382A	RE∨∶B
9 ID TSSOD DITOU O		CASE NUMBER	2: 948J-01	19 MAY 2005
6 LD ISSUE, FIICH U		STANDARD: JE	DEC	



○ 0.15(0.006) T U

PACKAGE DIMENSIONS

8

-8X (K)

5

⊕ 0.10(0.004)
 ∭ T U ∨





© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	JT TO SCALE
TITLE:		DOCUMENT NE]: 98ASH70382A	RE∨: B
A LD TOCOD DITOUL O CEMM		CASE NUMBER	2: 948J-01	19 MAY 2005
OLD ISSUE, FIICH U		STANDARD: JE	DEC	

PAGE 2 OF 3

CASE 948J-01 ISSUE B 8-LEAD TSSOP PLASTIC PACKAGE

CASE 948J-01 **ISSUE B** 8-LEAD TSSOP PLASTIC PACKAGE

PAGE 3 OF 3

	IN	СН	MIL	LIMETER		INCH		MIL	LIMETER
DIM	MIN	MAX	MIN	MAX	DIM	MIN	MAX	MIN	MAX
A	0.114	0.122	2.90	3.10					
В	0.169	0.177	4.30	4.50					
С	-	0.047	-	1.20					
D	0.002	0.006	0.05	0.15					
F	0.020	0.030	0.50	0.75					
G	0.026	BSC	0.	65 BSC					
Н	0.020	0.024	0.50	0.60					
J	0.004	0.008	0.09	0.20					
J1	0.004	0.006	0.09	0.16					
К	0.007	0.012	0.19	0.30					
К1	0.007	0.010	0.19	0.25					
L	0.252	BSC	6.	40 BSC					
M	0°	8°	0*	8°					
© FI	© FREESCALE SEMICONDUCTOR, INC. MECHANICA		L OUT	LINE	PRINT VER	SIDN NE	IT TO SCALE		
TITLE	TITLE:			DOCU	IMENT NE]: 98ASH70382	2A	RE∨: B	
	8 ID TO	SSOP PI	тсн о	65MM	CASE	NUMBER	R: 948J-01		19 MAY 2005
			STAN	idard: Je	IDEC				

7. DIMENSIONS ARE TO BE DETERMINED AT DATUM PLANE - W-

6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.

 $\overline{/6.}$ dimension does not include dambar protrusion. Allowable dambar protrusion SHALL BE 0.08 (.003) TOTAL IN EXCESS OF THE DIMENSION AT MAXIMUM MATERIAL CONDITION.

- 4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (.010) PER SIDE.

/3 dimension does not include mold flash, protrusions or gate burrs. Mold flash

2. DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994.

OR GATE BURRS SHALL NOT EXCEED 0.15 (.006) PER SIDE.

RENESAS

1. CONTROLLING DIMENSION: MILLIMETER

PACKAGE DIMENSIONS

Revision History Sheet

Rev	Table	Page	Description of Change	Date
8		1	NRND – Not Recommend for New Designs	1/8/13
8		1	Removed NRND and bullet referencing the replacement device.	5/5/15
8		1	Product Discontinuation Notice - Last time buy expires September 7, 2016. PDN N-16-02	3/15/16



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.