# **RENESAS** 2.5v/3.3v Differential LVPECL 1:9 Clock Distribution Buffer and Clock Driver

# Product Discontinuance Notice – Last Time Buy Expires on (12/7/2013)

# DATASHEET

The MC100ES6226 is a bipolar monolithic differential clock distribution buffer and clock divider. Designed for most demanding clock distribution systems, the MC100ES6226 supports various applications requiring a large number of outputs to drive precisely aligned clock signals. Using SiGe technology and a fully differential architecture, the device offers superior digital signal characteristics and very low clock skew error. Target applications for this clock driver are high performance clock distribution systems for computing, networking and telecommunication systems.


### Features

- · Fully differential architecture from input to all outputs
- · SiGe technology supports near-zero output skew
- Selectable 1:1 or 1:2 frequency outputs
- · LVPECL compatible differential clock inputs and outputs
- LVCMOS compatible control inputs
- Single 3.3V or 2.5V supply
- Max. 35ps maximum output skew (within output bank)
- Max. 50ps maximum device skew
- · Supports DC operation and up to 3GHz (typ.) clock signals
- · Synchronous output enable eliminating output runt pulse generation and metastability
- Standard 32-lead LQFP package
- Industrial temperature range (-40°C TO 85°C)
- 32-lead Pb-free package available

#### **Functional Description**

MC100ES6226 is designed for very skew critical differential clock distribution systems and supports clock frequencies from DC up to 3.0GHz. Typical applications for the MC100ES6226 are primary clock distribution systems on backplanes of high-performance computer, networking and telecommunication systems, as well as on-board clocking of OC-3, OC-12 and OC-48 speed communication systems.

The MC100ES6226 can be operated from a 3.3V or 2.5V positive supply without the requirement of a negative supply line. Each of the output banks of three differential clock output pairs may be independently configured to distribute the input frequency or half of the input frequency. The FSEL0 and FSEL1 clock frequency selects are asynchronous control inputs. Any changes of the control inputs require a MR pulse for re-synchronization of the ÷2 outputs.





FA SUFFIX 32-LEAD LQFP PACKAGE CASE 873A-03



AC SUFFIX 32-LEAD LQFP PACKAGE Pb-FREE PACKAGE CASE 873A-03

|                 | ORMATION          |
|-----------------|-------------------|
| Device          | Package           |
| MC100ES6226FA   | LQFP-32           |
| MC100ES6226FAR2 | LQFP-32           |
| MC100ES6226AC   | LQFP-32 (Pb-Free) |
| MC100ES6226ACR2 | LQFP-32 (Pb-Free) |




Figure 1. MC100ES6226 Logic Diagram




Figure 2. 32-Lead Package Pinout (Top View)

# Table 1. Pin Configuration

| Pin   | I/O    | Туре            | Function  |
|---|--------|-----------------|---|
| CLK, CLK  | Input  | LVPECL          | Differential reference clock signal input   |
| ŌĒ  | Input  | LVCMOS          | Output enable   |
| MR  | Input  | LVCMOS          | Device reset  |
| FSEL0, FSEL1  | Input  | LVCMOS          | Output frequency divider select   |
| QA[0-2], <u>QA[0-2]</u><br>QB[0-2], <u>QB[0-2]</u><br>QC[0-2], <u>QC[0-2]</u> | Output | LVPECL          | Differential clock outputs (banks A, B and C)   |
| GND   | Supply | GND             | Negative power supply   |
| V <sub>CC</sub>   | Supply | V <sub>CC</sub> | Positive power supply. All $V_{CC}$ pins must be connected to the positive power supply for correct DC and AC operation |

# Table 2. Function Table

| Control      | Default | 0  | 1                           |
|--------------|---------|--|-----------------------------|
| ŌĒ           | 0       | $Qx[0-2], \overline{Qx[0-2]}$ are active. Deassertion of $\overline{OE}$ can be asynchronous to the reference clock without generation of output runt pulses |                             |
| MR           | 0       | Normal operation   | Device reset (asynchronous) |
| FSEL0, FSEL1 | 00      | See Table 3  |                             |

### Table 3. Output Frequency Select Control

| FSEL0 | FSEL1 | QA0 to QA2                   | QB0 to QB2                   | QC0 to QC2                            |
|-------|-------|------------------------------|------------------------------|---------------------------------------|
| 0     | 0     | $f_{QA0:2} = f_{CLK}$        | $f_{QB0:2} = f_{CLK}$        | f <sub>QC0:2</sub> = f <sub>CLK</sub> |
| 0     | 1     | $f_{QA0:2} = f_{CLK}$        | $f_{QB0:2} = f_{CLK}$        | $f_{QC0:2} = f_{CLK} \div 2$          |
| 1     | 0     | $f_{QA0:2} = f_{CLK}$        | $f_{QB0:2} = f_{CLK} \div 2$ | $f_{QC0:2} = f_{CLK} \div 2$          |
| 1     | 1     | $f_{QA0:2} = f_{CLK} \div 2$ | $f_{QB0:2} = f_{CLK} \div 2$ | $f_{QC0:2} = f_{CLK} \div 2$          |

# Table 4. Absolute Maximum Ratings<sup>(1)</sup>

| Symbol           | Characteristics     | Min  | Max                  | Unit | Condition |
|------------------|---------------------|------|----------------------|------|-----------|
| V <sub>CC</sub>  | Supply Voltage      | -0.3 | 3.6                  | V    |           |
| V <sub>IN</sub>  | DC Input Voltage    | -0.3 | V <sub>CC</sub> +0.3 | V    |           |
| V <sub>OUT</sub> | DC Output Voltage   | -0.3 | V <sub>CC</sub> +0.3 | V    |           |
| I <sub>IN</sub>  | DC Input Current    |      | ±20                  | mA   |           |
| I <sub>OUT</sub> | DC Output Current   |      | ±50                  | mA   |           |
| Τ <sub>S</sub>   | Storage Temperature | -65  | 125                  | °C   |           |

1. Absolute maximum continuous ratings are those maximum values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation at absolute-maximum-rated conditions is not implied.

### **Table 5. General Specifications**

| Symbol               | Characteristics   | Min  | Тур  | Мах  | Unit   | Condition  |
|----------------------|---|------|--|--|--|--|
| V <sub>TT</sub>      | Output Termination Voltage  |      | $V_{CC} - 2^{(1)}$   |  | V  |  |
| MM                   | ESD Protection (Machine Model)  | 300  |  |  | V  |  |
| HBM                  | ESD Protection (Human Body Model)   | 4000 |  |  | V  |  |
| CDM                  | ESD Protection (Charged Device Model)   | 2000 |  |  | V  |  |
| LU                   | Latch-Up Immunity   | 200  |  |  | mA   |  |
| CIN                  |   |      | 4.0  |  | pF   | Inputs   |
| θ <sub>JA</sub>      | Thermal Resistance Junction to Ambient<br>JESD 51-3, single layer test board<br>JESD 51-6, 2S2P multilayer test board |      | 83.1<br>73.3<br>68.9<br>63.8<br>57.4<br>59.0<br>54.4<br>52.5<br>50.4<br>47.8 | 86.0<br>75.4<br>70.9<br>65.3<br>59.6<br>60.6<br>55.7<br>53.8<br>51.5<br>48.8 | °C/W<br>°C/W<br>°C/W<br>°C/W<br>°C/W<br>°C/W<br>°C/W<br>°C/W | Natural convection<br>100 ft/min<br>200 ft/min<br>400 ft/min<br>800 ft/min<br>Natural convection<br>100 ft/min<br>200 ft/min<br>400 ft/min<br>800 ft/min |
| $\theta_{\text{JC}}$ | Thermal Resistance Junction to Case   |      | 23.0   | 26.3   | °C/W   | MIL-SPEC 883E<br>Method 1012.1   |
|                      | Operating Junction Temperature <sup>(2)</sup><br>(continuous operation) MTBF = 9.1 years                              | 0    |  | 110  | °C   |  |

1. Output termination voltage  $V_{TT}$  = 0V for  $V_{CC}$  = 2.5V operation is supported but the power consumption of the device will increase.

2. Operating junction temperature impacts device life time. Maximum continuous operating junction temperature should be selected according to the application life time requirements (See application note AN1545 for more information). The device AC and DC parameters are specified up to 110°C junction temperature allowing the MC100ES6226 to be used in applications requiring industrial temperature range. It is recommended that users of the MC100ES6226 employ thermal modeling analysis to assist in applying the junction temperature specifications to their particular application.

| Symbol           | Characteristics  | Min                   | Тур | Max                   | Unit | Condition                                      |
|------------------|--|-----------------------|-----|-----------------------|------|--|
| LVCMOS           | Control Inputs (OE, FSEL0, FSEL1, MR)                                  |                       |     |                       |      |  |
| V <sub>IL</sub>  | Input Voltage Low $V_{CC} = 3.3V$<br>$V_{CC} = 2.5V$                   |                       |     | 0.8<br>0.7            | V    |  |
| $V_{\text{IH}}$  | Input Voltage High $V_{CC} = 3.3V$<br>$V_{CC} = 2.5V$                  | 2.2<br>1.7            |     |                       | V    |  |
| I <sub>IN</sub>  | Input Current <sup>(1)</sup>   |                       |     | ±150                  | μA   | $V_{IN} = V_{CC}$ or $V_{IN} = GND$            |
| LVPECL C         | Clock Inputs (CLK, CLK) <sup>(2)</sup>                                 |                       |     |                       |      |  |
| V <sub>PP</sub>  | DC Differential Input Voltage <sup>(3)</sup>                           | 0.1                   |     | 1.3                   | V    | Differential operation                         |
| V <sub>CMR</sub> | Differential Cross Point Voltage <sup>(4)</sup>                        | 1.0                   |     | V <sub>CC</sub> – 0.3 | V    | Differential operation                         |
| V <sub>IH</sub>  | Input High Voltage   | TBD                   |     | TBD                   |      |  |
| V <sub>IL</sub>  | Input Low Voltage  | TBD                   |     | TBD                   |      |  |
| I <sub>IN</sub>  | Input Current  |                       |     | ±150                  | μA   | V <sub>IN</sub> = TBD or V <sub>IN</sub> = TBD |
| LVPECL C         | Clock Outputs (QA[2:0], QB[2:0], QC[2:0])                              |                       |     |                       |      |  |
| V <sub>OH</sub>  | Output High Voltage  | V <sub>CC</sub> – 1.1 |     | V <sub>CC</sub> – 0.8 | V    | Termination 50 $\Omega$ to $V_{TT}$            |
| V <sub>OL</sub>  | Output Low Voltage   | V <sub>CC</sub> – 1.8 |     | V <sub>CC</sub> – 1.4 | V    | Termination 50 $\Omega$ to $V_{TT}$            |
| Supply Cu        | rrent  |                       |     |                       |      |  |
| I <sub>GND</sub> | Maximum Quiescent Supply Current without<br>Output Termination Current |                       | 65  | 110                   | mA   | GND pin  |
| I <sub>CC</sub>  | Maximum Quiescent Supply Current with<br>Output Termination Current    |                       | 325 | 400                   | mA   | All V <sub>CC</sub> pins                       |

# Table 6. DC Characteristics (V\_{CC} = 3.3V $\pm$ 5% and 2.5V $\pm$ 5%, T\_J = 0°C to +110°C)

1. Input have internal pullup/pulldown resistors which affect the input current.

2. Clock inputs driven by LVPECL compatible signals.

3. V<sub>PP</sub> is the minimum differential input voltage swing required to maintain AC characteristic.

4. V<sub>CMR</sub> (DC) is the crosspoint of the differential input signal. Functional operation is obtained when the crosspoint is within the V<sub>CMR</sub> (DC) range and the input swing lies within the V<sub>PP</sub> (DC) specification.

| Symbol                          | Characteristics  | Min                     | Тур                  | Мах                     | Unit                 | Condition                      |
|---------------------------------|--|-------------------------|----------------------|-------------------------|----------------------|--------------------------------|
| V <sub>PP</sub>                 | Differential Input Voltage <sup>(2)</sup> (peak-to-peak)   | 0.2                     | 0.3                  | 1.3                     | V                    |                                |
| V <sub>CMR</sub>                | Differential Input Crosspoint Voltage <sup>(3)</sup>   | 1.0                     |                      | V <sub>CC</sub> – 0.3   | V                    |                                |
| V <sub>X,OUT</sub>              | Differential Output Crosspoint Voltage   | V <sub>CC</sub> – 1.45  |                      | V <sub>CC</sub> – 1.1   | V                    |                                |
| V <sub>O(P-P)</sub>             | Differential Output Voltage (peak-to-peak) $f_O < 300MHz$ $f_O < 1.5GHz$ $f_O < 2.7GHz$                  | 0.45<br>0.3<br>TBD      | 0.72<br>0.55<br>0.37 | 0.95<br>0.95<br>0.95    | V<br>V<br>V          |                                |
| f <sub>CLK</sub>                | Input Frequency  | 0                       |                      | 3000 <sup>(4)</sup>     | MHz                  |                                |
| t <sub>PD</sub>                 | Propagation Delay CLK to Qx[]  | 475                     | 500                  | 800                     | ps                   | Differential                   |
| t <sub>sk(O)</sub>              | Output-to-Output Skew (within QA[2:0])<br>(within QB[2:0])<br>(within QC[2:0])<br>(within device)        |                         | 11<br>12<br>4        | 25<br>25<br>20<br>60    | ps<br>ps<br>ps<br>ps | Differential                   |
| t <sub>sk(PP)</sub>             | Output-to-Output Skew (part-to-part)   |                         |                      | 325                     | ps                   | Differential                   |
| t <sub>JIT(CC)</sub>            | Output Cycle-to-Cycle Jitter RMS (1σ)<br>single frequency configuration<br>÷1/÷2 frequency configuration |                         |                      | 1 1                     | ps<br>ps             | FSEL0 = FSEL1<br>FSEL0 ≠ FSEL1 |
| DCO                             | Output Duty Cycle $Qx = \div 1, f_O < 300MHz$<br>$Qx = \div 1, f_O > 300MHz$                             | 48<br>45                | 50<br>50             | 52<br>55                | %<br>%               | DC <sub>fref</sub> = 50%       |
|                                 | $Qx = \div 2$ , $f_O < 300MHz$<br>$Qx = \div 2$ , $f_O > 300MHz$   | 49<br>47.5              | 50<br>50             | 51<br>52.5              | %<br>%               |                                |
| t <sub>r</sub> , t <sub>f</sub> | Output Rise/Fall Time  | 0.05                    |                      | 200                     | ns                   | 20% to 80%                     |
| t <sub>PDL</sub> <sup>(5)</sup> | Output Disable Time  | 2.5·T + t <sub>PD</sub> |                      | 4.5·T + t <sub>PD</sub> | ns                   | T = CLK period                 |
| t <sub>PLD</sub> <sup>(6)</sup> | Output Enable Time   | 3.T + t <sub>PD</sub>   |                      | 5.T + t <sub>PD</sub>   | ns                   | T = CLK period                 |

# Table 7. AC Characteristics (V<sub>CC</sub> = $3.3V \pm 5\%$ and $2.5V \pm 5\%$ , T<sub>J</sub> = 0°C to +110°C)<sup>(1)</sup>

1. AC characteristics apply for parallel output termination of 50  $\!\Omega$  to V\_TT.

2. V<sub>PP</sub> is the minimum differential input voltage swing required to maintain AC characteristics including tpd and device-to-device skew.

3. V<sub>CMR</sub> (AC) is the crosspoint of the differential input signal. Normal AC operation is obtained when the crosspoint is within the V<sub>CMR</sub> (AC) range and the input swing lies within the V<sub>PP</sub> (AC) specification. Violation of V<sub>CMR</sub> (AC) or V<sub>PP</sub> (AC) impacts the device propagation delay, device and part-to-part skew.

The MC100ES6226 is fully operational up to 3.0GHz and is characterized up to 2.7GHz.

5. Propagation delay OE de-assertion to differential output disabled (differential low: true output low, complementary output high).

6. Propagation delay  $\overline{OE}$  assertion to output enabled (active).




Figure 3. MC100ES6226 Output Disable/Enable Timing




Figure 4. MC100ES6226 AC Test Reference

# **APPLICATIONS INFORMATION**

### Maintaining Lowest Device Skew

The MC100ES6226 guarantees low output-to-output bank skew of 35ps and a part-o-part skew of max. TBDps. To ensure low skew clock signals in the application, both outputs of any differential output pair need to be terminated identically, even if only one output is used. When fewer than all nine output pairs are used, identical termination of all output pairs within the output bank is recommended. If an entire output bank is not used, it is recommended to leave all of these outputs open and unterminated. This will reduce the device power consumption while maintaining minimum output skew.

### **Power Supply Bypassing**

The MC100ES6226 is a mixed analog/digital product. The differential architecture of the MC100ES6226 supports low noise signal operation at high frequencies. In order to maintain its superior signal quality, all  $V_{CC}$  pins should be bypassed by high-

frequency ceramic capacitors connected to GND. If the spectral frequencies of the internally generated switching noise on the supply pins cross the series resonant point of an individual bypass capacitor, its overall impedance begins to look inductive and thus increases with increasing frequency. The parallel capacitor combination shown ensures that a low impedance path to ground exists for frequencies well above the noise bandwidth.







Figure 5. V<sub>CC</sub> Power Supply Bypass



# PACKAGE DIMENSIONS






|     | MILLIMETERS |      |  |  |
|-----|-------------|------|--|--|
| DIM | MIN         | MAX  |  |  |
| Α   | 1.40        | 1.60 |  |  |
| A1  | 0.05        | 0.15 |  |  |
| A2  | 1.35        | 1.45 |  |  |
| b   | 0.30        | 0.45 |  |  |
| b1  | 0.30        | 0.40 |  |  |
| с   | 0.09        | 0.20 |  |  |
| c1  | 0.09        | 0.16 |  |  |
| D   | 9.00        | BSC  |  |  |
| D1  | 7.00        | BSC  |  |  |
| е   | 0.80 BSC    |      |  |  |
| E   | 9.00        | BSC  |  |  |
| E1  | 7.00        | BSC  |  |  |
| L   | 0.50        | 0.70 |  |  |
| L1  | 1.00        |      |  |  |
| q   | 0°          | 7°   |  |  |
| q1  | 12          | REF  |  |  |
| R1  | 0.08        | 0.20 |  |  |
| R2  | 0.08        |      |  |  |
| S   | 0.20        | REF  |  |  |

CASE 873A-03 **ISSUE B** 32-LEAD LQFP PACKAGE

**c1** .

8 5





## IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

## **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.