

To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

Not recommended
for new design

Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: “Standard”, “High Quality”, and “Specific”. The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as “Specific” or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is “Standard” unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - “Standard”: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - “High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - “Specific”: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.

M6111FP

Coil-less VIF/SIF

REJ03F0014-0100Z

Rev.1.00

Aug.25.2003

Description

The M6111FP is a semiconductor integrated circuit built-in the PLL inter-carrier method VIF/SIF dedicated to NTSC. The circuit includes the VIF amplifier, image waveform detection, APC detection, IF/RF, AGC, VCO, AFT, LOCK DET, EQ, AF amplifier, limiter, FM waveform detector circuits, and acts as a small tuner.

Features

- Eliminates the need for the VCO coil for intermediate frequency signal processing
- AFT adjustment is not required and flat temperature characteristics is realized
- Reference frequency of 3.58 MHz/4.00 MHz
- Image intermediate frequency US (47.75 MHz)/JP (58.75 MHz)
- VIF/SIF mute function
- SIF buffer output available
- FM receivable (optional)


Recommended Operating Conditions

- Power-supply voltage range: 4.75 to 5.25 V
- Recommended power-supply voltage: 5.0 V


Application

- TV, VCR

Pin Configuration



Block Diagram




Absolute Maximum Ratings

(25°C, unless otherwise noted)

Parameter	Symbol	Ratings	Unit
Supply voltage	V _{cc}	6.0	V
Total power dissipation	P _d	728	mW
Operating temperature	T _{opr1}	-20 to 75	°C
Storage temperature	T _{stg}	-40 to 150	°C

Temperature Characteristics (Maximum Ratings)

Mounting in standard circuit board



Recommended Operating Conditions

(25°C, unless otherwise noted)

Parameter	Terminal #	Ratings	Unit
Supply voltage	4, 15	5.0	V
Functional supply voltage range	4, 15	4.75 to 5.25	V
Reference Frequency	14	3.579545	MHz
GND	13, 18, 19	GND	—







Pin Function

Pin No.	Pin Name	Function	Equivalent Circuit
1	Video out	Video out terminal.	
2	TV/FM SW	TV/FM SW terminal Open: TV Mode GND: FM Mode Connecting to GND with 100 kohm or adding to 1/2 Vcc at this terminal select to search mode.	
3	Video in	This terminal is input the video signal from Pin5 "Video det out" by SIF trap. Input this terminal to DC of Video det signal is necessary for IF AGC function.	
4	Vcc	Power supply terminal for VIF and SIF.	
5	Video det out	Video detector output terminal. SIF trap and SIF BPF are connected to this terminal. It is necessary connecting external resistor for drive, because open emitter configuration.	
6	APC	APC filter terminal.	





Pin Function (cont)

Pin No.	Pin Name	Function	Equivalent Circuit
7	VCO F/B	VCO Feedback terminal. The feedback control is to keep the internal VCO of the uniform free-running frequency. This terminal has dual function, connecting to gnd select mode with VIF/SIF defeat.	
8	SIF in (Delay Point)	RF AGC Delay terminal. 4.5 MHz SIF signal "LIM IN" is input at this pin which has dual function. The RF AGC Delay Point is set up of DC component of this signal. AC component is FM signal.	
9	Vreg	Regulated voltage output terminal. The voltage is approximately 3 V.	
10	SIF out (US/JP SW)	SIF output terminal. FM signal which is converted to 4.5 MHz is output. This pin has dual function of being VIF VCO type selection terminal. Connect to GND with 1.5 kΩ; JPN "58.75 MHz" No connect; USA "45.75 MHz"	
11	Audio out	Sound output terminal. De-emphasis is achieved by external components.	
12	Audio Level Cont.	AF Bypass terminal. It is connected to one of the input of a differential amplifier, external capacitor provides AC filtering. When resistor is connected in series with capacitor, it is possible to lower the amplitude of the audio output. when audio output terminal is not use, please connect this terminal to GND.	

Pin Function (cont)

Pin No.	Pin Name	Function	Equivalent Circuit
13	Logic GND	Ground terminal for Logic and Ref amp.	
14	Ref Signal (3.58/4.00)	Reference signal input terminal. It is input external signal with sinewave. In case of 4 MHz mode, connect to GND with 4.7 kΩ.	
15	Logic Vcc	Power supply terminal for Logic and Ref amp.	
16	AFT (FM Carrier det)	AFT output terminal. Because of pulse-like signal output, Smoothing capacitor is connected externally with TV mode. Under FM mode, this pin is carrier detector. Active; High Non-active; Low	
17	RF AGC	RF AGC output terminal. It is current drive type.	
18	QIF in (Inter/Spilt SW)	QIF Input terminal with SPLIT. This pin has dual function, the other is INTER/SPLIT SW. INTER: GND SPLIT: DC Open	

Pin Function (cont)

Pin No.	Pin Name	Function	Equivalent Circuit
19	GND	Ground terminal for VIF and SIF.	
20	VIF in 1	IF signal after SAW filter is input.	
21	VIF in 2	It is balance-type input.	
22	IF AGC 1	IF AGC filter terminal 1. External capacitor affects AGC speed. Where this terminal is grounded, the effect of VIF amp, becomes minimum gain.	
23	IF AGC 2	IF AGC filter terminal 2.	
24	EQ AMP F/B	Equalizer feedback terminal. It is possible to change the AC response of the video signal by attaching L, C, R to this terminal.	

Not recommended for new design

Electrical Characteristics

General

(Unless otherwise specified: Ta = 25°C, Vcc = 5.0 V, Ref Signal = 3.579545 MHz, Vi = 100 mVpp, SW = 1)

No.	Parameter	Symbol	Test circuit	Test point	Input point	Input signal	SW condition	Limits			Unit	Note#
								Min	Typ	Max		
1	VIF/SIF Vcc current	lcc1	1	Pin4	—	—	—	44	63	82	mA	
2	Logic Vcc Current	lcc2	1	Pin15	—	—	—	3.2	4.7	6.1	mA	
3	VIF/SIF Vcc current@Defeat	lcc3	1	Pin4 Pin15	—	—	SW7=2	6.3	9.0	12.0	mA	
4	Video out voltage@FM Mode	Vofm	1	TP1	—	—	SW2=2	—	0	0.5	V	
5	Ref. signal input level	Fref	1	Pin14	Pin14	—		50	100	600	mVpp	

Not recommended
for new design

VIF Section 1

(Unless otherwise specified: Ta = 25°C, Vcc = 5.0 V, Ref Signal = 3.579545 MHz, Vi = 100 mVpp, SW = 1)

No.	Parameter	Symbol	Test circuit	Test point	Input point	Input signal	SW condition	Limits			Unit	Note#
								Min	Typ	Max		
6	Video out	Vodet	1	TP1	Pin20, 21	SG1		0.95	1.20	1.45	Vpp	
7	Sync Tip level	Vsync	1	TP1	Pin20, 21	SG2		1.20	1.45	1.70	V	
8	Video S/N	VoS/N	1	TP1	Pin20, 21	SG2	SW12=2	48	50	—	dB	1
9	Video Out Freq. response	BW	1	TP1	Pin20, 21	SG3		6	7	—	MHz	2
10	Input sensitivity	VinMIN	1	TP1	Pin20, 21	SG4		—	45	52	dBuV	3
11	Max. IF input	VinMAX	1	TP1	Pin20, 21	SG5		101	105	—	dBuV	4
12	IF AGC Range	GR	1	—	—			49	60	—	dB	5
13	IF AGC voltage @80 dBuV	IFAGC	1	TP23	Pin20, 21	SG6		2.7	3.0	3.3	V	
14	Capture range U	CR-U	1	TP1	Pin20, 21	SG7		0.80	1.00	—	MHz	6
15	Capture range L	CR-L	1	TP1	Pin20, 21	SG7		1.38	1.75	—	MHz	7
16	Inter modulation	IM	1	TP1	Pin20, 21	SG8		32	38	—	dB	8
17	D/G	DG	1	TP5	Pin20, 21	SG9		—	3	5	%	
18	D/P	DP	1	TP5	Pin20, 21	SG9		—	3	5	deg	
21	RF AGC High voltage	RFagcH	1	TP17	Pin20, 21	SG10	SW8=3	4.4	4.7	5.0	V	
22	RF AGC Low voltage	RFagcL	1	TP17	Pin20, 21	SG11	SW8=3	0	0.3	0.6	V	
23	RF AGC delay point @TV mode	RFDP1	1	TP17	Pin20, 21	SG12	SW8=3	82	85	88	dBuV	9
24	RF AGC delay point @FM mode	RFDP2	1	TP17	Pin20, 21	SG13	SW2=2 SW8=3	44	50	56	dBuV	10
25	Inter carrier level @FM mode	VoFM	1	TP5	Pin20, 21	SG14	SW2=2 SW8=3	88	103	118	dBuV	11

M61111FP

VIF Section 2

(Unless otherwise specified: Ta = 25°C, Vcc = 5.0 V, Ref Signal = 3.579545 MHz, Vi = 100 mVpp, SW = 1)

No.	Parameter	Symbol	Test circuit	Test point	Input point	Input signal	SW condition	Limits			Unit	Note#
								Min	Typ	Max		
26	AFT sensitivity	μ	1	TP16	Pin20, 21	SG15		10	26	40	mV/ kHz	12
27	AFT High voltage	AFTH	1	TP16	Pin20, 21	SG16		4.3	4.7	5.0	V	12
28	AFT Low voltage	AFTL	1	TP16	Pin20, 21	SG17		0	0.3	0.7	V	12
29	AFT Mute voltage	AFTM	1	TP16	Pin20, 21	SG18		2.4	2.5	2.6	V	
30	AFT Center voltage @US mode	VaftUS	1	TP16	Pin20, 21	SG2		2.40	2.65	2.90	V	
31	AFT Center voltage @JP mode	VaftJP	1	TP16	Pin20, 21	SG19	SW10=2	2.60	2.87	3.15	V	

SIF Section

(Unless otherwise specified: Ta = 25°C, Vcc = 5.0 V, Ref Signal = 3.579545 MHz, Vi = 100 mVpp, SW = 1)


No.	Parameter	Symbol	Test circuit	Test point	Input point	Input signal	SW condition	Limits			Unit	Note#
								Min	Typ	Max		
32	AF output level @TV mode	VoAF1	1	TP11	Pin8	SG20	SW8=2	400	700	1000	mVrms	
33	AF output level @FM mode	VoAF2	1	TP11	Pin8	SG21	SW2=2 SW8=2	455	800	1140	mVrms	
34	AF output THD @TV mode	THDAF1	1	TP11	Pin8	SG20	SW8=2	—	0.4	0.9	%	
35	AF output THD @FM mode	THDAF2	1	TP11	Pin8	SG21	SW2=2 SW8=2	—	0.4	0.9	%	
36	Audio S/N @TV mode	AF S/N1	1	TP11	Pin8	SG22	SW8=2 SW23=2	50	55	—	dB	13
37	Audio S/N @FM mode	AF A/N2	1	TP11	Pin8	SG22	SW2,8=2 SW23=2	55	60	—	dB	14
38	Limiting sensitivity	LIM	1	TP11	Pin8	SG23	SW8=2	—	50	55	dBuV	15
39	SIF output level @TV mode	SIFG1	1	TP10	Pin8	SG22	SW8=2	90	96	102	dBuV	
40	SIF output level @FM mode	SIFG2	1	TP10	Pin8	SG22	SW2=2 SW8=2	79	85	91	dBuV	

VCO Section

(Unless otherwise specified: Ta = 25°C, Vcc = 5.0 V, Ref Signal = 3.579545 MHz, Vi = 100 mVpp, SW = 1)

No.	Parameter	Symbol	Test circuit	Test point	Input point	Input signal	SW condition	Limits			Unit	Note#
								Min	Typ	Max		
41	VIF VCO freerun @US mode	FvcfUS	1	TP16	—	—	SW2=3 SW12=2 SW16,23=2	-500	0	+500	kHz	16
42	VIF VCO freerun @JP mode	FvcfJP	1	TP16	—	—	SW2=3 SW10,12=2 SW16,23=2	-500	0	+500	kHz	16

Test Circuit



Input Signal

SG	Termination with 50 ohm			
1	f0 = 45.75 MHz	Vi = 90 dBuV	fm = 20 kHz	AM = 77.8%
2	f0 = 45.75 MHz	Vi = 90 dBuV	CW	
3	f1 = 45.75 MHz	Vi = 90 dBuV	CW	Mixed signal
	f2 = Freq. Variable	Vi = 70 dBuV	CW	
4	f0 = 45.75 MHz	Vi = Variable	fm = 20 kHz	AM = 77.8%
5	f0 = 45.75 MHz	Vi = Variable	fm = 20 kHz	AM = 16.0%
6	f0 = 45.75 MHz	Vi = 80 dBuV	CW	
7	f0 = Freq. Variable	Vi = 90 dBuV	fm = 20 kHz	AM = 77.8%
8	f1 = 45.75 MHz	Vi = 90 dBuV	CW	Mixed signal
	f2 = 42.17 MHz	Vi = 80 dBuV	CW	
	f3 = 41.25 MHz	Vi = 80 dBuV	CW	
9	f0 = 45.75 MHz	Sync Tip Level = 90 dBuV		
	87.5% TV modulation 10 step waveform			
10	f0 = 45.75 MHz	Vi = 70 dBuV	CW	
11	f0 = 45.75 MHz	Vi = 100 dBuV	CW	
12	f0 = 45.75 MHz	Vi = Variable	CW	
13	f0 = 42.341 MHz	Vi = Variable	CW	
14	f0 = 42.341 MHz	Vi = 90 dBuV	CW	
15	f0 = Freq. Variable	Vi = 90 dBuV	CW	
16	f0 = 45.75-0.5 MHz	Vi = 90 dBuV	CW	
17	f0 = 45.75+0.5 MHz	Vi = 90 dBuV	CW	
18	f0 = 45.75+/-0.5 MHz	Vi = 90 dBuV	CW	
19	f0 = 58.75 MHz	Vi = 90 dBuV	CW	
20	f0 = 4.5 MHz	Vi = 90 dBuV	fm = 1 kHz +/- 25 kHz dev	
21	f0 = 4.5 MHz	Vi = 90 dBuV	fm = 1 kHz +/- 75 kHz dev	
22	f0 = 4.5 MHz	Vi = 90 dBuV	CW	
23	f0 = 4.5 MHz	Vi = Variable	fm = 1 kHz +/- 25 kHz dev	
24	f0 = 4.5 MHz	Vi = Variable	CW	

Mode Select

Recommended Condition: Ta = 25°C, Vcc = 5.0 V

TV/FM select	2 pin condition	Recommendation
TV	DC Open	Open
Search (#1)	2.2-2.8 V	1/2 Vcc
FM	within 1.0 V	GND

#1: Search mode use for shipping test only.

IF Defeat select	7 pin condition	Recommendation
Un defeat	DC Open	DC open
Defeat	within 0.5 V	GND

US/JP select	10 pin condition	Recommendation
US	No resistance	No resistance
JP	Pull down 1.0 kΩ +/-10%	1 kΩ to GND

Ref signal select	14 pin condition	Recommendation
3.58 M	No resistance	No resistance
4.00 M	Pull down 4.7 kΩ +/-10%	4.7 kΩ to GND

SIF defeat select	12 pin condition	Recommendation
Un defeat	DC Open	DC Open
Defeat	within 0.3 V	GND

FM Mode IF Frequency (INTER)

INTER	Ref signal	IF Frequency
US	3.58 MHz	42.341 MHz
	4.00 MHz	42.500 MHz
JP	3.58 MHz	55.330 MHz
	4.00 MHz	55.357 MHz

Notes


Note 1 Video S/N: VoS/N

Input SG2 to VIF IN (Pin 20, 21) and measure the video out (TP1) noise in r.m.s. through a 5 MHz (–3 dB) L.P.F..

$$S/N = 20 \log \left(\frac{0.7 \times V_{odet} (V_{pp})}{NOISE (rms)} \right) \quad (dB)$$

Note 2 Video Band Width: BW

1. Measure the 1 MHz component level of Video output TP1 with a spectrum analyzer when SG3 ($f_2 = 44.75$ MHz) is input to VIF IN (Pin 20, 21). At that time, measure the voltage at TP23, and then fix TP23 at that voltage.
2. Reduce f_2 and measure the value of $(f_2 - f_1)$ when the $(f_2 - f_1)$ component level reaches –3 dB from the 1 MHz component level as shown below.



Note 3 Input Sensitivity: VIN MIN

Input SG4 ($V_i = 90$ dBu) to VIF IN (Pin 20, 21) and then gradually reduce V_i and measure the input level when the 20 kHz component of Video output TP1 reaches –3 dB from V_o det level.

Note 4 Maximum Allowable Input: VIN MAX

1. Input SG5 ($V_i = 90$ dBu) to VIF IN (Pin 20, 21), and measure the level of the 20 kHz component of Video output (TP1).
2. Gradually increase the V_i of SG and measure the input level when the output reaches –3 dB.

Note 5 AGC Control Range: GR

$$GR = V_{inMAX} - V_{inMIN} \quad (dB)$$

Note 6 Capture Range: CR-U

1. Increase the frequency of SG7 until the VCO is out of locked-oscillation.
2. And decrease the frequency of SG7 and measure the frequency f_U when the VCO is locked.

$$CR - U = f_U - 45.75 \quad (MHz)$$

Note 7 Capture Range: CR-L

1. Decrease the frequency of SG7 until the VCO is out of locked-oscillation.
2. And increase the frequency of SG7 and measure the frequency f_L when the VCO is locked.


$$CR - L = f_U - 45.75 - f_L \quad (MHz)$$

Note 8 Inter Modulation: IM


1. Input SG8 to VIF IN (Pin 20, 21), and measure video output TP1 with an oscilloscope.
2. Adjust AGC filter voltage TP23 so that the minimum DC level of the output waveform is V_{sync} .
3. At that time, measure TP1 with a spectrum analyzer. The inter modulation is defined as a difference between 0.92 MHz and 3.58 MHz frequency components.

Note 9 RF AGC Delay Point (TV Mode): RFDP1

1. Input SG12 to VIF IN (Pin 20, 21) and gradually reduce level and then measure the input level when RF AGC output (TP17) reaches $1/2V_{cc}$, as shown below.
2. At that time, the state of Pin 8 is DC open.

**Note 10 RF AGC Delay Point (FM Mode): RFDP2**

1. Input SG13 to VIF IN (Pin 20, 21) and gradually reduce level and then measure the input level when RF AGC output (TP17) reaches $1/2V_{cc}$, as shown below.
2. At that time, the state of Pin 8 is DC open, and Pin 2 should be connected to GND.


**Note 11 Inter Carrier Level: VoFM**

Input SG14 to VIF IN (Pin 20,21), and measure the 4.5 MHz component level of Video det out (TP5) with connecting Pin 2 to GND.

Note 12 AFT sensitivity: μ , Maximum AFT Voltage: AFTH, Minimum AFT Voltage: AFTL

1. Input SG15 to VIF IN (Pin 20, 21) and set the frequency of SG15 so that the voltage of AFT output TP16 is 3 V. The frequency is named f(3).
2. Set the frequency of SG15 so that the AFT output voltage is 2 V. This frequency is named f(2).
3. In the graph shown below, maximum and minimum DC voltage are AFTH and AFTL, respectively.

$$\mu = \frac{1000}{f(2) - f(3)} \frac{(mV)}{(KHz)} \quad (mV/KHz)$$

**Note 13 Audio S/N (TV Mode): AFS/N1**

Input SG22 to SIF IN (Pin 8), and measure the output noise level of Audio output (TP11) with FLAT-r.m.s.. This level is named Vn1.

$$AF\ S/N1 = 20\log\left(\frac{VoAF1\ (mVrms)}{Vn1\ (mVrms)}\right) \quad (dB)$$


Note 14 Audio S/N (FM Mode): AFS/N2

Input SG22 to SIF IN (Pin 8), and measure the output noise level of Audio output (TP11) with FLAT-r.m.s.. This level is named Vn1. At this time Pin 2 should be connected to GND.

$$AF\ S/N2 = 20\log\left(\frac{VoAF2\ (mVrms)}{Vn2\ (mVrms)}\right) \quad (dB)$$

Note 15 Limiting Sensitivity: LIM

1. Input SG23 to LIM IN, and measure the 1 kHz component level of AF output TP11 with FLAT-r.m.s..
2. Input SG24 to LIM IN, and measure the noise level of AF output TP11 with FLAT-r.m.s..
3. The input limiting sensitivity is defined as the input level when the difference between each 1 kHz components of audio output (TP11) is 30 dB, as shown below.



Note 16 VIF VCO Freerun Frequency: FvcfUS/FvcfJP

Input 3.579545 MHz to Ref IN (Pin 14), and set up SW as shown following.

SW No.	US Mode		JP Mode		
	Setting	Condition	Setting	Condition	
2	3	Add to 2.5 V	3	Add to 2.5 V	*VCO SW: US/JP
10	1	No-Connecting R	2	Connecting 1 kohm	#Fref SW
12	2	GND	2	GND	
14	1	No-Connecting R	1	No-Connecting R	
16	2	No-Connecting C	2	No-Connecting C	
23	2	GND	2	GND	

1. Measure the frequency of output signal at AFT out (TP16) each when be selected US or JP by SW10.
2. Measured frequency's are defined FaftUS (US Mode), FaftJP (JP Mode). The VCO freerun frequency is calculated by following.

<Fref = 3.579545 MHz>

- US Mode

$$FvcfUS = 52.915 \text{ (MHz)} - 2 \times FaftUS \text{ (MHz)} - 45.75 \text{ (MHz)} \quad \text{[MHz]}$$

- JP Mode

$$FvcfJP = 65.925 \text{ (MHz)} - 2 \times FaftJP \text{ (MHz)} - 58.75 \text{ (MHz)} \quad \text{[MHz]}$$

Case of Fref frequency is 4.00 MHz, SW14 should be set up 2 (Pin 14 is connected 4.7 kΩ to GND).

Other Condition's are same as case of 3.58 MHz mode, and the VCO freerun frequency is calculated by following.

<Fref = 4.00 MHz>


- US Mode

$$FvcfUS = 52.952 \text{ (MHz)} - 9 \times FaftUS \text{ (MHz)} - 45.75 \text{ (MHz)} \quad \text{[MHz]}$$

- JP Mode

$$FvcfJP = 65.951 \text{ (MHz)} - 9 \times FaftJP \text{ (MHz)} - 58.75 \text{ (MHz)} \quad \text{[MHz]}$$

Application



Recommendation

- * By pass capacitance for Logic Vcc(Pin15) should be mounted close hard by Logic GND(Pin13)
- * In order to mitigate the surroundings lump by the VIF input, the balanced connection from a SAW filter to the VIF input pin of 20,21 recommends a putter which serves as a 1t coil by Tip C or the jumper.

Special components

SAW:SAF45MA210Z
 TRP:TPSRA4M50B00
 BPF:SFSH4.5MEB2







Package Dimensions

24P2E-A

MMP

Plastic 24pin 275mil SSOP

EIAJ Package Code SSOP24-P-275-0.65	JEDEC Code —	Weight(g) 0.12	Lead Material Alloy 42
--	-----------------	-------------------	---------------------------



Recommended Mount Pad

Symbol	Dimension in Millimeters		
	Min	Nom	Max
A	—	—	1.45
A1	0	0.1	0.2
A2	—	1.15	—
b	0.17	0.22	0.32
c	0.13	0.15	0.2
D	7.7	7.8	7.9
E	5.5	5.6	5.7
e	—	0.65	—
HE	7.4	7.6	7.8
L	0.3	0.5	0.7
L1	—	1.0	—
Z	—	0.325	—
Z1	—	—	0.475
x	—	—	0.13
y	—	—	0.1
θ	0°	—	10°
b2	—	0.35	—
e1	—	7.0	—
l2	1.0	—	—

Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (<http://www.renesas.com>).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



RENESAS SALES OFFICES

<http://www.renesas.com>

Renesas Technology America, Inc.
450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

Renesas Technology Europe Limited.
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom
Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900

Renesas Technology Europe GmbH
Dornacher Str. 3, D-85622 Feldkirchen, Germany
Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11

Renesas Technology Hong Kong Ltd.
7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2375-6836

Renesas Technology Taiwan Co., Ltd.
FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd.
26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China
Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.
1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001