### Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

# Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp.

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note : Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices.

Renesas Technology Corp. Customer Support Dept. April 1, 2003



# MITSUBISHI MICROCOMPUTERS

#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

#### DESCRIPTION

The M35080FP is a bitmap pattern display control IC can display on the screen. Display frequency can operate in 3.3MHz to 20MHz, and is equipped with the analog RGB output (512 colors / 260k colors) and the digital RGB output (512 colors) function. Moreover, 2 pages (horizontal 128 dot X vertical 96 dots/page) display can be simultaneously performed on 1 screen.It uses a silicon gate CMOS process and it housed in a 24-pin shrink SOP package.

#### FEATURES

<ul> <li>Pixel composition Eight kinds (Can be chosen from the following)</li> </ul>
horizontal 128 dots X verical 96 dots X 2 pages
horizontal 192 dots X verical 64 dots X 2 pages
horizontal 256 dots X verical 48 dots X 2 pages
horizontal 384 dots X verical 32 dots X 2 pages
horizontal 32 dots X verical 384 dots X 2 pages
horizontal 48 dots X verical 256 dots X 2 pages
horizontal 64 dots X verical 192 dots X 2 pages
horizontal 96 dots X verical 128 dots X 2 pages
RGB output
Analog RGB outputROUT, GOUT,BOUT
Number of colors displayed
double-screen display (3 bits each of RGB) : 512 colors
one-screen display (6 bits each of RGB) : 260 K colors
Digital RGB output R0 to R2, G0 to G2, B0 to B2,
Number of colors displayed
one and double-screen display (3 bits each of RGB) : 512 colors
• Bit map RAM 1000h to 3AFFh
Display input frequency range
external input Fosc = 3.3 MHz to 20 MHz
<ul> <li>Horizontal synchronous input frequency</li> </ul>
H.sync = 10 kHz to 20 kHz
Output ports (Combination port output)
• DAC
• Operating voltage 2.7 V to 3.3 V

#### APPLICATION

Liquid crystal display, Plasma display, Multi-scan monitor

#### **PIN CONFIGURATION (TOP VIEW)**



Outline 24P2Q-A



#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

#### **PIN DESCRIPTION**

Symbol	Pin name	Input/ Output	Function
LP	Test output	Output	Test pin. Open this pin.
VSS2	Earthing pin	-	Connect to GND.
ĀĊ	Auto-clear input	Input	When "L", this pin resets the internal IC circuit. Hysteresis input. Built-in pull-up resistor.
CS	Chip select input	Input	This is the pin for chip select input. Set "L" level at serial data transmission. Hysteresis input.
SCK	Serial clock input	Input	At $\overline{CS}$ pin is "L" level, SDA pin serial data is taken in when SCL rises. Hysteresis input. Built-in pull-up resistor.
SIN	Serial data input	Input	This is the pin for serial input of display control register and display RAM data. Also, this pin output acknowledge signal. Hysteresis input. Nch open-drain output.
тск	External clock	Input	This is the pin for external clock input.
VDD1	Power pin	-	Digital power supply. Connect to +3V with the power pin.
P0/BLNK	Port P0 output	Output	This is a general purpose port output at analog RGB output. Outputs port output or BLNK signal.
	BLNK		Outputs BLNK signal at digital RGB output.
P1/R2	Port P1 output	Output	This is the output port output at analog RGB output.
	R2		Outputs R2 signal at digital RGB output.
P2/R1	Port P2 output	Output	This is the output port output at analog RGB output.
	R1		Outputs R1 signal at digital RGB output.
P3/R0	Port P3 output	Output	This is the output port output at analog RGB output.
	R0		Outputs R0 signal at digital RGB output.
HOR	Horizontal synchro- nous signal input	Input	Input horizontal synchronous signal. (Hysteresis input.)
VERT	Vertical synchro- nous signal input	Input	Input vertical synchronous signal. (Hysteresis input.)
VSS1	Earthing pin	_	Connect to GND.
BIN	Test pin	_	Test pin. Connect to GND.
VG1/B0	Reference voltage output 1	Output	Use reference voltage output 1 of DAC for analog RGB output at analog RGB output. Connect to capacitor.
	B0		Output B0 signal at digital RGB output.
VG2/B1	Reference voltage output 1	Output	Use reference voltage output 2 of DAC for analog RGB output at analog RGB output. Connect to capacitor.
	B1		Output B1 signal at digital RGB output.
IREF/B2	Reference voltage output 2	Output	The pin connects resistors which convert voltage current at analog RGB output.
	B2		Output B2 signal at digital RGB output.
BOUT/G0	Analog B signal output	Output	Output analog B signal at analog RGB output(Current output). Connect to load resistance.
	G0		Output G0 signal at digital RGB output.
GOUT/G1	Analog G signal output	Output	Output analog G signal at analog RGB output(Current output). Connect to load resistance.
	G1		Output G1 signal at digital RGB output.
ROUT/G2	Analog R signal output	Output	Output analog R signal at analog RGB output(Current output). Connect to load resistance.
	G2		Output G2 signal at digital RGB output.
VDD2	Power pin	_	Digital power supply. Connect to +3V with the power pin.
NC	NC	_	NC pin, Open,
-	-		· ·









#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

### **MEMORY CONSTITUTION**

Address 000016 to 000716 are assigned to the display RAM, address 100016 to 3AFF16 are assigned to bitmap RAM. The internal circuit is reset and all display control registers (address 000016 to 000716) are set to "0" when the AC pin level is "L". And then, bit map RAM is not erased and be undefinited. This memory has 2page composition (an address is Page A and page B community) of the memory for page A, and the memory for page B. Registers PAGEONA and PAGEONB perform page control at the time of writing in data. For detail, refer to "DATA INPUT EXAMPLE". Memory constitution is shown in Figure 1 to 10.

Address	DAF	DAE	DAD	DAC	DAB	DAA	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0
000016	_	_	-	_	-	I	_	_	-	_	_	_	-	_	PAGEONB	PAGEONA
000116	_	_	_	_	_	YM2	YM1	YM0	BLANK1	BLANK0	ALLON	DSPON	_	WIDTH2	WIDTH1	WIDTHO
000216	_	VSIZE1	VSIZEO	_	-	-	VP9	VP8	VP7	VP6	VP5	VP4	VP3	VP2	VP1	VP0
000316	-	-	-	-	-	-	HP9	HP8	HP7	HP6	HP5	HP4	HP3	HP2	HP1	HP0
000416	_	ANADIG2	ANADIG1	ANADIGO	SYNCCK	TEST	_	_	-	-	_	POLV	POLH	MODE2	MODE1	MODE0
000516	-	-	-	-	-	-	_	-	-	-	-	-	-	_	_	-
000616	-	DACON	-	-	-	-	-	-	-	-	-	-	-	-	-	-
000716	-	-	-	-	-	-	-	-	SBLANK3	SBLANK2	SBLANK1	SBLANK0	PTD3	PTD2	PTD1	PTD0

Fig.1 Memory constitution (Display Control register)

Note : Address 000016 and 000416 to 000716 are Page A and B common registers. The writing of data is made regardless of registers PAGEONA and PAGEONB. As for addresses 000116 to 000316, register of Page A and Page B exists for every page (common to an address.) When write data in the memory for page A, and write data in the memory for page B, set it as register PAGEONA = "1" at register PAGEONB = "1." When both of PAGEONA and PAGEONB are set to "1", data can be simultaneously written in both the memory for page A, and the memory for page B. Address 0XXX16 other than addresses 000016 to 000716 are write-protected.



#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

Address	DAF	DAE	DAD	DAC	DAB	DAA	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA	Dot composition (DAF to DA0) at 128 dots X 96 dots
100016												•					Dot 1 to 16 of line 1
100116																	Dot 17 to 32 of line 1
100216																	Dot 33 to 48 of line 1
100316																	Dot 49 to 64 of line 1
100416																	Dot 65 to 80 of line 1
100516																	Dot 81 to 96 of line 1
100616																	Dot 97 to 112 of line 1
100716																	Dot 113 to 128 of line 1
100816																	Dot 1 to 16 of line 2
100916																	Dot 17 to 32 of line 2
100A16																	Dot 33 to 48 of line 2
						E	Bit ma	ip RA	M (R0	) data							
120616																	Dot 81 to 96 of line 95
120716																	Dot 97 to 112 of line 95
120816																	Dot 113 to 128 of line 95
12F916																	Dot 1 to 16 of line 96
12FA16																	Dot 17 to 32 of line 96
12FB16																	Dot 33 to 48 of line 96
12FC16																	Dot 49 to 64 of line 96
12FD16																	Dot 65 to 80 of line 96
12FE16																	Dot 81 to 96 of line 96
12FF16																	Dot 97 to 112 of line 96
130016							ι	inuse	d area	1							_

#### Fig.2 Memory constitution (Bit map RAM (R0))

Notes : Bit map RAM (Addresses 100016 to 3AFF16) has 2-page composition of the memory for page A, and the memory for page B. When write data in the memory for page A, and write data in the memory for page B, set it as register PAGEONA = "1" at register PAGEONB = "1." When both of PAGEONA and PAGEONB are set to "1", data can be simultaneously written in both the memory for page A, and the memory for page B.



#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

Address	DAF	DAE	DAD	DAC	DAB	DAA	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0	Dot composition (DAF to DA0) at 128 dots × 96 dots
140016																	Dot 1 to 16 of line 1
140116																	Dot 17 to 32 of line 1
						E	Bit ma	p RAI	M (R1)	) data							
16FE16																	Dot 81 to 96 of line 96
16FF16																	Dot 97 to 112 of line 96
170016							u	inused	d area	l							
1/FF16																	

#### Fig.3 Memory constitution (Bit map RAM (R1))

Address	DAF		DAD	DAC	DAB	DAA	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DAO	Dot composition (DAF to DA0)
///////////////////////////////////////						27.0.1		27.00			27.10	27.11	27.00				at 128 dots X 96 dots
180016																	Dot 1 to 16 of line 1
180116																	Dot 17 to 32 of line 1
						I	Bit ma	ap RA	M (R2	) data							
		Bit map KAM (K2) data															
1AFE16																	Dot 81 to 96 of line 96
1AFF16																	Dot 97 to 112 of line 96
1B0016																	
:							ι	unuse	d area	a							
1FFF16																	

Fig.4 Memory constitution (Bit map RAM (R2))



#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

Address	DAF	DAE	DAD	DAC	DAB	DAA	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DAO	Dot composition (DAF to DA0) at 128 dots × 96 dots
200016																	Dot 1 to 16 of line 1
200116																	Dot 17 to 32 of line 1
						ł	3it ma	p RAI	M (G0	) data							
22FE16																	Dot 81 to 96 of line 96
22FF16																	Dot 97 to 112 of line 96
230016							ι	inuse	d area	1							
23FF16	L																

#### Fig.5 Memory constitution (Bit map RAM (G0))

Address	DAF	DAE	DAD	DAC	DAB	DAA	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0	Dot composition (DAF to DA0) at 128 dots × 96 dots
240016																	Dot 1 to 16 of line 1
240116																	Dot 17 to 32 of line 1
						I	Bit ma	ip RAI	M (G1	) data							
26FE16																	Dot 81 to 96 of line 96
26FF16																	Dot 97 to 112 of line 96
270016							ι	unuse	d area	a							
2/FF16																	

#### Fig.6 Memory constitution (Bit map RAM (G1))

Address	DAF	DAE	DAD	DAC	DAB	DAA	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0	Dot composition (DAF to DA0) at 128 dots × 96 dots
280016																	Dot 1 to 16 of line 1
280116																	Dot 17 to 32 of line 1
						E	3it ma	ıp RAI	M (G2	) data							
2AFE16																	Dot 81 to 96 of line 96
2AFF16																	Dot 97 to 112 of line 96
2B0016							L	inuse	d area	à							
2FFF16																	

Fig.7 Memory constitution (Bit map RAM (G2))



#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

Address	DAF	DAE	DAD	DAC	DAB	DAA	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DAC	Dot composition (DAF to DA0) at 128 dots X 96 dots
300016																	Dot 1 to 16 of line 1
300116																	Dot 17 to 32 of line 1
						I	Bit ma	ıp RA	M (B0	) data							
32FE16																	Dot 81 to 96 of line 96
32FF16																	Dot 97 to 112 of line 96
330016							ι	inuse	d area	1							
33FF16																	

#### Fig.8 Memory constitution (Bit map RAM (B0))

Address	DAF	DAE	DAD	DAC	DAB	DAA	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0	Dot composition (DAF to DA0) at 128 dots X 96 dots
340016																	Dot 1 to 16 of line 1
340116																	Dot 17 to 32 of line 1
						I	Bit ma	ap RA	M (B1	) data							
36FE16																	Dot 81 to 96 of line 96
36FF16																	Dot 97 to 112 of line 96
370016							ι	unuse	d area	a							
37FF16																	

#### Fig.9 Memory constitution (Bit map RAM (B1))

Address	DAF	DAE	DAD	DAC	DAB	DAA	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0	Dot composition (DAF to DA0) at 128 dots X 96 dots
380016																	Dot 1 to 16 of line 1
380116																	Dot 17 to 32 of line 1
						l	Bit ma	ap RA	M (B2	) data							
3AFE16																	Dot 81 to 96 of line 96
3AFF16																	Dot 97 to 112 of line 96
3B0016							L	unuse	d area	1							
3FFF16																	

Fig.10 Memory constitution (Bit map RAM (B2))



#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

#### **Pixel composition**

Each bit of a bit map display consists of nine bit map RAM (R0 to R2, G0 to G2, and B0 to B2.) Color setup can be specified out of 512 kinds per dot. The bit map RAM address corresponding to dot composition in case pixel composition is 128 dot x 96 dot is shown

in Fig. 11. And, the bit map RAM address corresponding to dot composition in case pixel composition is 64 dot x192 dot is shown in Fig. 12. In other pixel composition, the bit map RAM is similarly assigned in an order from the dots 1 to 16 of line 1.

Lines	1 to 16	17 to 32	33 to 48	49 to 64	65 to 80	81 to 96	97 to 112	113 to 128
1	00016	00116	00216	00316	00416	00516	00616	00716
2	00816	00916	00A16	00B16	00C16	00D16	00E16	00F16
3	01016	01116	01216	01316	01416	01516	0 <b>16</b> 16	01716
4	01816	01916	01A16	01B16	01C16	01D16	01E16	01F16
5	02016	02116	02216	02316	02416	02516	<b>026</b> 16	02716
6	02816	02916	02A16	02B16	02C16	02D16	02E16	02F16
91	2D016	2D116	2D216	2D316	2D416	2D516	2D616	2D716
92	2D816	2D916	2DA16	2DB16	2DC16	2DD16	2DE16	2DF16
93	2E016	2E2E6	2E216	2E316	2E416	2E516	2E616	2E716
94	2E816	2E916	2EA16	2EB16	2EC16	2ED16	2EE16	2EF16
95	2F016	2F116	2F216	2F316	2F416	2F516	2F616	2F716
96	2F816	2F916	2FA16	2FB16	2FC16	2FD16	2FE16	2FF16

\* The numerical value in a thick frame corresponds to lower 10-bits of bit map RAM (R0 to R2, G0 to G2, B0 to B2) address. (n RAM character number : 0 to 7) Dot composition in 1 address (16 bits) is MSB.....LSB

Fig.11 Pixel composition (at 128 dots × 96 dots)

	I			1
Lines	1 to 16	17 to 32	33 to 48	49 to 64
1	00016	00116	00216	00316
2	00416	00516	00616	00716
3	00816	00916	00A16	00B16
4	00C16	00D16	00E16	00F16
5	<b>010</b> 16	01116	01216	01316
6	01416	01516	01616	<b>017</b> 16
187	2E816	2E916	2EA16	2EB16
188	2EC16	2ED16	2EE16	2EF16
189	2F016	2F116	2F216	2F316
190	2F416	2F516	2F616	2F716
191	2F816	2F916	2FA16	2FB16
192	2FC16	2FD16	2FE16	2FF16

\* The numerical value in a thick frame corresponds to lower 10-bits of bit map RAM (R0 to R2, G0 to G2, B0 to B2) address. (n RAM character number : 0 to 7) Dot composition in 1 address (16 bits) is MSB.....LSB

Fig.12 Pixel composition (at 64 dots × 192 dots)



#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

#### Register

DA	Register		Contents	Remarks
		Status	Function Writing to the memory(display control registers and Bit map RAM)	
0	PAGEONA	1	for page A is disapproval. Writing to the memory(display control registers and Bit map RAM) for page A is permission.	Memory writing control for page A.
1		0	Writing to the memory(display control registers and Bit map RAM) for page B is disapproval.	Memory writing control for page B.
	PAGEONB	1	Writing to the memory(display control registers and Bit map RAM) for page B is permission.	-
2		0	Set "0" to this bit.	
2	-	1	Can not be used.	
3	_	0	Set "0" to this bit.	
Ŭ		1	Can not be used.	
4	_	0	Set "0" to this bit.	
		1	Can not be used.	
5	_	0	Set "0" to this bit.	
		1	Can not be used.	
6	_	0	Set "0" to this bit.	_
		1	Can not be used.	
7		0	Set "0" to this bit.	
		1	Can not be used.	
8	_	0	Set "0" to this bit.	
Ū		1	Can not be used.	
9	_	0	Set "0" to this bit.	
		1	Can not be used.	
А		0	Set "0" to this bit.	_
		1	Can not be used.	
В	_	0	Set "0" to this bit.	
		1	Can not be used.	
C		0	Set "0" to this bit.	_
	_	1	Can not be used.	
D	_	0	Set "0" to this bit.	
		1	Can not be used.	
E	_	0	Set "0" to this bit.	
		1	Can not be used.	
F	_	0	Set "0" to this bit.	
		1	Can not be used.	



#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

Address 0	00116			
DA	Register		Contents	Demerice
	Register	Status	Function	Remarks
0	WIDTHO	0	WIDTH2 WIDTH1 WIDTH0 Pixel (Horizontal X Vertical)	Set the pixel composition.
Ū		1	0 0 0 128 × 96 dots	
		6	0 0 1 192 X 64 dots	The BLNK signal of the range set up by
1	WIDTH1		0 1 1 384 X 32 dots	this register is outputted at the time of $BLANK1$ , $0 = 0$ , and 0 (normal) setup.
		1	1 0 0 32 X 384 dots	
		0	1 0 1 48 X 256 dots	
2	WIDTH2		1 1 1 96 X 128 dots	
		1		
з	_	0	Set "0" to this bit.	
5		1	Can not be used.	
А	DSPON	0	Display OFF	
		1	Display ON	
5	_	0	Set "0" to this bit.	The measure against a character bend
		1	Can not be used.	(test bit)
		0		Control of blank signal.
6	BLANK0	1	0 0 Normal(Control by register WIDTH 0 to 2)	(a blank setup in a bit unit is possible
			0 1 Control by Bit map RAM(R0)	NOLE 2
7	BLANK1	0	1 0 Control by Bit map RAM(G0)	
		1		
		0	2 2 2	Control of R, G and B output luminosity
8	YMO	1	$R = \sum 2^{n} \sum n = 0$ n = 0 n = 0	
		0		
9	YM1	1	when set to $R < 0$ , $R = 0$ .	
		0	Same as G output and B output.	
A	YM2	1		
		0	Set "0" to this bit.	
В	-	1	Can not be used.	-
		0	Set "0" to this bit.	
С	-	1	Can not be used.	_
_		0	Set "0" to this bit.	
D	-	1	Can not be used.	_
-		0	Set "0" to this bit.	
	_	1	Can not be used.	
F	_	0	Set "0" to this bit.	
		1	Can not be used.	

Notes 1 : This register is consisted of 2 pages (address community) of the register for page A, and the register for page B. Writing control to each page is performed by registers PAGEONA and PAGEONB (address 000016).
 2 : The bit map RAM used for blank signal control is not applicable to color setup.



#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

Address	000216			
DA	Register		Contents	Demostre
DIN	Tregister	Status	Function	Remarks
0	VP0	0	If VS is the vertical display start location,	Setting vertical start location
		1	$VS = H \times \sum_{n=0}^{9} 2^{n} VP_{n}$	
1	VP1	0	H: Cycle with the horizonal synchronizing pulse	
2	VP2	0		
3	VP3	0		
4	VP4	0	VS VS Note 2	
5	VP5	0	HS HS Display area	
6	VP6	0	Note 2	
7	VP7	0	Monitor display	
8	VP8	0		
9	VP9	0		
A	_	0	It should be fixed to "0".	-
В	-		It should be fixed to U.	-
С	VSIZE0	1	VSIZE1 VSIZE0 Vertical direction size 0 0 1H/dot	Setting vertical direction dot size
D	VSIZE1	0	0     1     21 // dot       1     0     3H/dot       1     1     4H/dot   H : Synchronous of horizontal direction pulse	
		0	It should be fixed to "0".	
Е	-		Can not be used.	-
-		0	It should be fixed to "0".	_
F	-	1	Can not be used.	

Notes 1 : This register is consisted of 2 pages (address community) of the register for page A, and the register for page B. Writing control to each page is performed by registers PAGEONA and PAGEONB (address 000016).

2 : Set up the horizontal and vertical display start location so that display range may not exceed it.

Set the character code "1FF16" (blank without background) for the display RAM of the part which the display range exceeds.



#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

DA         Register         Status         Contents         Remarks           0         HP0         0         If HS is the horizontal display start location, HS = T x $\frac{5}{2}$ (PP n, T. Display clock         Setting horizontal start location           1         HP1         0         T. Display clock         Setting horizontal start location           2         HP2         0         T. Display clock         Setting horizontal start location           3         HP3         0         T. Display clock         Nae2           4         HP4         1         Setting horizontal start location         Nae2           6         HP6         0         Setting horizontal start location         Nae2           6         HP6         0         Setting horizontal start location         Nae2           7         HP7         1         Setting horizontal start location         Nae2           8         HP8         1         Setting horizontal start location         Nae2           9         HP8         1         Setting horizontal start location         Nae2           8         HP8         1         Con not be used.         Setting horizontal start location           A         -         1         Can not be used.         Setting horizontal start	Address 0	00316			
Number       Status       Function       Notation         0       HP0       1         1       HP1       0         1       HP2       0         1       HP2       0         1       HP2       0         1       HP3       0         1       HP3       0         1       HP4       0         1       HP3       0         1       HP3       0         1       HP3       0         1       HP4       0         1       HP5       0         1       HP3       0         1       HP3       0         1       HP4       0         1       Can not be used.	DA	Register		Contents	Pomarka
0HP0 $(0)$ 1If HS is the horizontal display start location, HS = T × $\sum_{n=0}^{n} 2^{n/1}$ Ph To biplay dockSetting horizontal start location1HP112HP213HP3 $(0)$ 14HP415HP51617HP7 $(0)$ 17HP7 $(0)$ 18HP8 $(0)$ 			Status	Function	Remains
$ \begin{array}{c c c c c } \hline 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1$	0	HP0	0	If HS is the horizontal display start location.	Sotting horizontal start location
1       HP1 $\widehat{(0)}$ HS = T X $_{n \ge 0}^{n \ge 0}$ 2       HP2 $\widehat{(0)}$ T. Display clock         3       HP3 $\widehat{(0)}$ 1         3       HP3 $\widehat{(0)}$ 1         4       HP4 $\widehat{(0)}$ 1         5       HP5 $\widehat{(0)}$ 1         6       HP6 $\widehat{(0)}$ 1         7       HP7 $\widehat{(0)}$ 1         8       HP8 $\widehat{(0)}$ 1         9       HP9 $\widehat{(0)}$ 1         1       Can not be used.       1         A $ \widehat{(0)}$ 1 t should be fixed to '0'.         A $ \widehat{(0)}$ 1 t should be fixed to '0'.         B $ \widehat{(0)}$ 1 t should be fixed to '0'.         C $ \widehat{(0)}$ 1 t should be fixed to '0'.         C $ \widehat{(0)}$ 1 t should be fixed to '0'.         D $ \widehat{(0)}$ 1 t should be fixed to '0'.         E $ \widehat{(0)}$ 1 t should be fixed to '0'.         I       Can not be used.       Image: Common ton ton ton			1		Setting honzontal start location
1ImplifyT: Display clock2HP2 $\overbrace{0}$ 3HP3 $\overbrace{0}$ 1 $\overbrace{1}$ 4HP4 $\overbrace{0}$ 1 $\overbrace{1}$ 5HP5 $\overbrace{1}$ 6HP6 $\overbrace{1}$ 7HP7 $\overbrace{1}$ 8HP8 $\overbrace{1}$ 9HP9 $\overbrace{1}$ 1Can not be used.8 $ \overbrace{0}$ 8 $ \overbrace{0}$ 1Can not be used.0It should be fixed to '0'.1Can not be used.1Can not	_		0	$HS = T \times \sum_{n=0}^{\infty} 2^{n} HP_{n}$	
$ \begin{array}{c c c c c c } 2 & HP2 & \hline 0 \\ \hline 1 \\ \hline 1 \\ \hline 3 & HP3 & \hline 0 \\ \hline 1 \\ \hline 4 & HP4 & \hline 0 \\ \hline 1 \\ \hline 5 & HP5 & \hline 0 \\ \hline 1 \\ \hline 5 & HP5 & \hline 0 \\ \hline 1 \\ \hline 6 & HP6 & \hline 0 \\ \hline 1 \\ \hline 7 & HP7 & \hline 1 \\ \hline 1 \\ \hline 8 & HP8 & \hline 0 \\ \hline 1 \\ \hline 7 & HP7 & \hline 1 \\ \hline 1 \\ \hline 8 & HP8 & \hline 0 \\ \hline 1 \\ \hline 9 & HP9 & \hline 1 \\ \hline 1 \\ \hline 9 & HP9 & \hline 1 \\ 1 \\$	1		1	T: Display clock	
$ \begin{array}{c c c c c c c } \hline 1 & 1 &$			0		
$ \begin{array}{c c c c c c } \hline & & & & & & & & & & & & & & & & & & $	2	HP2	1		
3HP3 $\underbrace{\mathbf{U}\mat$				HOR	
$ \begin{array}{c c c c c } \hline & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 &$	3	HP3			
$ \begin{array}{c c c c c c } \hline & & & & & & & & & & & & & & & & & & $			1	│ └─┐;	
$ \begin{array}{c c c c c } \hline & & & & & & & & & & & & & & & & & & $	4	HP4	0	VS Note 2	
5HP5 $\textcircled{0}$ 16HP6 $\overbrace{1}$ 07HP7 $\overbrace{1}$ 18HP8 $\overbrace{1}$ 19HP9 $\overbrace{1}$ 9HP9 $\overbrace{1}$ 1Can not be used.A $ \overbrace{0}$ 1Can not be used.B $ \overbrace{0}$ 1Can not be used.C $ \overbrace{0}$ 1Can not be used.D $-$ 1Can not be used.C $ \overbrace{0}$ 1Can not be used.D $-$ 1Can not be used.C $ (0)$ It should be fixed to "0".1Can not be used.D $-$ 1Can not be used.D $-$ 1Can not be used.1Can not be used.1<	-		1		
5HP51 1 Note 26HP6 $\widehat{0}$ 17HP7 $\widehat{0}$ 18HP8 $\widehat{0}$ 19HP8 $\widehat{0}$ 11 $\widehat{0}$ 19HP9 $\widehat{0}$ 11 $\widehat{0}$ 1A $ \widehat{0}$ 11Can not be used.B $ \widehat{0}$ 11Can not be used.B $ \widehat{0}$ 11Can not be used.C $ \widehat{0}$ 11Can not be used.D $ \widehat{0}$ 11Can not be used.D $ \widehat{0}$ 11Can not be used.D $ \widehat{0}$ 11Can not be used.1Can not be used. <td></td> <td></td> <td>0</td> <td>S level → Lev</td> <td></td>			0	S level → Lev	
$ \begin{array}{c c c c c c c c c c } \hline & & & & & & & & & & & & & & & & & & $	5	HP5	1	Note 2	
$ \begin{array}{c c c c c c c c } \hline & & & & & & & & & & & & & & & & & & $			0	↓ Note 2	
$ \begin{array}{c c c c c } \hline & & & & & & & & & & & & & & & & & & $	6	6 HP6		Monitor display	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$					
$ \begin{array}{c c c c c c } \hline & & & & & & & & & & & & & & & & & & $	7	HP7	0		
$ \begin{array}{c c c c c c c } \hline & & & & & & & & & & & & & & & & & & $			1		
$ \begin{array}{c c c c c c c } \hline & & & & \hline & & \\ \hline & & & & \hline & & \\ \hline & & & \\ \hline & & & \\ \hline \hline & & \\ \hline & & \\ \hline & & \\ \hline \hline & & \\ \hline \hline \\ \hline & & \\ \hline \hline & & \\ \hline \hline \\ \hline & & \hline$	0	HP8	0		
9         HP9 $\overline{0}$ 1         1           A         - $\overline{0}$ It should be fixed to "0".           A         - $\overline{0}$ It should be fixed to "0".           B         - $\overline{0}$ It should be fixed to "0".           B         - $\overline{0}$ It should be fixed to "0".           I         Can not be used.         -           C         - $\overline{0}$ It should be fixed to "0".           I         Can not be used.         -           D         - $\overline{0}$ It should be fixed to "0".           D         - $\overline{0}$ It should be fixed to "0".           E         - $\overline{0}$ It should be fixed to "0".           E         - $\overline{0}$ It should be fixed to "0".           I         Can not be used.         - $\overline{0}$ It should be fixed to "0".           I         Can not be used.           I         Can not be used.           I         Can not be used.           I         I can not be used.           I         I can not be used.           I         I can not be u	0		1		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $			0		
A $ \bigcirc$ It should be fixed to "0".B $ \bigcirc$ It should be fixed to "0".B $ \bigcirc$ It should be fixed to "0".1Can not be used.C $ \bigcirc$ It should be fixed to "0".1Can not be used.D $ \bigcirc$ It should be fixed to "0".1Can not be used.D $ \bigcirc$ It should be fixed to "0".1Can not be used.D $ \bigcirc$ It should be fixed to "0".1Can not be used.D $ \bigcirc$ It should be fixed to "0".1Can not be used. $ \bigcirc$ It should be fixed to "0".	9	HP9	1		
A- $\bigcirc$ A model of and of a restriction of a restr			0	It should be fixed to "0".	
$\begin{array}{c c c c c c } \hline B & \hline & \hline$	А	-			-
B- $(0)$ It should be fixed to "0".1Can not be used.C- $(0)$ It should be fixed to "0".1Can not be used.D- $(0)$ It should be fixed to "0".D- $(0)$ It should be fixed to "0".1Can not be used.D- $(0)$ It should be fixed to "0".1Can not be used.E- $(0)$ It should be fixed to "0".1Can not be used.(0)It should be fixed to "0".(1)Can not be used.(2)(1)(3)It should be fixed to "0".(4)(1)(5)It should be fixed to "0".			1		
Image:	В	-	(0)	It should be fixed to "0".	-
C $ \bigcirc$ It should be fixed to "0".1Can not be used.D $ \bigcirc$ 1It should be fixed to "0".1Can not be used.E $ \bigcirc$ 1Should be fixed to "0".1Can not be used.1Can not be used.1Can not be used.1It should be fixed to "0".1Can not be used.()It should be fixed to "0".			1	Can not be used.	
$ \begin{array}{c c c c c c c } \hline 1 & Can not be used. \\ \hline 1 & Can not be used. \\ \hline 0 & It should be fixed to "0". \\ \hline 1 & Can not be used. \\ \hline E & - & \hline 0 & It should be fixed to "0". \\ \hline 1 & Can not be used. \\ \hline 1 & Can not be used. \\ \hline 0 & It should be fixed to "0". \\ \hline \end{array} $	С	_	0	It should be fixed to "0".	
$\begin{array}{c c} D & - & \hline 0 & \mbox{It should be fixed to "0".} \\ \hline 1 & \mbox{Can not be used.} \\ \hline E & - & \hline 0 & \mbox{It should be fixed to "0".} \\ \hline 1 & \mbox{Can not be used.} \\ \hline 0 & \mbox{It should be fixed to "0".} \\ \hline 0 & \mbox{It should be fixed to "0".} \end{array}$	Ũ		1	Can not be used.	
$\begin{array}{c c} D & - & \\ \hline 1 & Can not be used. \\ \hline E & - & \hline 0 & It should be fixed to "0". \\ \hline 1 & Can not be used. \\ \hline \hline 0 & It should be fixed to "0". \\ \hline \end{array}$			0	It should be fixed to "0".	
E         It should be fixed to "0".           1         Can not be used.           0         It should be fixed to "0".	D	_	1	Can not be used.	-
E     -     -       1     Can not be used.       0     It should be fixed to "0".			0	It should be fixed to "0".	
Image: Object to the state of the state	Е	-	1	Can not be used.	-
			0	It should be fixed to "0".	
F – 1 Can not be used.	F	-		Can not be used.	-

Notes 1 : This register is consisted of 2 pages (address community) of the register for page A, and the register for page B. Writing control to each page is performed by register is consisted of 2 pages (address community) of the register for page A, and the register for page D. while go the object of page D. while control to by register of page D. while register for page A, and the register for page D. while control to by register of page D. While register for page A, and the register for page D. while register for page A.
2 : Set up the horizontal and vertical display start location so that display range may not exceed it. Set the character code "1FF16" (blank without background) for the display RAM of the part which the display range exceeds.



	Desister		Contents	
	Register	Status	Function	Remarks
	MODEA	0		
0	MODEU	1	MODE1 MODE0 Display mode	
			0 1 Priority is given to Page B	
1	MODE1	(0)	1 0 260 K colors display	
	MODET	1	1 1 The average of Page A and Page B	
2	_	0	Set "0" to this bit.	
2		1	Can not be used.	
		0	HOR pin is negative polarity	Polarity of HOR pin
3	POLH	1	HOR pin is positive polarity	
А	POLV	0	VERT pin is negative polarity	Polarity of VERT pin
-		1	VERT pin is positive polarity	
5		0	Set "0" to this bit.	
5		1	Can not be used.	
6	_	0	Set "0" to this bit.	
		1	Can not be used.	
7	_	0	Set "0" to this bit.	
		1	Can not be used.	
8	_	0	Set "0" to this bit.	
Ŭ		1	Can not be used.	
9	_	0	Set "0" to this bit.	
_		1	Can not be used.	
Δ	TEST	0	Set "0" to this bit.	Test bit
		1	Can not be used.	
в	SBI ANKO	0	It synchronizes with a display CK rising and is port output (at the time of digital output setup).	BLNK signal output timing control (BLNK signal) Effective at the time of SBI ANK1
		1	It synchronizes with a display CK falling and is port output (at the time of analog output setup).	2 = 1, and 1 (BLNK output) setup.
		0	SBLANK1 SBLANK2 P0/BLNK pin output	P0/BLNK pin output control.
с	SBLANK1		0 1 Can not be used	SBLANK2 : address 000716
		1	1 0 Can not be used	
			Port D1 to D2 output (at the time of apples DCD output actum "!!"	
D	PTC13	0	fixation)	P1 to P3 output control
		(1)	R0 to R2 output (at the time of digital RGB output setup "H" fixation)	
E	_	0	Set "0" to this bit.	
		1	Can not be used.	
F	_	0	Set "0" to this bit.	
			Can not be used.	





Address 000516					
DA	Register		Contents	Remarks	
		Status	Function	i i i i i i i i i i i i i i i i i i i	
0	-	0	Set "0" to this bit.		
		1	Can not be used.		
1	_	0	Set "0" to this bit.		
		1	Can not be used.		
2	_	0	Set "0" to this bit.		
		1	Can not be used.		
3	_	0	Set "0" to this bit.		
Ű		1	Can not be used.		
4	_	0	Set "0" to this bit.		
4		1	Can not be used.		
F		0	Set "0" to this bit.		
5	_	1	Can not be used.		
		0	Set "0" to this bit.		
6	_	1	Can not be used.		
7		0	Set "0" to this bit.		
		1	Can not be used.		
		0	Set "0" to this bit.		
0		1	Can not be used.		
0	_	0	Set "0" to this bit.		
9		1	Can not be used.		
			0	Set "0" to this bit.	
A		1	Can not be used.		
		0	Set "0" to this bit.		
В	_	1	Can not be used.		
		0	Set "0" to this bit.		
C	_	1	Can not be used.		
		0	Set "0" to this bit.		
D	_	1	Can not be used.		
_		0	Set "0" to this bit.		
	_	1	Can not be used.		
		0	Set "0" to this bit.		
	_	1	Can not be used.		



Address 000616					
DA	Register		Contents	Pomorka	
	register	Status	Function	Remarks	
0	_	(0)	Set "0" to this bit.		
		1	Can not be used.		
1	_	0	Set "0" to this bit.		
		1	Can not be used.		
2	_	0	Set "0" to this bit.		
		1	Can not be used.		
3	_	0	Set "0" to this bit.		
		1	Can not be used.		
4	_	0	Set "0" to this bit.		
		1	Can not be used.		
5	_	0	Set "0" to this bit.		
Ŭ		1	Can not be used.		
6	_	0	Set "0" to this bit.		
0		1	Can not be used.		
7	_	0	Set "0" to this bit.		
		1	Can not be used.		
8	_	0	Set "0" to this bit.		
Ŭ		1	Can not be used.		
q	_	0	Set "0" to this bit.		
		1	Can not be used.		
	_	0	Set "0" to this bit.		
		1	Can not be used.		
B	_	0	Set "0" to this bit.		
		1	Can not be used.		
		0	Set "0" to this bit.		
		1	Can not be used.		
		0	Set "0" to this bit.		
		1	Can not be used.		
F		0	DAC OFF (at the time of digital RGB output setup "L" fixation) Digital RGB output mode (G0 to G2, B0 to B2 signal output)	DAC ON/OFF, and digital RGB/analog RGB output	
		1	DAC ON (at the time of analog RGB output setup "H" fixation). Analog RGB output mode (VG1, VG2, IREF, ROUT, GOUT, and BOUT signal output)	change	
F	_	0	Set "0" to this bit.		
		1	Can not be used.		



#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

DA	Register		Contents	Bemerke
	rtegiotei	Status	Function	
0	0 PTD0		"L" fixation at port output, negative polarity at BLINK output.	
			"H" fixation at port output, positive polarity at BLNK output.	
1	PTD1	0	"L" fixation at port output.	Data control of P1 pin
		1	"H" fixation at port output.	
2	PTD2	0	"L" fixation at port output.	Data control of P2 pin
		1	"H" fixation at port output.	
3	PTD3	(0)	"L" fixation at port output.	Data control of P3 pin
		1	"H" fixation at port output.	
4	SBLANK2	0	Refer to SBLANK1(000416).	Output control of P0/BLNK pin
		1		
5	_	0	Set "0" to this bit.	
		1	Can not be used.	
6	_	0	Set "0" to this bit.	
0		1	Can not be used.	
7	_	0	Set "0" to this bit.	
1		1	Can not be used.	
0		0	Set "0" to this bit.	
0		1	Can not be used.	
0	_	0	Set "0" to this bit.	
5		1	Can not be used.	
		0	Set "0" to this bit.	
A		1	Can not be used.	
Р		0	Set "0" to this bit.	
В		1	Can not be used.	
6		0	Set "0" to this bit.	
		1	Can not be used.	
		0	Set "0" to this bit.	
		1	Can not be used.	
F	_	0	Set "0" to this bit.	
		1	Can not be used.	
F	_	0	Set "0" to this bit.	
		1	Can not be used.	

#### Address 000716



#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

#### **DISPLAY FORM**

M35080FP can display two pages, Page A and Page B, simultaneously, as shown in Figure 13.

And,1 page of 260K color display can be displayed by piling up two pages completely.

Page A: register PAGEONA (address 000016) Set up by = "1." Page B: register PAGEONB (address 000016) Set up by = "1."



#### Fig. 13 The example of a display at the time of a 2-page display

- Notes 1: Setup of display position, display size, etc. can be freely performed for every page. Two pages can be displayed side by side vertically and horizon tally.
  - 2: when the display area of two pages overlaps on the monitoring screen, registers MODE0 and MODE1 (address 000416) can perform four displays as follows.

MODE1	MODE0	Display mode	Display number of pages
0	0	Priority is given to Page A	2 pages
0	1	Priority is given to Page B	2 pages
1	0	260 K colors display(Note 1)	1 page
1	1	The average of Page A and Page B	2 pages

- (1) Priority is given to Page A ...... The overlaped part gives priority to Page A, and Page B is not displayed.
- (2) Priority is given to Page B ..... The overlaped part gives priority to Page B, and Page A is not displayed.
- (3) 260 K colors display ...... By overlaping two pages completely, 1 page of 260K color is displayed.
  - RGB output is 6-bit(Note 2)each setup.

(4) The average of Page A and Page B ... The overlaped part averages and outputs the RGB output of two pages.

Notes 1. It becomes 512 color displays at the time of digital RGB output setup.

2. Assignment of 6 bits each of RGB is as follows.





SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

#### DATA INPUT EXAMPLE

Data of Bit map RAM and display control registers can be set by the 16-bit serial input function. Example of data setting is shown in Figure 14.

	/Data	DAF	DAE	DAD	DAC	DAB	DAA	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0	Remarks	
Address	000016	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Address setting	
Data	000016	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	Page A (Note	A and B writing setting 1)
Data	000 <b>1</b> 16	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Page A and B display OFF	
Address	000016	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Address setting	
Data	000016	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	Page	A writing setting
Data	000216	0	VSIZE1	VSIZE0	0	0	0	VP9	VP8	VP7	VP6	VP5	VP4	VP3	VP2	VP1	VP0	ge A	Vertical display location setting
Data	000316	0	0	0	0	0	0	HP9	HP8	HP7	HP6	HP5	HP4	HP3	HP2	HP1	HP0	Pa	Horizontal display location setting
Data	000416	0	0	0	0	0	0	0	0	0	0	0	POLV	POLH	MODE2	MODE1	MODE0	Display form setting	
Data	000516	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		_
Data	000616	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DAC	setting
Data	000716	0	0	0	0	0	0	0	0	SBLANK	3	SBLANK	2	SBLANK	1	SBLANK	0 PTD3	Port o	output setting
Address	100016	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	Address setting	
Data	100016																		Bit map setting
Data	100116																		
							E	Bit ma	ıp RA	M (P	age A	<b>\</b> )						ge A	
						(	R0,R	1,R2	,G0,C	61,G2	(R0 R1 R2 G0 G1 G2 B0 B1 B2)								
Data 3AFE16							,02	-/											
Dala											.,,-	51,02	-,						
Data	3AFF16												-,						
Data Address	3AFF16 000016	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Addre	ess setting
Data Address Data	3AFF16 000016 000016	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Addre	ess setting B writing setting
Data Address Data Data	3AFF16 000016 000016 000216	0 0 0	0 0 VSIZE1	0 0 VSIZE0	0 0 0	0 0 0	0 0 0	0 0 VP9	0 0 VP8	0 0 VP7	0 0 VP6	0 0 VP5	0 0 VP4	0 0 VP3	0 0 VP2	0 1 VP1	0 0 VP0	Addre Page	ess setting B writing setting Vertical display location setting
Data Address Data Data Data	3AFF16 000016 000016 000216 000316	0 0 0 0	0 0 VSIZE1 0	0 0 VSIZE0 0	0 0 0	0 0 0	0 0 0	0 0 VP9 HP9	0 0 VP8 HP8	0 0 VP7 HP7	0 0 VP6 HP6	0 0 VP5 HP5	0 0 VP4 HP4	0 0 VP3 HP3	0 0 VP2 HP2	0 1 VP1 HP1	0 0 VP0 HP0	Addre Page	ess setting B writing setting Vertical display location setting Horizontal display location setting
Data Address Data Data Data Address	3AFF16 000016 000216 000316 100016	0 0 0 0 0	0 0 VSIZE1 0 0	0 0 VSIZE0 0 0	0 0 0 0 1	0 0 0 0 0	0 0 0 0 0	0 0 VP9 HP9 0	0 0 VP8 HP8 0	0 0 VP7 HP7 0	0 0 VP6 HP6 0	0 0 VP5 HP5 0	0 0 VP4 HP4 0	0 0 VP3 HP3 0	0 0 VP2 HP2 0	0 1 VP1 HP1 0	0 0 VP0 HP0 0	Addre Page 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	ess setting B writing setting Vertical display location setting Horizontal display location setting ess setting
Data Address Data Data Data Address Data	3AFF16 000016 000216 000316 100016 100016	0 0 0 0 0	0 VSIZE1 0 0	0 0 VSIZE0 0 0	0 0 0 1	0 0 0 0	0 0 0 0	0 0 VP9 HP9 0	0 0 VP8 HP8 0	0 0 VP7 HP7 0	0 0 VP6 HP6 0	0 0 VP5 HP5 0	0 0 VP4 HP4 0	0 0 VP3 HP3 0	0 0 VP2 HP2 0	0 1 VP1 HP1 0	0 0 VP0 HP0 0	Addre Page 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	ess setting B writing setting Vertical display location setting Horizontal display location setting ess setting Bit map setting
Data Address Data Data Data Address Data Data	3AFF16 000016 000216 000316 100016 100016 100116	0 0 0 0 0	0 0 VSIZE1 0 0	0 0 VSIZE0 0 0	0 0 0 1	0 0 0 0	0 0 0 0	0 0 VP9 HP9 0	0 0 VP8 HP8 0	0 0 VP7 HP7 0	0 0 VP6 HP6 0	0 0 VP5 HP5 0	0 0 VP4 HP4 0	0 0 VP3 HP3 0	0 0 VP2 HP2 0	0 1 VP1 HP1 0	0 0 VP0 HP0 0	Addre Page 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	ess setting B writing setting Vertical display location setting Horizontal display location setting ass setting Bit map setting
Data Address Data Data Data Data Data Data Data	3AFF16 000016 000216 000316 100016 100016 100116	0 0 0 0 0	0 VSIZE1 0 0	0 0 VSIZE0 0 0	0 0 0 1	0 0 0 0	0 0 0 0	0 VP9 HP9 0	0 VP8 HP8 0	0 0 VP7 HP7 0	0 0 VP6 HP6 0	0 0 VP5 HP5 0	0 0 VP4 HP4 0	0 0 VP3 HP3 0	0 0 VP2 HP2 0	0 1 VP1 HP1 0	0 0 VP0 HP0 0	Addre Page m b Addre	ess setting B writing setting Vertical display location setting Horizontal display location setting ess setting Bit map setting
Data Address Data Data Data Data Data Data Data	3AFF16 000016 000216 000316 100016 100016 100116	0 0 0 0 0	0 0 VSIZE1 0	0 0 VSIZE0 0	0 0 0 1	0 0 0 0	0 0 0 0	0 0 VP9 HP9 0 Bit m	0 VP8 HP8 0 ap R <i>A</i>	0 VP7 HP7 0 AM (F	0 0 VP6 HP6 0 PageE 2,B0.	0 0 VP5 HP5 0 3) B1,B	0 0 VP4 HP4 0	0 0 VP3 HP3 0	0 0 VP2 HP2 0	0 1 VP1 HP1 0	0 0 VP0 HP0 0	Addree Page m e Addree Addree	ess setting B writing setting Vertical display location setting Horizontal display location setting ess setting Bit map setting
Data Data Data Data Data Data Data Data	3AFF16 000016 000216 000316 100016 100016 100116 3AFF16	0 0 0 0 0	0 VSIZE1 0 0	0 0 VSIZE0 0 0	0 0 0 1	0 0 0 0	0 0 0 0	0 VP9 HP9 0 Bit m	0 VP8 HP8 0	0 VP7 HP7 0 AM (F	0 0 VP6 HP6 0 PageE 2,B0,	0 0 VP5 HP5 0 3) B1,B	0 0 VP4 HP4 0	0 0 VP3 HP3 0	0 0 VP2 HP2 0	0 1 VP1 HP1 0	0 0 VP0 HP0 0	Addree Page a Addree A Addree	ess setting B writing setting Vertical display location setting Horizontal display location setting ass setting Bit map setting
Data Data Data Data Data Data Data Data	3AFF16 000016 000216 000316 100016 100016 100116 3AFF16 3AFF16		0 VSIZE1 0 0	0 0 VSIZE0 0 0	0 0 0 1	0 0 0 0	0 0 0 0	0 VP9 HP9 0 Bit m	0 VP8 HP8 0 ap R/	0 VP7 HP7 0 AM (F	0 0 VP6 HP6 0 PageE 2,B0,	0 0 VP5 HP5 0 3) B1,B	0 0 VP4 HP4 0 2)	0 0 VP3 HP3 0	0 VP2 HP2 0	0 1 VP1 HP1 0	0 0 VP0 HP0 0	Addree Page 9 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	ess setting B writing setting Vertical display location setting Horizontal display location setting ess setting Bit map setting
Data Data Data Data Data Data Data Data	3AFF16 000016 000216 000316 100016 100016 100116 3AFF16 3AFF16 000016	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 VSIZE1 0 0	0 0 VSIZE0 0 0	0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 (R0,F	0 VP9 HP9 0 Bit m 21,R2	0 VP8 HP8 0 ap R/ c,G0,(	0 0 VP7 HP7 0 AM (F G1,G2	0 0 VP6 HP6 0 PageB 2,B0,	0 0 VP5 HP5 0 3) B1,B	0 0 VP4 HP4 0 2)	0 VP3 HP3 0	0 VP2 HP2 0	0 1 VP1 HP1 0	0 0 VP0 HP0 0	Addree Page M B B B C C C C C C C C C C C C C C C C	ess setting B writing setting Vertical display location setting Horizontal display location setting Bit map setting Bit map setting ess setting
Data Data Data Data Data Data Data Data	3AFF16 000016 000216 000316 100016 100016 100116 3AFF16 3AFF16 000016	0 0 0 0 0 0 0	0 VSIZE1 0 0 0 0 0 0 0	0 0 vsizeo 0 0	0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0	0 0 0 0 0 (R0,F	0 VP9 HP9 0 Bit m t1,R2	0 0 VP8 HP8 0 ap R/ c,G0,0	0 0 VP7 HP7 0 AM (F G31,G2	0 0 VP6 HP6 0 PageE 2,B0, 0 0	0 0 VP5 HP5 0 3) B1,B	0 0 VP4 HP4 0 2)	0 VP3 HP3 0	0 VP2 HP2 0	0 1 VP1 HP1 0	0 0 VP0 HP0 0	Addree Page M Page Addree Addree Page	ess setting B writing setting Vartical display location setting Horizontal display location setting Bit map setting Bit map setting A and B writing setting

Notes 1. Registers PAGEONA and PAGEONB perform writing control of data.
2. Input the clock with which the cycle was fixed and continued from the TCK pin. Moreover, input horizontal synchronized signal into HOR pin, and input vertical synchronized signal into VERT pin.

Fig. 14 Example of data setting





Fig.15 Example of the M35080FP peripheral circuit (at analog RGB output setting)



Fig.16 Example of the M35080FP peripheral circuit (at digital RGB output setting)



#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

#### **DATA INPUT**

SERIAL DATA INPUT TIMING

- (1) Serial data should be input with the LSB first.
- (2) The address consists of 16 bits.
- (3) The data consists of 16 bits.
- (4) The 16 bits in the SCK after the CS signal has fallen are the address, and for succeeding input data, the address is incremented every 16 bits. Therefore, it is not necessary to input the address from the second data.



Fig.17 Serial input timing



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

### **TIMING REQUIREMENTS** (VDD = $3 \pm 0.30$ V, Ta = -20 to $+85^{\circ}$ C, unless otherwise noted)

Serial data input

			Limits			
Symbol	Parameter	Max.	Тур.	Max.	Unit	Remarks
tw(SCK)	SCK width	200	-	-	ns	
tsu(CS)	CS setup time	200	-	-	ns	
th(CS)	CS hold time	2	-	-	μs	Refer to
tsu(SIN)	SIN setup time	200	-	-	ns	fig 18
th(SIN)	SIN hold time	200	-	-	ns	
tword	1 word write time	10	-	-	μs	



Fig.18 Serial input timing



#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

#### ABSOLUTE MAXIMUM RATINGS (VDD = 3.00V, Ta = -20 to +85°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
Vdd	Supply voltage	With respect to Vss.	-0.3 to +4.2	V
Vi	Input voltage		$Vss - 0.3 \le VI \le VDD + 0.3$	V
Vo	Output voltage		$VSS \le VO \le VDD$	V
Pd	Power dissipation	Ta = +25 °C	+70	mW
Topr	Operating temperature		-20 to +85	°C
Tstg	Storage temperature		-40 to +125	°C

#### **RECOMMENDED OPERATING CONDITIONS** (VDD = 3.00V, Ta = -20 to +85°C, unless otherwise noted)

Symbol			Unit				
Cymbol		alameter	Min.	Тур.	Max.	Onit	
Vdd	Supply voltage		2.7	3.00	3.3	V	
Viн	"H" level input voltage	0.8 X Vdd	Vdd	Vdd	V		
VIL	"L" level input voltage	0	0	0.2 × Vdd	V		
Fosc	Oscillating frequency for	10.0	-	20.0	MHz		
H.sync	Horizontal synchronous	s signal input frequeney	10.0	-	20.0	kHz	

#### ELECTRICAL CHARACTERISTICS (VDD = 3.00V, Ta = 25°C, unless otherwise noted)

Symbol	Param	peter	<b>-</b>				
Symbol			l est conditions	Min.	Тур.	Max.	Unit
Vdd	Supply voltage		Ta = -20 to +70°C	2.70	3.00	3.30	V
IDD	Supply current (at analo	og output)	VDD = 3.00V	-	15	25	mA
Мон	"H" level output voltage	P0 to P7,R0 to R2					V
VOH		G0 to G2,B0 to B2	VDD = 2.70V, $IOH = -111A$	2.2	_	_	V
Voi		P0 to P7,R0 to R2	$1/100 - 2.70 / 101 - 1m^{1}$			0.5	V
VOL		G0 to G2,B0 to B2	VDD = 2.70 V, $IDL = 111$ A	-		0.5	ľ
Ri	Pull-up resistance AC		VDD = 3.00V	10	_	100	kΩ
Vтск	External clock input width			0.7 X Vdd	-	Vdd	V
Vdao	Full scale width	ROUT,GOUT,BOUT	RIREF=1.2KΩ, RL=300Ω	-	1.0	-	Vp-p
NL	Nonlinear nature error	ROUT,GOUT,BOUT	RIREF=1.2KΩ, RL=300Ω	_	_	±2.0	LSB



#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(2) Timing of power supplying to VDD1 and VDD2. Supply power to VDD1 and VDD2 at the same time.

### NOTE FOR SUPPLYING POWER

(1) Timing of power supplying to  $\overline{AC}$  pin

The internal circuit of M35080FP is reset when the level of the auto clear input pin  $\overline{AC}$  is "L". This pin in hysteresis input with the pull-up resistor.

The timing about power supplying of  $\overline{\text{AC}}$  pin is shown in Figure below.

After supplying the power (VDD and VSS) to M35080FP and the supply voltage becomes more than 0.8 X VDD, it needs to keep VIL time; tw of the  $\overline{AC}$  pin for more than 1ms.

Start inputting from microcomputer after  $\overline{AC}$  pin supply voltage becomes more than 0.8 X VDD and keeping 200ms wait time.



Fig.19 Timing of power supplying to AC pin

#### **PRECAUTION FOR USE**

Notes on noise and latch-up

In order to avoid noise and latch-up, connect a bypass capacitor ( $\approx 0.1 \mu$ F) directly between the VDD1 pin and VSS1 pin, and the VDD2 pin and VSS2 pin using a heavy wire.

#### Notes on the time of external clock input to TCK pin

Input the continuous external clock which cycle is fixed and synchronized with horizontal synchronized signal from TCK pin. And, input continuous horizontal synchronized signal which cycle is fixed from HOR pin. Do not stop clock input absolutely during display.



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

### PACKAGE OUTLINE





# RenesasTechnologyCorp.

Nippon Bldg., 6-2, Otemachi 2-chome, Chiyoda-ku, Tokyo, 100-0004 Japan

#### Keep safety first in your circuit designs!

Misubish Technic Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

#### Notes regarding these materials

- Notes regarding these materials
   These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property
  rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.
   Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples
  contained in these materials.
   All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by
   Mitsubishi Electric Corporation mithout notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Electric Corporation on an authorized Mitsubishi Semiconductor product
   distributor for the latest product information before purchasing a product listed herein.
   The information described here may contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be super to evaluate all information as a total system before making a final decision
   on the applicability of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be super to evaluate all information as a total system before making a final decision
   on the applicability of the information and products. Mitsubishi Electric Corporation assumes on crystem that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric
   Corporation and and therein.
   The applicability of the information addited ton segned to may a gristem before making a
- destination Any diversi destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.

© 2002 MITSUBISHI ELECTRIC CORP. New publication, effective MAR. 2002. Specifications subject to change without notice.



### **REVISION DESCRIPTION LIST**

### M35080FP Data Sheet

Rev. No.	Revision Description	Rev. date
1.0	First Edition	0203