

ISL97649AR5566

TFT-LCD Supply + DCP + VCOM Amplifier + Gate Pulse Modulator + RESET

FN8774

Rev 0.00

September 11, 2015

The [ISL97649A5566](#) is an Integrated Power Management IC (PMIC) for TFT-LCDs used in notebooks, tablet PCs and monitors. The device integrates a boost converter for generating A_{VDD} , an LDO for VLOGIC. VON and VOFF are generated by a charge pump driven by the switch node of the boost. The ISL97649A5566 also includes a V_{ON} slice circuit, reset function and a high performance VCOM amplifier with DCP (Digitally Controlled Potentiometer) that is used as a VCOM calibrator.

The AVDD boost converter features a 1.5A/0.18Ω boost FET with 600/1200kHz switching frequency.

The logic LDO includes a 350mA FET for driving the low voltage needed by external digital circuitry.

The gate pulse modulator can control the gate voltage up to 30V, and both the rate and slew delay times are selectable.

The supply monitor generates a reset signal when the system is powered down.

It provides a programmable VCOM with I²C interface. One VCOM amplifier is also integrated in the chip. The output of the VCOM is powered up with the voltage at the last programmed 8-bit EEPROM setting.

Features

- 2.5V to 5.5V input
- 1.5A, 0.18Ω integrated boost FET
- V_{ON}/V_{OFF} supplies generated by charge pumps driven by the boost switch node
- LDO for VLOGIC channel
- 600/1200kHz selectable switching frequency
- Integrated gate pulse modulator
- Reset signal generated by supply monitor
- Integrated VCOM amplifier
- DCP
 - I²C serial interface, address: 0101000, MSB left
 - Wiper position stored in 8-bit nonvolatile memory and recalled on power-up
 - Endurance, 1,000 data changes per bit
- UVLO, UVP, OVP, OCP and OTP protection
- Pb-free (RoHS compliant)
- 28 Ld 4x5 QFN

Applications

- LCD notebook, tablet and monitor




FIGURE 1. APPLICATION DIAGRAM

Table of Contents

Application Diagram	3
Pin Configuration	3
Pin Descriptions	4
Ordering Information	4
Absolute Maximum Ratings	5
Thermal Information	5
Recommended Operating Conditions	5
Electrical Specifications	5
Typical Performance Curves	9
Applications Information	11
Enable Control	11
Frequency Selection	11
Soft-Start	11
Operation	11
Capacitor	11
Inductor	11
Rectifier Diode	12
Output Capacitor	12
Compensation	12
Linear Regulator (LDO)	12
Supply Monitor Circuit	12
Gate Pulse Modulator Circuit	13
VGH/VGL Charge Pump	13
VCOM Amplifier	14
DCP Memory Description	14
I2C Serial Interface	14
Protocol Conventions	15
Write Operation	15
Data Protection	15
Read Operation	17
Communication with ISL97649AR5566	17
Register Description: Access Control	17
Register Description: IVP and WR	17
Initial VCOM Setting	18
Start-Up Sequence	18
Layout Recommendation	18
Revision History	20
About Intersil	20
Package Outline Drawing	22

Application Diagram





FIGURE 2. APPLICATION DIAGRAM

Pin Configuration



Pin Descriptions

PIN#	SYMBOL	DESCRIPTION
1	FB	AVDD boost converter feedback. Connect to the center of a voltage divider between AVDD and GND to set the AVDD voltage.
2	PGND	Power ground
3	CE	Gate pulse modulator delay control. Connect a capacitor between this pin and GND to set the delay time.
4	RE	Gate pulse modulator slew control. Connect a resistor between this pin and GND to set the falling slew rate.
5	VGH	Gate pulse modulator high voltage input. Place a 0.1μF decoupling capacitor close to the VGH pin.
6	VGHM	Gate pulse modulator output for gate driver IC
7	VFLK	Gate pulse modulator control input from T _{CON}
8	VDPM	Gate pulse modulator enable. Connect a capacitor from VDPM to GND to set the delay time before GPM is enabled. A current source charges the capacitor on VDPM.
9	GPM_LO	Gate pulse modulator low voltage input; place a 0.47μF decoupling capacitor close to the GPM_LO pin.
10	AVDD	DCP and VCOM amplifier high voltage analog supply; place a 0.47μF decoupling capacitor close to the AVDD pin.
11	SCL	I ² C comparable clock input
12	SDA	I ² C compatible serial bidirectional data line
13	POS	VCOM amplifier noninverting input
14	RSET	DCP sink current adjustment pin; connect a resistor between this pin and GND to set the resolution of the DCP output voltage.
15	VOUT	VCOM amplifier output
16	NEG	VCOM amplifier inverting input
17	VDIV	Voltage detector threshold. Connect to the center of a resistive divider between V _{IN} and GND.
18	ADJ	VLOGIC LDO feedback. Connect to the center of a resistive divider between L_OUT and GND to set V _{Logic} voltage for T _{CON} .
19	RESET	Voltage detector reset output
20	L_OUT	LDO output. Connect at least one 1μF capacitor to GND for stable operation.
21	CD2	Voltage detector rising edge delay. Connect a capacitor between this pin and GND to set the rising edge delay.
22	L_IN	LDO input. Connect a 1μF decoupling capacitor close to this pin.
23	SS	Boost converter soft-start. Connect a capacitor between this pin and GND to set the soft-start time.
24	COMP	Boost converter compensation pin. Connect a series resistor and capacitor between this pin and GND to optimize transient response and stability.
25	FREQ	Boost converter frequency select; pull it to logic high to operate boost at 1.2MHz. Connect this pin to GND to operate boost at 600kHz.
26	VIN	IC input supply. Connect a 0.1μF decoupling capacitor close to this pin.
27	LX	AVDD boost converter switching node
28	EN	AVDD enable pin

Ordering Information

PART NUMBER (Notes 1, 2, 3)	PART MARKING	V _{IN} RANGE (V)	TEMP RANGE (°C)	PACKAGE (RoHS Compliant)	PKG. DWG. #
ISL97649AIRZ-TR5566	97649 AIRZ	2.5 to 5.5	-40 to +85	28 Ld 4x5 QFN	L28.4x5A

NOTES:

1. Please refer to [TB347](#) for details on reel specifications.
2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
3. For Moisture Sensitivity Level (MSL), please see device information page for [ISL97649AR5566](#) For more information on MSL please see techbrief [TB363](#).

Absolute Maximum Ratings

RE, VGHM, GPM_LO and VGH to GND	-0.3 to +36V
LX, AVDD, POS, NEG, VOUT to GND	-0.3 to +18V
Voltage Between GND and PGND	±0.5V
All Other Pins to GND	-0.3 to +6.0V
ESD Rating	
Human Body Model (Tested per JESD22-A114E)	2kV
Machine Model (Tested per JESD22-A115-A)	200V
Charged Device Model (Tested per JESD22-C101)	1kV

Thermal Information

Thermal Resistance (Typical)	θ_{JA} (°C/W)	θ_{JC} (°C/W)
28 Ld 4x5 QFN Package (Notes 4, 5)	38	4.5
Ambient Temperature	-40°C to +85°C	
Functional Junction Temperature	-40°C to +150°C	
Storage Temperature	-65°C to +150°C	
Lead Temperature During Soldering	+260°C	
Pb-free Reflow Profile	see TB493	

Recommended Operating Conditions

Temperature	-40°C to +85°C
Supply Voltage	2.5V to 5.5V

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

- θ_{JA} is measured in free air with the component mounted on a high effective thermal conductivity test board with “direct attach” features. See Tech Brief [TB379](#).
- For θ_{JC} , the “case temp” location is the center of the exposed metal pad on the package underside.

Electrical Specifications $V_{IN} = \text{ENABLE} = 3.3\text{V}$, $A_{VDD} = 8\text{V}$, $V_{LDO} = 2.5\text{V}$, $V_{ON} = 24\text{V}$, $V_{OFF} = -6\text{V}$. **Boldface limits apply across the operating temperature range, -40°C to +85°C.**

SYMBOL	PARAMETER	TEST CONDITIONS	MIN (Note 6)	TYP (Note 7)	MAX (Note 6)	UNIT
GENERAL						
V _{IN}	V _{IN} Supply Voltage Range		2.5	3.3	5.5	V
I _{S_DIS}	V _{IN} Supply Currents when Disabled	V _{IN} < UVLO		390	500	μA
I _S	V _{IN} Supply Currents	ENABLE = 3.3V, overdrive AVDD and VGH		0.7	1.0	mA
I _{EBABLE}	ENABLE Pin Current	ENABLE = 0V		0		μA
LOGIC INPUT CHARACTERISTICS - ENABLE, FLK, SCL, SDA, FREQ						
V _{IL}	Low Voltage Threshold				0.65	V
V _{IH}	High Voltage Threshold		1.75			V
R _{IL}	Pull-Down Resistor	Enable, FLK, FREQ	0.85	1.25	1.65	MΩ
INTERNAL OSCILLATOR						
F _{OSC}	Switching Frequencies	FREQ = low, T _A = +25 °C	550	600	650	kHz
		FREQ = high, T _A = +25 °C	1100	1200	1300	kHz
AVDD BOOST REGULATOR						
DAVDD/ DIOUT	AVDD Load Regulation	50mA < I _{LOAD} < 250mA		0.2		%
DAVDD/ DVIN	AVDD Line Regulation	I _{LOAD} = 150mA, 2.5V < V _{IN} < 5.5V		0.15		%
V _{FB}	Feedback Voltage (V _{FB})	I _{LOAD} = 100mA, T _A = +25 °C	0.792	0.8	0.808	V
I _{FB}	FB Input Bias Current				100	nA
r _{DS(ON)}	Switch ON-resistance	T _A = +25 °C		180	230	mΩ
I _{LIM}	Switch Current Limit		1.125	1.5	1.875	A
D _{MAX}	Max Duty Cycle	FREQ = 1.2MHz	80	90		%
EFF		FREQ = 1.2MHz, I _{AVDD} = 100mA		91		%
LDO REGULATOR						
DV _{LDO} / DV _{IN}	Line Regulation	I _{LDO} = 1mA, 3.0V < V _{IN1} < 5.5V		1		mV/V

Electrical Specifications $V_{IN} = \text{ENABLE} = 3.3\text{V}$, $A_{VDD} = 8\text{V}$, $V_{LDO} = 2.5\text{V}$, $V_{ON} = 24\text{V}$, $V_{OFF} = -6\text{V}$. **Boldface limits apply across the operating temperature range, -40°C to $+85^{\circ}\text{C}$.** (Continued)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN (Note 6)	TYP (Note 7)	MAX (Note 6)	UNIT
DV_{LDO}/DI_{OUT}	Load Regulation	$1\text{mA} < I_{LDO} < 350\text{mA}$		0.2		%
V_{DO}	Dropout Voltage	Output drops by 2%, $I_{LDO} = 350\text{mA}$		225	300	mV
I_{LIML}	Current Limit	Output drops by 5%	330	425		mA
V_{ADJ}	ADJ Reference Voltage	$I_{LOAD} = 50\text{mA}$, $T_A = +25^{\circ}\text{C}$	0.792	0.8	0.808	V
I_{ADJ}	ADJ Input Bias Current				0.1	μA
GATE PULSE MODULATOR						
V_{GH}	VGH Voltage		7		33	V
V_{IH_VDPM}	V_{DPM} Enable Threshold		1.13	1.215	1.30	V
I_{VGH}	VGH Input Current	$V_{FLK} = 0$		125		μA
		$RE = 100\text{k}\Omega$, $V_{FLK} = V_{IN}$		27.5		μA
V_{GPM_LO}	GPM_LO Voltage		2		VGH-2	V
I_{GPM_LO}	VGPM_LO Input Current		-2	0.1	2	μA
$V_{CE_{th1}}$	CE Threshold Voltage 1			$0.6 \times V_{IN}$	$0.8 \times V_{IN}$	V
$V_{CE_{th2}}$	CE Threshold Voltage 2			1.215		V
I_{CE}	CE Current			100		μA
R_{VGHM_PD}	VGHM Pull-down Resistance			1.1		$\text{k}\Omega$
R_{ONVGH}	VGH to VGHM On Resistance			23		Ω
$IDPM$	VDPM Charge Current			10		μA
SUPPLY MONITOR						
V_{IH_VDIV}	VDIV High Threshold	VDIV rising	1.265	1.280	1.295	V
V_{IL_VDIV}	VDIV Low Threshold	VDIV falling	1.21	1.222	1.234	V
V_{thCD2}	CD2 Threshold voltage		1.200	1.217	1.234	V
I_{CD2}	CD2 Charge Current			10		μA
R_{IL_RESET}	RESET Pull-down Resistance			650		Ω
t_{DELAY_RESET}	RESET Delay on the Rising Edge			121.7k^* CD		s
VCOM AMPLIFIER $R_{LOAD} = 10\text{k}$, $C_{LOAD} = 10\text{pF}$, Unless Otherwise Stated						
I_{S_com}	VCOM Amplifier Supply Current			0.7	1.08	mA
V_{OS}	Offset Voltage			2.5	15	mV
I_B	Noninverting Input Bias Current			0		nA
CMIR	Common-mode Input Voltage Range		0		AVDD	V
CMRR	Common-mode Rejection Ratio		60	75		dB
PSRR	Power Supply Rejection Ratio		70	85		dB
V_{OH}	Output Voltage Swing High	$I_{OUT(\text{source})} = 0.1\text{mA}$		AVDD - 1.39		mV
		$I_{OUT(\text{source})} = 75\text{mA}$		AVDD - 1.27		V
V_{OL}	Output Voltage Swing Low	$I_{OUT(\text{sink})} = 0.1\text{mA}$		1.2		mV
		$I_{OUT(\text{sink})} = 75\text{mA}$		1		V
I_{SC}	Output Short-circuit Current	Pull-up	150	225		mA
		Pull-down	150	200		mA

Electrical Specifications $V_{IN} = \text{ENABLE} = 3.3\text{V}$, $A_{VDD} = 8\text{V}$, $V_{LDO} = 2.5\text{V}$, $V_{ON} = 24\text{V}$, $V_{OFF} = -6\text{V}$. **Boldface limits apply across the operating temperature range, -40°C to $+85^{\circ}\text{C}$.** (Continued)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN (Note 6)	TYP (Note 7)	MAX (Note 6)	UNIT
SR	Slew Rate			25		V/ μs
BW	Gain Bandwidth	-3dB gain point		20		MHz
DIGITAL CONTROLLED POTENTIOMETER						
SET _{VR} (Note 12)	SET Voltage Resolution			8		Bits
SET _{DNL} (Notes 8, 9, 14)	SET Differential Nonlinearity	$T_A = +25^{\circ}\text{C}$			± 1	LSB
SET _{ZSE} (Notes 10, 14)	SET Zero-scale Error	$T_A = +25^{\circ}\text{C}$			± 2	LSB
SET _{FSE} (Notes 11, 14)	SET Full-scale Error	$T_A = +25^{\circ}\text{C}$			± 8	LSB
I _{RSET}	RSET Current				100	μA
AVDD to SET	AVDD to SET Voltage Attenuation			1:20		V/V
FAULT DETECTION THRESHOLD						
V _{UVLO}	Undervoltage Lockout Threshold	PV _{IN} rising	2.25	2.33	2.41	V
		PV _{IN} falling	2.125	2.20	2.27	V
OVP _{AVDD} (Note 13)	Boost Overvoltage Protection Off Threshold to Shutdown IC		15.0	15.5	16.0	V
T _{OFF}	Thermal Shutdown all Channels	Temperature rising		153		$^{\circ}\text{C}$
POWER SEQUENCE TIMING						
t _{ss} V _{LOGIC}	V _{LOGIC} Soft-start Time			0.45		ms
I _{ss}	Boost Soft-start Current		3	5.5	8	μA

Serial Interface Specifications

For SCL and SDA Unless Otherwise Noted.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN (Note 14)	TYP (Note 7)	MAX (Note 14)	UNIT
f _{SCL} (Note 6)	SCL Frequency				400	kHz
t _{IN} (Note 6)	Pulse Width Suppression Time at SDA and SCL Inputs	Any pulse narrower than the max spec is suppressed			50	ns
t _{AA}	SCL Falling Edge to SDA Output Data Valid	SCL falling edge crossing 30% of V _{IN} , until SDA exits the 30% to 70% of V _{IN} window			480	ns
t _{BUF}	Time the Bus Must be Free Before the Start of a New Transmission	SDA crossing 70% of V _{CC} during a STOP condition, to SDA crossing 70% of V _{IN} during the following START condition	480			ns
t _{LOW}	Clock LOW Time	Measured at the 30% of V _{IN} crossing	480			ns
t _{HIGH}	Clock HIGH Time	Measured at the 70% of V _{IN} crossing	400			ns
t _{SU:STA}	START Condition Set-up Time	SCL rising edge to SDA falling edge; both crossing 70% of V _{IN}	480			ns
t _{HD:STA}	START Condition Hold Time	From SDA falling edge crossing 30% of V _{IN} to SCL falling edge crossing 70% of V _{IN}	400			ns
t _{SU:DAT}	Input Data Set-up Time	From SDA exiting the 30% to 70% of V _{IN} window, to SCL rising edge crossing 30% of V _{IN}	40			ns
t _{HD:DAT}	Input Data Hold Time	From SCL rising edge crossing 70% of V _{IN} to SDA entering the 30% to 70% of V _{IN} window	0			ns

Serial Interface Specifications For SCL and SDA Unless Otherwise Noted. **(Continued)**

SYMBOL	PARAMETER	TEST CONDITIONS	MIN (Note 14)	TYP (Note 7)	MAX (Note 14)	UNIT
$t_{SU:STO}$	STOP Condition Set-up Time	From SCL rising edge crossing 70% of V_{IN} , to SDA rising edge crossing 30% of V_{IN}	400			ns
$t_{HD:STO}$	STOP Condition Hold Time for Read, or Volatile Only Write	From SDA rising edge to SCL falling edge; both crossing 70% of V_{IN}	400			ns
C_{SCL}	Capacitive on SCL			5		pF
C_{SDA}	Capacitive on SDA			5		pF
t_{Wp}	Nonvolatile Write Cycle Time			25		ms
	EEPROM Endurance	$T_A = +25^\circ\text{C}$		1		kCyc
	EEPROM Retention	$T_A = +25^\circ\text{C}$		88		kHrs

NOTES:

6. Parameters with MIN and/or MAX limits are 100% tested at $+25^\circ\text{C}$, unless otherwise specified. Temperature limits established by characterization and are not production tested.
7. Typical values are for $T_A = +25^\circ\text{C}$ and $V_{IN} = 3.3\text{V}$.
8. $LSB = |V_{255} - V_1| / 254$. V_{255} and V_1 are the measured voltages for the DCP register set to FF hex and 01 hex respectively.
9. $DNL = |V_{i+1} - V_i| / LSB - 1$, $i \in [1, 255]$
10. $ZS \text{ error} = (V_1 - V_{MIN}) / LSB$. $V_{MIN} = (V_{AVDD} \cdot R_2) \cdot [1 - 254 \cdot R_1 / (255 \cdot 20 \cdot RSET)] / (R_1 + R_2)$.
11. $FS \text{ error} = (V_{255} - V_{MAX}) / LSB$. $V_{MAX} = (V_{AVDD} \cdot R_2) \cdot [1 - 0 \cdot R_1 / (255 \cdot 20 \cdot RSET)] / (R_1 + R_2)$.
12. Established by design. Not a parametric spec.
13. Boost will stop switching as soon as boost output reaches OVP threshold.
14. Compliance to limits is assured by characterization and design.

Typical Performance Curves





FIGURE 3. AVDD EFFICIENCY vs I_{AVDD} FIGURE 4. AVDD LOAD REGULATION vs I_{AVDD} FIGURE 5. AVDD LINE REGULATION vs V_{IN} 

FIGURE 6. BOOST CONVERTER TRANSIENT RESPONSE




FIGURE 7. GPM CIRCUIT WAVEFORM




FIGURE 8. GPM CIRCUIT WAVEFORM

Typical Performance Curves (Continued)




FIGURE 9. GPM CIRCUIT WAVEFORM








FIGURE 10. GPM CIRCUIT WAVEFORM

FIGURE 11. V_{GHM} FOLLOWS V_{GH} WHEN THE SYSTEM POWERS OFFFIGURE 12. V_{COM} RISING SLEW RATEFIGURE 13. LDO LINE REGULATION vs V_{IN} FIGURE 14. LDO LOAD REGULATION vs I_{LDO}

Applications Information

Enable Control

With $V_{IN} > UVLO$, only the Logic output channel is activated. All other functions in ISL97649AR5566 are shut down when the enable pin is pulled down. When the voltage at the enable pin reaches H threshold, the whole chip turns on.

Frequency Selection

The ISL97649AR5566 switching frequency can be user selected to operate at either constant 600kHz or 1.2MHz. Lower switching frequency can save power dissipation at very light load conditions. Also, low switching frequency more easily leads to discontinuous conduction mode, while higher switching frequency allows for smaller external components, such as inductor and output capacitors, etc. Higher switching frequency will get higher efficiency within some loading range depending on V_{IN} , V_{OUT} and external components, as shown in [Figure 3 on page 9](#). Connecting the FREQ pin to GND sets the PWM switching frequency to 600kHz, or connecting FREQ pin to V_{IN} for 1.2MHz.

Soft-Start

The soft-start is provided by an internal current source to charge the external soft-start capacitor. The ISL97649AR5566 ramps up the current limit from 0A up to the full value, as the voltage at the SS pin ramps from 0V to 0.8V. Hence, the soft-start time is 3.2ms when the soft-start capacitor is 22nF, 6.8ms for 47nF and 14.5ms for 100nF.

Operation

The boost converter is a current mode PWM converter operating at either 600kHz or 1.2MHz. It can operate in both Discontinuous Conduction Mode (DCM) at light load and Continuous Conduction Mode (CCM). In continuous conduction mode, current flows continuously in the inductor during the entire switching cycle in steady state operation. The voltage conversion ratio in continuous current mode is given by [Equation 1](#):

$$\frac{V_{Boost}}{V_{IN}} = \frac{1}{1-D} \quad (\text{EQ. 1})$$

Where D is the duty cycle of the switching MOSFET.

The boost regulator uses a summing amplifier architecture consisting of gm stages for voltage feedback, current feedback and slope compensation. A comparator looks at the peak inductor current cycle-by-cycle and terminates the PWM cycle if the current limit is reached.

An external resistor divider is required to divide the output voltage down to the nominal reference voltage. Current drawn by the resistor network should be limited to maintain the overall converter efficiency. The maximum value of the resistor network is limited by the feedback input bias current and the potential for noise being coupled into the feedback pin. A resistor network in the order of 60kΩ is recommended. The boost converter output voltage is determined by [Equation 2](#):

$$V_{Boost} = \frac{R_1 + R_2}{R_2} \times V_{FB} \quad (\text{EQ. 2})$$

The current through the MOSFET is limited to 1.5A_{PEAK}.

This restricts the maximum output current (average) based on [Equation 3](#):

$$I_{OMAX} = \left(I_{LMT} - \frac{\Delta I_L}{2} \right) \times \frac{V_{IN}}{V_O} \quad (\text{EQ. 3})$$

Where ΔI_L is the peak-to-peak inductor ripple current, and is set by [Equation 4](#):

$$\Delta I_L = \frac{V_{IN}}{L} \times \frac{D}{f_{SW}} \quad (\text{EQ. 4})$$

where f_{SW} is the switching frequency (600kHz or 1.2MHz).

Capacitor

An input capacitor is used to suppress the voltage ripple injected into the boost converter. The ceramic capacitor with a capacitance larger than 10μF is recommended. The voltage rating of the input capacitor should be larger than the maximum input voltage. Some input capacitors are recommended in [Table 1](#).

TABLE 1. BOOST CONVERTER INPUT CAPACITOR RECOMMENDATION

CAPACITOR	SIZE	MFG	PART NUMBER
10μF/6.3V	0603	TDK	C1608X5R0J106M
10μF/16V	1206	TDK	C3216X7R1C106M
10μF/10V	0805	Murata	GRM21BR61A106K
22μF/10V	1210	Murata	GRB32ER61A226K

Inductor

The boost inductor is a critical part that influences the output voltage ripple, transient response, and efficiency. Values of 3.3μH to 10μH are used to match the internal slope compensation. The inductor must be able to handle the following average and peak currents shown in [Equation 5](#):

$$I_{LAVG} = \frac{I_O}{1-D} \quad (\text{EQ. 5})$$

$$I_{LPK} = I_{LAVG} + \frac{\Delta I_L}{2}$$

Some inductors are recommended in [Table 2](#) for different design considerations.

TABLE 2. BOOST CONVERTER INDUCTOR RECOMMENDATION

INDUCTOR	DIMENSIONS (mm)	MFG	PART NUMBER	NOTE
10μH/4A _{peak}	8.3x8.3x4.5	Sumida	CDR8D43-100NC	Efficiency Optimization
6.8μH/1.8A _{peak}	5.0x5.0x2.0	TDK	PLF5020T-6R8M1R8	
10μH/2.2A _{peak}	6.6x7.3x1.2	Cyntec	PCME061B-100MS	PCB space/profile optimization

Rectifier Diode

A high-speed diode is necessary due to the high switching frequency. Schottky diodes are recommended because of their fast recovery time and low forward voltage. The reverse voltage rating of this diode should be higher than the maximum output voltage. The rectifier diode must meet the output current and peak inductor current requirements. [Table 3](#) shows some recommendations for boost converter diode.

TABLE 3. BOOST CONVERTER RECTIFIER DIODE RECOMMENDATION

DIODE	V_R/I_{AVG} RATING	PACKAGE	MFG
PMEG2010ER	20V/1A	SOD123W	NXP
MSS1P2U	20V/1A	MicroSMP	VISHAY

Output Capacitor

The output capacitor supplies the load directly and reduces the ripple voltage at the output. Output ripple voltage consists of two components:

1. The voltage drop due to the inductor ripple current flowing through the ESR of the output capacitor.
2. Charging and discharging of the output capacitor.

$$V_{RIPPLE} = I_{LPK} \times ESR + \frac{V_O - V_{IN}}{V_O} \times \frac{I_O}{C_{OUT}} \times \frac{1}{f_s} \quad (\text{EQ. 6})$$

For low ESR ceramic capacitors, the output ripple is dominated by the charging and discharging of the output capacitor. The voltage rating of the output capacitor should be greater than the maximum output voltage.

Note: Capacitors have a voltage coefficient that makes their effective capacitance drop as the voltage across them increases. C_{OUT} in [Equation 6](#) assumes the effective value of the capacitor at a particular voltage and not the manufacturer's stated value, measured at 0V.

[Table 4](#) shows some selections of output capacitors.

TABLE 4. BOOST OUTPUT CAPACITOR RECOMMENDATION

CAPACITOR	SIZE	MFG	PART NUMBER
10μF/25V	1210	TDK	C3225X7R1E106M
10μF/25V	1210	Murata	GRM32DR61E106K

Compensation

The boost converter of ISL97649AR5566 can be compensated by an RC network connected from the COMP pin to ground. 15nF and 5.5k RC network is used in the demo board. The larger value resistor and lower value capacitor can lower the transient overshoot, however, at the expense of the stability of the loop.

Linear Regulator (LDO)

The ISL97649AR5566 includes an LDO with adjustable output. It can supply current up to 350mA. The output voltage is adjusted by connection of the ADJ pin.

The efficiency of the LDO depends on the difference between input voltage and output voltage ([Equation 7](#)) by assuming LDO quiescent current is much lower than LDO output current:

$$\eta(\%) = \left(\frac{V_{LDO_IN}}{V_{LDO_OUT}} \right) \times 100\% \quad (\text{EQ. 7})$$

The less difference between input and output voltage, the higher efficiency it is.

Ceramic capacitors are recommended for the LDO input and output capacitors. Intersil recommends an output capacitor within the 1μF to 4.7μF range and a maximum feedback resistor impedance of 20kΩ. Larger capacitors help to reduce noise and deviation during transient load change. Some capacitors are recommended in [Table 5](#).

TABLE 5. LDO OUTPUT CAPACITOR RECOMMENDATION

CAPACITOR	SIZE	MFG	PART NUMBER
1μF/10V	0603	TDK	C1608X7R1A105K
1μF/6.3V	0603	MURATA	GRM188R70J105K
2.2μF/6.3V	0603	TDK	C1608X7R0J225K

Supply Monitor Circuit

The supply monitor circuit monitors the voltage on VDIV, and sets open-drain output RESET low when VDIV is below 1.28V (rising) or 1.22V (falling).

There is a delay on the rising edge, controlled by a capacitor on CD2. When VDIV exceeds 1.28V (rising), CD2 is charged up from 0V to 1.217V by a 10μA current source. Once CD2 exceeds 1.217V, RESET will go tri-state. When VDIV falls below 1.22V, RESET will become low with a 650Ω pull-down resistance. The delay time is controlled by [Equation 8](#):

$$t_{\text{delay}} = 121.7k \times CD2 \quad (\text{EQ. 8})$$

For example, the delay time is 12.17ms if the CD2 = 100nF.

[Figure 15](#) shows the supply monitor circuit timing diagram.




FIGURE 15. SUPPLY MONITOR CIRCUIT TIMING DIAGRAM




FIGURE 16. GATE PULSE MODULATOR TIMING DIAGRAM

Gate Pulse Modulator Circuit

The gate pulse modulator circuit functions as a three way multiplexer, switching VGHM between ground, GPM_LO and VGH. Voltage selection is provided by digital inputs VDPM (enable) and VFLK (control). HIGH to LOW delay and slew control is provided by external components on pins CE and RE, respectively.

When VDPM is LOW, the block is disabled and VGHM is grounded. When the input voltage exceeds UVLO threshold, VDPM starts to drive an external capacitor. Once VDPM exceeds 1.215V, the GPM circuit is enabled and the output VGHM is determined by VFLK, RESET signal and VGH voltage. If RESET signal is high and VFLK is high, VGHM is pulled to VGH. When VFLK goes low, there is a delay controlled by capacitor CE, following which, VGHM is driven to GPM_LO, with a slew rate controlled by resistor RE. Note that GPM_LO is used only as a reference voltage for an amplifier, and thus does not have to source or sink a significant DC current.

LOW to HIGH transition is determined primarily by the switch resistance and the external capacitive load. HIGH to LOW transition is more complex. Take the case where the block is already enabled (VDPM is H). When VFLK is H, if CE is not externally pulled above threshold voltage 1, pin CE is pulled low. On the falling edge of VFLK, a current is passed into pin CE to charge the external capacitor up to threshold voltage 2, providing a delay which is adjustable by varying the capacitor on CE. Once this threshold is reached, the output starts to be pulled down from VGH to GPM_LO. The maximum slew current is equal to $500/(RE + 40k)$, and the dv/dt slew rate is Is/C_{LOAD} , where C_{LOAD} is the load capacitance applied to VGHM. The slew rate reduces as VGHM approaches GPM_LO.

If CE is always pulled up to a voltage above threshold 1, zero delay mode is selected; thus, there will be no delay from FLK falling to the point where VGHM starts to fall. Slew down currents will be identical to the previous case.

At power-down, when VIN falls to UVLO, VGHM will be tied to VGH until the VGH voltage falls to 3V. Once the VGH voltage falls below

3V, VGHM will not be actively driven until VIN is driven. [Figure 16](#) shows the VGHM voltage based on V_{IN} , VGH and RESET.

VGH/VGL Charge Pump

To provide VGH and VGL rails for the application, two external charge pumps driven by AVDD and the boost switching node can be used to generate the desired VGH and VGL, as shown in the [“Application Diagram” on page 3](#).

The number of charge pump stages can be calculated using [Equations 9](#) and [10](#).

$$VGL_headroom = N \cdot AVDD - 2 \cdot N \cdot V_d - |VGL| > 0 \quad (EQ. 9)$$

$$VGH_headroom = (N + 1) \cdot AVDD - 2 \cdot N \cdot V_d - VGH > 0 \quad (EQ. 10)$$

Where N is the number of charge pump stages and V_d is the forward voltage drop of one Schottky diode used in the charge pump. V_d varies with forward current and ambient temperature, so it should be the maximum value in the diode datasheet according to max forward current and lowest temperature in the application condition.

Once the number of the charge pump stages is determined, the maximum current that the charge pump can deliver can be calculated using [Equations 11](#) and [12](#):

$$VGL = N \cdot (-AVDD + 2 \cdot V_d + |I_{VGL}| / (Freq \cdot C_{fly})) \quad (EQ. 11)$$

$$VGH = AVDD + N \cdot (AVDD - 2 \cdot V_d - |I_{VGH}| / (Freq \cdot C_{fly})) \quad (EQ. 12)$$

Where Freq is the switching frequency of the AVDD boost, C_{fly} is the flying capacitance (C_8 , C_{10} , C_{11} in the application diagram). I_{VGL} and I_{VGH} are the loadings of VGL and VGH. The relationships between minimum flying capacitance and VGL and VGH loadings are shown in [Figures 17](#) and [18](#). The flying capacitance must be higher than the minimum value shown in [Figures 17](#) and [18](#) for a certain loading on VGL and VGH.




FIGURE 17. FLYING CAPACITANCE vs VGL LOADING




FIGURE 18. FLYING CAPACITANCE vs VGH LOADING

VCOM Amplifier

The VCOM amplifier is designed to control the voltage on the back plane of an LCD display. This plane is capacitively coupled to the pixel drive voltage, which alternately cycles positive and negative at the line rate for the display. Thus, the amplifier must be capable of sourcing and sinking pulses of current, which can occasionally be quite large (in the range of 100mA for typical applications).

The ISL97649AR5566 VCOM amplifier's output current is limited to 225mA typical. This limit level, which is roughly the same for sourcing and sinking, is included to maintain reliable operation of the part. It does not necessarily prevent a large temperature rise if the current is maintained. (In this case, the whole chip may be shut down by the thermal trip to protect functionality.) If the display occasionally demands current pulses higher than this limit, the reservoir capacitor will provide the excess and the amplifier will top the reservoir capacitor back up once the pulse has stopped. This will happen in the μ s time scale in practical systems and for pulses 2 or 3 times the current limit; the VCOM voltage will have settled again before the next line is processed.

DCP Memory Description

The ISL97649AR5566 contains one nonvolatile byte known as the Initial Value Register (IVR). It is accessed by the I²C interface operations with Address 00h. The IVR contains the value that is loaded into the Volatile Wiper Register (WR) at power-up.

The volatile WR and the nonvolatile IVR of a DCP are accessed with the same address.

The Access Control Register (ACR) determines which word at address 00h is accessed (IVR or WR). The volatile ACR must be set as follows:

When the ACR is all zeroes, which is the default at power-up:

- A read operation to address 0 outputs the value of the non-volatile IVR.
- A write operation to address 0 writes the identical values to the WR and IVR of the DCP.
- When the ACR is 80h:
 - A read operation to address 0 outputs the value of the volatile WR.
 - A write operation to address 0 only writes to the volatile WR.

It is not possible to write to an IVR without writing the same value to its WR.

00h and 80h are the only values that should be written to address 2. All other values are reserved and must not be written to address 2.

TABLE 6. MEMORY MAP

ADDRESS	NONVOLATILE	VOLATILE
2	-	ACR
1	Reserved	
0	IVR	WR

WR: Wiper Register, IVR: Initial value Register.

I²C Serial Interface

The ISL97649AR5566 supports a bidirectional bus oriented protocol. The protocol defines any device that sends data on to the bus as a transmitter and the receiving device as the receiver. The device controlling the transfer is a master and the device being controlled is the slave. The master always initiates data transfers and provides the clock for both transmit and receive operations. Therefore, the DCP of the ISL97649AR5566 operates as a slave device in all applications. The fall and rise time of SDA and SCL signal should be in the range listed in [Table 8 on page 15](#). Capacitive load on I²C bus is also specified in [Table 8](#).

All communication over the I²C interface is conducted by sending the MSB of each byte of data first.

Protocol Conventions

Data states on the SDA line can change only during SCL LOW periods. SDA state changes during SCL HIGH are reserved for indicating START and STOP conditions (see [Figure 19 on page 16](#)). On power-up of the ISL97649AR5566, the SDA pin is in the input mode.

All I²C interface operations must begin with a START condition, which is a HIGH to LOW transition of SDA while SCL is HIGH. The DCP continuously monitors the SDA and SCL lines for the START condition and does not respond to any command until this condition is met (see [Figure 19](#)). A START condition is ignored during the power-up sequence and during internal nonvolatile write cycles.

All I²C interface must be terminated by a STOP condition, which is a LOW to HIGH transition of SDA while SCL is high (see [Figure 19](#)). A STOP condition at the end of a read operation, or at the end of a write operation to volatile bytes only places the device in its standby mode. A STOP condition during a write operation to a nonvolatile write byte, initiates an internal non-volatile write cycle. The device enters its standby state when the internal nonvolatile write cycle is completed.

An ACK (Acknowledge) is a software convention used to indicate a successful data transfer. The transmitting device, either master or slave, releases the SDA bus after transmitting eight bits. During the ninth clock cycle, the receiver pulls the SDA line LOW to acknowledge the reception of the eight bits of data (see [Figure 20 on page 16](#)).

The ISL97649AR5566 DCP responds with an ACK after recognition of a START condition followed by a valid Identification Byte, and once again after successful receipt of an Address Byte. The ISL97649AR5566 also respond with an ACK after receiving a Data Byte of a write operation. The master must respond with an ACK after receiving a Data Byte of a read operation.

A valid Identification Byte contains 0101000 as the seven MSBs. The LSB is in the Read/Write bit. Its value is "1" for a Read operation, and "0" for a Write operation (see [Table 7](#)).

TABLE 7. IDENTIFICATION BYTE FORMAT

0	1	0	1	0	0	0	R/W
(MSB)							(LSB)

Write Operation

A write operation requires a START condition, followed by a valid Identification Byte, a valid Address Byte, a Data Byte, and a STOP condition (see [Figure 21 on page 16](#)). After each of the three bytes, the ISL97649AR5566 responds with an ACK. At this time, if the Data Byte is to be written only to volatile registers, the device enters its standby state. If the Data Byte is to be written also to nonvolatile memory, the ISL97649AR5566 begins its internal write cycle to non-volatile memory. During the internal nonvolatile write cycle, the device ignores transitions at the SDA and SCL pins and the SDA output is at high impedance state. When the internal nonvolatile write cycle is completed, the ISL97649AR5566 enters its standby state. The byte at address 02h determines if the Data Byte is to be written to volatile and/or nonvolatile memory.

Data Protection

A STOP condition also acts as a protection of nonvolatile memory. A valid Identification Byte, Address Byte, and total number of SCL pulses act as a protection of both volatile and nonvolatile registers. During a Write sequence, the Data Byte is loaded into an internal shift register as it is received. If the Address Byte is 0 or 2, the Data Byte is transferred to the Wiper Register (WR) or to the Access Control Register respectively, at the falling edge of the SCL pulse that loads the last bit (LSB) of the Data Byte. If the Address Byte is 0, and the Access Control Register is all zeros (default), then the STOP condition initiates the internal write cycle to nonvolatile memory.

TABLE 8. I²C INTERFACE SPECIFICATION

PARAMETER	MIN	TYP	MAX	UNIT
SDA and SCL Rise Time			1000	ns
SDA and SCL Fall Time			300	ns
I ² C Bus Capacitive Load			400	pF




FIGURE 19. VALID DATA CHANGES, START AND STOP CONDITIONS




FIGURE 20. ACKNOWLEDGE RESPONSE FROM RECEIVER




FIGURE 21. BYTE WRITE SEQUENCE




FIGURE 22. READ SEQUENCE

Read Operation

A read operation consists of a three-byte instruction followed by one or more Data Bytes (see [Figure 22 on page 16](#)). The master initiates the operation issuing the following sequence: a START, the Identification byte with the R/W bit set to “0”, an Address Byte, a second START, and a second Identification byte with the R/W bit set to “1”. After each of the three bytes, the ISL97649AR5566 responds with an ACK; then the ISL97649AR5566 transmits the Data Byte. The master then terminates the read operation (issuing a STOP condition) following the last bit of the Data Byte (see [Figure 20 on page 16](#)).

The byte at address 02h determines if the Data Bytes being read are from volatile or nonvolatile memory.

Communication with ISL97649AR5566

There are three register addresses in the ISL97649AR5566, of which two can be used. Address 00h and address 02h are used to control the device. Address 01h is reserved and should not be used. Address 00h contains the nonvolatile Initial Value Register (IVR) and the volatile Wiper Register (WR). Address 02h contains only a volatile word and is used as a pointer to either the IVR or WR.

Register Description: Access Control

The Access Control Register (ACR) is volatile and is at address 02h. It is 8 bits, and only the MSB is significant; all other bits

should be zero (0). The ACR controls which word is accessed at register 00h as follows:

- 00h = Nonvolatile IVR
- 80h = Volatile WR

All other bits of the ACR should be written 0 or 1. Power-up default for this address is 00h.

Register Description: IVP and WR

The output of the DCP is controlled directly by the WR. Writes and reads can be made directly to this register to control and monitor without any nonvolatile memory changes. This is done by setting address 02h to data 80h, then writing the data.

The nonvolatile IVR stores the power-up value of the DCP output. On power-up, the contents of the IVR are transferred to the WR.

To write to the IVR, first address 02h is set to data 00h and then the data is written. Writing a new value to the IVR register will set a new power-up position for the wiper. Also, writing to this register will load the same value into the WR as the IVR.

Therefore, if a new value is loaded into the IVR, not only will the nonvolatile IVR change, but the WR will also contain the same value after the write, and the wiper position will change. Reading from the IVR will not change the WR, if its contents are different.




FIGURE 23.

Initial VCOM Setting

A 256-step resolution is provided under digital control, which adjusts the sink current of the output. The output is connected to an external voltage divider, so that the device will have the capability to reduce the voltage on the output by increasing the output sink current. The equations that control the output are given in the following. The initial setting value is at 128. The WR value is set back to 128 if any error occurs during I²C read or write communication. When writing to the EEPROM, VGH needs to be higher than 12V when AVDD is 8V. Outside these conditions, writing operations may be not successful. The minimum resistor value of RSET is determined by [Equations 13 through 15](#):

$$R_{SET} > V_{AVDD} / (20 \times 100 \mu A) \quad (EQ. 13)$$

$$I_{OUT} = \frac{255 - \text{Setting}}{256} \cdot \frac{V_{AVDD}}{20(R_{SET})} \quad (EQ. 14)$$

$$V_{OUT} = \frac{R_L \cdot V_{AVDD}}{(R_U + R_L)} \cdot \left(1 - \frac{255 - \text{Setting}}{256} \times \frac{R_U}{20(R_{SET})} \right) \quad (EQ. 15)$$

Where R_L , R_U and RSET in [Equation 15](#) correspond to R_7 , R_8 and R_9 in the [“Application Diagram” on page 3](#).

Start-Up Sequence

When VIN rising exceeds UVLO, it takes 120μs to read the settings stored in the chip in order to activate the chip correctly. After all the settings are written in the registers, VLOGIC starts up with a 0.5ms soft-start time. When both VLOGIC is in regulation and EN is high, the boost converter starts up. The Gate Pulse modulator output VGHM is held low until VDPM is charged to 1.215V. The detailed power on sequence is shown in [Figure 24](#).

Layout Recommendation

The device's performance, including efficiency, output noise, transient response and control loop stability, is affected by the PCB layout. PCB layout is critical, especially at high switching frequency.

Following are some general guidelines for layout:

1. Place the external power components (the input capacitors, output capacitors, boost inductor and output diodes, etc.) in close proximity to the device. Traces to these components should be kept as short and wide as possible to minimize parasitic inductance and resistance.
2. Place V_{DC} and V_{REF} bypass capacitors close to the pins.
3. Loops with large AC amplitudes and fast slew rate should be made as small as possible.
4. The feedback network should sense the output voltage directly from the point of load, and be as far away from the LX node as possible.
5. The power ground (PGND) should be connected at the ISL97649AR5566 exposed die plate area.
6. The exposed die plate, on the underside of the package, should be soldered to an equivalent area of metal on the PCB. This contact area should have multiple via connections to the back of the PCB as well as connections to intermediate PCB layers, if available to maximize thermal dissipation away from the IC.
7. To minimize the thermal resistance of the package when soldered to a multi-layer PCB, the amount of copper track and ground plane area connected to the exposed die plate should be maximized and spread out as far as possible from the IC. The bottom and top PCB areas especially should be maximized to allow thermal dissipation to the surrounding air.
8. Minimize feedback input track lengths to avoid switching noise pick-up.

A demo board is available to illustrate the proper layout implementation.




FIGURE 24. ISL97649AR5566 POWER ON/OFF SEQUENCE

Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest revision.

DATE	REVISION	CHANGE
September 11, 2015	FN8774.0	Initial Release

About Intersil

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.

For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at www.intersil.com.

You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.

Reliability reports are also available from our website at www.intersil.com/support.

© Copyright Intersil Americas LLC 2015. All Rights Reserved.

All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.


For information regarding Intersil Corporation and its products, see www.intersil.com

Package Outline Drawing

L28.4x5A

28 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE

Rev 2, 06/08



NOTES:

- Dimensions are in millimeters.
Dimensions in () for Reference Only.
- Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
- Unless otherwise specified, tolerance : Decimal ± 0.05
- Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
- Tiebar shown (if present) is a non-functional feature.
- The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.